{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608147768826 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608147768843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 03:42:48 2020 " "Processing started: Thu Dec 17 03:42:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608147768843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608147768843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic " "Command: quartus_map --read_settings_files=on --write_settings_files=off traffic -c traffic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608147768843 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1608147769400 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "traffic_con.v(38) " "Verilog HDL information at traffic_con.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1608147780743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_con.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_con.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_con " "Found entity 1: traffic_con" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608147780745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608147780745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traffic_top.v 1 1 " "Found 1 design units, including 1 entities, in source file traffic_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 traffic_top " "Found entity 1: traffic_top" {  } { { "traffic_top.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1608147780748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1608147780748 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "traffic_top " "Elaborating entity \"traffic_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1608147780785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traffic_con traffic_con:primary_light " "Elaborating entity \"traffic_con\" for hierarchy \"traffic_con:primary_light\"" {  } { { "traffic_top.v" "primary_light" { Text "E:/altera/15.0/Project/2020/traffic/traffic_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1608147780804 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "green_time traffic_con.v(30) " "Verilog HDL Always Construct warning at traffic_con.v(30): variable \"green_time\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 30 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "yellow_time traffic_con.v(32) " "Verilog HDL Always Construct warning at traffic_con.v(32): variable \"yellow_time\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 32 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "red_time traffic_con.v(34) " "Verilog HDL Always Construct warning at traffic_con.v(34): variable \"red_time\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "traffic_con.v(28) " "Verilog HDL Case Statement warning at traffic_con.v(28): incomplete case statement has no default case item" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ticks traffic_con.v(25) " "Verilog HDL Always Construct warning at traffic_con.v(25): inferring latch(es) for variable \"ticks\", which holds its previous value in one or more paths through the always construct" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 traffic_con.v(83) " "Verilog HDL assignment warning at traffic_con.v(83): truncated value with size 32 to match size of target (2)" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 traffic_con.v(87) " "Verilog HDL assignment warning at traffic_con.v(87): truncated value with size 32 to match size of target (8)" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 traffic_con.v(90) " "Verilog HDL assignment warning at traffic_con.v(90): truncated value with size 32 to match size of target (8)" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks\[0\] traffic_con.v(27) " "Inferred latch for \"ticks\[0\]\" at traffic_con.v(27)" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks\[1\] traffic_con.v(27) " "Inferred latch for \"ticks\[1\]\" at traffic_con.v(27)" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks\[2\] traffic_con.v(27) " "Inferred latch for \"ticks\[2\]\" at traffic_con.v(27)" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks\[3\] traffic_con.v(27) " "Inferred latch for \"ticks\[3\]\" at traffic_con.v(27)" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks\[4\] traffic_con.v(27) " "Inferred latch for \"ticks\[4\]\" at traffic_con.v(27)" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks\[5\] traffic_con.v(27) " "Inferred latch for \"ticks\[5\]\" at traffic_con.v(27)" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks\[6\] traffic_con.v(27) " "Inferred latch for \"ticks\[6\]\" at traffic_con.v(27)" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ticks\[7\] traffic_con.v(27) " "Inferred latch for \"ticks\[7\]\" at traffic_con.v(27)" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1608147780806 "|traffic_con"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:primary_light\|ticks\[0\] " "Latch traffic_con:primary_light\|ticks\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:primary_light\|s\[1\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:primary_light\|s\[1\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781376 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781376 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:primary_light\|ticks\[1\] " "Latch traffic_con:primary_light\|ticks\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:primary_light\|s\[1\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:primary_light\|s\[1\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781377 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:primary_light\|ticks\[2\] " "Latch traffic_con:primary_light\|ticks\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:primary_light\|s\[1\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:primary_light\|s\[1\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781377 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:primary_light\|ticks\[3\] " "Latch traffic_con:primary_light\|ticks\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:primary_light\|s\[1\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:primary_light\|s\[1\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781377 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:primary_light\|ticks\[4\] " "Latch traffic_con:primary_light\|ticks\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:primary_light\|s\[1\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:primary_light\|s\[1\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781377 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781377 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:primary_light\|ticks\[5\] " "Latch traffic_con:primary_light\|ticks\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:primary_light\|s\[1\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:primary_light\|s\[1\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781378 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:primary_light\|ticks\[6\] " "Latch traffic_con:primary_light\|ticks\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:primary_light\|s\[1\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:primary_light\|s\[1\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781378 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:primary_light\|ticks\[7\] " "Latch traffic_con:primary_light\|ticks\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:primary_light\|s\[1\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:primary_light\|s\[1\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781378 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781378 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:secondary_light\|ticks\[0\] " "Latch traffic_con:secondary_light\|ticks\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:secondary_light\|s\[0\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:secondary_light\|s\[0\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781379 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:secondary_light\|ticks\[1\] " "Latch traffic_con:secondary_light\|ticks\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:secondary_light\|s\[0\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:secondary_light\|s\[0\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781379 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:secondary_light\|ticks\[2\] " "Latch traffic_con:secondary_light\|ticks\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:secondary_light\|s\[0\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:secondary_light\|s\[0\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781379 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781379 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:secondary_light\|ticks\[3\] " "Latch traffic_con:secondary_light\|ticks\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:secondary_light\|s\[0\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:secondary_light\|s\[0\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781380 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:secondary_light\|ticks\[4\] " "Latch traffic_con:secondary_light\|ticks\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:secondary_light\|s\[0\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:secondary_light\|s\[0\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781380 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781380 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:secondary_light\|ticks\[5\] " "Latch traffic_con:secondary_light\|ticks\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:secondary_light\|s\[0\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:secondary_light\|s\[0\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781381 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:secondary_light\|ticks\[6\] " "Latch traffic_con:secondary_light\|ticks\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:secondary_light\|s\[0\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:secondary_light\|s\[0\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781381 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781381 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "traffic_con:secondary_light\|ticks\[7\] " "Latch traffic_con:secondary_light\|ticks\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA traffic_con:secondary_light\|s\[0\] " "Ports D and ENA on the latch are fed by the same signal traffic_con:secondary_light\|s\[0\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1608147781382 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1608147781382 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1608147781528 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1608147781979 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/15.0/Project/2020/traffic/output_files/traffic.map.smsg " "Generated suppressed messages file E:/altera/15.0/Project/2020/traffic/output_files/traffic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1608147782029 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1608147782186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1608147782186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "202 " "Implemented 202 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1608147782267 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1608147782267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "152 " "Implemented 152 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1608147782267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1608147782267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4830 " "Peak virtual memory: 4830 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608147782334 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 03:43:02 2020 " "Processing ended: Thu Dec 17 03:43:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608147782334 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608147782334 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608147782334 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608147782334 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608147785133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608147785149 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 03:43:04 2020 " "Processing started: Thu Dec 17 03:43:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608147785149 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1608147785149 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off traffic -c traffic " "Command: quartus_fit --read_settings_files=off --write_settings_files=off traffic -c traffic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1608147785149 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1608147785372 ""}
{ "Info" "0" "" "Project  = traffic" {  } {  } 0 0 "Project  = traffic" 0 0 "Fitter" 0 0 1608147785373 ""}
{ "Info" "0" "" "Revision = traffic" {  } {  } 0 0 "Revision = traffic" 0 0 "Fitter" 0 0 1608147785373 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1608147785512 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "traffic EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"traffic\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1608147785550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608147785632 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1608147785632 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1608147785810 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1608147785909 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1608147785909 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1608147785909 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1608147785909 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/2020/traffic/" { { 0 { 0 ""} 0 403 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608147785913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/2020/traffic/" { { 0 { 0 ""} 0 405 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608147785913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/2020/traffic/" { { 0 { 0 ""} 0 407 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608147785913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/2020/traffic/" { { 0 { 0 ""} 0 409 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608147785913 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/2020/traffic/" { { 0 { 0 ""} 0 411 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1608147785913 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1608147785913 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1608147785915 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "50 50 " "No exact pin location assignment(s) for 50 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1608147786227 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1608147786440 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "traffic.sdc " "Synopsys Design Constraints File file not found: 'traffic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1608147786441 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1608147786441 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1608147786446 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1608147786449 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1608147786449 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1608147786473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "traffic_con:primary_light\|s\[1\] " "Destination node traffic_con:primary_light\|s\[1\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/2020/traffic/" { { 0 { 0 ""} 0 84 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608147786473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "traffic_con:secondary_light\|s\[0\] " "Destination node traffic_con:secondary_light\|s\[0\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/2020/traffic/" { { 0 { 0 ""} 0 133 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608147786473 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "traffic_con:secondary_light\|s\[1\] " "Destination node traffic_con:secondary_light\|s\[1\]" {  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 38 -1 0 } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/2020/traffic/" { { 0 { 0 ""} 0 134 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1608147786473 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1608147786473 ""}  } { { "traffic_top.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_top.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/2020/traffic/" { { 0 { 0 ""} 0 373 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608147786473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "traffic_con:primary_light\|ticks\[1\]~0  " "Automatically promoted node traffic_con:primary_light\|ticks\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1608147786473 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/2020/traffic/" { { 0 { 0 ""} 0 235 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608147786473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "traffic_con:secondary_light\|ticks\[1\]~0  " "Automatically promoted node traffic_con:secondary_light\|ticks\[1\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1608147786473 ""}  } { { "traffic_con.v" "" { Text "E:/altera/15.0/Project/2020/traffic/traffic_con.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/2020/traffic/" { { 0 { 0 ""} 0 280 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1608147786473 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1608147786816 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608147786817 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1608147786817 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608147786818 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1608147786819 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1608147786820 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1608147786821 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1608147786821 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1608147786841 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1608147786843 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1608147786843 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 2.5V 27 22 0 " "Number of I/O pins in group: 49 (unused VREF, 2.5V VCCIO, 27 input, 22 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1608147786847 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1608147786847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1608147786847 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1608147786851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1608147786851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1608147786851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1608147786851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1608147786851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1608147786851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1608147786851 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1608147786851 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1608147786851 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1608147786851 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608147786904 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1608147786909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1608147787590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608147787667 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1608147787681 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1608147789388 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608147789389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1608147789724 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X0_Y0 X10_Y11 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11" {  } { { "loc" "" { Generic "E:/altera/15.0/Project/2020/traffic/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X0_Y0 to location X10_Y11"} { { 12 { 0 ""} 0 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1608147790377 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1608147790377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608147791014 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1608147791014 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1608147791014 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1608147791028 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608147791101 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608147791271 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1608147791338 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1608147791526 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1608147791949 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/15.0/Project/2020/traffic/output_files/traffic.fit.smsg " "Generated suppressed messages file E:/altera/15.0/Project/2020/traffic/output_files/traffic.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1608147792290 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5619 " "Peak virtual memory: 5619 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608147792816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 03:43:12 2020 " "Processing ended: Thu Dec 17 03:43:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608147792816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608147792816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608147792816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1608147792816 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1608147795447 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608147795463 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 03:43:15 2020 " "Processing started: Thu Dec 17 03:43:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608147795463 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1608147795463 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off traffic -c traffic " "Command: quartus_asm --read_settings_files=off --write_settings_files=off traffic -c traffic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1608147795463 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1608147796341 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1608147796375 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4741 " "Peak virtual memory: 4741 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608147796673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 03:43:16 2020 " "Processing ended: Thu Dec 17 03:43:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608147796673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608147796673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608147796673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1608147796673 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1608147797312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1608147799445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608147799460 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 03:43:18 2020 " "Processing started: Thu Dec 17 03:43:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608147799460 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608147799460 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta traffic -c traffic " "Command: quartus_sta traffic -c traffic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608147799460 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1608147799627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1608147799772 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1608147799832 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1608147799833 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1608147800030 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "traffic.sdc " "Synopsys Design Constraints File file not found: 'traffic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1608147800122 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1608147800123 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name traffic_con:primary_light\|s\[0\] traffic_con:primary_light\|s\[0\] " "create_clock -period 1.000 -name traffic_con:primary_light\|s\[0\] traffic_con:primary_light\|s\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800124 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name traffic_con:primary_light\|state.11 traffic_con:primary_light\|state.11 " "create_clock -period 1.000 -name traffic_con:primary_light\|state.11 traffic_con:primary_light\|state.11" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800124 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800124 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1608147800186 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800187 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1608147800188 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1608147800199 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1608147800238 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1608147800238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.587 " "Worst-case setup slack is -5.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.587            -169.922 clk  " "   -5.587            -169.922 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.461             -49.030 traffic_con:primary_light\|state.11  " "   -3.461             -49.030 traffic_con:primary_light\|state.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800245 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.906             -20.241 traffic_con:primary_light\|s\[0\]  " "   -2.906             -20.241 traffic_con:primary_light\|s\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800245 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608147800245 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 traffic_con:primary_light\|state.11  " "    0.256               0.000 traffic_con:primary_light\|state.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 traffic_con:primary_light\|s\[0\]  " "    0.284               0.000 traffic_con:primary_light\|s\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800256 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 clk  " "    0.345               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800256 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608147800256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608147800271 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608147800296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -68.428 clk  " "   -3.000             -68.428 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 traffic_con:primary_light\|s\[0\]  " "    0.254               0.000 traffic_con:primary_light\|s\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.322               0.000 traffic_con:primary_light\|state.11  " "    0.322               0.000 traffic_con:primary_light\|state.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608147800304 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1608147800470 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1608147800494 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1608147800749 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800865 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1608147800883 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1608147800883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.129 " "Worst-case setup slack is -5.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.129            -152.645 clk  " "   -5.129            -152.645 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.368             -47.317 traffic_con:primary_light\|state.11  " "   -3.368             -47.317 traffic_con:primary_light\|state.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.787             -19.534 traffic_con:primary_light\|s\[0\]  " "   -2.787             -19.534 traffic_con:primary_light\|s\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608147800905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 traffic_con:primary_light\|state.11  " "    0.199               0.000 traffic_con:primary_light\|state.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 traffic_con:primary_light\|s\[0\]  " "    0.337               0.000 traffic_con:primary_light\|s\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350               0.000 clk  " "    0.350               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608147800919 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608147800928 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608147800939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -68.428 clk  " "   -3.000             -68.428 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 traffic_con:primary_light\|state.11  " "    0.163               0.000 traffic_con:primary_light\|state.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 traffic_con:primary_light\|s\[0\]  " "    0.173               0.000 traffic_con:primary_light\|s\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147800950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608147800950 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1608147801133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801367 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1608147801370 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1608147801370 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.277 " "Worst-case setup slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277             -63.584 clk  " "   -2.277             -63.584 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.061             -14.467 traffic_con:primary_light\|state.11  " "   -1.061             -14.467 traffic_con:primary_light\|state.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801383 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.568              -3.139 traffic_con:primary_light\|s\[0\]  " "   -0.568              -3.139 traffic_con:primary_light\|s\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801383 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608147801383 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.117 " "Worst-case hold slack is -0.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.117              -0.411 traffic_con:primary_light\|s\[0\]  " "   -0.117              -0.411 traffic_con:primary_light\|s\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.001              -0.001 clk  " "   -0.001              -0.001 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801399 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 traffic_con:primary_light\|state.11  " "    0.010               0.000 traffic_con:primary_light\|state.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801399 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608147801399 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608147801412 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1608147801431 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -49.658 clk  " "   -3.000             -49.658 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.332               0.000 traffic_con:primary_light\|state.11  " "    0.332               0.000 traffic_con:primary_light\|state.11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 traffic_con:primary_light\|s\[0\]  " "    0.429               0.000 traffic_con:primary_light\|s\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1608147801451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1608147801451 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1608147802318 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1608147802318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608147802500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 03:43:22 2020 " "Processing ended: Thu Dec 17 03:43:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608147802500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608147802500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608147802500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608147802500 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1608147805083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1608147805097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 03:43:24 2020 " "Processing started: Thu Dec 17 03:43:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1608147805097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1608147805097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off traffic -c traffic " "Command: quartus_eda --read_settings_files=off --write_settings_files=off traffic -c traffic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1608147805097 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_8_1200mv_85c_slow.vo E:/altera/15.0/Project/2020/traffic/simulation/modelsim/ simulation " "Generated file traffic_8_1200mv_85c_slow.vo in folder \"E:/altera/15.0/Project/2020/traffic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608147805771 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_8_1200mv_0c_slow.vo E:/altera/15.0/Project/2020/traffic/simulation/modelsim/ simulation " "Generated file traffic_8_1200mv_0c_slow.vo in folder \"E:/altera/15.0/Project/2020/traffic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608147805832 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_min_1200mv_0c_fast.vo E:/altera/15.0/Project/2020/traffic/simulation/modelsim/ simulation " "Generated file traffic_min_1200mv_0c_fast.vo in folder \"E:/altera/15.0/Project/2020/traffic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608147805885 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic.vo E:/altera/15.0/Project/2020/traffic/simulation/modelsim/ simulation " "Generated file traffic.vo in folder \"E:/altera/15.0/Project/2020/traffic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608147805941 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_8_1200mv_85c_v_slow.sdo E:/altera/15.0/Project/2020/traffic/simulation/modelsim/ simulation " "Generated file traffic_8_1200mv_85c_v_slow.sdo in folder \"E:/altera/15.0/Project/2020/traffic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608147806002 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_8_1200mv_0c_v_slow.sdo E:/altera/15.0/Project/2020/traffic/simulation/modelsim/ simulation " "Generated file traffic_8_1200mv_0c_v_slow.sdo in folder \"E:/altera/15.0/Project/2020/traffic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608147806078 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_min_1200mv_0c_v_fast.sdo E:/altera/15.0/Project/2020/traffic/simulation/modelsim/ simulation " "Generated file traffic_min_1200mv_0c_v_fast.sdo in folder \"E:/altera/15.0/Project/2020/traffic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608147806145 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "traffic_v.sdo E:/altera/15.0/Project/2020/traffic/simulation/modelsim/ simulation " "Generated file traffic_v.sdo in folder \"E:/altera/15.0/Project/2020/traffic/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1608147806206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1608147806318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 17 03:43:26 2020 " "Processing ended: Thu Dec 17 03:43:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1608147806318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1608147806318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1608147806318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608147806318 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus II Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1608147806978 ""}
