

================================================================
== Vivado HLS Report for 'Conv1DMac_new_1'
================================================================
* Date:           Tue May  9 01:02:09 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        3_3_3
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.737|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262148|  262148|  262148|  262148|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |                                                     |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        |                      Loop Name                      |   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+
        |- loop_ofmChannels_loop_neuronFold_loop_synapseFold  |  262146|  262146|         4|          1|          1|  262144|    yes   |
        +-----------------------------------------------------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      0|       0|     421|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       0|     260|
|Memory           |        4|      -|       0|       0|
|Multiplexer      |        -|      -|       -|      45|
|Register         |        0|      -|     329|      96|
+-----------------+---------+-------+--------+--------+
|Total            |        4|      0|     329|     822|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+-------+---+----+
    |              Instance             |            Module            | BRAM_18K| DSP48E| FF| LUT|
    +-----------------------------------+------------------------------+---------+-------+---+----+
    |computeS1_mux_164DeQ_U125          |computeS1_mux_164DeQ          |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_x_U124  |computeS1_mux_164DeQ_x_x_x_x  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_x_U126  |computeS1_mux_164DeQ_x_x_x_x  |        0|      0|  0|  65|
    |computeS1_mux_164DeQ_x_x_x_x_U127  |computeS1_mux_164DeQ_x_x_x_x  |        0|      0|  0|  65|
    +-----------------------------------+------------------------------+---------+-------+---+----+
    |Total                              |                              |        0|      0|  0| 260|
    +-----------------------------------+------------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |          Memory          |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weights5_m_weights_V_U    |Conv1DMac_new_1_wVhK  |        1|  0|   0|  1024|    5|     1|         5120|
    |weights5_m_weights_V_1_U  |Conv1DMac_new_1_wWhU  |        1|  0|   0|  1024|    5|     1|         5120|
    |weights5_m_weights_V_2_U  |Conv1DMac_new_1_wXh4  |        1|  0|   0|  1024|    5|     1|         5120|
    |weights5_m_weights_V_3_U  |Conv1DMac_new_1_wYie  |        1|  0|   0|  1024|    6|     1|         6144|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total                     |                      |        4|  0|   0|  4096|   21|     4|        21504|
    +--------------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_105_fu_486_p2                 |     *    |      0|  0|  41|           8|           5|
    |tmp_162_1_fu_558_p2               |     *    |      0|  0|  41|           8|           5|
    |tmp_162_2_fu_630_p2               |     *    |      0|  0|  41|           8|           5|
    |tmp_162_3_fu_702_p2               |     *    |      0|  0|  41|           8|           6|
    |indvar_flatten_next7_fu_323_p2    |     +    |      0|  0|  19|           1|          19|
    |indvar_flatten_op_fu_455_p2       |     +    |      0|  0|  12|          12|           1|
    |macRegisters_0_V_fu_771_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_1_V_fu_780_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_2_V_fu_789_p2        |     +    |      0|  0|   8|           8|           8|
    |macRegisters_3_V_fu_807_p2        |     +    |      0|  0|   8|           8|           8|
    |nm_2_fu_377_p2                    |     +    |      0|  0|   7|           1|           5|
    |result_V_1_fu_913_p2              |     +    |      0|  0|   8|           8|           8|
    |result_V_2_fu_956_p2              |     +    |      0|  0|   8|           8|           8|
    |result_V_3_fu_999_p2              |     +    |      0|  0|   8|           8|           8|
    |result_V_fu_870_p2                |     +    |      0|  0|   8|           8|           8|
    |sf_2_fu_449_p2                    |     +    |      0|  0|   7|           7|           1|
    |tmp1_fu_548_p2                    |     +    |      0|  0|   7|           7|           7|
    |tmp2_fu_620_p2                    |     +    |      0|  0|   7|           7|           7|
    |tmp3_fu_692_p2                    |     +    |      0|  0|   7|           7|           7|
    |tmp4_fu_801_p2                    |     +    |      0|  0|   8|           8|           8|
    |tmp_103_fu_437_p2                 |     +    |      0|  0|  10|          10|          10|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   1|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   1|           1|           1|
    |tmp_106_mid_fu_371_p2             |    and   |      0|  0|   1|           1|           1|
    |tmp_109_fu_538_p2                 |    and   |      0|  0|   1|           1|           1|
    |tmp_169_1_fu_610_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_169_2_fu_682_p2               |    and   |      0|  0|   1|           1|           1|
    |tmp_169_3_fu_750_p2               |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten7_fu_317_p2       |   icmp   |      0|  0|   8|          19|          20|
    |exitcond_flatten_fu_329_p2        |   icmp   |      0|  0|   5|          12|          11|
    |p_1_fu_590_p2                     |   icmp   |      0|  0|   3|           6|           1|
    |p_2_fu_662_p2                     |   icmp   |      0|  0|   3|           6|           1|
    |p_3_fu_730_p2                     |   icmp   |      0|  0|   3|           6|           1|
    |p_s_fu_518_p2                     |   icmp   |      0|  0|   3|           6|           1|
    |tmp_112_fu_443_p2                 |   icmp   |      0|  0|   3|           7|           6|
    |tmp_361_fu_365_p2                 |   icmp   |      0|  0|   4|           7|           8|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   1|           1|           1|
    |tmp_108_fu_524_p2                 |    or    |      0|  0|   1|           1|           1|
    |tmp_165_1_fu_596_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_165_2_fu_668_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_165_3_fu_736_p2               |    or    |      0|  0|   1|           1|           1|
    |tmp_362_fu_383_p2                 |    or    |      0|  0|   1|           1|           1|
    |indvar_flatten_next_fu_461_p3     |  select  |      0|  0|  12|           1|           1|
    |nm_mid2_fu_425_p3                 |  select  |      0|  0|   5|           1|           5|
    |nm_mid_fu_335_p3                  |  select  |      0|  0|   5|           1|           1|
    |nm_t_mid2_fu_417_p3               |  select  |      0|  0|   4|           1|           4|
    |nm_t_mid_fu_351_p3                |  select  |      0|  0|   4|           1|           1|
    |sf_mid2_fu_389_p3                 |  select  |      0|  0|   7|           1|           1|
    |tmp_105_mid2_fu_409_p3            |  select  |      0|  0|  10|           1|          10|
    |tmp_105_mid_fu_343_p3             |  select  |      0|  0|  10|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |not_exitcond_flatten_fu_359_p2    |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 421|         251|         242|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |   3|          4|    1|          4|
    |ap_done                    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter3    |   3|          2|    1|          2|
    |in_V_V_blk_n               |   3|          2|    1|          2|
    |indvar_flatten7_reg_241    |   3|          2|   19|         38|
    |indvar_flatten_reg_252     |   3|          2|   12|         24|
    |macRegisters_0_V_5_fu_160  |   3|          2|    8|         16|
    |macRegisters_1_V_5_fu_164  |   3|          2|    8|         16|
    |macRegisters_2_V_5_fu_168  |   3|          2|    8|         16|
    |macRegisters_3_V_5_fu_172  |   3|          2|    8|         16|
    |nm_reg_263                 |   3|          2|    5|         10|
    |out_V_V_blk_n              |   3|          2|    1|          2|
    |real_start                 |   3|          2|    1|          2|
    |sf_reg_274                 |   3|          2|    7|         14|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  45|         32|   82|        166|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |   3|   0|    3|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |exitcond_flatten7_reg_1046  |   1|   0|    1|          0|
    |indvar_flatten7_reg_241     |  19|   0|   19|          0|
    |indvar_flatten_reg_252      |  12|   0|   12|          0|
    |macRegisters_0_V_5_fu_160   |   8|   0|    8|          0|
    |macRegisters_1_V_5_fu_164   |   8|   0|    8|          0|
    |macRegisters_2_V_5_fu_168   |   8|   0|    8|          0|
    |macRegisters_3_V_5_fu_172   |   8|   0|    8|          0|
    |nm_reg_263                  |   5|   0|    5|          0|
    |nm_t_mid2_reg_1055          |   4|   0|    4|          0|
    |sf_reg_274                  |   7|   0|    7|          0|
    |start_once_reg              |   1|   0|    1|          0|
    |tmp1_reg_1113               |   7|   0|    7|          0|
    |tmp2_reg_1118               |   7|   0|    7|          0|
    |tmp3_reg_1123               |   7|   0|    7|          0|
    |tmp_103_reg_1068            |  10|   0|   10|          0|
    |tmp_112_reg_1073            |   1|   0|    1|          0|
    |tmp_113_reg_1128            |   7|   0|    7|          0|
    |tmp_169_3_reg_1133          |   1|   0|    1|          0|
    |tmp_V_52_reg_1087           |   8|   0|    8|          0|
    |exitcond_flatten7_reg_1046  |  64|  32|    1|          0|
    |nm_t_mid2_reg_1055          |  64|  32|    4|          0|
    |tmp_112_reg_1073            |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 329|  96|  143|          0|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+-----------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+----------------+-----+-----+------------+-----------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|start_full_n    |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|start_out       | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|start_write     | out |    1| ap_ctrl_hs | Conv1DMac_new.1 | return value |
|in_V_V_dout     |  in |    8|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |      in_V_V     |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |      in_V_V     |    pointer   |
|out_V_V_din     | out |   32|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |     out_V_V     |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |     out_V_V     |    pointer   |
+----------------+-----+-----+------------+-----------------+--------------+

