Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.19 secs
 
--> Reading design: top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top"
Output Format                      : NGC
Target Device                      : xc6vlx240t-1-ff1156

---- Source Options
Top Module Name                    : top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
CASE Implementation Style          : Full-Parallel
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : Yes

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Optimize Instantiated Primitives   : YES
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : NO
Keep Hierarchy                     : Soft
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Upper
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : YES
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================

INFO:Xst - Part-select index evaluated to out of bound value may lead to incorrect synthesis results; it is recommended not to use them in RTL

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\ip_checksum_8bit.v" into library work
Parsing module <ip_checksum_8bit>.
Analyzing Verilog file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\sub_packetresp.v" into library work
Parsing module <sub_packetresp>.
Analyzing Verilog file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\sub_packetreq.v" into library work
Parsing module <sub_packetreq>.
Analyzing Verilog file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\sub_packetbuffer.v" into library work
Parsing module <sub_packetbuffer>.
Analyzing Verilog file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\packet_handler.v" into library work
Parsing module <packet_handler>.
Analyzing Verilog file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\icmp.v" into library work
Parsing module <icmp>.
Analyzing Verilog file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_txpacketbuffer.v" into library work
Parsing module <gbe_txpacketbuffer>.
Analyzing Verilog file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_rxpacketbuffer.v" into library work
Parsing module <gbe_rxpacketbuffer>.
Analyzing Verilog file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\arp.v" into library work
Parsing module <arp>.
Analyzing Verilog file "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\clock_divider_s6.v" into library work
Parsing module <clock_divider_s6>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\ipcore_dir\dpbr8.vhd" into library work
Parsing entity <dpbr8>.
Parsing architecture <dpbr8_a> of entity <dpbr8>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\ipcore_dir\dpbr_8_32.vhd" into library work
Parsing entity <dpbr_8_32>.
Parsing architecture <dpbr_8_32_a> of entity <dpbr_8_32>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\ipbus_package.vhd" into library work
Parsing package <ipbus>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\transactor_tx.vhd" into library work
Parsing entity <transactor_tx>.
Parsing architecture <rtl> of entity <transactor_tx>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\transactor_sm.vhd" into library work
Parsing entity <transactor_sm>.
Parsing architecture <rtl> of entity <transactor_sm>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\transactor_rx.vhd" into library work
Parsing entity <transactor_rx>.
Parsing architecture <rtl> of entity <transactor_rx>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\bus_arb_decl.vhd" into library work
Parsing package <bus_arb_decl>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\ipbus_addr_decode.vhd" into library work
Parsing package <ipbus_addr_decode>.
Parsing package body <ipbus_addr_decode>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\ipcore_dir\v6_emac_v1_8\example_design\v6_emac_v1_8.vhd" into library work
Parsing entity <v6_emac_v1_8>.
Parsing architecture <WRAPPER> of entity <v6_emac_v1_8>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\ipcore_dir\clocks_v6_ipb\example_design\clocks_v6_ipb_exdes.vhd" into library work
Parsing entity <clocks_v6_ipb_exdes>.
Parsing architecture <xilinx> of entity <clocks_v6_ipb_exdes>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\ipcore_dir\clocks_v6_ipb.vhd" into library work
Parsing entity <clocks_v6_ipb>.
Parsing architecture <xilinx> of entity <clocks_v6_ipb>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\ipcore_dir\clocks_v6_extphy\example_design\clocks_v6_extphy_exdes.vhd" into library work
Parsing entity <clocks_v6_extphy_exdes>.
Parsing architecture <xilinx> of entity <clocks_v6_extphy_exdes>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\ipcore_dir\clocks_v6_extphy.vhd" into library work
Parsing entity <clocks_v6_extphy>.
Parsing architecture <xilinx> of entity <clocks_v6_extphy>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\udp_shim.vhd" into library work
Parsing entity <udp_shim>.
Parsing architecture <rtl> of entity <udp_shim>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\transactor.vhd" into library work
Parsing entity <transactor>.
Parsing architecture <rtl> of entity <transactor>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\slaves\ipbus_reg.vhd" into library work
Parsing entity <ipbus_reg>.
Parsing architecture <rtl> of entity <ipbus_reg>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\ipbus_fabric.vhd" into library work
Parsing entity <ipbus_fabric>.
Parsing architecture <rtl> of entity <ipbus_fabric>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\ipbus_ctrl_decl.vhd" into library work
Parsing package <ipbus_ctrl_decl>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\bus_arb.vhd" into library work
Parsing entity <bus_arb>.
Parsing architecture <rtl> of entity <bus_arb>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\ipbus_ver.vhd" into library work
Parsing entity <ipbus_ver>.
Parsing architecture <rtl> of entity <ipbus_ver>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ethernet\hdl\mac_arbiter_decl.vhd" into library work
Parsing package <mac_arbiter_decl>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\ipbus_ctrl.vhd" into library work
Parsing entity <ipbus_ctrl>.
Parsing architecture <rtl> of entity <ipbus_ctrl>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\slaves.vhd" into library work
Parsing entity <slaves>.
Parsing architecture <rtl> of entity <slaves>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\clocks_v5_extphy.vhd" into library work
Parsing entity <clocks_v5_extphy>.
Parsing architecture <rtl> of entity <clocks_v5_extphy>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ethernet\hdl\mac_arbiter.vhd" into library work
Parsing entity <mac_arbiter>.
Parsing architecture <rtl> of entity <mac_arbiter>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\ethernet\hdl\eth_v5_gmii.vhd" into library work
Parsing entity <eth_v5_gmii>.
Parsing architecture <rtl> of entity <eth_v5_gmii>.
Parsing VHDL file "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\ipbus_demo_avnet_v5fxt\top_v5fxt.vhd" into library work
Parsing entity <top>.
Parsing architecture <rtl> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <top> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:871 - "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\ipbus_demo_avnet_v5fxt\top_v5fxt.vhd" Line 67: Using initial value 50000000 for max_cntxx since it is never assigned
WARNING:HDLCompiler:871 - "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\ipbus_demo_avnet_v5fxt\top_v5fxt.vhd" Line 68: Using initial value 50000000 for max_cnt50 since it is never assigned
WARNING:HDLCompiler:871 - "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\ipbus_demo_avnet_v5fxt\top_v5fxt.vhd" Line 69: Using initial value 125000000 for max_cnt125 since it is never assigned
WARNING:HDLCompiler:871 - "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\ipbus_demo_avnet_v5fxt\top_v5fxt.vhd" Line 70: Using initial value 200000000 for max_cnt200 since it is never assigned

Elaborating entity <clocks_v5_extphy> (architecture <rtl>) from library <work>.

Elaborating entity <clocks_v6_extphy> (architecture <xilinx>) from library <work>.

Elaborating entity <clocks_v6_ipb> (architecture <xilinx>) from library <work>.
Going to verilog side to elaborate module clock_divider_s6
WARNING:HDLCompiler:1016 - "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\clock_divider_s6.v" Line 19: Port Q31 is not connected to this instance

Elaborating module <clock_divider_s6>.

Elaborating module <SRLC32E(INIT=32'b10000000000000000000000000000000)>.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\clock_divider_s6.v" Line 41: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:634 - "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\clock_divider_s6.v" Line 10: Net <qr[0]> does not have a driver.
Back to vhdl to continue elaboration
WARNING:HDLCompiler:634 - "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\clocks_v5_extphy.vhd" Line 33: Net <clk_125_b> does not have a driver.

Elaborating entity <eth_v5_gmii> (architecture <rtl>) from library <work>.

Elaborating entity <v6_emac_v1_8> (architecture <WRAPPER>) from library <work>.

Elaborating entity <mac_arbiter> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_ctrl> (architecture <rtl>) with generics from library <work>.
Going to verilog side to elaborate module gbe_txpacketbuffer

Elaborating module <gbe_txpacketbuffer(ST_IDLE=0,ST_FIRSTBYTE=1,ST_WAITSTART=2,ST_BYTES=3)>.
WARNING:HDLCompiler:1127 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_txpacketbuffer.v" Line 42: Assignment to packet_len_full ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_txpacketbuffer.v" Line 60: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_txpacketbuffer.v" Line 92: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_txpacketbuffer.v" Line 101: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_txpacketbuffer.v" Line 112: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_txpacketbuffer.v" Line 122: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_txpacketbuffer.v" Line 123: Result of 32-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_txpacketbuffer.v" Line 130: Result of 13-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_txpacketbuffer.v" Line 131: Result of 12-bit expression is truncated to fit in 11-bit target.
Going to vhdl side to elaborate module dpbr8

Elaborating entity <dpbr8> (architecture <dpbr8_a>) from library <work>.
Back to verilog to continue elaboration
Back to vhdl to continue elaboration
Going to verilog side to elaborate module gbe_rxpacketbuffer

Elaborating module <gbe_rxpacketbuffer>.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_rxpacketbuffer.v" Line 63: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_rxpacketbuffer.v" Line 68: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\gbe_rxpacketbuffer.v" Line 85: Result of 4-bit expression is truncated to fit in 3-bit target.
Going to vhdl side to elaborate module dpbr8
Back to verilog to continue elaboration
Back to vhdl to continue elaboration
Going to verilog side to elaborate module packet_handler

Elaborating module <packet_handler(SRC_SELF=0,SRC_ARP=1,SRC_ICMP=2,SRC_UDP=3,ST_IDLE=0,ST_WAITETH0=1,ST_ETH0=2,ST_ETH1=3,ST_ARP=4,ST_IP0=5,ST_IP1=6,ST_IP2=7,ST_IP3=8,ST_IP=9,ST_ICMP=10,ST_UDP=11,ST_UDP0=12,ST_UDP1=13,ST_PREDONE=29,ST_DONE=30,ST_UDP_XMIT=31,UDP_PORT_CTL=50001)>.
WARNING:HDLCompiler:1308 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\packet_handler.v" Line 83: Found full_case directive in module packet_handler. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\packet_handler.v" Line 186: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\packet_handler.v" Line 191: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\packet_handler.v" Line 195: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\packet_handler.v" Line 199: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\packet_handler.v" Line 203: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\packet_handler.v" Line 207: Result of 32-bit expression is truncated to fit in 11-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module arp

Elaborating module <arp(ST_IDLE=0,ST_CHECKCONSTWAIT=1,ST_CHECKCONST=2,ST_CHECKIP_WAIT=3,ST_CHECKIP=4,ST_RESP_READSET=5,ST_RESP_READWAIT=6,ST_RESP_WE=7,ST_RESP_NEXT=8,ST_RESP_READWAIT2=9,ST_PREIDLE=13,ST_DONEOK=14,ST_DONEFAIL=15)>.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\arp.v" Line 79: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\arp.v" Line 87: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\arp.v" Line 109: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1308 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\arp.v" Line 63: Found full_case directive in module arp. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\arp.v" Line 150: Result of 6-bit expression is truncated to fit in 5-bit target.
Back to vhdl to continue elaboration
Going to verilog side to elaborate module icmp

Elaborating module <icmp(STATE_IDLE=0,STATE_CHECK0WAIT=1,STATE_CHECK0=2,STATE_RESP_READSET=3,STATE_RESP_READWAIT=4,STATE_RESP_READWAIT2=5,STATE_RESP_WE=6,STATE_RESP_NEXT=7,STATE_ADDCHECKSUM0=8,STATE_ADDCHECKSUM1=9,STATE_ADDCHECKSUMDONE=10,STATE_PREIDLE=13,STATE_DONEOK=14,STATE_DONEFAIL=15)>.

Elaborating module <ip_checksum_8bit>.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\ip_checksum_8bit.v" Line 41: Result of 17-bit expression is truncated to fit in 16-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\icmp.v" Line 138: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\icmp.v" Line 159: Result of 11-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:1309 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\icmp.v" Line 92: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:1127 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\icmp.v" Line 82: Assignment to checksum_toggle ignored, since the identifier is never used
Back to vhdl to continue elaboration
Going to verilog side to elaborate module sub_packetbuffer

Elaborating module <sub_packetbuffer(ST_IDLE=0,ST_COPYHEADER=1,ST_COPYHEADER2=2,ST_WAIT_FOR_ENGINE=3,ST_DONE=6,ST_RESP=7)>.

Elaborating module <sub_packetreq>.
Going to vhdl side to elaborate module dpbr_8_32

Elaborating entity <dpbr_8_32> (architecture <dpbr_8_32_a>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\sub_packetreq.v" Line 119: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\sub_packetreq.v" Line 120: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:1308 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\sub_packetreq.v" Line 98: Found full_case directive in module sub_packetreq. Use of full_case directives may cause differences between RTL and post-synthesis simulation

Elaborating module <sub_packetresp>.
Going to vhdl side to elaborate module dpbr_8_32
Back to verilog to continue elaboration
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\sub_packetresp.v" Line 118: Result of 12-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:1308 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\sub_packetresp.v" Line 129: Found full_case directive in module sub_packetresp. Use of full_case directives may cause differences between RTL and post-synthesis simulation
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\sub_packetresp.v" Line 200: Result of 32-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\sub_packetbuffer.v" Line 115: Result of 10-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:1309 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\sub_packetbuffer.v" Line 99: Found full_case directive. Use of full_case directives may cause differences between RTL and post-synthesis simulation
Back to vhdl to continue elaboration

Elaborating entity <udp_shim> (architecture <rtl>) from library <work>.

Elaborating entity <bus_arb> (architecture <rtl>) with generics from library <work>.

Elaborating entity <transactor> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_rx> (architecture <rtl>) from library <work>.

Elaborating entity <transactor_sm> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\transactor_sm.vhd" Line 55: Assignment to last_trans_id ignored, since the identifier is never used

Elaborating entity <transactor_tx> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\IPBus\ml605_from_ml507\firmware\ipbus\hdl\transactor_tx.vhd" Line 48: Assignment to err_info ignored, since the identifier is never used

Elaborating entity <slaves> (architecture <rtl>) from library <work>.

Elaborating entity <ipbus_fabric> (architecture <rtl>) with generics from library <work>.

Elaborating entity <ipbus_ver> (architecture <rtl>) from library <work>.

Elaborating entity <ipbus_reg> (architecture <rtl>) with generics from library <work>.
WARNING:HDLCompiler:634 - "C:\IPBus\ml605_from_ml507\firmware\example_designs\hdl\slaves.vhd" Line 30: Net <ipbr[3]_ipb_rdata[31]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/ipbus_demo_avnet_v5fxt/top_v5fxt.vhd".
WARNING:Xst:647 - Input <dip_switch<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/ipbus_demo_avnet_v5fxt/top_v5fxt.vhd" line 80: Output port <rsto_125> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/ipbus_demo_avnet_v5fxt/top_v5fxt.vhd" line 80: Output port <onehz> of the instance <clocks> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/ipbus_demo_avnet_v5fxt/top_v5fxt.vhd" line 348: Output port <gpio> of the instance <ipbus_gen[0].slaves> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <lXX>.
    Found 32-bit register for signal <cnt50>.
    Found 1-bit register for signal <l50>.
    Found 32-bit register for signal <cnt125>.
    Found 1-bit register for signal <l125>.
    Found 32-bit register for signal <cnt200>.
    Found 1-bit register for signal <l200>.
    Found 32-bit register for signal <cntXX>.
    Found 32-bit adder for signal <cntXX[31]_GND_7_o_add_2_OUT> created at line 110.
    Found 32-bit adder for signal <cnt50[31]_GND_7_o_add_7_OUT> created at line 127.
    Found 32-bit adder for signal <cnt125[31]_GND_7_o_add_12_OUT> created at line 144.
    Found 32-bit adder for signal <cnt200[31]_GND_7_o_add_17_OUT> created at line 161.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 132 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <clocks_v5_extphy>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/clocks_v5_extphy.vhd".
WARNING:Xst:653 - Signal <clk_125_b> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <rst>.
    Found 1-bit register for signal <rsto_ipb>.
    Found 1-bit register for signal <rsto_125>.
    Found 1-bit register for signal <d25_d>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <clocks_v5_extphy> synthesized.

Synthesizing Unit <clocks_v6_extphy>.
    Related source file is "c:/ipbus/ml605_from_ml507/ipcore_dir/clocks_v6_extphy.vhd".
    Summary:
	no macro.
Unit <clocks_v6_extphy> synthesized.

Synthesizing Unit <clocks_v6_ipb>.
    Related source file is "c:/ipbus/ml605_from_ml507/ipcore_dir/clocks_v6_ipb.vhd".
    Summary:
	no macro.
Unit <clocks_v6_ipb> synthesized.

Synthesizing Unit <clock_divider_s6>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/clock_divider_s6.v".
WARNING:Xst:2935 - Signal 'qr<0>', unconnected in block 'clock_divider_s6', is tied to its initial value (0).
    Found 1-bit register for signal <qr<2>>.
    Found 1-bit register for signal <qr<3>>.
    Found 1-bit register for signal <qr<4>>.
    Found 1-bit register for signal <qr<5>>.
    Found 3-bit register for signal <ctr>.
    Found 1-bit register for signal <qr<1>>.
    Found 3-bit adder for signal <ctr[2]_GND_79_o_add_6_OUT> created at line 41.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <clock_divider_s6> synthesized.

Synthesizing Unit <eth_v5_gmii>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd".
    Set property "IODELAY_GROUP = IODEL_GMII_RX" for instance <idelayctrl0>.
    Set property "IODELAY_GROUP = IODEL_GMII_RX" for instance <iodelay0>.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACCLIENTRXSTATS> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACCLIENTRXCLIENTCLKOUT> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACCLIENTRXDVLDMSW> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACCLIENTRXFRAMEDROP> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACCLIENTRXSTATSVLD> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACCLIENTRXSTATSBYTEVLD> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACCLIENTTXCLIENTCLKOUT> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACCLIENTTXCOLLISION> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACCLIENTTXRETRANSMIT> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACCLIENTTXSTATS> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACCLIENTTXSTATSVLD> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACCLIENTTXSTATSBYTEVLD> of the instance <emac0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/eth_v5_gmii.vhd" line 139: Output port <EMACPHYTXGMIIMIICLKOUT> of the instance <emac0> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <rx_dv_r>.
    Found 1-bit register for signal <rx_er_r>.
    Found 8-bit register for signal <gmii_txd>.
    Found 1-bit register for signal <gmii_tx_en>.
    Found 1-bit register for signal <gmii_tx_er>.
    Found 8-bit register for signal <rxd_r>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <eth_v5_gmii> synthesized.

Synthesizing Unit <v6_emac_v1_8>.
    Related source file is "c:/ipbus/ml605_from_ml507/ipcore_dir/v6_emac_v1_8/example_design/v6_emac_v1_8.vhd".
WARNING:Xst:647 - Input <CLIENTEMACTXDVLDMSW> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <v6_emac_v1_8> synthesized.

Synthesizing Unit <mac_arbiter>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ethernet/hdl/mac_arbiter.vhd".
        NSRC = 1
    Found 4-bit register for signal <src>.
    Found 4-bit adder for signal <src[3]_GND_140_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mac_arbiter> synthesized.

Synthesizing Unit <ipbus_ctrl>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/ipbus_ctrl.vhd".
        NOOB = 1
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/ipbus_ctrl.vhd" line 148: Output port <reset_reg_out> of the instance <icmp_block> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ipbus_ctrl> synthesized.

Synthesizing Unit <gbe_txpacketbuffer>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/gbe_txpacketbuffer.v".
        ST_IDLE = 0
        ST_FIRSTBYTE = 1
        ST_WAITSTART = 2
        ST_BYTES = 3
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/gbe_txpacketbuffer.v" line 146: Output port <douta> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 8x11-bit dual-port RAM <Mram_packet_len_fifo> for signal <packet_len_fifo>.
    Found 3-bit register for signal <packet_len_wp>.
    Found 12-bit register for signal <fifo_base_write>.
    Found 2-bit register for signal <state>.
    Found 12-bit register for signal <fifo_addr_read>.
    Found 3-bit register for signal <packet_len_rp>.
    Found 1-bit register for signal <mac_txdv>.
    Found 8-bit register for signal <mac_txd>.
    Found 11-bit register for signal <packet_sent_len>.
    Found 8-bit register for signal <second_byte>.
    Found 12-bit register for signal <fifo_addr_write>.
    Found 8-bit register for signal <fifo_data_write>.
    Found 1-bit register for signal <fifo_we>.
    Found 1-bit register for signal <was_packet_done>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | mac_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 12-bit adder for signal <fifo_base_write[11]_GND_171_o_add_5_OUT> created at line 57.
    Found 3-bit adder for signal <packet_len_wp[2]_GND_171_o_add_7_OUT> created at line 60.
    Found 3-bit adder for signal <packet_len_rp[2]_GND_171_o_add_31_OUT> created at line 122.
    Found 12-bit adder for signal <fifo_addr_read[11]_GND_171_o_add_33_OUT> created at line 130.
    Found 11-bit adder for signal <packet_sent_len[10]_GND_171_o_add_34_OUT> created at line 131.
    Found 12-bit adder for signal <fifo_base_write[11]_GND_171_o_add_60_OUT> created at line 141.
    Found 12-bit subtractor for signal <GND_171_o_GND_171_o_sub_33_OUT<11:0>> created at line 123.
    Found 12-bit 4-to-1 multiplexer for signal <state[1]_fifo_addr_read[11]_wide_mux_41_OUT> created at line 85.
    Found 3-bit comparator equal for signal <packet_len_empty> created at line 41
    Found 11-bit comparator equal for signal <packet_sent_len[10]_packet_len_rp[2]_equal_18_o> created at line 72
    Summary:
	inferred   1 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred  80 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <gbe_txpacketbuffer> synthesized.

Synthesizing Unit <gbe_rxpacketbuffer>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/gbe_rxpacketbuffer.v".
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/gbe_rxpacketbuffer.v" line 89: Output port <douta> of the instance <fifo> is unconnected or connected to loadless signal.
    Found 8x11-bit dual-port RAM <Mram_packet_len_fifo> for signal <packet_len_fifo>.
    Found 8-bit register for signal <inByteBuffer>.
    Found 1-bit register for signal <was_dv>.
    Found 1-bit register for signal <was_packetok>.
    Found 12-bit register for signal <buffer_write_base>.
    Found 3-bit register for signal <packet_len_wp>.
    Found 11-bit register for signal <packet_len_acc>.
    Found 11-bit register for signal <packet_len>.
    Found 1-bit register for signal <packet_rxready>.
    Found 1-bit register for signal <was_rxdone>.
    Found 3-bit register for signal <packet_len_rp>.
    Found 12-bit register for signal <buffer_read_base>.
    Found 12-bit register for signal <buffer_addr_write>.
    Found 12-bit adder for signal <buffer_write_base[11]_GND_173_o_add_10_OUT> created at line 61.
    Found 3-bit adder for signal <packet_len_wp[2]_GND_173_o_add_11_OUT> created at line 63.
    Found 11-bit adder for signal <packet_len_acc[10]_GND_173_o_add_12_OUT> created at line 68.
    Found 12-bit adder for signal <buffer_addr_read> created at line 73.
    Found 3-bit adder for signal <packet_len_rp[2]_GND_173_o_add_31_OUT> created at line 85.
    Found 12-bit adder for signal <buffer_read_base[11]_GND_173_o_add_32_OUT> created at line 86.
    Found 3-bit comparator not equal for signal <packet_len_fifo_empty> created at line 39
    Summary:
	inferred   1 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred  76 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <gbe_rxpacketbuffer> synthesized.

Synthesizing Unit <packet_handler>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/packet_handler.v".
        SRC_SELF = 0
        SRC_ARP = 1
        SRC_ICMP = 2
        SRC_UDP = 3
        ST_IDLE = 0
        ST_WAITETH0 = 1
        ST_ETH0 = 2
        ST_ETH1 = 3
        ST_ARP = 4
        ST_IP0 = 5
        ST_IP1 = 6
        ST_IP2 = 7
        ST_IP3 = 8
        ST_IP = 9
        ST_ICMP = 10
        ST_UDP = 11
        ST_UDP0 = 12
        ST_UDP1 = 13
        ST_PREDONE = 29
        ST_DONE = 30
        ST_UDP_XMIT = 31
        UDP_PORT_CTL = 50001
    Found 2-bit register for signal <activeSrc>.
    Found 1-bit register for signal <rx_done>.
    Found 11-bit register for signal <self_rxa>.
    Found 8-bit register for signal <eth0>.
    Found 1-bit register for signal <arp_ready>.
    Found 1-bit register for signal <icmp_ready>.
    Found 1-bit register for signal <udp_ready>.
    Found 1-bit register for signal <udp_xmit_ok>.
    Found 5-bit register for signal <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 37                                             |
    | Inputs             | 18                                             |
    | Outputs            | 18                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit 4-to-1 multiplexer for signal <n0084> created at line 186.
    Found 32-bit 4-to-1 multiplexer for signal <n0086> created at line 191.
    Found 32-bit 4-to-1 multiplexer for signal <n0085> created at line 195.
    Found 32-bit 4-to-1 multiplexer for signal <n0146> created at line 199.
    Found 32-bit 4-to-1 multiplexer for signal <n0147> created at line 203.
    Found 32-bit 4-to-1 multiplexer for signal <n0087> created at line 207.
    Summary:
	inferred  26 D-type flip-flop(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <packet_handler> synthesized.

Synthesizing Unit <arp>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/arp.v".
        ST_IDLE = 0
        ST_CHECKCONSTWAIT = 1
        ST_CHECKCONST = 2
        ST_CHECKIP_WAIT = 3
        ST_CHECKIP = 4
        ST_RESP_READSET = 5
        ST_RESP_READWAIT = 6
        ST_RESP_WE = 7
        ST_RESP_NEXT = 8
        ST_RESP_READWAIT2 = 9
        ST_PREIDLE = 13
        ST_DONEOK = 14
        ST_DONEFAIL = 15
    Found 1-bit register for signal <packet_out_we>.
    Found 1-bit register for signal <packet_xmit>.
    Found 1-bit register for signal <done_with_packet>.
    Found 6-bit register for signal <packet_out_addr>.
    Found 8-bit register for signal <packet_out>.
    Found 6-bit register for signal <packet_read_addr>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 22                                             |
    | Inputs             | 7                                              |
    | Outputs            | 7                                              |
    | Clock              | mac_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit adder for signal <packet_read_addr[5]_GND_178_o_add_13_OUT> created at line 87.
    Found 6-bit adder for signal <packet_out_addr[5]_GND_178_o_add_19_OUT> created at line 109.
    Found 32x8-bit Read Only RAM for signal <_n0267>
    Found 8-bit comparator equal for signal <n0006> created at line 74
    Found 8-bit comparator equal for signal <n0013> created at line 84
    Found 6-bit comparator lessequal for signal <n0104> created at line 168
    Found 6-bit comparator lessequal for signal <n0132> created at line 195
    Found 6-bit comparator lessequal for signal <n0134> created at line 195
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  42 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <arp> synthesized.

Synthesizing Unit <icmp>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/icmp.v".
        STATE_IDLE = 0
        STATE_CHECK0WAIT = 1
        STATE_CHECK0 = 2
        STATE_RESP_READSET = 3
        STATE_RESP_READWAIT = 4
        STATE_RESP_READWAIT2 = 5
        STATE_RESP_WE = 6
        STATE_RESP_NEXT = 7
        STATE_ADDCHECKSUM0 = 8
        STATE_ADDCHECKSUM1 = 9
        STATE_ADDCHECKSUMDONE = 10
        STATE_PREIDLE = 13
        STATE_DONEOK = 14
        STATE_DONEFAIL = 15
    Found 1-bit register for signal <packet_out_we>.
    Found 1-bit register for signal <packet_xmit>.
    Found 1-bit register for signal <done_with_packet>.
    Found 8-bit register for signal <ICMP_type>.
    Found 32-bit register for signal <reset_reg_out>.
    Found 32-bit register for signal <reset_reg_int>.
    Found 10-bit register for signal <packet_out_addr>.
    Found 8-bit register for signal <packet_out>.
    Found 10-bit register for signal <packet_out_len>.
    Found 10-bit register for signal <packet_read_addr>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_3> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 14                                             |
    | Transitions        | 25                                             |
    | Inputs             | 9                                              |
    | Outputs            | 12                                             |
    | Clock              | mac_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 10-bit adder for signal <packet_out_len[9]_GND_179_o_add_17_OUT> created at line 138.
    Found 10-bit adder for signal <packet_out_addr[9]_GND_179_o_add_37_OUT> created at line 159.
    Found 10-bit comparator lessequal for signal <n0000> created at line 71
    Found 10-bit comparator greater for signal <GND_179_o_packet_out_addr[9]_LessThan_36_o> created at line 156
    Found 10-bit comparator equal for signal <packet_out_addr[9]_packet_out_len[9]_equal_37_o> created at line 156
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 113 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  60 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <icmp> synthesized.

Synthesizing Unit <ip_checksum_8bit>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/ip_checksum_8bit.v".
    Found 16-bit register for signal <csum_intl>.
    Found 16-bit register for signal <checksum>.
    Found 8-bit register for signal <deven>.
    Found 17-bit adder for signal <n0024> created at line 36.
    Found 16-bit adder for signal <csum_add[15]_GND_180_o_add_5_OUT> created at line 41.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <ip_checksum_8bit> synthesized.

Synthesizing Unit <sub_packetbuffer>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/sub_packetbuffer.v".
        ST_IDLE = 0
        ST_COPYHEADER = 1
        ST_COPYHEADER2 = 2
        ST_WAIT_FOR_ENGINE = 3
        ST_DONE = 6
        ST_RESP = 7
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <send_rp>.
    Found 9-bit register for signal <addra>.
    Found 1-bit register for signal <req_avail>.
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_4> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 11                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | ipb_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 9-bit adder for signal <addra[8]_GND_181_o_add_4_OUT> created at line 115.
    Found 9-bit adder for signal <resp_addr[8]_GND_181_o_add_24_OUT> created at line 138.
    Found 9-bit adder for signal <req_addr[8]_GND_181_o_add_26_OUT> created at line 139.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sub_packetbuffer> synthesized.

Synthesizing Unit <sub_packetreq>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/sub_packetreq.v".
        ST_IDLE = 2'b00
        ST_COPY = 2'b01
        ST_DONE = 2'b10
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/sub_packetreq.v" line 73: Output port <doutb> of the instance <buffer> is unconnected or connected to loadless signal.
    Found 2x9-bit dual-port RAM <Mram_rqlen> for signal <rqlen>.
    Found 1-bit register for signal <dwp_mac>.
    Found 2-bit register for signal <state>.
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <topFull>.
    Found 1-bit register for signal <bottomFull>.
    Found 1-bit register for signal <half>.
    Found 11-bit register for signal <rxa>.
    Found 11-bit register for signal <rqAddr>.
    Found 11-bit register for signal <iplen>.
    Found 1-bit register for signal <packet_avail_ipb>.
    Found finite state machine <FSM_5> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | mac_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <rxl[10]_GND_182_o_sub_12_OUT> created at line 121.
    Found 9-bit subtractor for signal <iplen[10]_GND_182_o_sub_17_OUT> created at line 127.
    Found 11-bit adder for signal <rxa[10]_GND_182_o_add_9_OUT> created at line 119.
    Found 11-bit adder for signal <rqAddr[10]_GND_182_o_add_10_OUT> created at line 120.
    Found 11-bit comparator equal for signal <rxa[10]_rxl[10]_equal_9_o> created at line 113
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  39 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sub_packetreq> synthesized.

Synthesizing Unit <sub_packetresp>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/sub_packetresp.v".
        ST_IDLE = 4'b0000
        ST_PREPCOPY = 4'b0001
        ST_COPY = 4'b0010
        ST_COPYWAIT = 4'b0011
        ST_DONE = 4'b0100
        ST_CSUM0 = 4'b0101
        ST_CSUM1 = 4'b0110
        ST_CSUM2 = 4'b0111
        ST_CSUM3 = 4'b1000
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/sub_packetresp.v" line 76: Output port <douta> of the instance <buffer> is unconnected or connected to loadless signal.
    Found 2x11-bit single-port RAM <Mram_rplen> for signal <rplen>.
    Found 1-bit register for signal <done_mac_d>.
    Found 1-bit register for signal <bottomFull>.
    Found 4-bit register for signal <state>.
    Found 1-bit register for signal <we>.
    Found 1-bit register for signal <half>.
    Found 1-bit register for signal <tx_send>.
    Found 8-bit register for signal <txd>.
    Found 11-bit register for signal <txa>.
    Found 11-bit register for signal <rdAddr>.
    Found 16-bit register for signal <ip_len>.
    Found 16-bit register for signal <udp_len>.
    Found 1-bit register for signal <done_mac>.
    Found finite state machine <FSM_6> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 9                                              |
    | Transitions        | 13                                             |
    | Inputs             | 4                                              |
    | Outputs            | 13                                             |
    | Clock              | mac_clk (rising_edge)                          |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit adder for signal <txaNext> created at line 118.
    Found 12-bit adder for signal <n0180[11:0]> created at line 144.
    Found 12-bit adder for signal <n0182[11:0]> created at line 145.
    Found 12-bit adder for signal <n0184[11:0]> created at line 202.
    Found 11-bit adder for signal <len[8]_GND_184_o_add_11_OUT> created at line 143.
    Found 11-bit comparator equal for signal <txa[10]_txl[10]_equal_21_o> created at line 153
    Found 11-bit comparator lessequal for signal <n0081> created at line 213
    Found 11-bit comparator lessequal for signal <n0083> created at line 213
    Found 11-bit comparator lessequal for signal <n0086> created at line 213
    Found 11-bit comparator lessequal for signal <n0088> created at line 213
    Found 11-bit comparator lessequal for signal <n0097> created at line 220
    Summary:
	inferred   1 RAM(s).
	inferred   5 Adder/Subtractor(s).
	inferred  68 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  25 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <sub_packetresp> synthesized.

Synthesizing Unit <udp_shim>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/udp_shim.vhd".
    Found 1-bit register for signal <new_d>.
    Found 1-bit register for signal <ready>.
    Found 1-bit register for signal <tdone_d>.
    Found 9-bit register for signal <packet_len_o>.
    Found 9-bit subtractor for signal <packet_addr_i> created at line 21.
    Found 9-bit subtractor for signal <packet_addr_o> created at line 23.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <udp_shim> synthesized.

Synthesizing Unit <bus_arb>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/bus_arb.vhd".
        NSRC = 2
    Found 1-bit register for signal <done_d>.
    Found 1-bit register for signal <ready_d<1>>.
    Found 1-bit register for signal <pkt<1>>.
    Found 1-bit register for signal <done<1>>.
    Found 1-bit register for signal <ready_d<0>>.
    Found 1-bit register for signal <pkt<0>>.
    Found 1-bit register for signal <done<0>>.
    Found 2-bit register for signal <src>.
    Found 2-bit adder for signal <src[1]_GND_186_o_add_2_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   9 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <bus_arb> synthesized.

Synthesizing Unit <transactor>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/transactor.vhd".
    Summary:
	inferred   3 Multiplexer(s).
Unit <transactor> synthesized.

Synthesizing Unit <transactor_rx>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/transactor_rx.vhd".
WARNING:Xst:647 - Input <pkt_rdata<31:26>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pkt_rdata<15:10>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <hdr>.
    Found 1-bit register for signal <done>.
    Found 10-bit register for signal <addr>.
    Found 10-bit register for signal <addr_end>.
    Found 1-bit register for signal <ready_d>.
    Found 10-bit adder for signal <pkt_rdata[25]_GND_218_o_add_1_OUT> created at line 1241.
    Found 10-bit adder for signal <pkt_rdata[9]_GND_218_o_add_2_OUT> created at line 1241.
    Found 10-bit adder for signal <addr[9]_GND_218_o_add_3_OUT> created at line 1241.
    Found 10-bit comparator equal for signal <addr[9]_addr_end[9]_equal_1_o> created at line 43
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  23 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <transactor_rx> synthesized.

Synthesizing Unit <transactor_sm>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/transactor_sm.vhd".
WARNING:Xst:647 - Input <rx_data<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <byte_order>.
    Found 1-bit register for signal <strobe>.
    Found 1-bit register for signal <next_word>.
    Found 1-bit register for signal <first>.
    Found 5-bit register for signal <trans_type>.
    Found 9-bit register for signal <words>.
    Found 1-bit register for signal <rmw_write>.
    Found 3-bit register for signal <err_code>.
    Found 32-bit register for signal <addr>.
    Found 1-bit register for signal <write>.
    Found 8-bit register for signal <timer>.
    Found 32-bit register for signal <rmw_input>.
    Found 32-bit register for signal <rmw_coeff>.
    Found 32-bit register for signal <rmw_result>.
    Found 1-bit register for signal <ready_d>.
    Found 4-bit register for signal <state>.
    Found finite state machine <FSM_7> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 27                                             |
    | Inputs             | 13                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | st_idle                                        |
    | Power Up State     | st_idle                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 32-bit adder for signal <addr[31]_GND_219_o_add_27_OUT> created at line 1241.
    Found 8-bit adder for signal <timer[7]_GND_219_o_add_34_OUT> created at line 1241.
    Found 32-bit adder for signal <rmw_input[31]_rx_data[31]_add_51_OUT> created at line 208.
    Found 9-bit subtractor for signal <GND_219_o_GND_219_o_sub_25_OUT<8:0>> created at line 1308.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 160 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <transactor_sm> synthesized.

Synthesizing Unit <transactor_tx>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/transactor_tx.vhd".
    Found 10-bit register for signal <addr>.
    Found 1-bit register for signal <pkt_we>.
    Found 1-bit register for signal <pkt_done>.
    Found 10-bit register for signal <hdr_addr>.
    Found 32-bit register for signal <hdr>.
    Found 32-bit register for signal <tx_data>.
    Found 10-bit register for signal <pkt_addr>.
    Found 9-bit register for signal <words>.
    Found 9-bit adder for signal <words[8]_GND_220_o_add_26_OUT> created at line 1241.
    Found 10-bit adder for signal <addr[9]_GND_220_o_add_34_OUT> created at line 1241.
    Found 10-bit subtractor for signal <GND_220_o_GND_220_o_sub_7_OUT<9:0>> created at line 1308.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 105 D-type flip-flop(s).
	inferred  15 Multiplexer(s).
Unit <transactor_tx> synthesized.

Synthesizing Unit <slaves>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/slaves.vhd".
WARNING:Xst:647 - Input <oob_tomi_wdata<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oob_tomi_raddr<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oob_tomi_waddr<9:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <i_uart> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oob_tomi_done> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <oob_tomi_we> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/slaves.vhd" line 35: Output port <ipb_to_slaves[3]_ipb_addr> of the instance <fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/slaves.vhd" line 35: Output port <ipb_to_slaves[3]_ipb_wdata> of the instance <fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/slaves.vhd" line 35: Output port <ipb_to_slaves[2]_ipb_addr> of the instance <fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/slaves.vhd" line 35: Output port <ipb_to_slaves[2]_ipb_wdata> of the instance <fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/slaves.vhd" line 35: Output port <ipb_to_slaves[3]_ipb_strobe> of the instance <fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/slaves.vhd" line 35: Output port <ipb_to_slaves[3]_ipb_write> of the instance <fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/slaves.vhd" line 35: Output port <ipb_to_slaves[2]_ipb_strobe> of the instance <fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/slaves.vhd" line 35: Output port <ipb_to_slaves[2]_ipb_write> of the instance <fabric> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/slaves.vhd" line 55: Output port <q> of the instance <slave1> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <gpio> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oob_moti_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipbr[3]_ipb_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipbr[2]_ipb_rdata> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oob_moti_ready> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <oob_moti_addr_rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipbr[3]_ipb_ack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipbr[3]_ipb_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipbr[2]_ipb_ack> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <ipbr[2]_ipb_err> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <slaves> synthesized.

Synthesizing Unit <ipbus_fabric>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/ipbus_fabric.vhd".
        NSLV = 4
        STROBE_GAP = false
WARNING:Xst:647 - Input <ipb_clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   9 Multiplexer(s).
Unit <ipbus_fabric> synthesized.

Synthesizing Unit <ipbus_ver>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/example_designs/hdl/ipbus_ver.vhd".
WARNING:Xst:647 - Input <ipbus_in_ipb_addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ipbus_in_ipb_wdata<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ipbus_in_ipb_write> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ipbus_ver> synthesized.

Synthesizing Unit <ipbus_reg>.
    Related source file is "c:/ipbus/ml605_from_ml507/firmware/ipbus/hdl/slaves/ipbus_reg.vhd".
        addr_width = 0
WARNING:Xst:647 - Input <ipbus_in_ipb_addr<31:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <ipbus_out_ipb_rdata>.
    Found 1-bit register for signal <ack>.
    Found 32-bit register for signal <reg<0>>.
    Summary:
	inferred  65 D-type flip-flop(s).
Unit <ipbus_reg> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 2x11-bit single-port RAM                              : 1
 2x9-bit dual-port RAM                                 : 1
 32x8-bit single-port Read Only RAM                    : 1
 8x11-bit dual-port RAM                                : 2
# Adders/Subtractors                                   : 53
 10-bit adder                                          : 5
 10-bit subtractor                                     : 1
 11-bit adder                                          : 6
 11-bit subtractor                                     : 1
 12-bit adder                                          : 9
 12-bit subtractor                                     : 1
 16-bit adder                                          : 3
 17-bit adder                                          : 3
 2-bit adder                                           : 1
 3-bit adder                                           : 5
 32-bit adder                                          : 6
 4-bit adder                                           : 1
 6-bit adder                                           : 2
 8-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 4
# Registers                                            : 149
 1-bit register                                        : 73
 10-bit register                                       : 8
 11-bit register                                       : 9
 12-bit register                                       : 6
 16-bit register                                       : 8
 2-bit register                                        : 2
 3-bit register                                        : 6
 32-bit register                                       : 14
 4-bit register                                        : 1
 5-bit register                                        : 1
 6-bit register                                        : 2
 8-bit register                                        : 15
 9-bit register                                        : 4
# Comparators                                          : 19
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 11-bit comparator equal                               : 3
 11-bit comparator lessequal                           : 5
 3-bit comparator equal                                : 1
 3-bit comparator not equal                            : 1
 6-bit comparator lessequal                            : 3
 8-bit comparator equal                                : 2
# Multiplexers                                         : 222
 1-bit 2-to-1 multiplexer                              : 77
 10-bit 2-to-1 multiplexer                             : 17
 11-bit 2-to-1 multiplexer                             : 10
 12-bit 2-to-1 multiplexer                             : 3
 12-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 21
 32-bit 4-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 21
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 42
 9-bit 2-to-1 multiplexer                              : 7
# FSMs                                                 : 8
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/dpbr8.ngc>.
Reading core <ipcore_dir/dpbr_8_32.ngc>.
Loading core <dpbr8> for timing and area information for instance <fifo>.
Loading core <dpbr_8_32> for timing and area information for instance <buffer>.
Loading core <dpbr_8_32> for timing and area information for instance <buffer>.
Loading core <dpbr8> for timing and area information for instance <fifo>.
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:1901 - Instance U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP in unit U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP of type RAMB36_EXP has been replaced by RAMB36E1
INFO:Xst:2261 - The FF/Latch <ip_len_12> in Unit <outbuf> is equivalent to the following 7 FFs/Latches, which will be removed : <ip_len_13> <ip_len_14> <ip_len_15> <udp_len_12> <udp_len_13> <udp_len_14> <udp_len_15> 
INFO:Xst:2261 - The FF/Latch <self_rxa_6> in Unit <handler> is equivalent to the following 4 FFs/Latches, which will be removed : <self_rxa_7> <self_rxa_8> <self_rxa_9> <self_rxa_10> 
WARNING:Xst:1293 - FF/Latch <ip_len_12> has a constant value of 0 in block <outbuf>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <self_rxa_6> has a constant value of 0 in block <handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <hdr_0> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_1> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_2> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_8> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_9> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_10> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_11> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_12> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_13> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_14> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_15> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <hdr_16> of sequential type is unconnected in block <tx>.
WARNING:Xst:2677 - Node <iplen_0> of sequential type is unconnected in block <inbuf>.
WARNING:Xst:2677 - Node <iplen_1> of sequential type is unconnected in block <inbuf>.

Synthesizing (advanced) Unit <arp>.
The following registers are absorbed into counter <packet_out_addr>: 1 register on signal <packet_out_addr>.
INFO:Xst:3231 - The small RAM <Mram__n0267> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <packet_read_addr<4:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <arp> synthesized (advanced).

Synthesizing (advanced) Unit <bus_arb>.
The following registers are absorbed into counter <src>: 1 register on signal <src>.
Unit <bus_arb> synthesized (advanced).

Synthesizing (advanced) Unit <clock_divider_s6>.
The following registers are absorbed into counter <ctr>: 1 register on signal <ctr>.
Unit <clock_divider_s6> synthesized (advanced).

Synthesizing (advanced) Unit <gbe_rxpacketbuffer>.
The following registers are absorbed into accumulator <buffer_read_base>: 1 register on signal <buffer_read_base>.
The following registers are absorbed into accumulator <buffer_write_base>: 1 register on signal <buffer_write_base>.
The following registers are absorbed into counter <packet_len_wp>: 1 register on signal <packet_len_wp>.
The following registers are absorbed into counter <packet_len_rp>: 1 register on signal <packet_len_rp>.
The following registers are absorbed into counter <packet_len_acc>: 1 register on signal <packet_len_acc>.
INFO:Xst:3231 - The small RAM <Mram_packet_len_fifo> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <mac_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <packet_len_wp> |          |
    |     diA            | connected to signal <packet_len_acc> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <packet_len_rp> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <gbe_rxpacketbuffer> synthesized (advanced).

Synthesizing (advanced) Unit <gbe_txpacketbuffer>.
The following registers are absorbed into accumulator <fifo_base_write>: 1 register on signal <fifo_base_write>.
The following registers are absorbed into counter <packet_len_wp>: 1 register on signal <packet_len_wp>.
The following registers are absorbed into counter <packet_len_rp>: 1 register on signal <packet_len_rp>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_packet_len_fifo> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     clkA           | connected to signal <mac_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <packet_len_wp> |          |
    |     diA            | connected to signal <packet_len>    |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 11-bit                     |          |
    |     addrB          | connected to signal <packet_len_rp> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <gbe_txpacketbuffer> synthesized (advanced).

Synthesizing (advanced) Unit <mac_arbiter>.
The following registers are absorbed into counter <src>: 1 register on signal <src>.
Unit <mac_arbiter> synthesized (advanced).

Synthesizing (advanced) Unit <sub_packetbuffer>.
The following registers are absorbed into counter <addra>: 1 register on signal <addra>.
Unit <sub_packetbuffer> synthesized (advanced).

Synthesizing (advanced) Unit <sub_packetreq>.
The following registers are absorbed into counter <rqAddr>: 1 register on signal <rqAddr>.
The following registers are absorbed into counter <rxa>: 1 register on signal <rxa>.
INFO:Xst:3231 - The small RAM <Mram_rqlen> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 9-bit                      |          |
    |     clkA           | connected to signal <mac_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <half_INV_90_o> |          |
    |     diA            | connected to signal <iplen[10]_GND_182_o_sub_17_OUT> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 9-bit                      |          |
    |     addrB          | connected to signal <half>          |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sub_packetreq> synthesized (advanced).

Synthesizing (advanced) Unit <sub_packetresp>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_rplen> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 11-bit                     |          |
    |     clkA           | connected to signal <mac_clk>       | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <half_INV_119_o> |          |
    |     diA            | connected to signal <len[8]_GND_184_o_add_11_OUT> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <sub_packetresp> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <cnt50>: 1 register on signal <cnt50>.
The following registers are absorbed into counter <cnt125>: 1 register on signal <cnt125>.
The following registers are absorbed into counter <cnt200>: 1 register on signal <cnt200>.
The following registers are absorbed into counter <cntXX>: 1 register on signal <cntXX>.
Unit <top> synthesized (advanced).

Synthesizing (advanced) Unit <transactor_sm>.
The following registers are absorbed into counter <addr>: 1 register on signal <addr>.
The following registers are absorbed into counter <words>: 1 register on signal <words>.
Unit <transactor_sm> synthesized (advanced).

Synthesizing (advanced) Unit <transactor_tx>.
The following registers are absorbed into counter <words>: 1 register on signal <words>.
Unit <transactor_tx> synthesized (advanced).
WARNING:Xst:2677 - Node <hdr_0> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_1> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_2> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_8> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_9> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_10> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_11> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_12> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_13> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_14> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_15> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <hdr_16> of sequential type is unconnected in block <transactor_tx>.
WARNING:Xst:2677 - Node <iplen_0> of sequential type is unconnected in block <sub_packetreq>.
WARNING:Xst:2677 - Node <iplen_1> of sequential type is unconnected in block <sub_packetreq>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 2x11-bit single-port distributed RAM                  : 1
 2x9-bit dual-port distributed RAM                     : 1
 32x8-bit single-port distributed Read Only RAM        : 1
 8x11-bit dual-port distributed RAM                    : 2
# Adders/Subtractors                                   : 32
 10-bit adder                                          : 5
 10-bit subtractor                                     : 1
 11-bit adder                                          : 3
 11-bit subtractor                                     : 1
 12-bit adder                                          : 7
 12-bit subtractor                                     : 1
 16-bit adder                                          : 3
 17-bit adder                                          : 3
 32-bit adder                                          : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 3
# Counters                                             : 19
 11-bit up counter                                     : 3
 2-bit up counter                                      : 1
 3-bit up counter                                      : 5
 32-bit up counter                                     : 5
 4-bit up counter                                      : 1
 6-bit up counter                                      : 1
 9-bit down counter                                    : 1
 9-bit up counter                                      : 2
# Accumulators                                         : 3
 12-bit up accumulator                                 : 3
# Registers                                            : 802
 Flip-Flops                                            : 802
# Comparators                                          : 19
 10-bit comparator equal                               : 2
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 11-bit comparator equal                               : 3
 11-bit comparator lessequal                           : 5
 3-bit comparator equal                                : 1
 3-bit comparator not equal                            : 1
 6-bit comparator lessequal                            : 3
 8-bit comparator equal                                : 2
# Multiplexers                                         : 353
 1-bit 2-to-1 multiplexer                              : 224
 10-bit 2-to-1 multiplexer                             : 15
 11-bit 2-to-1 multiplexer                             : 7
 12-bit 2-to-1 multiplexer                             : 3
 12-bit 4-to-1 multiplexer                             : 1
 16-bit 2-to-1 multiplexer                             : 3
 2-bit 2-to-1 multiplexer                              : 2
 3-bit 2-to-1 multiplexer                              : 2
 32-bit 2-to-1 multiplexer                             : 17
 32-bit 4-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 20
 7-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 38
 9-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 8
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <rsto_125> (without init value) has a constant value of 0 in block <clocks_v5_extphy>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ip_len_12> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ip_len_13> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ip_len_14> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ip_len_15> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_len_12> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_len_13> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_len_14> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_len_15> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <self_rxa_6> has a constant value of 0 in block <packet_handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <self_rxa_7> has a constant value of 0 in block <packet_handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <self_rxa_8> has a constant value of 0 in block <packet_handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <self_rxa_9> has a constant value of 0 in block <packet_handler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <self_rxa_10> has a constant value of 0 in block <packet_handler>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ipbus_gen[0].ipbus/trans/sm/FSM_7> on signal <state[1:4]> with user encoding.
--------------------------
 State        | Encoding
--------------------------
 st_idle      | 0000
 st_check_hdr | 0001
 st_hdr       | 0010
 st_wr_info   | 0011
 st_addr      | 0100
 st_bus_cycle | 0101
 st_rmw_1     | 0110
 st_rmw_2     | 0111
 st_last      | 1000
 st_error     | 1001
--------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ipbus_gen[0].ipbus/packet_buffer/FSM_4> on signal <state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 011   | 011
 001   | 001
 111   | 111
 110   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ipbus_gen[0].ipbus/packet_buffer/inbuf/FSM_5> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ipbus_gen[0].ipbus/packet_buffer/outbuf/FSM_6> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0011  | 0011
 0010  | 0010
 0101  | 0101
 0100  | 0100
 0110  | 0110
 0111  | 0111
 1000  | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ipbus_gen[0].ipbus/txbuf/FSM_0> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 11
 11    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ipbus_gen[0].ipbus/handler/FSM_1> on signal <state[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 00000 | 00000000000000001
 11111 | 00000000000000010
 00001 | 00000000000000100
 00010 | 00000000000001000
 00011 | 00000000000010000
 11101 | 00000000000100000
 00101 | 00000000001000000
 00100 | 00000000010000000
 00110 | 00000000100000000
 00111 | 00000001000000000
 01000 | 00000010000000000
 01001 | 00000100000000000
 01100 | 00001000000000000
 01010 | 00010000000000000
 01011 | 00100000000000000
 01101 | 01000000000000000
 11110 | 10000000000000000
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ipbus_gen[0].ipbus/arp_block/FSM_2> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 1111  | 1111
 0100  | 0100
 0101  | 0101
 0110  | 0110
 1001  | 1001
 1000  | 1000
 1110  | 1110
 0111  | 0111
 1101  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <ipbus_gen[0].ipbus/icmp_block/FSM_3> on signal <state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 1111  | 1111
 0011  | 0011
 0100  | 0100
 0101  | 0101
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1001  | 1001
 1010  | 1010
 1110  | 1110
 1101  | 1101
-------------------
WARNING:Xst:1293 - FF/Latch <ip_len_0> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ip_len_1> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_len_0> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <udp_len_1> has a constant value of 0 in block <sub_packetresp>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance iodelay0 in unit eth_v5_gmii of type IODELAY has been replaced by IODELAYE1
INFO:Xst:2261 - The FF/Latch <self_rxa_1> in Unit <packet_handler> is equivalent to the following FF/Latch, which will be removed : <self_rxa_4> 

Optimizing unit <eth_v5_gmii> ...

Optimizing unit <v6_emac_v1_8> ...

Optimizing unit <clocks_v6_extphy> ...

Optimizing unit <clocks_v6_ipb> ...

Optimizing unit <ipbus_ctrl> ...

Optimizing unit <slaves> ...

Optimizing unit <ipbus_ver> ...

Optimizing unit <top> ...

Optimizing unit <clocks_v5_extphy> ...

Optimizing unit <clock_divider_s6> ...

Optimizing unit <gbe_rxpacketbuffer> ...

Optimizing unit <transactor> ...

Optimizing unit <transactor_sm> ...

Optimizing unit <transactor_rx> ...

Optimizing unit <transactor_tx> ...

Optimizing unit <bus_arb> ...

Optimizing unit <sub_packetbuffer> ...

Optimizing unit <sub_packetreq> ...

Optimizing unit <sub_packetresp> ...

Optimizing unit <ip_checksum_8bit> ...

Optimizing unit <udp_shim> ...

Optimizing unit <gbe_txpacketbuffer> ...

Optimizing unit <packet_handler> ...

Optimizing unit <arp> ...

Optimizing unit <icmp> ...

Optimizing unit <ipbus_fabric> ...

Optimizing unit <ipbus_reg> ...

Optimizing unit <mac_arbiter> ...
WARNING:Xst:1710 - FF/Latch <err_code_1> (without init value) has a constant value of 0 in block <sm>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ready_d_1> (without init value) has a constant value of 0 in block <arb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <qr_5> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <ctr_0> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <ctr_1> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <ctr_2> of sequential type is unconnected in block <clkdiv>.
WARNING:Xst:2677 - Node <addr_16> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_17> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_18> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_19> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_20> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_21> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_22> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_23> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_24> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_25> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_26> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_27> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_28> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_29> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_30> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <addr_31> of sequential type is unconnected in block <sm>.
WARNING:Xst:2677 - Node <reset_reg_int_0> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_1> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_2> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_3> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_4> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_5> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_6> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_7> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_8> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_9> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_10> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_11> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_12> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_13> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_14> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_15> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_16> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_17> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_18> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_19> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_20> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_21> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_22> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_23> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_24> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_25> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_26> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_27> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_28> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_29> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_30> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_int_31> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_0> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_1> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_2> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_3> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_4> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_5> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_6> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_7> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_8> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_9> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_10> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_11> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_12> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_13> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_14> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_15> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_16> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_17> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_18> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_19> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_20> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_21> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_22> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_23> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_24> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_25> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_26> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_27> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_28> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_29> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_30> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:2677 - Node <reset_reg_out_31> of sequential type is unconnected in block <icmp_block>.
WARNING:Xst:1710 - FF/Latch <pkt_1> (without init value) has a constant value of 0 in block <arb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <src_1> has a constant value of 0 in block <arb>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <done_1> of sequential type is unconnected in block <arb>.
INFO:Xst:2261 - The FF/Latch <we> in Unit <inbuf> is equivalent to the following FF/Latch, which will be removed : <state_FSM_FFd2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top, actual ratio is 0.

Pipelining and Register Balancing Report ...

Processing Unit <ipbus_gen[0].ipbus/trans/rx> :
	Register(s) addr_9 has(ve) been backward balanced into : addr_9_BRB0 addr_9_BRB1 addr_9_BRB2 addr_9_BRB3 addr_9_BRB4 addr_9_BRB5.
	Register(s) addr_end_1 has(ve) been backward balanced into : addr_end_1_BRB0 addr_end_1_BRB1.
	Register(s) addr_end_2 has(ve) been backward balanced into : addr_end_2_BRB0 .
	Register(s) addr_end_3 has(ve) been backward balanced into : addr_end_3_BRB0 .
	Register(s) addr_end_4 has(ve) been backward balanced into : addr_end_4_BRB0 .
	Register(s) addr_end_5 has(ve) been backward balanced into : addr_end_5_BRB0 .
	Register(s) addr_end_6 has(ve) been backward balanced into : addr_end_6_BRB0 addr_end_6_BRB1.
	Register(s) addr_end_7 has(ve) been backward balanced into : addr_end_7_BRB0 .
	Register(s) addr_end_8 has(ve) been backward balanced into : addr_end_8_BRB0 .
	Register(s) addr_end_9 has(ve) been backward balanced into : addr_end_9_BRB0 .
Unit <ipbus_gen[0].ipbus/trans/rx> processed.

Processing Unit <ipbus_gen[0].ipbus/trans/sm> :
	Register(s) next_word has(ve) been backward balanced into : next_word_BRB0 next_word_BRB1 next_word_BRB2.
	Register(s) rmw_result_1 has(ve) been backward balanced into : rmw_result_1_BRB1 rmw_result_1_BRB2 rmw_result_1_BRB3 rmw_result_1_BRB4.
	Register(s) rmw_result_10 has(ve) been backward balanced into : rmw_result_10_BRB0 rmw_result_10_BRB1 rmw_result_10_BRB2 rmw_result_10_BRB3 rmw_result_10_BRB4.
	Register(s) rmw_result_11 has(ve) been backward balanced into : rmw_result_11_BRB1 rmw_result_11_BRB2 rmw_result_11_BRB3 rmw_result_11_BRB4.
	Register(s) rmw_result_12 has(ve) been backward balanced into : rmw_result_12_BRB1 rmw_result_12_BRB2 rmw_result_12_BRB3 rmw_result_12_BRB4.
	Register(s) rmw_result_13 has(ve) been backward balanced into : rmw_result_13_BRB1 rmw_result_13_BRB2 rmw_result_13_BRB3 rmw_result_13_BRB4.
	Register(s) rmw_result_14 has(ve) been backward balanced into : rmw_result_14_BRB1 rmw_result_14_BRB2 rmw_result_14_BRB3 rmw_result_14_BRB4.
	Register(s) rmw_result_15 has(ve) been backward balanced into : rmw_result_15_BRB1 rmw_result_15_BRB2 rmw_result_15_BRB3 rmw_result_15_BRB4.
	Register(s) rmw_result_16 has(ve) been backward balanced into : rmw_result_16_BRB1 rmw_result_16_BRB2 rmw_result_16_BRB3 rmw_result_16_BRB4.
	Register(s) rmw_result_17 has(ve) been backward balanced into : rmw_result_17_BRB1 rmw_result_17_BRB2 rmw_result_17_BRB3 rmw_result_17_BRB4.
	Register(s) rmw_result_18 has(ve) been backward balanced into : rmw_result_18_BRB1 rmw_result_18_BRB2 rmw_result_18_BRB3 rmw_result_18_BRB4.
	Register(s) rmw_result_19 has(ve) been backward balanced into : rmw_result_19_BRB1 rmw_result_19_BRB2 rmw_result_19_BRB3 rmw_result_19_BRB4.
	Register(s) rmw_result_2 has(ve) been backward balanced into : rmw_result_2_BRB1 rmw_result_2_BRB2 rmw_result_2_BRB3 rmw_result_2_BRB4.
	Register(s) rmw_result_20 has(ve) been backward balanced into : rmw_result_20_BRB1 rmw_result_20_BRB2 rmw_result_20_BRB3 rmw_result_20_BRB4.
	Register(s) rmw_result_21 has(ve) been backward balanced into : rmw_result_21_BRB1 rmw_result_21_BRB2 rmw_result_21_BRB3 rmw_result_21_BRB4.
	Register(s) rmw_result_22 has(ve) been backward balanced into : rmw_result_22_BRB1 rmw_result_22_BRB2 rmw_result_22_BRB3 rmw_result_22_BRB4.
	Register(s) rmw_result_23 has(ve) been backward balanced into : rmw_result_23_BRB1 rmw_result_23_BRB2 rmw_result_23_BRB3 rmw_result_23_BRB4.
	Register(s) rmw_result_24 has(ve) been backward balanced into : rmw_result_24_BRB1 rmw_result_24_BRB2 rmw_result_24_BRB3 rmw_result_24_BRB4.
	Register(s) rmw_result_25 has(ve) been backward balanced into : rmw_result_25_BRB1 rmw_result_25_BRB2 rmw_result_25_BRB3 rmw_result_25_BRB4.
	Register(s) rmw_result_26 has(ve) been backward balanced into : rmw_result_26_BRB1 rmw_result_26_BRB2 rmw_result_26_BRB3 rmw_result_26_BRB4.
	Register(s) rmw_result_27 has(ve) been backward balanced into : rmw_result_27_BRB1 rmw_result_27_BRB2 rmw_result_27_BRB3 rmw_result_27_BRB4.
	Register(s) rmw_result_28 has(ve) been backward balanced into : rmw_result_28_BRB1 rmw_result_28_BRB2 rmw_result_28_BRB3 rmw_result_28_BRB4.
	Register(s) rmw_result_29 has(ve) been backward balanced into : rmw_result_29_BRB1 rmw_result_29_BRB2 rmw_result_29_BRB3 rmw_result_29_BRB4.
	Register(s) rmw_result_3 has(ve) been backward balanced into : rmw_result_3_BRB1 rmw_result_3_BRB2 rmw_result_3_BRB3 rmw_result_3_BRB4.
	Register(s) rmw_result_30 has(ve) been backward balanced into : rmw_result_30_BRB1 rmw_result_30_BRB2 rmw_result_30_BRB3 rmw_result_30_BRB4.
	Register(s) rmw_result_31 has(ve) been backward balanced into : rmw_result_31_BRB1 rmw_result_31_BRB2 rmw_result_31_BRB3 rmw_result_31_BRB4.
	Register(s) rmw_result_4 has(ve) been backward balanced into : rmw_result_4_BRB1 rmw_result_4_BRB2 rmw_result_4_BRB3 rmw_result_4_BRB4.
	Register(s) rmw_result_5 has(ve) been backward balanced into : rmw_result_5_BRB1 rmw_result_5_BRB2 rmw_result_5_BRB3 rmw_result_5_BRB4.
	Register(s) rmw_result_6 has(ve) been backward balanced into : rmw_result_6_BRB1 rmw_result_6_BRB2 rmw_result_6_BRB3 rmw_result_6_BRB4.
	Register(s) rmw_result_7 has(ve) been backward balanced into : rmw_result_7_BRB1 rmw_result_7_BRB2 rmw_result_7_BRB3 rmw_result_7_BRB4.
	Register(s) rmw_result_8 has(ve) been backward balanced into : rmw_result_8_BRB1 rmw_result_8_BRB2 rmw_result_8_BRB3 rmw_result_8_BRB4.
	Register(s) rmw_result_9 has(ve) been backward balanced into : rmw_result_9_BRB1 rmw_result_9_BRB2 rmw_result_9_BRB3 rmw_result_9_BRB4.
	Register(s) state_FSM_FFd2 has(ve) been backward balanced into : state_FSM_FFd2_BRB0 state_FSM_FFd2_BRB2 state_FSM_FFd2_BRB3 state_FSM_FFd2_BRB4 state_FSM_FFd2_BRB5 state_FSM_FFd2_BRB6 state_FSM_FFd2_BRB7 state_FSM_FFd2_BRB8.
	Register(s) state_FSM_FFd3 has(ve) been backward balanced into : state_FSM_FFd3_BRB0 state_FSM_FFd3_BRB1 state_FSM_FFd3_BRB3 state_FSM_FFd3_BRB4 state_FSM_FFd3_BRB5.
	Register(s) state_FSM_FFd4 has(ve) been backward balanced into : state_FSM_FFd4_BRB0 state_FSM_FFd4_BRB1 state_FSM_FFd4_BRB2 state_FSM_FFd4_BRB4 state_FSM_FFd4_BRB5.
Unit <ipbus_gen[0].ipbus/trans/sm> processed.

Processing Unit <ipbus_gen[0].ipbus/trans/tx> :
	Register(s) tx_data_0 has(ve) been backward balanced into : tx_data_0_BRB1 tx_data_0_BRB5.
	Register(s) tx_data_1 has(ve) been backward balanced into : tx_data_1_BRB0 tx_data_1_BRB4 .
	Register(s) tx_data_10 has(ve) been backward balanced into : tx_data_10_BRB0 tx_data_10_BRB5.
	Register(s) tx_data_11 has(ve) been backward balanced into : tx_data_11_BRB0 tx_data_11_BRB1 tx_data_11_BRB2 tx_data_11_BRB3 tx_data_11_BRB4 tx_data_11_BRB5.
	Register(s) tx_data_12 has(ve) been backward balanced into : tx_data_12_BRB0 tx_data_12_BRB5.
	Register(s) tx_data_13 has(ve) been backward balanced into : tx_data_13_BRB0 tx_data_13_BRB5.
	Register(s) tx_data_14 has(ve) been backward balanced into : tx_data_14_BRB0 tx_data_14_BRB5.
	Register(s) tx_data_15 has(ve) been backward balanced into : tx_data_15_BRB0 tx_data_15_BRB5.
	Register(s) tx_data_16 has(ve) been backward balanced into : tx_data_16_BRB0 tx_data_16_BRB5.
	Register(s) tx_data_17 has(ve) been backward balanced into : tx_data_17_BRB0 tx_data_17_BRB5.
	Register(s) tx_data_18 has(ve) been backward balanced into : tx_data_18_BRB0 tx_data_18_BRB5.
	Register(s) tx_data_19 has(ve) been backward balanced into : tx_data_19_BRB0 tx_data_19_BRB5.
	Register(s) tx_data_2 has(ve) been backward balanced into : tx_data_2_BRB3 tx_data_2_BRB4 .
	Register(s) tx_data_20 has(ve) been backward balanced into : tx_data_20_BRB0 tx_data_20_BRB5.
	Register(s) tx_data_21 has(ve) been backward balanced into : tx_data_21_BRB0 tx_data_21_BRB5.
	Register(s) tx_data_22 has(ve) been backward balanced into : tx_data_22_BRB0 tx_data_22_BRB5.
	Register(s) tx_data_23 has(ve) been backward balanced into : tx_data_23_BRB0 tx_data_23_BRB5.
	Register(s) tx_data_24 has(ve) been backward balanced into : tx_data_24_BRB0 tx_data_24_BRB5.
	Register(s) tx_data_25 has(ve) been backward balanced into : tx_data_25_BRB0 tx_data_25_BRB5.
	Register(s) tx_data_26 has(ve) been backward balanced into : tx_data_26_BRB0 tx_data_26_BRB5.
	Register(s) tx_data_27 has(ve) been backward balanced into : tx_data_27_BRB0 tx_data_27_BRB5.
	Register(s) tx_data_28 has(ve) been backward balanced into : tx_data_28_BRB0 tx_data_28_BRB5.
	Register(s) tx_data_29 has(ve) been backward balanced into : tx_data_29_BRB0 tx_data_29_BRB5.
	Register(s) tx_data_3 has(ve) been backward balanced into : tx_data_3_BRB1 tx_data_3_BRB2 tx_data_3_BRB4 tx_data_3_BRB5.
	Register(s) tx_data_30 has(ve) been backward balanced into : tx_data_30_BRB0 tx_data_30_BRB5.
	Register(s) tx_data_31 has(ve) been backward balanced into : tx_data_31_BRB0 tx_data_31_BRB5.
	Register(s) tx_data_4 has(ve) been backward balanced into : tx_data_4_BRB1 tx_data_4_BRB2 tx_data_4_BRB4 tx_data_4_BRB5.
	Register(s) tx_data_5 has(ve) been backward balanced into : tx_data_5_BRB1 tx_data_5_BRB2 tx_data_5_BRB4 tx_data_5_BRB5.
	Register(s) tx_data_6 has(ve) been backward balanced into : tx_data_6_BRB1 tx_data_6_BRB2 tx_data_6_BRB4 tx_data_6_BRB5.
	Register(s) tx_data_7 has(ve) been backward balanced into : tx_data_7_BRB1 tx_data_7_BRB2 tx_data_7_BRB4 tx_data_7_BRB5.
	Register(s) tx_data_8 has(ve) been backward balanced into : tx_data_8_BRB1 tx_data_8_BRB2 tx_data_8_BRB4 tx_data_8_BRB5.
	Register(s) tx_data_9 has(ve) been backward balanced into : tx_data_9_BRB1 tx_data_9_BRB2 tx_data_9_BRB4 tx_data_9_BRB5.
Unit <ipbus_gen[0].ipbus/trans/tx> processed.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1183
 Flip-Flops                                            : 1183

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2623
#      GND                         : 23
#      INV                         : 89
#      LUT1                        : 195
#      LUT2                        : 301
#      LUT3                        : 276
#      LUT4                        : 134
#      LUT5                        : 322
#      LUT6                        : 421
#      MUXCY                       : 405
#      MUXF7                       : 8
#      VCC                         : 21
#      XORCY                       : 428
# FlipFlops/Latches                : 1184
#      FD                          : 214
#      FDE                         : 578
#      FDE_1                       : 14
#      FDR                         : 189
#      FDRE                        : 173
#      FDRE_1                      : 12
#      FDS                         : 3
#      ODDR                        : 1
# RAMS                             : 46
#      RAM32X1D                    : 31
#      RAM32X1S                    : 11
#      RAMB36E1                    : 4
# Shift Registers                  : 5
#      SRLC32E                     : 5
# Clock Buffers                    : 8
#      BUFG                        : 7
#      BUFGP                       : 1
# IO Buffers                       : 35
#      IBUF                        : 11
#      IBUFG                       : 1
#      IBUFGDS                     : 1
#      OBUF                        : 22
# Others                           : 5
#      IDELAYCTRL                  : 1
#      IODELAYE1                   : 1
#      MMCM_ADV                    : 2
#      TEMAC_SINGLE                : 1

Device utilization summary:
---------------------------

Selected Device : 6vlx240tff1156-1 


Slice Logic Utilization: 
 Number of Slice Registers:            1184  out of  301440     0%  
 Number of Slice LUTs:                 1816  out of  150720     1%  
    Number used as Logic:              1738  out of  150720     1%  
    Number used as Memory:               78  out of  58400     0%  
       Number used as RAM:               73
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   2350
   Number with an unused Flip Flop:    1166  out of   2350    49%  
   Number with an unused LUT:           534  out of   2350    22%  
   Number of fully used LUT-FF pairs:   650  out of   2350    27%  
   Number of unique control sets:        92

IO Utilization: 
 Number of IOs:                          42
 Number of bonded IOBs:                  34  out of    600     5%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    416     0%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                8  out of     32    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
GMII_RX_CLK                        | BUFGP                  | 33    |
SYSCLK_P                           | MMCM_ADV:CLKOUT1       | 529   |
SYSCLK_66                          | MMCM_ADV:CLKOUT0+BUFG  | 573   |
SYSCLK_P                           | MMCM_ADV:CLKOUT0       | 33    |
ETH/GMII_RX_CLK_DEL                | BUFG                   | 70    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                    | Buffer(FF name)                                                                                                                                                                                                                                                                                           | Load  |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
IPBUS_GEN[0].IPBUS/PACKET_BUFFER/INBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/N11(IPBUS_GEN[0].IPBUS/PACKET_BUFFER/INBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)  | NONE(IPBUS_GEN[0].IPBUS/PACKET_BUFFER/INBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP) | 124   |
IPBUS_GEN[0].IPBUS/PACKET_BUFFER/OUTBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/N11(IPBUS_GEN[0].IPBUS/PACKET_BUFFER/OUTBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)| NONE(IPBUS_GEN[0].IPBUS/PACKET_BUFFER/OUTBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP)| 124   |
IPBUS_GEN[0].IPBUS/RXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/N11(IPBUS_GEN[0].IPBUS/RXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)                                  | NONE(IPBUS_GEN[0].IPBUS/RXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP)                 | 124   |
IPBUS_GEN[0].IPBUS/PACKET_BUFFER/INBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/N01(IPBUS_GEN[0].IPBUS/PACKET_BUFFER/INBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)  | NONE(IPBUS_GEN[0].IPBUS/PACKET_BUFFER/INBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP) | 72    |
IPBUS_GEN[0].IPBUS/PACKET_BUFFER/OUTBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/N01(IPBUS_GEN[0].IPBUS/PACKET_BUFFER/OUTBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)| NONE(IPBUS_GEN[0].IPBUS/PACKET_BUFFER/OUTBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP)| 72    |
IPBUS_GEN[0].IPBUS/RXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/N01(IPBUS_GEN[0].IPBUS/RXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)                                  | NONE(IPBUS_GEN[0].IPBUS/RXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP)                 | 72    |
IPBUS_GEN[0].IPBUS/TXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/N11(IPBUS_GEN[0].IPBUS/TXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/XST_VCC:P)                                  | NONE(IPBUS_GEN[0].IPBUS/TXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP)                 | 62    |
IPBUS_GEN[0].IPBUS/TXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/N01(IPBUS_GEN[0].IPBUS/TXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/XST_GND:G)                                  | NONE(IPBUS_GEN[0].IPBUS/TXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP)                 | 36    |
IPBUS_GEN[0].IPBUS/PACKET_BUFFER/INBUF/BUFFER/N0(IPBUS_GEN[0].IPBUS/PACKET_BUFFER/INBUF/BUFFER/XST_GND:G)                                                                                                                                                                                                                                                         | NONE(IPBUS_GEN[0].IPBUS/PACKET_BUFFER/INBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP) | 4     |
IPBUS_GEN[0].IPBUS/PACKET_BUFFER/OUTBUF/BUFFER/N0(IPBUS_GEN[0].IPBUS/PACKET_BUFFER/OUTBUF/BUFFER/XST_GND:G)                                                                                                                                                                                                                                                       | NONE(IPBUS_GEN[0].IPBUS/PACKET_BUFFER/OUTBUF/BUFFER/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP)| 4     |
IPBUS_GEN[0].IPBUS/RXBUF/FIFO/N0(IPBUS_GEN[0].IPBUS/RXBUF/FIFO/XST_GND:G)                                                                                                                                                                                                                                                                                         | NONE(IPBUS_GEN[0].IPBUS/RXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP)                 | 4     |
IPBUS_GEN[0].IPBUS/TXBUF/FIFO/N0(IPBUS_GEN[0].IPBUS/TXBUF/FIFO/XST_GND:G)                                                                                                                                                                                                                                                                                         | NONE(IPBUS_GEN[0].IPBUS/TXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP)                 | 2     |
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 7.531ns (Maximum Frequency: 132.788MHz)
   Minimum input arrival time before clock: 2.831ns
   Maximum output required time after clock: 1.009ns
   Maximum combinational path delay: 0.604ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'GMII_RX_CLK'
  Clock period: 3.550ns (frequency: 281.727MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               3.550ns (Levels of Logic = 3)
  Source:            CNTXX_20 (FF)
  Destination:       CNTXX_0 (FF)
  Source Clock:      GMII_RX_CLK rising
  Destination Clock: GMII_RX_CLK rising

  Data Path: CNTXX_20 to CNTXX_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.375   0.784  CNTXX_20 (CNTXX_20)
     LUT6:I0->O            1   0.068   0.778  GND_7_O_CNTXX[31]_EQUAL_2_O<31>1 (GND_7_O_CNTXX[31]_EQUAL_2_O<31>)
     LUT6:I0->O            2   0.068   0.423  GND_7_O_CNTXX[31]_EQUAL_2_O<31>7 (GND_7_O_CNTXX[31]_EQUAL_2_O)
     LUT2:I1->O           32   0.068   0.552  MCOUNT_CNTXX_VAL321 (MCOUNT_CNTXX_VAL)
     FDR:R                     0.434          CNTXX_0
    ----------------------------------------
    Total                      3.550ns (1.013ns logic, 2.537ns route)
                                       (28.5% logic, 71.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYSCLK_P'
  Clock period: 4.174ns (frequency: 239.593MHz)
  Total number of paths / destination ports: 55871 / 1141
-------------------------------------------------------------------------
Delay:               6.678ns (Levels of Logic = 8)
  Source:            IPBUS_GEN[0].IPBUS/RXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Destination:       IPBUS_GEN[0].IPBUS/ARP_BLOCK/PACKET_READ_ADDR_0 (FF)
  Source Clock:      SYSCLK_P rising 0.6X
  Destination Clock: SYSCLK_P rising 0.6X

  Data Path: IPBUS_GEN[0].IPBUS/RXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP to IPBUS_GEN[0].IPBUS/ARP_BLOCK/PACKET_READ_ADDR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36E1:CLKARDCLK->DOBDO6   21   2.073   0.908  U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP (DOB6)
     end scope: 'IPBUS_GEN[0].IPBUS/RXBUF/FIFO/U0/XST_BLK_MEM_GENERATOR/GNATIVEBMG.NATIVE_BLK_MEM_GEN/VALID.CSTR/RAMLOOP[0].RAM.R/V5_NOINIT.RAM/TRUE_DP.SINGLE_PRIM36.TDP:DOB6'
     end scope: 'IPBUS_GEN[0].IPBUS/RXBUF/FIFO:DOUTB<6>'
     end scope: 'IPBUS_GEN[0].IPBUS/RXBUF:PACKET_RXD<6>'
     begin scope: 'IPBUS_GEN[0].IPBUS/ARP_BLOCK:PACKET_DATA<6>'
     LUT6:I0->O            1   0.068   0.000  N001384_F (N46)
     MUXF7:I0->O           1   0.245   0.775  N001384 (N001383)
     LUT6:I1->O            2   0.068   0.644  N001386 (N001385)
     LUT5:I1->O            1   0.068   0.581  _N0363_INV1 (_N0363_INV2)
     LUT6:I3->O            1   0.068   0.417  _N0363_INV2 (_N0363_INV3)
     LUT3:I2->O            6   0.068   0.432  _N0363_INV3 (_N0363_INV)
     FDE:CE                    0.263          PACKET_READ_ADDR_0
    ----------------------------------------
    Total                      6.678ns (2.921ns logic, 3.757ns route)
                                       (43.7% logic, 56.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYSCLK_66'
  Clock period: 7.531ns (frequency: 132.788MHz)
  Total number of paths / destination ports: 89291 / 1128
-------------------------------------------------------------------------
Delay:               4.970ns (Levels of Logic = 11)
  Source:            IPBUS_GEN[0].IPBUS/TRANS/RX/ADDR_9_BRB0 (FF)
  Destination:       IPBUS_GEN[0].IPBUS/TRANS/SM/ERR_CODE_0 (FF)
  Source Clock:      SYSCLK_66 falling 0.8X
  Destination Clock: SYSCLK_66 rising 0.8X

  Data Path: IPBUS_GEN[0].IPBUS/TRANS/RX/ADDR_9_BRB0 to IPBUS_GEN[0].IPBUS/TRANS/SM/ERR_CODE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.368   0.778  ADDR_9_BRB0 (ADDR_9_BRB0)
     LUT6:I0->O           31   0.068   0.569  MMUX_ADDR[9]_PKT_RDATA[25]_MUX_5_OUT_RS_XOR<9>1 (PKT_RADDR<9>)
     end scope: 'IPBUS_GEN[0].IPBUS/TRANS/RX:PKT_RADDR<9>'
     end scope: 'IPBUS_GEN[0].IPBUS/TRANS:TOMI_RADDR<9>'
     begin scope: 'IPBUS_GEN[0].IPBUS/ARB:TOMI_RADDR<9>'
     end scope: 'IPBUS_GEN[0].IPBUS/ARB:TOMI_BUS[0]_RADDR<9>'
     begin scope: 'IPBUS_GEN[0].IPBUS/SHIM:TOMI_RADDR<9>'
     LUT6:I5->O            1   0.068   0.417  MMUX_MOTI_RDATA221 (MOTI_RDATA<29>)
     end scope: 'IPBUS_GEN[0].IPBUS/SHIM:MOTI_RDATA<29>'
     begin scope: 'IPBUS_GEN[0].IPBUS/ARB:MOTI_BUS[0]_RDATA<29>'
     LUT2:I1->O            2   0.068   0.497  MMUX_MOTI_RDATA221 (MOTI_RDATA<29>)
     end scope: 'IPBUS_GEN[0].IPBUS/ARB:MOTI_RDATA<29>'
     begin scope: 'IPBUS_GEN[0].IPBUS/TRANS:MOTI_RDATA<29>'
     LUT3:I1->O            7   0.068   0.815  MMUX_RX_DATA221 (RX_DATA<29>)
     begin scope: 'IPBUS_GEN[0].IPBUS/TRANS/SM:RX_DATA<29>'
     LUT5:I0->O            6   0.068   0.450  GND_219_O_RX_DATA[2]_OR_158_O1 (GND_219_O_RX_DATA[2]_OR_158_O)
     LUT6:I5->O            2   0.068   0.405  _N0493_INV (_N0493_INV)
     FDE:CE                    0.263          ERR_CODE_0
    ----------------------------------------
    Total                      4.970ns (1.039ns logic, 3.931ns route)
                                       (20.9% logic, 79.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'ETH/GMII_RX_CLK_DEL'
  Clock period: 1.950ns (frequency: 512.821MHz)
  Total number of paths / destination ports: 630 / 154
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            IPBUS_GEN[0].IPBUS/RXBUF/WAS_PACKETOK (FF)
  Destination:       IPBUS_GEN[0].IPBUS/RXBUF/PACKET_LEN_ACC_0 (FF)
  Source Clock:      ETH/GMII_RX_CLK_DEL rising
  Destination Clock: ETH/GMII_RX_CLK_DEL rising

  Data Path: IPBUS_GEN[0].IPBUS/RXBUF/WAS_PACKETOK to IPBUS_GEN[0].IPBUS/RXBUF/PACKET_LEN_ACC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.375   0.608  WAS_PACKETOK (WAS_PACKETOK)
     LUT3:I0->O           11   0.068   0.465  MCOUNT_PACKET_LEN_ACC_VAL1 (MCOUNT_PACKET_LEN_ACC_VAL)
     FDRE:R                    0.434          PACKET_LEN_ACC_0
    ----------------------------------------
    Total                      1.950ns (0.877ns logic, 1.073ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'GMII_RX_CLK'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              1.746ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       CNTXX_0 (FF)
  Destination Clock: GMII_RX_CLK rising

  Data Path: RESET to CNTXX_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           242   0.003   0.690  RESET_IBUF (LEDS_1_OBUF)
     LUT2:I0->O           32   0.068   0.552  MCOUNT_CNTXX_VAL321 (MCOUNT_CNTXX_VAL)
     FDR:R                     0.434          CNTXX_0
    ----------------------------------------
    Total                      1.746ns (0.505ns logic, 1.241ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYSCLK_P'
  Total number of paths / destination ports: 443 / 402
-------------------------------------------------------------------------
Offset:              2.261ns (Levels of Logic = 5)
  Source:            RESET (PAD)
  Destination:       IPBUS_GEN[0].IPBUS/PACKET_BUFFER/OUTBUF/RDADDR_0 (FF)
  Destination Clock: SYSCLK_P rising 0.6X

  Data Path: RESET to IPBUS_GEN[0].IPBUS/PACKET_BUFFER/OUTBUF/RDADDR_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           242   0.003   0.616  RESET_IBUF (LEDS_1_OBUF)
     begin scope: 'IPBUS_GEN[0].IPBUS:RST_MACCLK'
     begin scope: 'IPBUS_GEN[0].IPBUS/PACKET_BUFFER:RESET'
     begin scope: 'IPBUS_GEN[0].IPBUS/PACKET_BUFFER/OUTBUF:RESET'
     LUT3:I2->O            1   0.068   0.778  _N0304_INV_SW0 (N42)
     LUT6:I0->O           11   0.068   0.465  _N0304_INV (_N0304_INV)
     FDE:CE                    0.263          RDADDR_0
    ----------------------------------------
    Total                      2.261ns (0.402ns logic, 1.859ns route)
                                       (17.8% logic, 82.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SYSCLK_66'
  Total number of paths / destination ports: 532 / 521
-------------------------------------------------------------------------
Offset:              2.831ns (Levels of Logic = 6)
  Source:            RESET (PAD)
  Destination:       IPBUS_GEN[0].IPBUS/TRANS/SM/ERR_CODE_0 (FF)
  Destination Clock: SYSCLK_66 rising 0.8X

  Data Path: RESET to IPBUS_GEN[0].IPBUS/TRANS/SM/ERR_CODE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           242   0.003   0.837  RESET_IBUF (LEDS_1_OBUF)
     begin scope: 'IPBUS_GEN[0].IPBUS:RST_IPB'
     begin scope: 'IPBUS_GEN[0].IPBUS/TRANS:RESET'
     begin scope: 'IPBUS_GEN[0].IPBUS/TRANS/SM:RESET'
     LUT6:I2->O            3   0.068   0.595  _N0432_INV11 (_N0432_INV1)
     LUT4:I1->O            6   0.068   0.524  _N0493_INV21 (_N0493_INV2)
     LUT6:I4->O            2   0.068   0.405  _N0493_INV (_N0493_INV)
     FDE:CE                    0.263          ERR_CODE_0
    ----------------------------------------
    Total                      2.831ns (0.470ns logic, 2.361ns route)
                                       (16.6% logic, 83.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ETH/GMII_RX_CLK_DEL'
  Total number of paths / destination ports: 208 / 98
-------------------------------------------------------------------------
Offset:              1.708ns (Levels of Logic = 3)
  Source:            RESET (PAD)
  Destination:       IPBUS_GEN[0].IPBUS/RXBUF/MRAM_PACKET_LEN_FIFO1 (RAM)
  Destination Clock: ETH/GMII_RX_CLK_DEL rising

  Data Path: RESET to IPBUS_GEN[0].IPBUS/RXBUF/MRAM_PACKET_LEN_FIFO1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           242   0.003   0.780  RESET_IBUF (LEDS_1_OBUF)
     begin scope: 'IPBUS_GEN[0].IPBUS:RST_MACCLK'
     begin scope: 'IPBUS_GEN[0].IPBUS/RXBUF:RESET'
     LUT3:I0->O           11   0.068   0.465  MMUX_BUS_000211 (BUS_0002)
     RAM32X1D:WE               0.392          MRAM_PACKET_LEN_FIFO1
    ----------------------------------------
    Total                      1.708ns (0.463ns logic, 1.245ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYSCLK_P'
  Total number of paths / destination ports: 22 / 22
-------------------------------------------------------------------------
Offset:              1.009ns (Levels of Logic = 2)
  Source:            ETH/ODDR0 (FF)
  Destination:       GMII_GTX_CLK (PAD)
  Source Clock:      SYSCLK_P rising 0.6X

  Data Path: ETH/ODDR0 to GMII_GTX_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.607   0.399  ODDR0 (GMII_TX_CLK)
     end scope: 'ETH:GMII_TX_CLK'
     OBUF:I->O                 0.003          GMII_GTX_CLK_OBUF (GMII_GTX_CLK)
    ----------------------------------------
    Total                      1.009ns (0.610ns logic, 0.399ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYSCLK_66'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.783ns (Levels of Logic = 1)
  Source:            L50 (FF)
  Destination:       LEDS<5> (PAD)
  Source Clock:      SYSCLK_66 rising 0.8X

  Data Path: L50 to LEDS<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.375   0.405  L50 (L50)
     OBUF:I->O                 0.003          LEDS_5_OBUF (LEDS<5>)
    ----------------------------------------
    Total                      0.783ns (0.378ns logic, 0.405ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'GMII_RX_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.783ns (Levels of Logic = 1)
  Source:            LXX (FF)
  Destination:       LEDS<4> (PAD)
  Source Clock:      GMII_RX_CLK rising

  Data Path: LXX to LEDS<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.375   0.405  LXX (LXX)
     OBUF:I->O                 0.003          LEDS_4_OBUF (LEDS<4>)
    ----------------------------------------
    Total                      0.783ns (0.378ns logic, 0.405ns route)
                                       (48.3% logic, 51.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ETH/GMII_RX_CLK_DEL'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              0.774ns (Levels of Logic = 1)
  Source:            ETH/RX_DV_R (FF)
  Destination:       ETH/EMAC0/V6_EMAC:PHYEMACRXDV (PAD)
  Source Clock:      ETH/GMII_RX_CLK_DEL rising

  Data Path: ETH/RX_DV_R to ETH/EMAC0/V6_EMAC:PHYEMACRXDV
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.375   0.399  RX_DV_R (RX_DV_R)
     begin scope: 'ETH/EMAC0:GMII_RX_DV'
    TEMAC_SINGLE:PHYEMACRXDV        0.000          V6_EMAC
    ----------------------------------------
    Total                      0.774ns (0.375ns logic, 0.399ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.604ns (Levels of Logic = 2)
  Source:            RESET (PAD)
  Destination:       LEDS<1> (PAD)

  Data Path: RESET to LEDS<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           242   0.003   0.598  RESET_IBUF (LEDS_1_OBUF)
     OBUF:I->O                 0.003          LEDS_1_OBUF (LEDS<1>)
    ----------------------------------------
    Total                      0.604ns (0.006ns logic, 0.598ns route)
                                       (1.0% logic, 99.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock ETH/GMII_RX_CLK_DEL
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
ETH/GMII_RX_CLK_DEL|    1.950|         |         |         |
SYSCLK_P           |    0.866|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
GMII_RX_CLK    |    3.550|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYSCLK_66
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYSCLK_66      |    6.052|    4.970|    4.450|         |
SYSCLK_P       |    5.170|         |    3.473|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYSCLK_P
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
ETH/GMII_RX_CLK_DEL|    1.675|         |         |         |
SYSCLK_66          |    2.248|         |         |         |
SYSCLK_P           |    6.678|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 33.00 secs
Total CPU time to Xst completion: 32.52 secs
 
--> 

Total memory usage is 176576 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  214 (   0 filtered)
Number of infos    :   44 (   0 filtered)

