#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Nov 20 19:26:39 2020
# Process ID: 21600
# Current directory: E:/project/SmartCanteen/module_test/system_zynq/rfid_zynq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11768 E:\project\SmartCanteen\module_test\system_zynq\rfid_zynq\rfid_zynq.xpr
# Log file: E:/project/SmartCanteen/module_test/system_zynq/rfid_zynq/vivado.log
# Journal file: E:/project/SmartCanteen/module_test/system_zynq/rfid_zynq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/project/SmartCanteen/module_test/system_zynq/rfid_zynq/rfid_zynq.xpr
INFO: [Project 1-313] Project file moved from 'E:/project/SmartCanteen/module_test/system_zynq' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/software/vivado2018/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 834.090 ; gain = 179.012
update_compile_order -fileset sources_1
launch_sdk -workspace E:/project/SmartCanteen/module_test/system_zynq/rfid_zynq/rfid_zynq.sdk -hwspec E:/project/SmartCanteen/module_test/system_zynq/rfid_zynq/rfid_zynq.sdk/rfid_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace E:/project/SmartCanteen/module_test/system_zynq/rfid_zynq/rfid_zynq.sdk -hwspec E:/project/SmartCanteen/module_test/system_zynq/rfid_zynq/rfid_zynq.sdk/rfid_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {E:/project/SmartCanteen/module_test/system_zynq/rfid_zynq/rfid_zynq.srcs/sources_1/bd/rfid/rfid.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <rfid> from BD file <E:/project/SmartCanteen/module_test/system_zynq/rfid_zynq/rfid_zynq.srcs/sources_1/bd/rfid/rfid.bd>
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 20 21:58:10 2020...
