// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module udpTxEngine (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        agmdDataOut_V_dout,
        agmdDataOut_V_empty_n,
        agmdDataOut_V_read,
        txthMetaData_V_dout,
        txthMetaData_V_empty_n,
        txthMetaData_V_read,
        agmdpayloadLenOut_V_s_dout,
        agmdpayloadLenOut_V_s_empty_n,
        agmdpayloadLenOut_V_s_read,
        txUdpDataOut_TREADY,
        txUdpDataOut_TDATA,
        txUdpDataOut_TVALID,
        txUdpDataOut_TKEEP,
        txUdpDataOut_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] agmdDataOut_V_dout;
input   agmdDataOut_V_empty_n;
output   agmdDataOut_V_read;
input  [96:0] txthMetaData_V_dout;
input   txthMetaData_V_empty_n;
output   txthMetaData_V_read;
input  [15:0] agmdpayloadLenOut_V_s_dout;
input   agmdpayloadLenOut_V_s_empty_n;
output   agmdpayloadLenOut_V_s_read;
input   txUdpDataOut_TREADY;
output  [511:0] txUdpDataOut_TDATA;
output   txUdpDataOut_TVALID;
output  [63:0] txUdpDataOut_TKEEP;
output  [0:0] txUdpDataOut_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg agmdDataOut_V_read;
reg txthMetaData_V_read;
reg agmdpayloadLenOut_V_s_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [2:0] ute_state_load_load_fu_304_p1;
wire   [0:0] grp_nbreadreq_fu_170_p3;
reg    ap_predicate_op7_read_state1;
reg    ap_predicate_op13_read_state1;
reg    ap_predicate_op26_read_state1;
wire   [0:0] tmp_nbreadreq_fu_184_p3;
wire   [0:0] tmp_4_nbreadreq_fu_192_p3;
reg    ap_predicate_op43_read_state1;
reg    ap_predicate_op53_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg   [2:0] ute_state_load_reg_802;
reg   [0:0] tmp_2_reg_814;
reg    ap_predicate_op78_write_state2;
reg   [0:0] tmp_1_reg_831;
reg    ap_predicate_op108_write_state2;
reg    ap_block_state2_io;
wire    regslice_both_DataOut_V_data_V_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [2:0] ute_state_load_reg_802_pp0_iter1_reg;
reg   [0:0] tmp_2_reg_814_pp0_iter1_reg;
reg    ap_predicate_op119_write_state3;
reg   [0:0] tmp_1_reg_831_pp0_iter1_reg;
reg    ap_predicate_op122_write_state3;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] ute_state;
reg   [511:0] prevWord_data_V_1;
reg   [63:0] prevWord_keep_V;
reg   [31:0] currMetaData_theirIP;
reg   [31:0] currMetaData_myIP_V;
reg   [15:0] currMetaData_theirPo;
reg   [15:0] currMetaData_myPort_s;
reg   [15:0] ip_len_V;
reg   [15:0] udp_len_V;
reg    txUdpDataOut_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    txthMetaData_V_blk_n;
reg    agmdpayloadLenOut_V_s_blk_n;
reg    agmdDataOut_V_blk_n;
reg   [35:0] reg_292;
reg   [223:0] reg_296;
reg   [27:0] reg_300;
wire   [0:0] grp_fu_240_p3;
wire   [287:0] trunc_ln647_9_fu_308_p1;
reg   [287:0] trunc_ln647_9_reg_821;
wire   [0:0] p_Result_9_fu_312_p2;
wire   [287:0] trunc_ln647_6_fu_332_p1;
reg   [287:0] trunc_ln647_6_reg_835;
wire   [0:0] tmp_last_V_fu_350_p2;
reg   [0:0] tmp_last_V_reg_840;
wire   [511:0] p_Result_13_fu_490_p1;
wire   [63:0] p_Result_14_fu_499_p1;
wire   [511:0] p_Result_11_fu_512_p3;
wire   [63:0] p_Result_12_fu_520_p3;
wire   [511:0] p_Result_s_fu_713_p21;
wire   [63:0] p_Result_10_fu_757_p3;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_226;
reg   [0:0] ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226;
wire   [2:0] select_ln377_fu_318_p3;
wire   [2:0] zext_ln355_fu_364_p1;
wire   [2:0] select_ln312_fu_464_p3;
wire   [511:0] p_Result_7_fu_529_p5;
wire   [511:0] p_Result_3_fu_766_p5;
wire   [63:0] p_Result_8_fu_547_p5;
wire   [63:0] p_Result_4_fu_784_p5;
wire   [31:0] trunc_ln321_fu_374_p1;
wire   [15:0] add_ln214_fu_440_p2;
wire   [15:0] add_ln214_1_fu_452_p2;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] grp_fu_284_p3;
wire   [0:0] p_Result_5_fu_336_p2;
wire   [1:0] select_ln347_fu_342_p3;
wire   [1:0] select_ln321_fu_356_p3;
wire   [0:0] tmp_9_fu_432_p3;
wire   [223:0] trunc_ln414_fu_486_p1;
wire   [27:0] trunc_ln414_1_fu_495_p1;
wire   [223:0] trunc_ln647_7_fu_504_p1;
wire   [27:0] trunc_ln647_8_fu_508_p1;
wire   [7:0] trunc_ln647_5_fu_709_p1;
wire   [7:0] p_Result_239_i119_s_fu_699_p4;
wire   [7:0] trunc_ln647_4_fu_691_p1;
wire   [7:0] p_Result_239_i116_s_fu_681_p4;
wire   [7:0] trunc_ln647_3_fu_673_p1;
wire   [7:0] p_Result_239_i113_s_fu_663_p4;
wire   [7:0] trunc_ln647_2_fu_655_p1;
wire   [7:0] p_Result_237_2_i_fu_645_p4;
wire   [7:0] p_Result_237_1_i_fu_635_p4;
wire   [7:0] p_Result_237_i108_s_fu_625_p4;
wire   [7:0] trunc_ln647_1_fu_617_p1;
wire   [7:0] p_Result_237_2_i_i_fu_607_p4;
wire   [7:0] p_Result_237_1_i_i_fu_597_p4;
wire   [7:0] p_Result_237_i_i_fu_587_p4;
wire   [7:0] trunc_ln647_fu_579_p1;
wire   [7:0] p_Result_239_i_i_fu_569_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [511:0] txUdpDataOut_TDATA_int;
reg    txUdpDataOut_TVALID_int;
wire    txUdpDataOut_TREADY_int;
wire    regslice_both_DataOut_V_data_V_U_vld_out;
wire    regslice_both_DataOut_V_keep_V_U_apdone_blk;
reg   [63:0] txUdpDataOut_TKEEP_int;
wire    regslice_both_DataOut_V_keep_V_U_ack_in_dummy;
wire    regslice_both_DataOut_V_keep_V_U_vld_out;
wire    regslice_both_DataOut_V_last_V_U_apdone_blk;
reg   [0:0] txUdpDataOut_TLAST_int;
wire    regslice_both_DataOut_V_last_V_U_ack_in_dummy;
wire    regslice_both_DataOut_V_last_V_U_vld_out;
reg    ap_condition_239;
reg    ap_condition_284;
reg    ap_condition_157;
reg    ap_condition_281;
reg    ap_condition_344;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ute_state = 3'd0;
#0 prevWord_data_V_1 = 512'd0;
#0 prevWord_keep_V = 64'd0;
#0 currMetaData_theirIP = 32'd0;
#0 currMetaData_myIP_V = 32'd0;
#0 currMetaData_theirPo = 16'd0;
#0 currMetaData_myPort_s = 16'd0;
#0 ip_len_V = 16'd0;
#0 udp_len_V = 16'd0;
end

regslice_both #(
    .DataWidth( 512 ))
regslice_both_DataOut_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(txUdpDataOut_TDATA_int),
    .vld_in(txUdpDataOut_TVALID_int),
    .ack_in(txUdpDataOut_TREADY_int),
    .data_out(txUdpDataOut_TDATA),
    .vld_out(regslice_both_DataOut_V_data_V_U_vld_out),
    .ack_out(txUdpDataOut_TREADY),
    .apdone_blk(regslice_both_DataOut_V_data_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 64 ))
regslice_both_DataOut_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(txUdpDataOut_TKEEP_int),
    .vld_in(txUdpDataOut_TVALID_int),
    .ack_in(regslice_both_DataOut_V_keep_V_U_ack_in_dummy),
    .data_out(txUdpDataOut_TKEEP),
    .vld_out(regslice_both_DataOut_V_keep_V_U_vld_out),
    .ack_out(txUdpDataOut_TREADY),
    .apdone_blk(regslice_both_DataOut_V_keep_V_U_apdone_blk)
);

regslice_both #(
    .DataWidth( 1 ))
regslice_both_DataOut_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(txUdpDataOut_TLAST_int),
    .vld_in(txUdpDataOut_TVALID_int),
    .ack_in(regslice_both_DataOut_V_last_V_U_ack_in_dummy),
    .data_out(txUdpDataOut_TLAST),
    .vld_out(regslice_both_DataOut_V_last_V_U_vld_out),
    .ack_out(txUdpDataOut_TREADY),
    .apdone_blk(regslice_both_DataOut_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_157)) begin
        if ((1'b1 == ap_condition_284)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226 <= 1'd0;
        end else if ((1'b1 == ap_condition_239)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226 <= p_Result_9_fu_312_p2;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226 <= ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_226;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_281)) begin
        if (((ute_state_load_reg_802 == 3'd1) & (tmp_1_reg_831 == 1'd1))) begin
            prevWord_data_V_1 <= p_Result_3_fu_766_p5;
        end else if (((ute_state_load_reg_802 == 3'd2) & (tmp_2_reg_814 == 1'd1))) begin
            prevWord_data_V_1 <= p_Result_7_fu_529_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_281)) begin
        if (((ute_state_load_reg_802 == 3'd1) & (tmp_1_reg_831 == 1'd1))) begin
            prevWord_keep_V <= p_Result_4_fu_784_p5;
        end else if (((ute_state_load_reg_802 == 3'd2) & (tmp_2_reg_814 == 1'd1))) begin
            prevWord_keep_V <= p_Result_8_fu_547_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_nbreadreq_fu_192_p3 == 1'd1) & (tmp_nbreadreq_fu_184_p3 == 1'd1) & (ute_state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ute_state <= select_ln312_fu_464_p3;
    end else if (((grp_nbreadreq_fu_170_p3 == 1'd1) & (ute_state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ute_state <= zext_ln355_fu_364_p1;
    end else if (((grp_fu_240_p3 == 1'd1) & (grp_nbreadreq_fu_170_p3 == 1'd1) & (ute_state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ute_state <= select_ln377_fu_318_p3;
    end else if ((((grp_fu_240_p3 == 1'd1) & (grp_nbreadreq_fu_170_p3 == 1'd1) & (ute_state == 3'd4) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ute_state_load_load_fu_304_p1 == 3'd3) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ute_state <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_4_nbreadreq_fu_192_p3 == 1'd1) & (tmp_nbreadreq_fu_184_p3 == 1'd1) & (ute_state == 3'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        currMetaData_myIP_V <= {{txthMetaData_V_dout[63:32]}};
        currMetaData_myPort_s <= {{txthMetaData_V_dout[95:80]}};
        currMetaData_theirIP <= trunc_ln321_fu_374_p1;
        currMetaData_theirPo <= {{txthMetaData_V_dout[79:64]}};
        ip_len_V <= add_ln214_fu_440_p2;
        udp_len_V <= add_ln214_1_fu_452_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_nbreadreq_fu_170_p3 == 1'd1) & (ute_state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((grp_nbreadreq_fu_170_p3 == 1'd1) & (ute_state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        reg_292 <= {{agmdDataOut_V_dout[547:512]}};
        reg_296 <= {{agmdDataOut_V_dout[511:288]}};
        reg_300 <= {{agmdDataOut_V_dout[575:548]}};
    end
end

always @ (posedge ap_clk) begin
    if (((ute_state == 3'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_reg_831 <= grp_nbreadreq_fu_170_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_1_reg_831_pp0_iter1_reg <= tmp_1_reg_831;
        tmp_2_reg_814_pp0_iter1_reg <= tmp_2_reg_814;
        ute_state_load_reg_802 <= ute_state;
        ute_state_load_reg_802_pp0_iter1_reg <= ute_state_load_reg_802;
    end
end

always @ (posedge ap_clk) begin
    if (((ute_state == 3'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_2_reg_814 <= grp_nbreadreq_fu_170_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_170_p3 == 1'd1) & (ute_state == 3'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_last_V_reg_840 <= tmp_last_V_fu_350_p2;
        trunc_ln647_6_reg_835 <= trunc_ln647_6_fu_332_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_nbreadreq_fu_170_p3 == 1'd1) & (ute_state == 3'd2) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln647_9_reg_821 <= trunc_ln647_9_fu_308_p1;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op26_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op13_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | (~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op7_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        agmdDataOut_V_blk_n = agmdDataOut_V_empty_n;
    end else begin
        agmdDataOut_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op26_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op13_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op7_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        agmdDataOut_V_read = 1'b1;
    end else begin
        agmdDataOut_V_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op53_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        agmdpayloadLenOut_V_s_blk_n = agmdpayloadLenOut_V_s_empty_n;
    end else begin
        agmdpayloadLenOut_V_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op53_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        agmdpayloadLenOut_V_s_read = 1'b1;
    end else begin
        agmdpayloadLenOut_V_s_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op108_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op78_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ute_state_load_reg_802 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op122_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op119_write_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ute_state_load_reg_802_pp0_iter1_reg == 3'd3)))) begin
        txUdpDataOut_TDATA_blk_n = txUdpDataOut_TREADY_int;
    end else begin
        txUdpDataOut_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_344)) begin
        if ((ap_predicate_op108_write_state2 == 1'b1)) begin
            txUdpDataOut_TDATA_int = p_Result_s_fu_713_p21;
        end else if ((ap_predicate_op78_write_state2 == 1'b1)) begin
            txUdpDataOut_TDATA_int = p_Result_11_fu_512_p3;
        end else if ((ute_state_load_reg_802 == 3'd3)) begin
            txUdpDataOut_TDATA_int = p_Result_13_fu_490_p1;
        end else begin
            txUdpDataOut_TDATA_int = 'bx;
        end
    end else begin
        txUdpDataOut_TDATA_int = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_344)) begin
        if ((ap_predicate_op108_write_state2 == 1'b1)) begin
            txUdpDataOut_TKEEP_int = p_Result_10_fu_757_p3;
        end else if ((ap_predicate_op78_write_state2 == 1'b1)) begin
            txUdpDataOut_TKEEP_int = p_Result_12_fu_520_p3;
        end else if ((ute_state_load_reg_802 == 3'd3)) begin
            txUdpDataOut_TKEEP_int = p_Result_14_fu_499_p1;
        end else begin
            txUdpDataOut_TKEEP_int = 'bx;
        end
    end else begin
        txUdpDataOut_TKEEP_int = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_344)) begin
        if ((ap_predicate_op108_write_state2 == 1'b1)) begin
            txUdpDataOut_TLAST_int = tmp_last_V_reg_840;
        end else if ((ap_predicate_op78_write_state2 == 1'b1)) begin
            txUdpDataOut_TLAST_int = ap_phi_reg_pp0_iter1_tmp_last_V_1_reg_226;
        end else if ((ute_state_load_reg_802 == 3'd3)) begin
            txUdpDataOut_TLAST_int = 1'd1;
        end else begin
            txUdpDataOut_TLAST_int = 'bx;
        end
    end else begin
        txUdpDataOut_TLAST_int = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op108_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op78_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ute_state_load_reg_802 == 3'd3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        txUdpDataOut_TVALID_int = 1'b1;
    end else begin
        txUdpDataOut_TVALID_int = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op43_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        txthMetaData_V_blk_n = txthMetaData_V_empty_n;
    end else begin
        txthMetaData_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op43_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txthMetaData_V_read = 1'b1;
    end else begin
        txthMetaData_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln214_1_fu_452_p2 = (16'd8 + agmdpayloadLenOut_V_s_dout);

assign add_ln214_fu_440_p2 = (16'd28 + agmdpayloadLenOut_V_s_dout);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b0 == agmdpayloadLenOut_V_s_empty_n) & (ap_predicate_op53_read_state1 == 1'b1)) | ((txthMetaData_V_empty_n == 1'b0) & (ap_predicate_op43_read_state1 == 1'b1)) | ((1'b0 == agmdDataOut_V_empty_n) & (ap_predicate_op26_read_state1 == 1'b1)) | ((1'b0 == agmdDataOut_V_empty_n) & (ap_predicate_op13_read_state1 == 1'b1)) | ((1'b0 == agmdDataOut_V_empty_n) & (ap_predicate_op7_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (regslice_both_DataOut_V_data_V_U_apdone_blk == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b0 == agmdpayloadLenOut_V_s_empty_n) & (ap_predicate_op53_read_state1 == 1'b1)) | ((txthMetaData_V_empty_n == 1'b0) & (ap_predicate_op43_read_state1 == 1'b1)) | ((1'b0 == agmdDataOut_V_empty_n) & (ap_predicate_op26_read_state1 == 1'b1)) | ((1'b0 == agmdDataOut_V_empty_n) & (ap_predicate_op13_read_state1 == 1'b1)) | ((1'b0 == agmdDataOut_V_empty_n) & (ap_predicate_op7_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_DataOut_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b0 == agmdpayloadLenOut_V_s_empty_n) & (ap_predicate_op53_read_state1 == 1'b1)) | ((txthMetaData_V_empty_n == 1'b0) & (ap_predicate_op43_read_state1 == 1'b1)) | ((1'b0 == agmdDataOut_V_empty_n) & (ap_predicate_op26_read_state1 == 1'b1)) | ((1'b0 == agmdDataOut_V_empty_n) & (ap_predicate_op13_read_state1 == 1'b1)) | ((1'b0 == agmdDataOut_V_empty_n) & (ap_predicate_op7_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_DataOut_V_data_V_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_io)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((1'b0 == agmdpayloadLenOut_V_s_empty_n) & (ap_predicate_op53_read_state1 == 1'b1)) | ((txthMetaData_V_empty_n == 1'b0) & (ap_predicate_op43_read_state1 == 1'b1)) | ((1'b0 == agmdDataOut_V_empty_n) & (ap_predicate_op26_read_state1 == 1'b1)) | ((1'b0 == agmdDataOut_V_empty_n) & (ap_predicate_op13_read_state1 == 1'b1)) | ((1'b0 == agmdDataOut_V_empty_n) & (ap_predicate_op7_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_io = (((txUdpDataOut_TREADY_int == 1'b0) & (ap_predicate_op108_write_state2 == 1'b1)) | ((txUdpDataOut_TREADY_int == 1'b0) & (ap_predicate_op78_write_state2 == 1'b1)) | ((ute_state_load_reg_802 == 3'd3) & (txUdpDataOut_TREADY_int == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state3_io = (((txUdpDataOut_TREADY_int == 1'b0) & (ap_predicate_op122_write_state3 == 1'b1)) | ((txUdpDataOut_TREADY_int == 1'b0) & (ap_predicate_op119_write_state3 == 1'b1)) | ((txUdpDataOut_TREADY_int == 1'b0) & (ute_state_load_reg_802_pp0_iter1_reg == 3'd3)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = (regslice_both_DataOut_V_data_V_U_apdone_blk == 1'b1);
end

always @ (*) begin
    ap_condition_157 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_239 = ((grp_fu_240_p3 == 1'd1) & (grp_nbreadreq_fu_170_p3 == 1'd1) & (ute_state == 3'd2));
end

always @ (*) begin
    ap_condition_281 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_284 = ((grp_nbreadreq_fu_170_p3 == 1'd1) & (ute_state == 3'd2) & (grp_fu_240_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_344 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_tmp_last_V_1_reg_226 = 'bx;

always @ (*) begin
    ap_predicate_op108_write_state2 = ((ute_state_load_reg_802 == 3'd1) & (tmp_1_reg_831 == 1'd1));
end

always @ (*) begin
    ap_predicate_op119_write_state3 = ((ute_state_load_reg_802_pp0_iter1_reg == 3'd2) & (tmp_2_reg_814_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op122_write_state3 = ((ute_state_load_reg_802_pp0_iter1_reg == 3'd1) & (tmp_1_reg_831_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op13_read_state1 = ((grp_nbreadreq_fu_170_p3 == 1'd1) & (ute_state == 3'd2));
end

always @ (*) begin
    ap_predicate_op26_read_state1 = ((grp_nbreadreq_fu_170_p3 == 1'd1) & (ute_state == 3'd1));
end

always @ (*) begin
    ap_predicate_op43_read_state1 = ((tmp_4_nbreadreq_fu_192_p3 == 1'd1) & (tmp_nbreadreq_fu_184_p3 == 1'd1) & (ute_state == 3'd0));
end

always @ (*) begin
    ap_predicate_op53_read_state1 = ((tmp_4_nbreadreq_fu_192_p3 == 1'd1) & (tmp_nbreadreq_fu_184_p3 == 1'd1) & (ute_state == 3'd0));
end

always @ (*) begin
    ap_predicate_op78_write_state2 = ((ute_state_load_reg_802 == 3'd2) & (tmp_2_reg_814 == 1'd1));
end

always @ (*) begin
    ap_predicate_op7_read_state1 = ((grp_nbreadreq_fu_170_p3 == 1'd1) & (ute_state == 3'd4));
end

assign grp_fu_240_p3 = agmdDataOut_V_dout[32'd576];

assign grp_fu_284_p3 = agmdDataOut_V_dout[32'd548];

assign grp_nbreadreq_fu_170_p3 = agmdDataOut_V_empty_n;

assign p_Result_10_fu_757_p3 = {{reg_292}, {28'd268435455}};

assign p_Result_11_fu_512_p3 = {{trunc_ln647_9_reg_821}, {trunc_ln647_7_fu_504_p1}};

assign p_Result_12_fu_520_p3 = {{reg_292}, {trunc_ln647_8_fu_508_p1}};

assign p_Result_13_fu_490_p1 = trunc_ln414_fu_486_p1;

assign p_Result_14_fu_499_p1 = trunc_ln414_1_fu_495_p1;

assign p_Result_237_1_i_fu_635_p4 = {{currMetaData_theirIP[23:16]}};

assign p_Result_237_1_i_i_fu_597_p4 = {{currMetaData_myIP_V[23:16]}};

assign p_Result_237_2_i_fu_645_p4 = {{currMetaData_theirIP[15:8]}};

assign p_Result_237_2_i_i_fu_607_p4 = {{currMetaData_myIP_V[15:8]}};

assign p_Result_237_i108_s_fu_625_p4 = {{currMetaData_theirIP[31:24]}};

assign p_Result_237_i_i_fu_587_p4 = {{currMetaData_myIP_V[31:24]}};

assign p_Result_239_i113_s_fu_663_p4 = {{currMetaData_myPort_s[15:8]}};

assign p_Result_239_i116_s_fu_681_p4 = {{currMetaData_theirPo[15:8]}};

assign p_Result_239_i119_s_fu_699_p4 = {{udp_len_V[15:8]}};

assign p_Result_239_i_i_fu_569_p4 = {{ip_len_V[15:8]}};

assign p_Result_3_fu_766_p5 = {{prevWord_data_V_1[511:224]}, {reg_296}};

assign p_Result_4_fu_784_p5 = {{prevWord_keep_V[63:28]}, {reg_300}};

assign p_Result_5_fu_336_p2 = (grp_fu_284_p3 ^ 1'd1);

assign p_Result_7_fu_529_p5 = {{prevWord_data_V_1[511:224]}, {reg_296}};

assign p_Result_8_fu_547_p5 = {{prevWord_keep_V[63:28]}, {reg_300}};

assign p_Result_9_fu_312_p2 = (grp_fu_284_p3 ^ 1'd1);

assign p_Result_s_fu_713_p21 = {{{{{{{{{{{{{{{{{{{{trunc_ln647_6_reg_835}, {16'd0}}, {trunc_ln647_5_fu_709_p1}}, {p_Result_239_i119_s_fu_699_p4}}, {trunc_ln647_4_fu_691_p1}}, {p_Result_239_i116_s_fu_681_p4}}, {trunc_ln647_3_fu_673_p1}}, {p_Result_239_i113_s_fu_663_p4}}, {trunc_ln647_2_fu_655_p1}}, {p_Result_237_2_i_fu_645_p4}}, {p_Result_237_1_i_fu_635_p4}}, {p_Result_237_i108_s_fu_625_p4}}, {trunc_ln647_1_fu_617_p1}}, {p_Result_237_2_i_i_fu_607_p4}}, {p_Result_237_1_i_i_fu_597_p4}}, {p_Result_237_i_i_fu_587_p4}}, {64'd18966575579136}}, {trunc_ln647_fu_579_p1}}, {p_Result_239_i_i_fu_569_p4}}, {16'd69}};

assign select_ln312_fu_464_p3 = ((tmp_9_fu_432_p3[0:0] === 1'b1) ? 3'd1 : 3'd4);

assign select_ln321_fu_356_p3 = ((grp_fu_240_p3[0:0] === 1'b1) ? select_ln347_fu_342_p3 : 2'd2);

assign select_ln347_fu_342_p3 = ((grp_fu_284_p3[0:0] === 1'b1) ? 2'd3 : 2'd0);

assign select_ln377_fu_318_p3 = ((grp_fu_284_p3[0:0] === 1'b1) ? 3'd3 : 3'd0);

assign tmp_4_nbreadreq_fu_192_p3 = agmdpayloadLenOut_V_s_empty_n;

assign tmp_9_fu_432_p3 = txthMetaData_V_dout[32'd96];

assign tmp_last_V_fu_350_p2 = (p_Result_5_fu_336_p2 & grp_fu_240_p3);

assign tmp_nbreadreq_fu_184_p3 = txthMetaData_V_empty_n;

assign trunc_ln321_fu_374_p1 = txthMetaData_V_dout[31:0];

assign trunc_ln414_1_fu_495_p1 = prevWord_keep_V[27:0];

assign trunc_ln414_fu_486_p1 = prevWord_data_V_1[223:0];

assign trunc_ln647_1_fu_617_p1 = currMetaData_myIP_V[7:0];

assign trunc_ln647_2_fu_655_p1 = currMetaData_theirIP[7:0];

assign trunc_ln647_3_fu_673_p1 = currMetaData_myPort_s[7:0];

assign trunc_ln647_4_fu_691_p1 = currMetaData_theirPo[7:0];

assign trunc_ln647_5_fu_709_p1 = udp_len_V[7:0];

assign trunc_ln647_6_fu_332_p1 = agmdDataOut_V_dout[287:0];

assign trunc_ln647_7_fu_504_p1 = prevWord_data_V_1[223:0];

assign trunc_ln647_8_fu_508_p1 = prevWord_keep_V[27:0];

assign trunc_ln647_9_fu_308_p1 = agmdDataOut_V_dout[287:0];

assign trunc_ln647_fu_579_p1 = ip_len_V[7:0];

assign txUdpDataOut_TVALID = regslice_both_DataOut_V_data_V_U_vld_out;

assign ute_state_load_load_fu_304_p1 = ute_state;

assign zext_ln355_fu_364_p1 = select_ln321_fu_356_p3;

endmodule //udpTxEngine
