#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000000000bfe640 .scope module, "ppu_tb" "ppu_tb" 2 3;
 .timescale 0 0;
v0000000000c5da10_0 .net/s "A_O", 31 0, L_0000000000c62090;  1 drivers
v0000000000c5ba30_0 .var "Address", 31 0;
v0000000000c5bad0_0 .net "C_U_out", 8 0, L_0000000000c64b10;  1 drivers
v0000000000c5b210_0 .net "Carry", 0 0, v0000000000c5e910_0;  1 drivers
v0000000000c5c7f0_0 .net "DO", 31 0, v0000000000c52a20_0;  1 drivers
v0000000000c5c390_0 .net "DO_CU", 31 0, v0000000000c4cb30_0;  1 drivers
v0000000000c5c9d0_0 .net "Data_RAM_Out", 31 0, v0000000000c4f2f0_0;  1 drivers
v0000000000c5d010_0 .net "EX_ALU_OP", 3 0, v0000000000bbea10_0;  1 drivers
v0000000000c5d3d0_0 .net "EX_Bit11_0", 31 0, v0000000000bbf2d0_0;  1 drivers
v0000000000c5b350_0 .net "EX_Bit15_12", 3 0, v0000000000bbe6f0_0;  1 drivers
v0000000000c5bfd0_0 .net "EX_MUX_2X1_OUT", 31 0, L_0000000000baa2c0;  1 drivers
v0000000000c5cf70_0 .net "EX_RF_Enable", 0 0, v0000000000bbeb50_0;  1 drivers
v0000000000c5c430_0 .net "EX_S_M", 0 0, v0000000000c4b230_0;  1 drivers
v0000000000c5c4d0_0 .net "EX_Shift_imm", 0 0, v0000000000bbebf0_0;  1 drivers
v0000000000c5bc10_0 .net "EX_addresing_modes", 7 0, v0000000000bbee70_0;  1 drivers
v0000000000c5ced0_0 .net "EX_load_instr", 0 0, v0000000000bbfe10_0;  1 drivers
v0000000000c5d830_0 .net "EX_mem_read_write", 0 0, v0000000000bbf370_0;  1 drivers
v0000000000c5d0b0_0 .net "EX_mem_size", 0 0, v0000000000bbf550_0;  1 drivers
v0000000000c5b490_0 .net "ID_B_instr", 0 0, L_0000000000baa480;  1 drivers
v0000000000c5cd90_0 .net "ID_Bit15_12", 3 0, v0000000000c4b690_0;  1 drivers
v0000000000c5c890_0 .net "ID_Bit19_16", 3 0, v0000000000c4c8b0_0;  1 drivers
v0000000000c5bb70_0 .net "ID_Bit23_0", 23 0, v0000000000c4c950_0;  1 drivers
v0000000000c5b5d0_0 .net "ID_Bit31_28", 3 0, v0000000000c4cdb0_0;  1 drivers
v0000000000c5cb10_0 .net "ID_Bit3_0", 3 0, v0000000000c4b2d0_0;  1 drivers
v0000000000c5c610_0 .net "ID_CU", 9 0, v0000000000c4ff70_0;  1 drivers
o0000000000bffb48 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000c5cbb0_0 .net "ID_addresing_modes", 7 0, o0000000000bffb48;  0 drivers
v0000000000c5b850_0 .net "IF_ID_Load", 0 0, v0000000000c4f070_0;  1 drivers
v0000000000c5d790_0 .net "MEM_A_O", 31 0, v0000000000bc6f00_0;  1 drivers
v0000000000c5c250_0 .net "MEM_Bit15_12", 3 0, v0000000000bc7040_0;  1 drivers
v0000000000c5c6b0_0 .net "MEM_MUX3", 31 0, v0000000000bc0270_0;  1 drivers
v0000000000c5d150_0 .net "MEM_RF_Enable", 0 0, v0000000000bbfa50_0;  1 drivers
v0000000000c5c930_0 .net "MEM_load_instr", 0 0, v0000000000bc01d0_0;  1 drivers
v0000000000c5b710_0 .net "MEM_mem_read_write", 0 0, v0000000000bbe510_0;  1 drivers
v0000000000c5c750_0 .net "MEM_mem_size", 0 0, v0000000000bbe830_0;  1 drivers
v0000000000c5b670_0 .net "MUX1_signal", 1 0, v0000000000c50510_0;  1 drivers
v0000000000c5c110_0 .net "MUX2_signal", 1 0, v0000000000c50d30_0;  1 drivers
v0000000000c5ca70_0 .net "MUX3_signal", 1 0, v0000000000c4fd90_0;  1 drivers
v0000000000c5d6f0_0 .net "MUXControlUnit_signal", 0 0, v0000000000c50ab0_0;  1 drivers
v0000000000c5b0d0_0 .net/s "M_O", 31 0, L_0000000000bab670;  1 drivers
v0000000000c5bcb0_0 .net "Next_PC", 31 0, v0000000000c4cbd0_0;  1 drivers
v0000000000c5c570_0 .net "PA", 31 0, v0000000000c58ba0_0;  1 drivers
v0000000000c5bd50_0 .net "PB", 31 0, v0000000000c57480_0;  1 drivers
v0000000000c5b3f0_0 .net "PC4", 31 0, L_0000000000c64070;  1 drivers
v0000000000c5b530_0 .net "PCIN", 31 0, L_0000000000ba9f40;  1 drivers
v0000000000c5b2b0_0 .net "PCO", 31 0, L_0000000000baa560;  1 drivers
v0000000000c5b8f0_0 .net "PC_RF_ld", 0 0, v0000000000c50b50_0;  1 drivers
v0000000000c5b170_0 .net "PD", 31 0, v0000000000c5a9a0_0;  1 drivers
v0000000000c5d510_0 .net/s "PW", 31 0, L_0000000000bab830;  1 drivers
v0000000000c5bdf0_0 .var "Reset", 0 0;
v0000000000c5b7b0_0 .net "S", 0 0, L_0000000000baa3a0;  1 drivers
v0000000000c5bf30_0 .net "SEx4_out", 31 0, v0000000000c5dfb0_0;  1 drivers
v0000000000c5d1f0_0 .net/s "SSE_out", 31 0, v0000000000c5ecd0_0;  1 drivers
v0000000000c5d5b0_0 .net "S_M", 0 0, L_0000000000baa250;  1 drivers
v0000000000c5cc50_0 .net "TA", 31 0, L_0000000000c64c50;  1 drivers
v0000000000c5b990_0 .net "WB_A_O", 31 0, v0000000000c4b550_0;  1 drivers
v0000000000c5be90_0 .net "WB_Bit15_12", 3 0, v0000000000c4bcd0_0;  1 drivers
v0000000000c5ccf0_0 .net "WB_Data_RAM_Out", 31 0, v0000000000c4b7d0_0;  1 drivers
v0000000000c5c070_0 .net "WB_RF_Enable", 0 0, v0000000000c4b730_0;  1 drivers
v0000000000c5c1b0_0 .net "WB_load_instr", 0 0, v0000000000c4b4b0_0;  1 drivers
v0000000000c5c2f0_0 .var/2u *"_ivl_12", 31 0; Local signal
v0000000000c5ce30_0 .var/2u *"_ivl_13", 31 0; Local signal
v0000000000c5d290_0 .net "asserted", 0 0, L_0000000000baadb0;  1 drivers
v0000000000c5d330_0 .net "bl", 0 0, L_0000000000bab3d0;  1 drivers
v0000000000c5d470_0 .net "cc_alu_1", 3 0, L_0000000000c64e30;  1 drivers
v0000000000c5d650_0 .net "cc_alu_2", 3 0, L_0000000000c644d0;  1 drivers
v0000000000c64110_0 .net "cc_main_alu_out", 3 0, L_0000000000c62ef0;  1 drivers
v0000000000c642f0_0 .net "cc_out", 3 0, v0000000000c4beb0_0;  1 drivers
v0000000000c64bb0_0 .net "choose_ta_r_nop", 0 0, v0000000000bc6960_0;  1 drivers
v0000000000c64cf0_0 .var "clk", 0 0;
v0000000000c63f30_0 .var/i "code", 31 0;
v0000000000c63a30_0 .var "data", 31 0;
v0000000000c63cb0_0 .net "ex_asserted", 0 0, v0000000000c4b9b0_0;  1 drivers
v0000000000c64a70_0 .net "ex_bl", 0 0, v0000000000bbe8d0_0;  1 drivers
v0000000000c63ad0_0 .var/i "file", 31 0;
v0000000000c63fd0_0 .net "mem_bl", 0 0, v0000000000bc7220_0;  1 drivers
v0000000000c63df0_0 .net "mux_out_1", 31 0, L_0000000000baa1e0;  1 drivers
v0000000000c63c10_0 .net/s "mux_out_1_A", 31 0, v0000000000c4b190_0;  1 drivers
v0000000000c63b70_0 .net "mux_out_2", 31 0, L_0000000000baad40;  1 drivers
v0000000000c64930_0 .net/s "mux_out_2_B", 31 0, v0000000000c4c9f0_0;  1 drivers
v0000000000c64610_0 .net "mux_out_3", 31 0, L_0000000000bab590;  1 drivers
v0000000000c641b0_0 .net/s "mux_out_3_C", 31 0, v0000000000c4c770_0;  1 drivers
v0000000000c649d0_0 .net "wb_bl", 0 0, v0000000000c4b410_0;  1 drivers
v0000000000c64250_0 .var/i "x", 31 0;
L_0000000000c62950 .part v0000000000c4ff70_0, 6, 1;
S_0000000000bfe7d0 .scope module, "Cond_Is_Assert" "Cond_Is_Asserted" 2 205, 3 222 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 4 "instr_condition";
    .port_info 2 /OUTPUT 1 "asserted";
L_0000000000baadb0 .functor BUFZ 1, v0000000000bc7ea0_0, C4<0>, C4<0>, C4<0>;
v0000000000bc72c0_0 .net "asserted", 0 0, L_0000000000baadb0;  alias, 1 drivers
v0000000000bc7ea0_0 .var "assrt", 0 0;
v0000000000bc7900_0 .var/i "c", 31 0;
v0000000000bc8080_0 .net "cc_in", 3 0, v0000000000c4beb0_0;  alias, 1 drivers
v0000000000bc6d20_0 .net "instr_condition", 3 0, v0000000000c4cdb0_0;  alias, 1 drivers
v0000000000bc7680_0 .var/i "n", 31 0;
v0000000000bc7360_0 .var/i "v", 31 0;
v0000000000bc81c0_0 .var/i "z", 31 0;
E_0000000000b936a0/0 .event edge, v0000000000bc8080_0, v0000000000bc6d20_0, v0000000000bc81c0_0, v0000000000bc7900_0;
E_0000000000b936a0/1 .event edge, v0000000000bc7680_0, v0000000000bc7360_0;
E_0000000000b936a0 .event/or E_0000000000b936a0/0, E_0000000000b936a0/1;
S_0000000000bfe960 .scope module, "Condition_Hand" "Condition_Handler" 2 208, 3 379 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "asserted";
    .port_info 1 /INPUT 1 "b_instr";
    .port_info 2 /OUTPUT 1 "choose_ta_r_nop";
v0000000000bc6820_0 .net "asserted", 0 0, v0000000000c4b9b0_0;  alias, 1 drivers
v0000000000bc6b40_0 .net "b_instr", 0 0, L_0000000000baa480;  alias, 1 drivers
v0000000000bc6960_0 .var "choose_ta_r_nop", 0 0;
E_0000000000b94820 .event edge, v0000000000bc6820_0, v0000000000bc6b40_0;
S_000000000091cde0 .scope module, "EX_mem_pipeline_register" "EX_MEM_pipeline_register" 2 212, 3 521 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mux_out_3_C";
    .port_info 1 /INPUT 32 "A_O";
    .port_info 2 /INPUT 4 "EX_Bit15_12";
    .port_info 3 /INPUT 4 "cc_main_alu_out";
    .port_info 4 /INPUT 1 "EX_load_instr";
    .port_info 5 /INPUT 1 "EX_RF_instr";
    .port_info 6 /INPUT 1 "EX_mem_read_write";
    .port_info 7 /INPUT 1 "EX_mem_size";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "EXBL";
    .port_info 10 /OUTPUT 32 "MEM_A_O";
    .port_info 11 /OUTPUT 32 "MEM_MUX3";
    .port_info 12 /OUTPUT 4 "MEM_Bit15_12";
    .port_info 13 /OUTPUT 1 "MEM_load_instr";
    .port_info 14 /OUTPUT 1 "MEM_RF_Enable";
    .port_info 15 /OUTPUT 1 "MEM_mem_read_write";
    .port_info 16 /OUTPUT 1 "MEM_mem_size";
    .port_info 17 /INPUT 1 "Reset";
    .port_info 18 /OUTPUT 1 "MEMBL";
v0000000000bc7a40_0 .net "A_O", 31 0, L_0000000000c62090;  alias, 1 drivers
v0000000000bc83a0_0 .net "EXBL", 0 0, v0000000000bbe8d0_0;  alias, 1 drivers
v0000000000bc8440_0 .net "EX_Bit15_12", 3 0, v0000000000bbe6f0_0;  alias, 1 drivers
v0000000000bc6a00_0 .net "EX_RF_instr", 0 0, v0000000000bbeb50_0;  alias, 1 drivers
v0000000000bc6be0_0 .net "EX_load_instr", 0 0, v0000000000bbfe10_0;  alias, 1 drivers
v0000000000bc6dc0_0 .net "EX_mem_read_write", 0 0, v0000000000bbf370_0;  alias, 1 drivers
v0000000000bc6e60_0 .net "EX_mem_size", 0 0, v0000000000bbf550_0;  alias, 1 drivers
v0000000000bc7220_0 .var "MEMBL", 0 0;
v0000000000bc6f00_0 .var "MEM_A_O", 31 0;
v0000000000bc7040_0 .var "MEM_Bit15_12", 3 0;
v0000000000bc0270_0 .var "MEM_MUX3", 31 0;
v0000000000bbfa50_0 .var "MEM_RF_Enable", 0 0;
v0000000000bc01d0_0 .var "MEM_load_instr", 0 0;
v0000000000bbe510_0 .var "MEM_mem_read_write", 0 0;
v0000000000bbe830_0 .var "MEM_mem_size", 0 0;
v0000000000bbe5b0_0 .net "Reset", 0 0, v0000000000c5bdf0_0;  1 drivers
v0000000000bbf190_0 .net "cc_main_alu_out", 3 0, L_0000000000c62ef0;  alias, 1 drivers
v0000000000bbfc30_0 .net "clk", 0 0, v0000000000c64cf0_0;  1 drivers
v0000000000bbeab0_0 .net "mux_out_3_C", 31 0, v0000000000c4c770_0;  alias, 1 drivers
E_0000000000b93e60 .event posedge, v0000000000bbe5b0_0, v0000000000bbfc30_0;
S_000000000091cf70 .scope module, "ID_EX_pipeline_register" "ID_EX_pipeline_register" 2 187, 3 451 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "mux_out_1_A";
    .port_info 1 /OUTPUT 32 "mux_out_2_B";
    .port_info 2 /OUTPUT 32 "mux_out_3_C";
    .port_info 3 /OUTPUT 4 "EX_Bit15_12";
    .port_info 4 /OUTPUT 1 "EX_Shift_imm";
    .port_info 5 /OUTPUT 4 "EX_ALU_OP";
    .port_info 6 /OUTPUT 1 "EX_load_instr";
    .port_info 7 /OUTPUT 1 "EX_RF_instr";
    .port_info 8 /OUTPUT 32 "EX_Bit11_0";
    .port_info 9 /OUTPUT 8 "EX_addresing_modes";
    .port_info 10 /OUTPUT 1 "EX_mem_size";
    .port_info 11 /OUTPUT 1 "EX_mem_read_write";
    .port_info 12 /OUTPUT 1 "EXBL";
    .port_info 13 /OUTPUT 1 "ex_S_M";
    .port_info 14 /OUTPUT 1 "ex_asserted";
    .port_info 15 /INPUT 32 "mux_out_1";
    .port_info 16 /INPUT 32 "mux_out_2";
    .port_info 17 /INPUT 32 "mux_out_3";
    .port_info 18 /INPUT 4 "ID_Bit15_12";
    .port_info 19 /INPUT 10 "ID_CU";
    .port_info 20 /INPUT 32 "ID_Bit11_0";
    .port_info 21 /INPUT 8 "ID_addresing_modes";
    .port_info 22 /INPUT 1 "clk";
    .port_info 23 /INPUT 1 "Reset";
    .port_info 24 /INPUT 1 "s_M";
    .port_info 25 /INPUT 1 "asserted";
v0000000000bbe8d0_0 .var "EXBL", 0 0;
v0000000000bbea10_0 .var "EX_ALU_OP", 3 0;
v0000000000bbf2d0_0 .var "EX_Bit11_0", 31 0;
v0000000000bbe6f0_0 .var "EX_Bit15_12", 3 0;
v0000000000bbeb50_0 .var "EX_RF_instr", 0 0;
v0000000000bbebf0_0 .var "EX_Shift_imm", 0 0;
v0000000000bbee70_0 .var "EX_addresing_modes", 7 0;
v0000000000bbfe10_0 .var "EX_load_instr", 0 0;
v0000000000bbf370_0 .var "EX_mem_read_write", 0 0;
v0000000000bbf550_0 .var "EX_mem_size", 0 0;
v0000000000bbf5f0_0 .net "ID_Bit11_0", 31 0, v0000000000c4cb30_0;  alias, 1 drivers
v0000000000bbfaf0_0 .net "ID_Bit15_12", 3 0, v0000000000c4b690_0;  alias, 1 drivers
v0000000000924c00_0 .net "ID_CU", 9 0, v0000000000c4ff70_0;  alias, 1 drivers
v0000000000925240_0 .net "ID_addresing_modes", 7 0, o0000000000bffb48;  alias, 0 drivers
v00000000009254c0_0 .net "Reset", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
v0000000000bc8300_0 .net "asserted", 0 0, L_0000000000baadb0;  alias, 1 drivers
v0000000000c4c810_0 .net "clk", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c4b230_0 .var "ex_S_M", 0 0;
v0000000000c4b9b0_0 .var "ex_asserted", 0 0;
v0000000000c4cd10_0 .net "mux_out_1", 31 0, L_0000000000baa1e0;  alias, 1 drivers
v0000000000c4b190_0 .var "mux_out_1_A", 31 0;
v0000000000c4c630_0 .net "mux_out_2", 31 0, L_0000000000baad40;  alias, 1 drivers
v0000000000c4c9f0_0 .var "mux_out_2_B", 31 0;
v0000000000c4c6d0_0 .net "mux_out_3", 31 0, L_0000000000bab590;  alias, 1 drivers
v0000000000c4c770_0 .var "mux_out_3_C", 31 0;
v0000000000c4ca90_0 .net "s_M", 0 0, L_0000000000baa250;  alias, 1 drivers
S_000000000091d100 .scope module, "IF_ID_pipeline_register" "IF_ID_pipeline_register" 2 125, 3 392 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 24 "ID_Bit23_0";
    .port_info 1 /OUTPUT 32 "ID_Next_PC";
    .port_info 2 /OUTPUT 4 "ID_Bit19_16";
    .port_info 3 /OUTPUT 4 "ID_Bit3_0";
    .port_info 4 /OUTPUT 4 "ID_Bit31_28";
    .port_info 5 /OUTPUT 4 "ID_Bit15_12";
    .port_info 6 /OUTPUT 32 "ID_Bit31_0";
    .port_info 7 /INPUT 1 "choose_ta_r_nop";
    .port_info 8 /INPUT 1 "Hazard_Unit_Ld";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "Reset";
    .port_info 11 /INPUT 1 "asserted";
    .port_info 12 /INPUT 32 "PC4";
    .port_info 13 /INPUT 32 "DataOut";
v0000000000c4ce50_0 .net "DataOut", 31 0, v0000000000c52a20_0;  alias, 1 drivers
v0000000000c4b870_0 .net "Hazard_Unit_Ld", 0 0, v0000000000c4f070_0;  alias, 1 drivers
v0000000000c4b690_0 .var "ID_Bit15_12", 3 0;
v0000000000c4c8b0_0 .var "ID_Bit19_16", 3 0;
v0000000000c4c950_0 .var "ID_Bit23_0", 23 0;
v0000000000c4cb30_0 .var "ID_Bit31_0", 31 0;
v0000000000c4cdb0_0 .var "ID_Bit31_28", 3 0;
v0000000000c4b2d0_0 .var "ID_Bit3_0", 3 0;
v0000000000c4cbd0_0 .var "ID_Next_PC", 31 0;
v0000000000c4b910_0 .net "PC4", 31 0, L_0000000000c64070;  alias, 1 drivers
v0000000000c4cc70_0 .net "Reset", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
v0000000000c4cef0_0 .net "asserted", 0 0, L_0000000000baadb0;  alias, 1 drivers
v0000000000c4b050_0 .net "choose_ta_r_nop", 0 0, v0000000000bc6960_0;  alias, 1 drivers
v0000000000c4b0f0_0 .net "clk", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
S_00000000008e76f0 .scope module, "MEM_WB_pipeline_register" "MEM_WB_pipeline_register" 2 224, 3 558 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "alu_out";
    .port_info 1 /INPUT 32 "data_r_out";
    .port_info 2 /INPUT 4 "bit15_12";
    .port_info 3 /INPUT 1 "MEM_load_instr";
    .port_info 4 /INPUT 1 "MEM_RF_Enable";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "MEMBL";
    .port_info 7 /OUTPUT 32 "wb_alu_out";
    .port_info 8 /OUTPUT 32 "wb_data_r_out";
    .port_info 9 /OUTPUT 4 "wb_bit15_12";
    .port_info 10 /OUTPUT 1 "WB_load_instr";
    .port_info 11 /OUTPUT 1 "WB_RF_Enable";
    .port_info 12 /INPUT 1 "Reset";
    .port_info 13 /OUTPUT 1 "WBBL";
v0000000000c4b370_0 .net "MEMBL", 0 0, v0000000000bc7220_0;  alias, 1 drivers
v0000000000c4bc30_0 .net "MEM_RF_Enable", 0 0, v0000000000bbfa50_0;  alias, 1 drivers
v0000000000c4b5f0_0 .net "MEM_load_instr", 0 0, v0000000000bc01d0_0;  alias, 1 drivers
v0000000000c4ba50_0 .net "Reset", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
v0000000000c4b410_0 .var "WBBL", 0 0;
v0000000000c4b730_0 .var "WB_RF_Enable", 0 0;
v0000000000c4b4b0_0 .var "WB_load_instr", 0 0;
v0000000000c4c450_0 .net "alu_out", 31 0, v0000000000bc6f00_0;  alias, 1 drivers
v0000000000c4c4f0_0 .net "bit15_12", 3 0, v0000000000bc7040_0;  alias, 1 drivers
v0000000000c4baf0_0 .net "clk", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c4bd70_0 .net "data_r_out", 31 0, v0000000000c4f2f0_0;  alias, 1 drivers
v0000000000c4b550_0 .var "wb_alu_out", 31 0;
v0000000000c4bcd0_0 .var "wb_bit15_12", 3 0;
v0000000000c4b7d0_0 .var "wb_data_r_out", 31 0;
S_00000000008ea1b0 .scope module, "Status_register" "Status_register" 2 140, 3 203 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "cc_in";
    .port_info 1 /INPUT 1 "S";
    .port_info 2 /OUTPUT 4 "cc_out";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "Reset";
v0000000000c4bb90_0 .net "Reset", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
v0000000000c4be10_0 .net "S", 0 0, v0000000000c4b230_0;  alias, 1 drivers
v0000000000c4c310_0 .net "cc_in", 3 0, L_0000000000c62ef0;  alias, 1 drivers
v0000000000c4beb0_0 .var "cc_out", 3 0;
v0000000000c4bf50_0 .net "clk", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
E_0000000000b93be0 .event posedge, v0000000000bbfc30_0;
S_00000000008ea340 .scope module, "alu_1" "alu" 2 115, 3 1273 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c4bff0_0 .net/s "A", 31 0, L_0000000000baa560;  alias, 1 drivers
v0000000000c4c090_0 .net "Alu_Out", 3 0, L_0000000000c64e30;  alias, 1 drivers
L_0000000000c650a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000000c4c130_0 .net/s "B", 31 0, L_0000000000c650a8;  1 drivers
L_0000000000c65138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c4c1d0_0 .net "Cin", 0 0, L_0000000000c65138;  1 drivers
L_0000000000c650f0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c4c270_0 .net "OPS", 3 0, L_0000000000c650f0;  1 drivers
v0000000000c4c3b0_0 .var/s "OPS_result", 32 0;
v0000000000c4c590_0 .net/s "S", 31 0, L_0000000000c64070;  alias, 1 drivers
v0000000000c4db00_0 .net *"_ivl_11", 0 0, L_0000000000c63d50;  1 drivers
v0000000000c4ee60_0 .net *"_ivl_16", 0 0, L_0000000000c63e90;  1 drivers
v0000000000c4dec0_0 .net *"_ivl_3", 0 0, L_0000000000c646b0;  1 drivers
v0000000000c4edc0_0 .net *"_ivl_7", 0 0, L_0000000000c64890;  1 drivers
v0000000000c4e320_0 .var/i "ol", 31 0;
v0000000000c4d600_0 .var/i "tc", 31 0;
v0000000000c4d240_0 .var/i "tn", 31 0;
v0000000000c4e780_0 .var/i "tv", 31 0;
v0000000000c4eaa0_0 .var/i "tz", 31 0;
E_0000000000b93c60/0 .event edge, v0000000000c4bff0_0, v0000000000c4c130_0, v0000000000c4c270_0, v0000000000c4c1d0_0;
E_0000000000b93c60/1 .event edge, v0000000000c4c3b0_0, v0000000000c4e320_0;
E_0000000000b93c60 .event/or E_0000000000b93c60/0, E_0000000000b93c60/1;
L_0000000000c646b0 .part v0000000000c4d240_0, 0, 1;
L_0000000000c64890 .part v0000000000c4eaa0_0, 0, 1;
L_0000000000c63d50 .part v0000000000c4d600_0, 0, 1;
L_0000000000c64e30 .concat8 [ 1 1 1 1], L_0000000000c63e90, L_0000000000c63d50, L_0000000000c64890, L_0000000000c646b0;
L_0000000000c63e90 .part v0000000000c4e780_0, 0, 1;
L_0000000000c64070 .part v0000000000c4c3b0_0, 0, 32;
S_00000000008e7a30 .scope module, "alu_2" "alu" 2 148, 3 1273 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c4d920_0 .net/s "A", 31 0, v0000000000c5dfb0_0;  alias, 1 drivers
v0000000000c4d4c0_0 .net "Alu_Out", 3 0, L_0000000000c644d0;  alias, 1 drivers
v0000000000c4ebe0_0 .net/s "B", 31 0, v0000000000c4cbd0_0;  alias, 1 drivers
L_0000000000c651c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000000c4d2e0_0 .net "Cin", 0 0, L_0000000000c651c8;  1 drivers
L_0000000000c65180 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000000000c4d560_0 .net "OPS", 3 0, L_0000000000c65180;  1 drivers
v0000000000c4e5a0_0 .var/s "OPS_result", 32 0;
v0000000000c4d1a0_0 .net/s "S", 31 0, L_0000000000c64c50;  alias, 1 drivers
v0000000000c4d6a0_0 .net *"_ivl_11", 0 0, L_0000000000c64d90;  1 drivers
v0000000000c4d880_0 .net *"_ivl_16", 0 0, L_0000000000c64570;  1 drivers
v0000000000c4ef00_0 .net *"_ivl_3", 0 0, L_0000000000c64390;  1 drivers
v0000000000c4d060_0 .net *"_ivl_7", 0 0, L_0000000000c64430;  1 drivers
v0000000000c4d380_0 .var/i "ol", 31 0;
v0000000000c4d9c0_0 .var/i "tc", 31 0;
v0000000000c4e820_0 .var/i "tn", 31 0;
v0000000000c4d420_0 .var/i "tv", 31 0;
v0000000000c4da60_0 .var/i "tz", 31 0;
E_0000000000b941a0/0 .event edge, v0000000000c4d920_0, v0000000000c4cbd0_0, v0000000000c4d560_0, v0000000000c4d2e0_0;
E_0000000000b941a0/1 .event edge, v0000000000c4e5a0_0, v0000000000c4d380_0;
E_0000000000b941a0 .event/or E_0000000000b941a0/0, E_0000000000b941a0/1;
L_0000000000c64390 .part v0000000000c4e820_0, 0, 1;
L_0000000000c64430 .part v0000000000c4da60_0, 0, 1;
L_0000000000c64d90 .part v0000000000c4d9c0_0, 0, 1;
L_0000000000c644d0 .concat8 [ 1 1 1 1], L_0000000000c64570, L_0000000000c64d90, L_0000000000c64430, L_0000000000c64390;
L_0000000000c64570 .part v0000000000c4d420_0, 0, 1;
L_0000000000c64c50 .part v0000000000c4e5a0_0, 0, 32;
S_00000000008e7bc0 .scope module, "alu_main" "alu" 2 196, 3 1273 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "OPS";
    .port_info 3 /INPUT 1 "Cin";
    .port_info 4 /OUTPUT 32 "S";
    .port_info 5 /OUTPUT 4 "Alu_Out";
v0000000000c4dba0_0 .net/s "A", 31 0, v0000000000c4b190_0;  alias, 1 drivers
v0000000000c4e500_0 .net "Alu_Out", 3 0, L_0000000000c62ef0;  alias, 1 drivers
v0000000000c4d740_0 .net/s "B", 31 0, L_0000000000baa2c0;  alias, 1 drivers
v0000000000c4df60_0 .net "Cin", 0 0, v0000000000c5e910_0;  alias, 1 drivers
v0000000000c4e1e0_0 .net "OPS", 3 0, v0000000000bbea10_0;  alias, 1 drivers
v0000000000c4e3c0_0 .var/s "OPS_result", 32 0;
v0000000000c4e280_0 .net/s "S", 31 0, L_0000000000c62090;  alias, 1 drivers
v0000000000c4d7e0_0 .net *"_ivl_11", 0 0, L_0000000000c63850;  1 drivers
v0000000000c4dc40_0 .net *"_ivl_16", 0 0, L_0000000000c62450;  1 drivers
v0000000000c4dce0_0 .net *"_ivl_3", 0 0, L_0000000000c61af0;  1 drivers
v0000000000c4d100_0 .net *"_ivl_7", 0 0, L_0000000000c62590;  1 drivers
v0000000000c4e640_0 .var/i "ol", 31 0;
v0000000000c4eb40_0 .var/i "tc", 31 0;
v0000000000c4ec80_0 .var/i "tn", 31 0;
v0000000000c4dd80_0 .var/i "tv", 31 0;
v0000000000c4e8c0_0 .var/i "tz", 31 0;
E_0000000000b95360/0 .event edge, v0000000000c4b190_0, v0000000000c4d740_0, v0000000000bbea10_0, v0000000000c4df60_0;
E_0000000000b95360/1 .event edge, v0000000000c4e3c0_0, v0000000000c4e640_0;
E_0000000000b95360 .event/or E_0000000000b95360/0, E_0000000000b95360/1;
L_0000000000c61af0 .part v0000000000c4ec80_0, 0, 1;
L_0000000000c62590 .part v0000000000c4e8c0_0, 0, 1;
L_0000000000c63850 .part v0000000000c4eb40_0, 0, 1;
L_0000000000c62ef0 .concat8 [ 1 1 1 1], L_0000000000c62450, L_0000000000c63850, L_0000000000c62590, L_0000000000c61af0;
L_0000000000c62450 .part v0000000000c4dd80_0, 0, 1;
L_0000000000c62090 .part v0000000000c4e3c0_0, 0, 32;
S_00000000008e7d50 .scope module, "control_unit1" "control_unit" 2 133, 3 7 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "ID_B_instr";
    .port_info 1 /OUTPUT 1 "BL";
    .port_info 2 /OUTPUT 1 "S";
    .port_info 3 /OUTPUT 9 "C_U_out";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "Reset";
    .port_info 6 /INPUT 1 "asserted";
    .port_info 7 /INPUT 32 "A";
L_0000000000baa480 .functor BUFZ 1, v0000000000c508d0_0, C4<0>, C4<0>, C4<0>;
L_0000000000bab3d0 .functor BUFZ 1, v0000000000c50bf0_0, C4<0>, C4<0>, C4<0>;
L_0000000000baa3a0 .functor BUFZ 1, v0000000000c4f390_0, C4<0>, C4<0>, C4<0>;
v0000000000c4de20_0 .net "A", 31 0, v0000000000c4cb30_0;  alias, 1 drivers
v0000000000c4e000_0 .net "BL", 0 0, L_0000000000bab3d0;  alias, 1 drivers
v0000000000c4e960_0 .net "C_U_out", 8 0, L_0000000000c64b10;  alias, 1 drivers
v0000000000c4e0a0_0 .net "ID_B_instr", 0 0, L_0000000000baa480;  alias, 1 drivers
v0000000000c4ed20_0 .net "Reset", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
v0000000000c4e140_0 .net "S", 0 0, L_0000000000baa3a0;  alias, 1 drivers
v0000000000c4e460_0 .net *"_ivl_11", 0 0, v0000000000c50010_0;  1 drivers
v0000000000c4e6e0_0 .net *"_ivl_17", 3 0, v0000000000c4f930_0;  1 drivers
v0000000000c4ea00_0 .net *"_ivl_21", 0 0, v0000000000c4f110_0;  1 drivers
v0000000000c4fbb0_0 .net *"_ivl_26", 0 0, v0000000000c4fcf0_0;  1 drivers
v0000000000c4fc50_0 .net *"_ivl_3", 0 0, v0000000000c4f250_0;  1 drivers
v0000000000c4f430_0 .net *"_ivl_7", 0 0, v0000000000c500b0_0;  1 drivers
v0000000000c4f930_0 .var "alu_op", 3 0;
v0000000000c501f0_0 .net "asserted", 0 0, L_0000000000baadb0;  alias, 1 drivers
v0000000000c50bf0_0 .var "b_bl", 0 0;
v0000000000c508d0_0 .var "b_instr", 0 0;
v0000000000c4f390_0 .var "change", 0 0;
v0000000000c50dd0_0 .net "clk", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c4f6b0_0 .var "instr", 2 0;
v0000000000c50010_0 .var "l_instr", 0 0;
v0000000000c4f110_0 .var "m_rw", 0 0;
v0000000000c4fcf0_0 .var "m_size", 0 0;
v0000000000c50f10_0 .var "r_sr_off", 0 0;
v0000000000c500b0_0 .var "rf_instr", 0 0;
v0000000000c4f250_0 .var "s_imm", 0 0;
E_0000000000b94120/0 .event edge, v0000000000bbe5b0_0, v0000000000bbf5f0_0, v0000000000c4f6b0_0, v0000000000c50010_0;
E_0000000000b94120/1 .event edge, v0000000000c50bf0_0;
E_0000000000b94120 .event/or E_0000000000b94120/0, E_0000000000b94120/1;
LS_0000000000c64b10_0_0 .concat8 [ 1 1 4 1], v0000000000c500b0_0, v0000000000c50010_0, v0000000000c4f930_0, v0000000000c4f250_0;
LS_0000000000c64b10_0_4 .concat8 [ 1 1 0 0], v0000000000c4f110_0, v0000000000c4fcf0_0;
L_0000000000c64b10 .concat8 [ 7 2 0 0], LS_0000000000c64b10_0_0, LS_0000000000c64b10_0_4;
S_00000000008e1580 .scope module, "data_ram" "data_ram256x8" 2 216, 3 620 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 1 "ReadWrite";
    .port_info 2 /INPUT 32 "Address";
    .port_info 3 /INPUT 32 "DataIn";
    .port_info 4 /INPUT 1 "Size";
v0000000000c505b0_0 .net "Address", 31 0, v0000000000bc6f00_0;  alias, 1 drivers
v0000000000c50290_0 .net "DataIn", 31 0, v0000000000bc0270_0;  alias, 1 drivers
v0000000000c4f2f0_0 .var "DataOut", 31 0;
v0000000000c50e70 .array "Mem", 255 0, 7 0;
v0000000000c4f4d0_0 .net "ReadWrite", 0 0, v0000000000bbe510_0;  alias, 1 drivers
v0000000000c4f1b0_0 .net "Size", 0 0, v0000000000bbe830_0;  alias, 1 drivers
E_0000000000b94d20/0 .event edge, v0000000000bbe830_0, v0000000000bc0270_0, v0000000000bc6f00_0, v0000000000bbe510_0;
E_0000000000b94d20/1 .event edge, v0000000000c4bd70_0;
E_0000000000b94d20 .event/or E_0000000000b94d20/0, E_0000000000b94d20/1;
S_00000000008e1710 .scope module, "h_u" "hazard_unit" 2 238, 3 784 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "MUX1_signal";
    .port_info 1 /OUTPUT 2 "MUX2_signal";
    .port_info 2 /OUTPUT 2 "MUX3_signal";
    .port_info 3 /OUTPUT 1 "MUXControlUnit_signal";
    .port_info 4 /OUTPUT 1 "IF_ID_load";
    .port_info 5 /OUTPUT 1 "PC_RF_load";
    .port_info 6 /INPUT 1 "EX_load_instr";
    .port_info 7 /INPUT 1 "EX_RF_Enable";
    .port_info 8 /INPUT 1 "MEM_RF_Enable";
    .port_info 9 /INPUT 1 "WB_RF_Enable";
    .port_info 10 /INPUT 1 "ID_shift_imm";
    .port_info 11 /INPUT 1 "clk";
    .port_info 12 /INPUT 4 "EX_Bit15_12";
    .port_info 13 /INPUT 4 "MEM_Bit15_12";
    .port_info 14 /INPUT 4 "WB_Bit15_12";
    .port_info 15 /INPUT 4 "ID_Bit3_0";
    .port_info 16 /INPUT 4 "ID_Bit19_16";
v0000000000c4f9d0_0 .net "EX_Bit15_12", 3 0, v0000000000bbe6f0_0;  alias, 1 drivers
v0000000000c50330_0 .net "EX_RF_Enable", 0 0, v0000000000bbeb50_0;  alias, 1 drivers
v0000000000c4f750_0 .net "EX_load_instr", 0 0, v0000000000bbfe10_0;  alias, 1 drivers
v0000000000c50470_0 .net "ID_Bit19_16", 3 0, v0000000000c4c8b0_0;  alias, 1 drivers
v0000000000c50a10_0 .net "ID_Bit3_0", 3 0, v0000000000c4b2d0_0;  alias, 1 drivers
v0000000000c506f0_0 .net "ID_shift_imm", 0 0, L_0000000000c62950;  1 drivers
v0000000000c4f070_0 .var "IF_ID_load", 0 0;
v0000000000c4f570_0 .net "MEM_Bit15_12", 3 0, v0000000000bc7040_0;  alias, 1 drivers
v0000000000c503d0_0 .net "MEM_RF_Enable", 0 0, v0000000000bbfa50_0;  alias, 1 drivers
v0000000000c50510_0 .var "MUX1_signal", 1 0;
v0000000000c50d30_0 .var "MUX2_signal", 1 0;
v0000000000c4fd90_0 .var "MUX3_signal", 1 0;
v0000000000c50ab0_0 .var "MUXControlUnit_signal", 0 0;
v0000000000c50b50_0 .var "PC_RF_load", 0 0;
v0000000000c4f610_0 .net "WB_Bit15_12", 3 0, v0000000000c4bcd0_0;  alias, 1 drivers
v0000000000c50970_0 .net "WB_RF_Enable", 0 0, v0000000000c4b730_0;  alias, 1 drivers
v0000000000c4f7f0_0 .net "clk", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
E_0000000000b953a0/0 .event edge, v0000000000bc6be0_0, v0000000000c4b2d0_0, v0000000000bc8440_0, v0000000000c506f0_0;
E_0000000000b953a0/1 .event edge, v0000000000c4c8b0_0, v0000000000c4b730_0, v0000000000c4bcd0_0, v0000000000bbfa50_0;
E_0000000000b953a0/2 .event edge, v0000000000bc7040_0, v0000000000bc6a00_0;
E_0000000000b953a0 .event/or E_0000000000b953a0/0, E_0000000000b953a0/1, E_0000000000b953a0/2;
S_00000000008e18a0 .scope module, "mux_2x1_ID" "mux_2x1_ID" 2 136, 3 693 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 9 "C_U";
    .port_info 1 /INPUT 1 "BL";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "HF_U";
    .port_info 4 /OUTPUT 10 "MUX_Out";
    .port_info 5 /OUTPUT 1 "S_M";
L_0000000000baa250 .functor BUFZ 1, v0000000000c4fed0_0, C4<0>, C4<0>, C4<0>;
v0000000000c50650_0 .net "BL", 0 0, L_0000000000bab3d0;  alias, 1 drivers
v0000000000c4f890_0 .net "C_U", 8 0, L_0000000000c64b10;  alias, 1 drivers
v0000000000c50790_0 .net "HF_U", 0 0, v0000000000c50ab0_0;  alias, 1 drivers
v0000000000c4fa70_0 .net "MUX_Out", 9 0, v0000000000c4ff70_0;  alias, 1 drivers
v0000000000c4fb10_0 .net "S", 0 0, L_0000000000baa3a0;  alias, 1 drivers
v0000000000c4fe30_0 .net "S_M", 0 0, L_0000000000baa250;  alias, 1 drivers
v0000000000c4fed0_0 .var "change", 0 0;
v0000000000c4ff70_0 .var "salida", 9 0;
E_0000000000b94e20 .event edge, v0000000000c50ab0_0, v0000000000c4e000_0, v0000000000c4e960_0, v0000000000c4e140_0;
S_00000000008f8350 .scope module, "mux_2x1_stages_1" "mux_2x1_Stages" 2 117, 3 724 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000ba9f40 .functor BUFZ 32, v0000000000c51b20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c50830_0 .net "A", 31 0, L_0000000000c64070;  alias, 1 drivers
v0000000000c50150_0 .net "B", 31 0, L_0000000000c64c50;  alias, 1 drivers
v0000000000c50c90_0 .net "MUX_Out", 31 0, L_0000000000ba9f40;  alias, 1 drivers
v0000000000c51b20_0 .var "salida", 31 0;
v0000000000c51440_0 .net "sig", 0 0, v0000000000bc6960_0;  alias, 1 drivers
E_0000000000b94d60 .event edge, v0000000000bc6960_0, v0000000000c4b910_0, v0000000000c4d1a0_0;
S_00000000008f84e0 .scope module, "mux_2x1_stages_2" "mux_2x1_Stages" 2 202, 3 724 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000baa2c0 .functor BUFZ 32, v0000000000c51580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c523e0_0 .net "A", 31 0, v0000000000c4c9f0_0;  alias, 1 drivers
v0000000000c513a0_0 .net "B", 31 0, v0000000000c5ecd0_0;  alias, 1 drivers
v0000000000c51260_0 .net "MUX_Out", 31 0, L_0000000000baa2c0;  alias, 1 drivers
v0000000000c51580_0 .var "salida", 31 0;
v0000000000c51f80_0 .net "sig", 0 0, v0000000000bbebf0_0;  alias, 1 drivers
E_0000000000b95e60 .event edge, v0000000000bbebf0_0, v0000000000c4c9f0_0, v0000000000c513a0_0;
S_0000000000bfb870 .scope module, "mux_2x1_stages_3" "mux_2x1_Stages" 2 220, 3 724 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bab670 .functor BUFZ 32, v0000000000c52340_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c52200_0 .net "A", 31 0, v0000000000bc6f00_0;  alias, 1 drivers
v0000000000c51c60_0 .net "B", 31 0, v0000000000c4f2f0_0;  alias, 1 drivers
v0000000000c514e0_0 .net "MUX_Out", 31 0, L_0000000000bab670;  alias, 1 drivers
v0000000000c52340_0 .var "salida", 31 0;
v0000000000c52ca0_0 .net "sig", 0 0, v0000000000bc01d0_0;  alias, 1 drivers
E_0000000000b99ca0 .event edge, v0000000000bc01d0_0, v0000000000bc6f00_0, v0000000000c4bd70_0;
S_0000000000bfc040 .scope module, "mux_2x1_stages_4" "mux_2x1_Stages" 2 228, 3 724 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "sig";
    .port_info 3 /OUTPUT 32 "MUX_Out";
L_0000000000bab830 .functor BUFZ 32, v0000000000c52480_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c52980_0 .net "A", 31 0, v0000000000c4b550_0;  alias, 1 drivers
v0000000000c522a0_0 .net "B", 31 0, v0000000000c4b7d0_0;  alias, 1 drivers
v0000000000c52b60_0 .net "MUX_Out", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c52480_0 .var "salida", 31 0;
v0000000000c52de0_0 .net "sig", 0 0, v0000000000c4b4b0_0;  alias, 1 drivers
E_0000000000b9a0a0 .event edge, v0000000000c4b4b0_0, v0000000000c4b550_0, v0000000000c4b7d0_0;
S_0000000000bfbd20 .scope module, "mux_4x2_ID_1" "mux_4x2_ID" 2 164, 3 668 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000baa1e0 .functor BUFZ 32, v0000000000c52d40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c525c0_0 .net "A_O", 31 0, L_0000000000c62090;  alias, 1 drivers
v0000000000c519e0_0 .net "HF_U", 1 0, v0000000000c50510_0;  alias, 1 drivers
v0000000000c51da0_0 .net "MUX_Out", 31 0, L_0000000000baa1e0;  alias, 1 drivers
v0000000000c52e80_0 .net "M_O", 31 0, L_0000000000bab670;  alias, 1 drivers
v0000000000c52020_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c51940_0 .net "X", 31 0, v0000000000c58ba0_0;  alias, 1 drivers
v0000000000c52d40_0 .var "salida", 31 0;
E_0000000000b9cba0/0 .event edge, v0000000000c50510_0, v0000000000c51940_0, v0000000000bc7a40_0, v0000000000c514e0_0;
E_0000000000b9cba0/1 .event edge, v0000000000c52b60_0;
E_0000000000b9cba0 .event/or E_0000000000b9cba0/0, E_0000000000b9cba0/1;
S_0000000000bfbb90 .scope module, "mux_4x2_ID_2" "mux_4x2_ID" 2 167, 3 668 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000baad40 .functor BUFZ 32, v0000000000c52520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c51620_0 .net "A_O", 31 0, L_0000000000c62090;  alias, 1 drivers
v0000000000c51ee0_0 .net "HF_U", 1 0, v0000000000c50d30_0;  alias, 1 drivers
v0000000000c51bc0_0 .net "MUX_Out", 31 0, L_0000000000baad40;  alias, 1 drivers
v0000000000c52660_0 .net "M_O", 31 0, L_0000000000bab670;  alias, 1 drivers
v0000000000c51d00_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c51a80_0 .net "X", 31 0, v0000000000c57480_0;  alias, 1 drivers
v0000000000c52520_0 .var "salida", 31 0;
E_0000000000b8e3e0/0 .event edge, v0000000000c50d30_0, v0000000000c51a80_0, v0000000000bc7a40_0, v0000000000c514e0_0;
E_0000000000b8e3e0/1 .event edge, v0000000000c52b60_0;
E_0000000000b8e3e0 .event/or E_0000000000b8e3e0/0, E_0000000000b8e3e0/1;
S_0000000000bfbeb0 .scope module, "mux_4x2_ID_3" "mux_4x2_ID" 2 170, 3 668 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A_O";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 32 "M_O";
    .port_info 3 /INPUT 32 "X";
    .port_info 4 /INPUT 2 "HF_U";
    .port_info 5 /OUTPUT 32 "MUX_Out";
L_0000000000bab590 .functor BUFZ 32, v0000000000c528e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c520c0_0 .net "A_O", 31 0, L_0000000000c62090;  alias, 1 drivers
v0000000000c51e40_0 .net "HF_U", 1 0, v0000000000c4fd90_0;  alias, 1 drivers
v0000000000c52160_0 .net "MUX_Out", 31 0, L_0000000000bab590;  alias, 1 drivers
v0000000000c52700_0 .net "M_O", 31 0, L_0000000000bab670;  alias, 1 drivers
v0000000000c527a0_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c52840_0 .net "X", 31 0, v0000000000c5a9a0_0;  alias, 1 drivers
v0000000000c528e0_0 .var "salida", 31 0;
E_0000000000b8e960/0 .event edge, v0000000000c4fd90_0, v0000000000c52840_0, v0000000000bc7a40_0, v0000000000c514e0_0;
E_0000000000b8e960/1 .event edge, v0000000000c52b60_0;
E_0000000000b8e960 .event/or E_0000000000b8e960/0, E_0000000000b8e960/1;
S_0000000000bfc1d0 .scope module, "ram1" "inst_ram256x8" 2 80, 3 588 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "DataOut";
    .port_info 1 /INPUT 32 "Address";
v0000000000c516c0_0 .net "Address", 31 0, L_0000000000baa560;  alias, 1 drivers
v0000000000c52a20_0 .var "DataOut", 31 0;
v0000000000c52ac0 .array "Mem", 255 0, 7 0;
E_0000000000b9c820 .event edge, v0000000000c4bff0_0, v0000000000c4ce50_0;
S_0000000000bfc4f0 .scope module, "register_file_1" "register_file" 2 160, 3 1093 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PA";
    .port_info 1 /OUTPUT 32 "PB";
    .port_info 2 /OUTPUT 32 "PD";
    .port_info 3 /INPUT 32 "PW";
    .port_info 4 /INPUT 32 "PCin";
    .port_info 5 /OUTPUT 32 "PCout";
    .port_info 6 /INPUT 4 "C";
    .port_info 7 /INPUT 4 "SA";
    .port_info 8 /INPUT 4 "SB";
    .port_info 9 /INPUT 1 "RFLd";
    .port_info 10 /INPUT 1 "HZPCld";
    .port_info 11 /INPUT 1 "CLK";
    .port_info 12 /INPUT 1 "RST";
    .port_info 13 /INPUT 1 "BL";
L_0000000000baa560 .functor BUFZ 32, v0000000000c54a30_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000000c5a680_0 .net "BL", 0 0, v0000000000c4b410_0;  alias, 1 drivers
v0000000000c59be0_0 .net "C", 3 0, v0000000000c4bcd0_0;  alias, 1 drivers
v0000000000c5a720_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c59d20_0 .net "E", 15 0, v0000000000c59140_0;  1 drivers
v0000000000c5a7c0_0 .net "HZPCld", 0 0, v0000000000c50b50_0;  alias, 1 drivers
v0000000000c5a0e0_0 .net "MO", 31 0, v0000000000c57de0_0;  1 drivers
v0000000000c5a860_0 .net/s "PA", 31 0, v0000000000c58ba0_0;  alias, 1 drivers
v0000000000c5aea0_0 .net/s "PB", 31 0, v0000000000c57480_0;  alias, 1 drivers
v0000000000c5aae0_0 .net "PCin", 31 0, L_0000000000ba9f40;  alias, 1 drivers
v0000000000c598c0_0 .net/s "PCout", 31 0, L_0000000000baa560;  alias, 1 drivers
v0000000000c5ab80_0 .net/s "PD", 31 0, v0000000000c5a9a0_0;  alias, 1 drivers
v0000000000c5ac20_0 .net/s "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c59dc0_0 .net/s "Q0", 31 0, v0000000000c51300_0;  1 drivers
v0000000000c5a2c0_0 .net/s "Q1", 31 0, v0000000000c51800_0;  1 drivers
v0000000000c59e60_0 .net/s "Q10", 31 0, v0000000000c54d50_0;  1 drivers
v0000000000c59f00_0 .net/s "Q11", 31 0, v0000000000c53db0_0;  1 drivers
v0000000000c5ea50_0 .net/s "Q12", 31 0, v0000000000c53f90_0;  1 drivers
v0000000000c5e2d0_0 .net/s "Q13", 31 0, v0000000000c54710_0;  1 drivers
v0000000000c5e550_0 .net/s "Q14", 31 0, v0000000000c54990_0;  1 drivers
v0000000000c5de70_0 .net/s "Q15", 31 0, v0000000000c54a30_0;  1 drivers
v0000000000c5eeb0_0 .net/s "Q2", 31 0, v0000000000c53b30_0;  1 drivers
v0000000000c5e410_0 .net/s "Q3", 31 0, v0000000000c53090_0;  1 drivers
v0000000000c5eaf0_0 .net/s "Q4", 31 0, v0000000000c54df0_0;  1 drivers
v0000000000c5e870_0 .net/s "Q5", 31 0, v0000000000c533b0_0;  1 drivers
v0000000000c5ddd0_0 .net/s "Q6", 31 0, v0000000000c58ec0_0;  1 drivers
v0000000000c5e370_0 .net/s "Q7", 31 0, v0000000000c573e0_0;  1 drivers
v0000000000c5e4b0_0 .net/s "Q8", 31 0, v0000000000c575c0_0;  1 drivers
v0000000000c5ef50_0 .net/s "Q9", 31 0, v0000000000c589c0_0;  1 drivers
o0000000000c04be8 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000000c5e690_0 .net "R15MO", 1 0, o0000000000c04be8;  0 drivers
v0000000000c5dd30_0 .net "RFLd", 0 0, v0000000000c4b730_0;  alias, 1 drivers
v0000000000c5d8d0_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
v0000000000c5dbf0_0 .net "SA", 3 0, v0000000000c4c8b0_0;  alias, 1 drivers
v0000000000c5e9b0_0 .net "SB", 3 0, v0000000000c4b2d0_0;  alias, 1 drivers
L_0000000000c64750 .part v0000000000c59140_0, 15, 1;
L_0000000000c647f0 .part v0000000000c59140_0, 0, 1;
L_0000000000c638f0 .part v0000000000c59140_0, 1, 1;
L_0000000000c64ed0 .part v0000000000c59140_0, 2, 1;
L_0000000000c64f70 .part v0000000000c59140_0, 3, 1;
L_0000000000c63990 .part v0000000000c59140_0, 4, 1;
L_0000000000c62770 .part v0000000000c59140_0, 5, 1;
L_0000000000c628b0 .part v0000000000c59140_0, 6, 1;
L_0000000000c63710 .part v0000000000c59140_0, 7, 1;
L_0000000000c612d0 .part v0000000000c59140_0, 8, 1;
L_0000000000c61190 .part v0000000000c59140_0, 9, 1;
L_0000000000c637b0 .part v0000000000c59140_0, 10, 1;
L_0000000000c624f0 .part v0000000000c59140_0, 11, 1;
L_0000000000c62270 .part v0000000000c59140_0, 12, 1;
L_0000000000c62310 .part v0000000000c59140_0, 13, 1;
L_0000000000c626d0 .part v0000000000c59140_0, 14, 1;
S_0000000000bfba00 .scope module, "R0" "register" 3 1125, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c52c00_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c52f20_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c51300_0 .var/s "Q", 31 0;
v0000000000c51080_0 .net "RFLd", 0 0, L_0000000000c647f0;  1 drivers
v0000000000c51760_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000bfc360 .scope module, "R1" "register" 3 1126, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c51120_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c511c0_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c51800_0 .var/s "Q", 31 0;
v0000000000c518a0_0 .net "RFLd", 0 0, L_0000000000c638f0;  1 drivers
v0000000000c53270_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000bfb6e0 .scope module, "R10" "register" 3 1135, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c54210_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c547b0_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c54d50_0 .var/s "Q", 31 0;
v0000000000c53ef0_0 .net "RFLd", 0 0, L_0000000000c637b0;  1 drivers
v0000000000c54670_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c55230 .scope module, "R11" "register" 3 1136, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c54530_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c53a90_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c53db0_0 .var/s "Q", 31 0;
v0000000000c542b0_0 .net "RFLd", 0 0, L_0000000000c624f0;  1 drivers
v0000000000c53770_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c553c0 .scope module, "R12" "register" 3 1137, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c53310_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c53c70_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c53f90_0 .var/s "Q", 31 0;
v0000000000c53950_0 .net "RFLd", 0 0, L_0000000000c62270;  1 drivers
v0000000000c536d0_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c56810 .scope module, "R13" "register" 3 1138, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c54350_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c53d10_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c54710_0 .var/s "Q", 31 0;
v0000000000c54490_0 .net "RFLd", 0 0, L_0000000000c62310;  1 drivers
v0000000000c539f0_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c55550 .scope module, "R14" "register" 3 1139, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c53e50_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c54170_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c54990_0 .var/s "Q", 31 0;
v0000000000c543f0_0 .net "RFLd", 0 0, L_0000000000c626d0;  1 drivers
v0000000000c534f0_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c556e0 .scope module, "R15" "PCregister" 3 1140, 3 1252 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "MOin";
    .port_info 2 /INPUT 1 "HZPCld";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c531d0_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c53810_0 .net "HZPCld", 0 0, v0000000000c50b50_0;  alias, 1 drivers
v0000000000c54030_0 .net "MOin", 31 0, v0000000000c57de0_0;  alias, 1 drivers
v0000000000c54a30_0 .var "Q", 31 0;
v0000000000c545d0_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c55870 .scope module, "R2" "register" 3 1127, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c54850_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c548f0_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c53b30_0 .var/s "Q", 31 0;
v0000000000c53590_0 .net "RFLd", 0 0, L_0000000000c64ed0;  1 drivers
v0000000000c54ad0_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c55a00 .scope module, "R3" "register" 3 1128, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c54b70_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c538b0_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c53090_0 .var/s "Q", 31 0;
v0000000000c540d0_0 .net "RFLd", 0 0, L_0000000000c64f70;  1 drivers
v0000000000c54c10_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c569a0 .scope module, "R4" "register" 3 1129, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c54cb0_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c53bd0_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c54df0_0 .var/s "Q", 31 0;
v0000000000c54e90_0 .net "RFLd", 0 0, L_0000000000c63990;  1 drivers
v0000000000c54f30_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c561d0 .scope module, "R5" "register" 3 1130, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c53130_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c53630_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c533b0_0 .var/s "Q", 31 0;
v0000000000c53450_0 .net "RFLd", 0 0, L_0000000000c62770;  1 drivers
v0000000000c58740_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c55b90 .scope module, "R6" "register" 3 1131, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c57a20_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c581a0_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c58ec0_0 .var/s "Q", 31 0;
v0000000000c59000_0 .net "RFLd", 0 0, L_0000000000c628b0;  1 drivers
v0000000000c58b00_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c55d20 .scope module, "R7" "register" 3 1132, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c57fc0_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c596e0_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c573e0_0 .var/s "Q", 31 0;
v0000000000c58420_0 .net "RFLd", 0 0, L_0000000000c63710;  1 drivers
v0000000000c58f60_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c56680 .scope module, "R8" "register" 3 1133, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c57700_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c57ac0_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c575c0_0 .var/s "Q", 31 0;
v0000000000c58920_0 .net "RFLd", 0 0, L_0000000000c612d0;  1 drivers
v0000000000c58600_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c56e50 .scope module, "R9" "register" 3 1134, 3 1238 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q";
    .port_info 1 /INPUT 32 "PW";
    .port_info 2 /INPUT 1 "RFLd";
    .port_info 3 /INPUT 1 "CLK";
    .port_info 4 /INPUT 1 "RST";
v0000000000c57e80_0 .net "CLK", 0 0, v0000000000c64cf0_0;  alias, 1 drivers
v0000000000c57f20_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c589c0_0 .var/s "Q", 31 0;
v0000000000c58ce0_0 .net "RFLd", 0 0, L_0000000000c61190;  1 drivers
v0000000000c57840_0 .net "RST", 0 0, v0000000000c5bdf0_0;  alias, 1 drivers
S_0000000000c550a0 .scope module, "bc" "binary_decoder" 3 1108, 3 1145 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "E";
    .port_info 1 /INPUT 4 "C";
    .port_info 2 /INPUT 1 "Ld";
v0000000000c58240_0 .net "C", 3 0, v0000000000c4bcd0_0;  alias, 1 drivers
v0000000000c59140_0 .var "E", 15 0;
v0000000000c57b60_0 .net "Ld", 0 0, v0000000000c4b730_0;  alias, 1 drivers
E_0000000000b8de20 .event edge, v0000000000c4b730_0, v0000000000c4bcd0_0;
S_0000000000c56b30 .scope module, "muxA" "multiplexer" 3 1111, 3 1177 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c59500_0 .net "I0", 31 0, v0000000000c51300_0;  alias, 1 drivers
v0000000000c590a0_0 .net "I1", 31 0, v0000000000c51800_0;  alias, 1 drivers
v0000000000c595a0_0 .net "I10", 31 0, v0000000000c54d50_0;  alias, 1 drivers
v0000000000c59780_0 .net "I11", 31 0, v0000000000c53db0_0;  alias, 1 drivers
v0000000000c58560_0 .net "I12", 31 0, v0000000000c53f90_0;  alias, 1 drivers
v0000000000c59820_0 .net "I13", 31 0, v0000000000c54710_0;  alias, 1 drivers
v0000000000c58880_0 .net "I14", 31 0, v0000000000c54990_0;  alias, 1 drivers
v0000000000c578e0_0 .net "I15", 31 0, v0000000000c54a30_0;  alias, 1 drivers
v0000000000c58380_0 .net "I2", 31 0, v0000000000c53b30_0;  alias, 1 drivers
v0000000000c58060_0 .net "I3", 31 0, v0000000000c53090_0;  alias, 1 drivers
v0000000000c58100_0 .net "I4", 31 0, v0000000000c54df0_0;  alias, 1 drivers
v0000000000c57660_0 .net "I5", 31 0, v0000000000c533b0_0;  alias, 1 drivers
v0000000000c587e0_0 .net "I6", 31 0, v0000000000c58ec0_0;  alias, 1 drivers
v0000000000c57980_0 .net "I7", 31 0, v0000000000c573e0_0;  alias, 1 drivers
v0000000000c57c00_0 .net "I8", 31 0, v0000000000c575c0_0;  alias, 1 drivers
v0000000000c58a60_0 .net "I9", 31 0, v0000000000c589c0_0;  alias, 1 drivers
v0000000000c58ba0_0 .var "P", 31 0;
v0000000000c57ca0_0 .net "S", 3 0, v0000000000c4c8b0_0;  alias, 1 drivers
E_0000000000b8e120/0 .event edge, v0000000000c4c8b0_0, v0000000000c54a30_0, v0000000000c54990_0, v0000000000c54710_0;
E_0000000000b8e120/1 .event edge, v0000000000c53f90_0, v0000000000c53db0_0, v0000000000c54d50_0, v0000000000c589c0_0;
E_0000000000b8e120/2 .event edge, v0000000000c575c0_0, v0000000000c573e0_0, v0000000000c58ec0_0, v0000000000c533b0_0;
E_0000000000b8e120/3 .event edge, v0000000000c54df0_0, v0000000000c53090_0, v0000000000c53b30_0, v0000000000c51800_0;
E_0000000000b8e120/4 .event edge, v0000000000c51300_0;
E_0000000000b8e120 .event/or E_0000000000b8e120/0, E_0000000000b8e120/1, E_0000000000b8e120/2, E_0000000000b8e120/3, E_0000000000b8e120/4;
S_0000000000c55eb0 .scope module, "muxB" "multiplexer" 3 1112, 3 1177 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c591e0_0 .net "I0", 31 0, v0000000000c51300_0;  alias, 1 drivers
v0000000000c570c0_0 .net "I1", 31 0, v0000000000c51800_0;  alias, 1 drivers
v0000000000c57160_0 .net "I10", 31 0, v0000000000c54d50_0;  alias, 1 drivers
v0000000000c584c0_0 .net "I11", 31 0, v0000000000c53db0_0;  alias, 1 drivers
v0000000000c57200_0 .net "I12", 31 0, v0000000000c53f90_0;  alias, 1 drivers
v0000000000c59280_0 .net "I13", 31 0, v0000000000c54710_0;  alias, 1 drivers
v0000000000c572a0_0 .net "I14", 31 0, v0000000000c54990_0;  alias, 1 drivers
v0000000000c58d80_0 .net "I15", 31 0, v0000000000c54a30_0;  alias, 1 drivers
v0000000000c586a0_0 .net "I2", 31 0, v0000000000c53b30_0;  alias, 1 drivers
v0000000000c58c40_0 .net "I3", 31 0, v0000000000c53090_0;  alias, 1 drivers
v0000000000c58e20_0 .net "I4", 31 0, v0000000000c54df0_0;  alias, 1 drivers
v0000000000c59320_0 .net "I5", 31 0, v0000000000c533b0_0;  alias, 1 drivers
v0000000000c59460_0 .net "I6", 31 0, v0000000000c58ec0_0;  alias, 1 drivers
v0000000000c593c0_0 .net "I7", 31 0, v0000000000c573e0_0;  alias, 1 drivers
v0000000000c57d40_0 .net "I8", 31 0, v0000000000c575c0_0;  alias, 1 drivers
v0000000000c57340_0 .net "I9", 31 0, v0000000000c589c0_0;  alias, 1 drivers
v0000000000c57480_0 .var "P", 31 0;
v0000000000c57520_0 .net "S", 3 0, v0000000000c4b2d0_0;  alias, 1 drivers
E_0000000000b8e1e0/0 .event edge, v0000000000c4b2d0_0, v0000000000c54a30_0, v0000000000c54990_0, v0000000000c54710_0;
E_0000000000b8e1e0/1 .event edge, v0000000000c53f90_0, v0000000000c53db0_0, v0000000000c54d50_0, v0000000000c589c0_0;
E_0000000000b8e1e0/2 .event edge, v0000000000c575c0_0, v0000000000c573e0_0, v0000000000c58ec0_0, v0000000000c533b0_0;
E_0000000000b8e1e0/3 .event edge, v0000000000c54df0_0, v0000000000c53090_0, v0000000000c53b30_0, v0000000000c51800_0;
E_0000000000b8e1e0/4 .event edge, v0000000000c51300_0;
E_0000000000b8e1e0 .event/or E_0000000000b8e1e0/0, E_0000000000b8e1e0/1, E_0000000000b8e1e0/2, E_0000000000b8e1e0/3, E_0000000000b8e1e0/4;
S_0000000000c56040 .scope module, "muxD" "multiplexer" 3 1113, 3 1177 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "P";
    .port_info 1 /INPUT 32 "I0";
    .port_info 2 /INPUT 32 "I1";
    .port_info 3 /INPUT 32 "I2";
    .port_info 4 /INPUT 32 "I3";
    .port_info 5 /INPUT 32 "I4";
    .port_info 6 /INPUT 32 "I5";
    .port_info 7 /INPUT 32 "I6";
    .port_info 8 /INPUT 32 "I7";
    .port_info 9 /INPUT 32 "I8";
    .port_info 10 /INPUT 32 "I9";
    .port_info 11 /INPUT 32 "I10";
    .port_info 12 /INPUT 32 "I11";
    .port_info 13 /INPUT 32 "I12";
    .port_info 14 /INPUT 32 "I13";
    .port_info 15 /INPUT 32 "I14";
    .port_info 16 /INPUT 32 "I15";
    .port_info 17 /INPUT 4 "S";
v0000000000c59640_0 .net "I0", 31 0, v0000000000c51300_0;  alias, 1 drivers
v0000000000c5a4a0_0 .net "I1", 31 0, v0000000000c51800_0;  alias, 1 drivers
v0000000000c5a360_0 .net "I10", 31 0, v0000000000c54d50_0;  alias, 1 drivers
v0000000000c59a00_0 .net "I11", 31 0, v0000000000c53db0_0;  alias, 1 drivers
v0000000000c59960_0 .net "I12", 31 0, v0000000000c53f90_0;  alias, 1 drivers
v0000000000c5af40_0 .net "I13", 31 0, v0000000000c54710_0;  alias, 1 drivers
v0000000000c5ad60_0 .net "I14", 31 0, v0000000000c54990_0;  alias, 1 drivers
v0000000000c5a040_0 .net "I15", 31 0, v0000000000c54a30_0;  alias, 1 drivers
v0000000000c5aa40_0 .net "I2", 31 0, v0000000000c53b30_0;  alias, 1 drivers
v0000000000c59aa0_0 .net "I3", 31 0, v0000000000c53090_0;  alias, 1 drivers
v0000000000c59fa0_0 .net "I4", 31 0, v0000000000c54df0_0;  alias, 1 drivers
v0000000000c5ae00_0 .net "I5", 31 0, v0000000000c533b0_0;  alias, 1 drivers
v0000000000c5a5e0_0 .net "I6", 31 0, v0000000000c58ec0_0;  alias, 1 drivers
v0000000000c5a400_0 .net "I7", 31 0, v0000000000c573e0_0;  alias, 1 drivers
v0000000000c5a900_0 .net "I8", 31 0, v0000000000c575c0_0;  alias, 1 drivers
v0000000000c5a220_0 .net "I9", 31 0, v0000000000c589c0_0;  alias, 1 drivers
v0000000000c5a9a0_0 .var "P", 31 0;
v0000000000c59c80_0 .net "S", 3 0, v0000000000c4bcd0_0;  alias, 1 drivers
E_0000000000b8e5a0/0 .event edge, v0000000000c4bcd0_0, v0000000000c54a30_0, v0000000000c54990_0, v0000000000c54710_0;
E_0000000000b8e5a0/1 .event edge, v0000000000c53f90_0, v0000000000c53db0_0, v0000000000c54d50_0, v0000000000c589c0_0;
E_0000000000b8e5a0/2 .event edge, v0000000000c575c0_0, v0000000000c573e0_0, v0000000000c58ec0_0, v0000000000c533b0_0;
E_0000000000b8e5a0/3 .event edge, v0000000000c54df0_0, v0000000000c53090_0, v0000000000c53b30_0, v0000000000c51800_0;
E_0000000000b8e5a0/4 .event edge, v0000000000c51300_0;
E_0000000000b8e5a0 .event/or E_0000000000b8e5a0/0, E_0000000000b8e5a0/1, E_0000000000b8e5a0/2, E_0000000000b8e5a0/3, E_0000000000b8e5a0/4;
S_0000000000c56360 .scope module, "r15mux" "twoToOneMultiplexer" 3 1121, 3 1208 0, S_0000000000bfc4f0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PW";
    .port_info 1 /INPUT 32 "PC";
    .port_info 2 /INPUT 1 "PWLd";
    .port_info 3 /OUTPUT 32 "MO";
v0000000000c57de0_0 .var "MO", 31 0;
v0000000000c5a180_0 .net "PC", 31 0, L_0000000000ba9f40;  alias, 1 drivers
v0000000000c5a540_0 .net "PW", 31 0, L_0000000000bab830;  alias, 1 drivers
v0000000000c5acc0_0 .net "PWLd", 0 0, L_0000000000c64750;  1 drivers
E_0000000000b8dc20 .event edge, v0000000000c5acc0_0, v0000000000c50c90_0, v0000000000c52b60_0;
S_0000000000c564f0 .scope module, "se" "SExtender" 2 144, 3 744 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "in";
    .port_info 1 /OUTPUT 32 "out1";
v0000000000c5df10_0 .var/i "i", 31 0;
v0000000000c5e5f0_0 .net "in", 23 0, v0000000000c4c950_0;  alias, 1 drivers
v0000000000c5eb90_0 .var "in1", 31 0;
v0000000000c5dfb0_0 .var/s "out1", 31 0;
v0000000000c5ec30_0 .var/s "temp_reg", 31 0;
v0000000000c5dab0_0 .var/s "twoscomp", 31 0;
E_0000000000b8e460 .event edge, v0000000000c4c950_0, v0000000000c5eb90_0, v0000000000c5ec30_0;
S_0000000000c56cc0 .scope module, "sign_shift_extender_1" "Sign_Shift_Extender" 2 199, 3 859 0, S_0000000000bfe640;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "Cin_1";
    .port_info 3 /OUTPUT 32 "shift_result";
    .port_info 4 /OUTPUT 1 "C";
v0000000000c5e0f0_0 .net "A", 31 0, v0000000000c4c9f0_0;  alias, 1 drivers
v0000000000c5e050_0 .net "B", 31 0, v0000000000bbf2d0_0;  alias, 1 drivers
v0000000000c5e910_0 .var "C", 0 0;
v0000000000c5db50_0 .var "Cin", 0 0;
v0000000000c5dc90_0 .net "Cin_1", 3 0, v0000000000c4beb0_0;  alias, 1 drivers
v0000000000c5e190_0 .var "by_imm_shift", 1 0;
v0000000000c5ee10_0 .var/i "i", 31 0;
v0000000000c5e230_0 .var/i "num_of_rot", 31 0;
v0000000000c5e730_0 .var "relleno", 0 0;
v0000000000c5e7d0_0 .var "shift", 1 0;
v0000000000c5ecd0_0 .var "shift_result", 31 0;
v0000000000c5ed70_0 .var "shifter_op", 2 0;
v0000000000c5d970_0 .var "temp_reg", 31 0;
E_0000000000b8da20/0 .event edge, v0000000000bbf2d0_0, v0000000000c4c9f0_0, v0000000000bc8080_0, v0000000000c5ed70_0;
E_0000000000b8da20/1 .event edge, v0000000000c5e190_0, v0000000000c5e230_0, v0000000000c5d970_0, v0000000000c5db50_0;
E_0000000000b8da20/2 .event edge, v0000000000c5e730_0, v0000000000c5e7d0_0;
E_0000000000b8da20 .event/or E_0000000000b8da20/0, E_0000000000b8da20/1, E_0000000000b8da20/2;
    .scope S_0000000000bfc1d0;
T_0 ;
    %wait E_0000000000b9c820;
    %load/vec4 v0000000000c516c0_0;
    %pushi/vec4 4, 0, 32;
    %mod;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000c516c0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c52ac0, 4;
    %load/vec4 v0000000000c516c0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c52ac0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c516c0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c52ac0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c516c0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c52ac0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c52a20_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %ix/getv 4, v0000000000c516c0_0;
    %load/vec4a v0000000000c52ac0, 4;
    %pad/u 32;
    %store/vec4 v0000000000c52a20_0, 0, 32;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000000008ea340;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4d240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4eaa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4d600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4e780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4e320_0, 0, 32;
    %end;
    .thread T_1;
    .scope S_00000000008ea340;
T_2 ;
    %wait E_0000000000b93c60;
    %vpi_call 3 1296 "$display", "A: %d | B: %d | OPS:%b", v0000000000c4bff0_0, v0000000000c4c130_0, v0000000000c4c270_0 {0 0 0};
    %load/vec4 v0000000000c4c270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %load/vec4 v0000000000c4bff0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %jmp T_2.16;
T_2.1 ;
    %load/vec4 v0000000000c4bff0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %jmp T_2.16;
T_2.2 ;
    %load/vec4 v0000000000c4bff0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4e320_0, 0, 32;
    %vpi_call 3 1312 "$display", "A-B: " {0 0 0};
    %jmp T_2.16;
T_2.3 ;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %load/vec4 v0000000000c4bff0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c4e320_0, 0, 32;
    %vpi_call 3 1321 "$display", "B-A: " {0 0 0};
    %jmp T_2.16;
T_2.4 ;
    %load/vec4 v0000000000c4bff0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c4e320_0, 0, 32;
    %vpi_call 3 1330 "$display", "A+B: " {0 0 0};
    %jmp T_2.16;
T_2.5 ;
    %load/vec4 v0000000000c4bff0_0;
    %pad/u 33;
    %load/vec4 v0000000000c4c130_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c4c1d0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %jmp T_2.16;
T_2.6 ;
    %load/vec4 v0000000000c4bff0_0;
    %pad/u 33;
    %load/vec4 v0000000000c4c130_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c4c1d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4e320_0, 0, 32;
    %vpi_call 3 1342 "$display", "A-B-CARRY: " {0 0 0};
    %jmp T_2.16;
T_2.7 ;
    %load/vec4 v0000000000c4c130_0;
    %pad/u 33;
    %load/vec4 v0000000000c4bff0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c4c1d0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c4e320_0, 0, 32;
    %vpi_call 3 1350 "$display", "B-A-CARRY: " {0 0 0};
    %jmp T_2.16;
T_2.8 ;
    %load/vec4 v0000000000c4bff0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %jmp T_2.16;
T_2.9 ;
    %load/vec4 v0000000000c4bff0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %jmp T_2.16;
T_2.10 ;
    %load/vec4 v0000000000c4bff0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4e320_0, 0, 32;
    %vpi_call 3 1369 "$display", "Compare: " {0 0 0};
    %jmp T_2.16;
T_2.11 ;
    %load/vec4 v0000000000c4bff0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c4e320_0, 0, 32;
    %vpi_call 3 1377 "$display", "Neg Compare: " {0 0 0};
    %jmp T_2.16;
T_2.12 ;
    %load/vec4 v0000000000c4bff0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %jmp T_2.16;
T_2.13 ;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %jmp T_2.16;
T_2.14 ;
    %load/vec4 v0000000000c4bff0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v0000000000c4c130_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000c4c3b0_0, 0, 33;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %vpi_call 3 1397 "$display", "%d", &PV<v0000000000c4c3b0_0, 0, 32> {0 0 0};
    %load/vec4 v0000000000c4c3b0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %store/vec4 v0000000000c4eaa0_0, 0, 32;
    %load/vec4 v0000000000c4c3b0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %store/vec4 v0000000000c4d240_0, 0, 32;
    %load/vec4 v0000000000c4c3b0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c4d600_0, 0, 32;
    %load/vec4 v0000000000c4e320_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.21, 4;
    %load/vec4 v0000000000c4bff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4c130_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c4c130_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4bff0_0;
    %parti/s 1, 31, 6;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.23, 8;
    %load/vec4 v0000000000c4c3b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4c130_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4e780_0, 0, 32;
    %jmp T_2.26;
T_2.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4e780_0, 0, 32;
T_2.26 ;
    %jmp T_2.24;
T_2.23 ;
    %load/vec4 v0000000000c4bff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4c130_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c4bff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4c130_0;
    %parti/s 1, 31, 6;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.27, 8;
    %load/vec4 v0000000000c4c3b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4c130_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.29, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4e780_0, 0, 32;
    %jmp T_2.30;
T_2.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4e780_0, 0, 32;
T_2.30 ;
T_2.27 ;
T_2.24 ;
T_2.21 ;
    %load/vec4 v0000000000c4e320_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.31, 4;
    %load/vec4 v0000000000c4c130_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4bff0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.33, 4;
    %load/vec4 v0000000000c4c3b0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4bff0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4e780_0, 0, 32;
    %jmp T_2.36;
T_2.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4e780_0, 0, 32;
T_2.36 ;
    %jmp T_2.34;
T_2.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4e780_0, 0, 32;
T_2.34 ;
T_2.31 ;
    %load/vec4 v0000000000c4e320_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.37, 4;
    %load/vec4 v0000000000c4bff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4c130_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_2.39, 4;
    %load/vec4 v0000000000c4bff0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4c3b0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_2.41, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4e780_0, 0, 32;
    %jmp T_2.42;
T_2.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4e780_0, 0, 32;
T_2.42 ;
    %jmp T_2.40;
T_2.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4e780_0, 0, 32;
T_2.40 ;
T_2.37 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000008f8350;
T_3 ;
    %wait E_0000000000b94d60;
    %load/vec4 v0000000000c51440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v0000000000c50830_0;
    %store/vec4 v0000000000c51b20_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v0000000000c50150_0;
    %store/vec4 v0000000000c51b20_0, 0, 32;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000091d100;
T_4 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c4cc70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4cb30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4cbd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4b2d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4cdb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4c8b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4b690_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c4c950_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000000000c4ce50_0;
    %parti/s 4, 24, 6;
    %pushi/vec4 11, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c4cef0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000000000c4ce50_0;
    %parti/s 4, 28, 6;
    %concati/vec4 27320335, 0, 28;
    %assign/vec4 v0000000000c4cb30_0, 0;
    %load/vec4 v0000000000c4b910_0;
    %assign/vec4 v0000000000c4cbd0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000000c4b2d0_0, 0;
    %load/vec4 v0000000000c4ce50_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c4cdb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4c8b0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000000000c4b690_0, 0;
    %pushi/vec4 10543119, 0, 24;
    %assign/vec4 v0000000000c4c950_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000000000c4b870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c4cef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c4b050_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_4.4, 4;
    %load/vec4 v0000000000c4ce50_0;
    %assign/vec4 v0000000000c4cb30_0, 0;
    %load/vec4 v0000000000c4b910_0;
    %assign/vec4 v0000000000c4cbd0_0, 0;
    %load/vec4 v0000000000c4ce50_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v0000000000c4b2d0_0, 0;
    %load/vec4 v0000000000c4ce50_0;
    %parti/s 4, 28, 6;
    %assign/vec4 v0000000000c4cdb0_0, 0;
    %load/vec4 v0000000000c4ce50_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0000000000c4c8b0_0, 0;
    %load/vec4 v0000000000c4ce50_0;
    %parti/s 4, 12, 5;
    %assign/vec4 v0000000000c4b690_0, 0;
    %load/vec4 v0000000000c4ce50_0;
    %parti/s 24, 0, 2;
    %assign/vec4 v0000000000c4c950_0, 0;
    %jmp T_4.5;
T_4.4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4cb30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4cbd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4b2d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4cdb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4c8b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4b690_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0000000000c4c950_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008e7d50;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c500b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c508d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50bf0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_00000000008e7d50;
T_6 ;
    %wait E_0000000000b94120;
    %load/vec4 v0000000000c4ed20_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %load/vec4 v0000000000c4de20_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c500b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c508d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000000c4f930_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f390_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50bf0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c4f6b0_0, 0, 3;
    %load/vec4 v0000000000c4f6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c4f390_0, 0, 1;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c500b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c508d0_0, 0, 1;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c4f930_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f110_0, 0, 1;
T_6.8 ;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 5, 7, 4;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c500b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c508d0_0, 0, 1;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c4f930_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f110_0, 0, 1;
T_6.10 ;
    %jmp T_6.7;
T_6.3 ;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c4f390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c500b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c508d0_0, 0, 1;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 4, 21, 6;
    %store/vec4 v0000000000c4f930_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f110_0, 0, 1;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f390_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4f250_0, 0, 1;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c50010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c508d0_0, 0, 1;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c4fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50bf0_0, 0, 1;
    %load/vec4 v0000000000c50010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.12, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c500b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4f110_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c500b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f110_0, 0, 1;
T_6.13 ;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.14, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c4f930_0, 0, 4;
    %jmp T_6.15;
T_6.14 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c4f930_0, 0, 4;
T_6.15 ;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f390_0, 0, 1;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 1, 4, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.16, 4;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0000000000c50010_0, 0, 1;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0000000000c4fcf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c508d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50bf0_0, 0, 1;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.18, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c4f930_0, 0, 4;
    %jmp T_6.19;
T_6.18 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c4f930_0, 0, 4;
T_6.19 ;
    %load/vec4 v0000000000c50010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.20, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c500b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4f110_0, 0, 1;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c500b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f110_0, 0, 1;
T_6.21 ;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_6.22, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50f10_0, 0, 1;
    %jmp T_6.23;
T_6.22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c50f10_0, 0, 1;
T_6.23 ;
T_6.16 ;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c508d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f390_0, 0, 1;
    %load/vec4 v0000000000c4de20_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0000000000c50bf0_0, 0, 1;
    %load/vec4 v0000000000c50bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.24, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c500b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50010_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000000c4f930_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4fcf0_0, 0, 1;
    %jmp T_6.25;
T_6.24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f250_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c500b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50010_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000000c4f930_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4fcf0_0, 0, 1;
T_6.25 ;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000000008e18a0;
T_7 ;
    %wait E_0000000000b94e20;
    %load/vec4 v0000000000c50790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0000000000c4ff70_0, 0, 10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4fed0_0, 0, 1;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0000000000c50650_0;
    %load/vec4 v0000000000c4f890_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c4ff70_0, 0, 10;
    %load/vec4 v0000000000c4fb10_0;
    %store/vec4 v0000000000c4fed0_0, 0, 1;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000008ea1b0;
T_8 ;
    %wait E_0000000000b93be0;
    %load/vec4 v0000000000c4bb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4beb0_0, 0;
T_8.0 ;
    %load/vec4 v0000000000c4be10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000000000c4c310_0;
    %assign/vec4 v0000000000c4beb0_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000c564f0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5df10_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0000000000c564f0;
T_10 ;
    %wait E_0000000000b8e460;
    %load/vec4 v0000000000c5e5f0_0;
    %parti/s 1, 23, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 255, 0, 8;
    %load/vec4 v0000000000c5e5f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5eb90_0, 0, 32;
    %load/vec4 v0000000000c5eb90_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5dab0_0, 0, 32;
    %load/vec4 v0000000000c5eb90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000c5ec30_0, 0, 32;
    %load/vec4 v0000000000c5ec30_0;
    %store/vec4 v0000000000c5dfb0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000000000c5e5f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5eb90_0, 0, 32;
    %load/vec4 v0000000000c5eb90_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000000c5dfb0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000000008e7a30;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4e820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4da60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4d9c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4d420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4d380_0, 0, 32;
    %end;
    .thread T_11;
    .scope S_00000000008e7a30;
T_12 ;
    %wait E_0000000000b941a0;
    %vpi_call 3 1296 "$display", "A: %d | B: %d | OPS:%b", v0000000000c4d920_0, v0000000000c4ebe0_0, v0000000000c4d560_0 {0 0 0};
    %load/vec4 v0000000000c4d560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_12.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_12.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %jmp T_12.16;
T_12.0 ;
    %load/vec4 v0000000000c4d920_0;
    %pad/s 33;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %jmp T_12.16;
T_12.1 ;
    %load/vec4 v0000000000c4d920_0;
    %pad/s 33;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %jmp T_12.16;
T_12.2 ;
    %load/vec4 v0000000000c4d920_0;
    %pad/s 33;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4d380_0, 0, 32;
    %vpi_call 3 1312 "$display", "A-B: " {0 0 0};
    %jmp T_12.16;
T_12.3 ;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4d920_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c4d380_0, 0, 32;
    %vpi_call 3 1321 "$display", "B-A: " {0 0 0};
    %jmp T_12.16;
T_12.4 ;
    %load/vec4 v0000000000c4d920_0;
    %pad/s 33;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c4d380_0, 0, 32;
    %vpi_call 3 1330 "$display", "A+B: " {0 0 0};
    %jmp T_12.16;
T_12.5 ;
    %load/vec4 v0000000000c4d920_0;
    %pad/u 33;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c4d2e0_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %jmp T_12.16;
T_12.6 ;
    %load/vec4 v0000000000c4d920_0;
    %pad/u 33;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c4d2e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4d380_0, 0, 32;
    %vpi_call 3 1342 "$display", "A-B-CARRY: " {0 0 0};
    %jmp T_12.16;
T_12.7 ;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/u 33;
    %load/vec4 v0000000000c4d920_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c4d2e0_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c4d380_0, 0, 32;
    %vpi_call 3 1350 "$display", "B-A-CARRY: " {0 0 0};
    %jmp T_12.16;
T_12.8 ;
    %load/vec4 v0000000000c4d920_0;
    %pad/s 33;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %jmp T_12.16;
T_12.9 ;
    %load/vec4 v0000000000c4d920_0;
    %pad/s 33;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %jmp T_12.16;
T_12.10 ;
    %load/vec4 v0000000000c4d920_0;
    %pad/s 33;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4d380_0, 0, 32;
    %vpi_call 3 1369 "$display", "Compare: " {0 0 0};
    %jmp T_12.16;
T_12.11 ;
    %load/vec4 v0000000000c4d920_0;
    %pad/s 33;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c4d380_0, 0, 32;
    %vpi_call 3 1377 "$display", "Neg Compare: " {0 0 0};
    %jmp T_12.16;
T_12.12 ;
    %load/vec4 v0000000000c4d920_0;
    %pad/s 33;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %jmp T_12.16;
T_12.13 ;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %jmp T_12.16;
T_12.14 ;
    %load/vec4 v0000000000c4d920_0;
    %pad/s 33;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %jmp T_12.16;
T_12.15 ;
    %load/vec4 v0000000000c4ebe0_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000c4e5a0_0, 0, 33;
    %jmp T_12.16;
T_12.16 ;
    %pop/vec4 1;
    %vpi_call 3 1397 "$display", "%d", &PV<v0000000000c4e5a0_0, 0, 32> {0 0 0};
    %load/vec4 v0000000000c4e5a0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_12.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.18, 8;
T_12.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.18, 8;
 ; End of false expr.
    %blend;
T_12.18;
    %store/vec4 v0000000000c4da60_0, 0, 32;
    %load/vec4 v0000000000c4e5a0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_12.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_12.20, 8;
T_12.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_12.20, 8;
 ; End of false expr.
    %blend;
T_12.20;
    %store/vec4 v0000000000c4e820_0, 0, 32;
    %load/vec4 v0000000000c4e5a0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c4d9c0_0, 0, 32;
    %load/vec4 v0000000000c4d380_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.21, 4;
    %load/vec4 v0000000000c4d920_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4ebe0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c4ebe0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4d920_0;
    %parti/s 1, 31, 6;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.23, 8;
    %load/vec4 v0000000000c4e5a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4ebe0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4d420_0, 0, 32;
    %jmp T_12.26;
T_12.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4d420_0, 0, 32;
T_12.26 ;
    %jmp T_12.24;
T_12.23 ;
    %load/vec4 v0000000000c4d920_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4ebe0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c4d920_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4ebe0_0;
    %parti/s 1, 31, 6;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.27, 8;
    %load/vec4 v0000000000c4e5a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4ebe0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.29, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4d420_0, 0, 32;
    %jmp T_12.30;
T_12.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4d420_0, 0, 32;
T_12.30 ;
T_12.27 ;
T_12.24 ;
T_12.21 ;
    %load/vec4 v0000000000c4d380_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.31, 4;
    %load/vec4 v0000000000c4ebe0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4d920_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.33, 4;
    %load/vec4 v0000000000c4e5a0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4d920_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4d420_0, 0, 32;
    %jmp T_12.36;
T_12.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4d420_0, 0, 32;
T_12.36 ;
    %jmp T_12.34;
T_12.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4d420_0, 0, 32;
T_12.34 ;
T_12.31 ;
    %load/vec4 v0000000000c4d380_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_12.37, 4;
    %load/vec4 v0000000000c4d920_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4ebe0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_12.39, 4;
    %load/vec4 v0000000000c4d920_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4e5a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_12.41, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4d420_0, 0, 32;
    %jmp T_12.42;
T_12.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4d420_0, 0, 32;
T_12.42 ;
    %jmp T_12.40;
T_12.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4d420_0, 0, 32;
T_12.40 ;
T_12.37 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000c550a0;
T_13 ;
    %wait E_0000000000b8de20;
    %load/vec4 v0000000000c57b60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000000c58240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %jmp T_13.18;
T_13.2 ;
    %pushi/vec4 1, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.3 ;
    %pushi/vec4 2, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.4 ;
    %pushi/vec4 4, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.5 ;
    %pushi/vec4 8, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.6 ;
    %pushi/vec4 16, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.7 ;
    %pushi/vec4 32, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.8 ;
    %pushi/vec4 64, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.9 ;
    %pushi/vec4 128, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.10 ;
    %pushi/vec4 256, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.11 ;
    %pushi/vec4 512, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.12 ;
    %pushi/vec4 1024, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.13 ;
    %pushi/vec4 2048, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.14 ;
    %pushi/vec4 4096, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.15 ;
    %pushi/vec4 8192, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.16 ;
    %pushi/vec4 16384, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.17 ;
    %pushi/vec4 32768, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
    %jmp T_13.18;
T_13.18 ;
    %pop/vec4 1;
    %jmp T_13.1;
T_13.0 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000000c59140_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000c56b30;
T_14 ;
    %wait E_0000000000b8e120;
    %load/vec4 v0000000000c57ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_14.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_14.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_14.15, 6;
    %jmp T_14.16;
T_14.0 ;
    %load/vec4 v0000000000c59500_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.1 ;
    %load/vec4 v0000000000c590a0_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.2 ;
    %load/vec4 v0000000000c58380_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.3 ;
    %load/vec4 v0000000000c58060_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.4 ;
    %load/vec4 v0000000000c58100_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.5 ;
    %load/vec4 v0000000000c57660_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.6 ;
    %load/vec4 v0000000000c587e0_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.7 ;
    %load/vec4 v0000000000c57980_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.8 ;
    %load/vec4 v0000000000c57c00_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.9 ;
    %load/vec4 v0000000000c58a60_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.10 ;
    %load/vec4 v0000000000c595a0_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.11 ;
    %load/vec4 v0000000000c59780_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.12 ;
    %load/vec4 v0000000000c58560_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.13 ;
    %load/vec4 v0000000000c59820_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.14 ;
    %load/vec4 v0000000000c58880_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.15 ;
    %load/vec4 v0000000000c578e0_0;
    %assign/vec4 v0000000000c58ba0_0, 0;
    %jmp T_14.16;
T_14.16 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000c55eb0;
T_15 ;
    %wait E_0000000000b8e1e0;
    %load/vec4 v0000000000c57520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_15.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_15.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_15.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_15.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_15.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_15.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_15.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_15.15, 6;
    %jmp T_15.16;
T_15.0 ;
    %load/vec4 v0000000000c591e0_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.1 ;
    %load/vec4 v0000000000c570c0_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.2 ;
    %load/vec4 v0000000000c586a0_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.3 ;
    %load/vec4 v0000000000c58c40_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.4 ;
    %load/vec4 v0000000000c58e20_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.5 ;
    %load/vec4 v0000000000c59320_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.6 ;
    %load/vec4 v0000000000c59460_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.7 ;
    %load/vec4 v0000000000c593c0_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.8 ;
    %load/vec4 v0000000000c57d40_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.9 ;
    %load/vec4 v0000000000c57340_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.10 ;
    %load/vec4 v0000000000c57160_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.11 ;
    %load/vec4 v0000000000c584c0_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.12 ;
    %load/vec4 v0000000000c57200_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.13 ;
    %load/vec4 v0000000000c59280_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.14 ;
    %load/vec4 v0000000000c572a0_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.15 ;
    %load/vec4 v0000000000c58d80_0;
    %assign/vec4 v0000000000c57480_0, 0;
    %jmp T_15.16;
T_15.16 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000c56040;
T_16 ;
    %wait E_0000000000b8e5a0;
    %load/vec4 v0000000000c59c80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_16.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_16.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_16.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_16.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_16.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_16.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_16.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_16.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_16.15, 6;
    %jmp T_16.16;
T_16.0 ;
    %load/vec4 v0000000000c59640_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.1 ;
    %load/vec4 v0000000000c5a4a0_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.2 ;
    %load/vec4 v0000000000c5aa40_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.3 ;
    %load/vec4 v0000000000c59aa0_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.4 ;
    %load/vec4 v0000000000c59fa0_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.5 ;
    %load/vec4 v0000000000c5ae00_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.6 ;
    %load/vec4 v0000000000c5a5e0_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.7 ;
    %load/vec4 v0000000000c5a400_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.8 ;
    %load/vec4 v0000000000c5a900_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.9 ;
    %load/vec4 v0000000000c5a220_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.10 ;
    %load/vec4 v0000000000c5a360_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.11 ;
    %load/vec4 v0000000000c59a00_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.12 ;
    %load/vec4 v0000000000c59960_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.13 ;
    %load/vec4 v0000000000c5af40_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.14 ;
    %load/vec4 v0000000000c5ad60_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.15 ;
    %load/vec4 v0000000000c5a040_0;
    %assign/vec4 v0000000000c5a9a0_0, 0;
    %jmp T_16.16;
T_16.16 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000c56360;
T_17 ;
    %wait E_0000000000b8dc20;
    %load/vec4 v0000000000c5acc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0000000000c5a540_0;
    %assign/vec4 v0000000000c57de0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000c5a180_0;
    %assign/vec4 v0000000000c57de0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000bfba00;
T_18 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c51760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c51300_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000000000c51080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0000000000c52f20_0;
    %assign/vec4 v0000000000c51300_0, 0;
T_18.2 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000bfc360;
T_19 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c53270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c51800_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000000c518a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000000000c511c0_0;
    %assign/vec4 v0000000000c51800_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000c55870;
T_20 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c54ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c53b30_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000000c53590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000000000c548f0_0;
    %assign/vec4 v0000000000c53b30_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000c55a00;
T_21 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c54c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c53090_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000000000c540d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000000000c538b0_0;
    %assign/vec4 v0000000000c53090_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000c569a0;
T_22 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c54f30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c54df0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000000000c54e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000000000c53bd0_0;
    %assign/vec4 v0000000000c54df0_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000c561d0;
T_23 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c58740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c533b0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000000c53450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000000000c53630_0;
    %assign/vec4 v0000000000c533b0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000c55b90;
T_24 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c58b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c58ec0_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000000c59000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000000000c581a0_0;
    %assign/vec4 v0000000000c58ec0_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000000000c55d20;
T_25 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c58f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c573e0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000000000c58420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000000000c596e0_0;
    %assign/vec4 v0000000000c573e0_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000c56680;
T_26 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c58600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c575c0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000000000c58920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000000000c57ac0_0;
    %assign/vec4 v0000000000c575c0_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000c56e50;
T_27 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c57840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c589c0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000000000c58ce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000000000c57f20_0;
    %assign/vec4 v0000000000c589c0_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000bfb6e0;
T_28 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c54670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c54d50_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000000000c53ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000000000c547b0_0;
    %assign/vec4 v0000000000c54d50_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000c55230;
T_29 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c53770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c53db0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000000000c542b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000000000c53a90_0;
    %assign/vec4 v0000000000c53db0_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000c553c0;
T_30 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c536d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c53f90_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000000000c53950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000000000c53c70_0;
    %assign/vec4 v0000000000c53f90_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000c56810;
T_31 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c539f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c54710_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000000000c54490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000000000c53d10_0;
    %assign/vec4 v0000000000c54710_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000c55550;
T_32 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c534f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c54990_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000000000c543f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000000000c54170_0;
    %assign/vec4 v0000000000c54990_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000c556e0;
T_33 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c545d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c54a30_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000000000c53810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000000000c54030_0;
    %assign/vec4 v0000000000c54a30_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000bfbd20;
T_34 ;
    %wait E_0000000000b9cba0;
    %load/vec4 v0000000000c519e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_34.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_34.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_34.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_34.3, 6;
    %jmp T_34.4;
T_34.0 ;
    %load/vec4 v0000000000c51940_0;
    %store/vec4 v0000000000c52d40_0, 0, 32;
    %jmp T_34.4;
T_34.1 ;
    %load/vec4 v0000000000c525c0_0;
    %store/vec4 v0000000000c52d40_0, 0, 32;
    %jmp T_34.4;
T_34.2 ;
    %load/vec4 v0000000000c52e80_0;
    %store/vec4 v0000000000c52d40_0, 0, 32;
    %jmp T_34.4;
T_34.3 ;
    %load/vec4 v0000000000c52020_0;
    %store/vec4 v0000000000c52d40_0, 0, 32;
    %jmp T_34.4;
T_34.4 ;
    %pop/vec4 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000000bfbb90;
T_35 ;
    %wait E_0000000000b8e3e0;
    %load/vec4 v0000000000c51ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %jmp T_35.4;
T_35.0 ;
    %load/vec4 v0000000000c51a80_0;
    %store/vec4 v0000000000c52520_0, 0, 32;
    %jmp T_35.4;
T_35.1 ;
    %load/vec4 v0000000000c51620_0;
    %store/vec4 v0000000000c52520_0, 0, 32;
    %jmp T_35.4;
T_35.2 ;
    %load/vec4 v0000000000c52660_0;
    %store/vec4 v0000000000c52520_0, 0, 32;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000000000c51d00_0;
    %store/vec4 v0000000000c52520_0, 0, 32;
    %jmp T_35.4;
T_35.4 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000000000bfbeb0;
T_36 ;
    %wait E_0000000000b8e960;
    %load/vec4 v0000000000c51e40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %jmp T_36.4;
T_36.0 ;
    %load/vec4 v0000000000c52840_0;
    %store/vec4 v0000000000c528e0_0, 0, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/vec4 v0000000000c520c0_0;
    %store/vec4 v0000000000c528e0_0, 0, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/vec4 v0000000000c52700_0;
    %store/vec4 v0000000000c528e0_0, 0, 32;
    %jmp T_36.4;
T_36.3 ;
    %load/vec4 v0000000000c527a0_0;
    %store/vec4 v0000000000c528e0_0, 0, 32;
    %jmp T_36.4;
T_36.4 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000000000091cf70;
T_37 ;
    %wait E_0000000000b93e60;
    %load/vec4 v00000000009254c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_37.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bbebf0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bbea10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bbfe10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bbeb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bbf550_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bbf370_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4b190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4c9f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4c770_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bbe6f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bbf2d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000bbee70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bbe8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4b230_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4b9b0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0000000000924c00_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0000000000bbebf0_0, 0;
    %load/vec4 v0000000000924c00_0;
    %parti/s 4, 2, 3;
    %assign/vec4 v0000000000bbea10_0, 0;
    %load/vec4 v0000000000924c00_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0000000000bbfe10_0, 0;
    %load/vec4 v0000000000924c00_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000000000bbeb50_0, 0;
    %load/vec4 v0000000000924c00_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0000000000bbf550_0, 0;
    %load/vec4 v0000000000924c00_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0000000000bbf370_0, 0;
    %load/vec4 v0000000000c4cd10_0;
    %assign/vec4 v0000000000c4b190_0, 0;
    %load/vec4 v0000000000c4c630_0;
    %assign/vec4 v0000000000c4c9f0_0, 0;
    %load/vec4 v0000000000c4c6d0_0;
    %assign/vec4 v0000000000c4c770_0, 0;
    %load/vec4 v0000000000bbfaf0_0;
    %assign/vec4 v0000000000bbe6f0_0, 0;
    %load/vec4 v0000000000bbf5f0_0;
    %assign/vec4 v0000000000bbf2d0_0, 0;
    %load/vec4 v0000000000925240_0;
    %assign/vec4 v0000000000bbee70_0, 0;
    %load/vec4 v0000000000924c00_0;
    %parti/s 1, 9, 5;
    %assign/vec4 v0000000000bbe8d0_0, 0;
    %load/vec4 v0000000000c4ca90_0;
    %assign/vec4 v0000000000c4b230_0, 0;
    %load/vec4 v0000000000bc8300_0;
    %assign/vec4 v0000000000c4b9b0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_00000000008e7bc0;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4ec80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4e8c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4eb40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4dd80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4e640_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_00000000008e7bc0;
T_39 ;
    %wait E_0000000000b95360;
    %vpi_call 3 1296 "$display", "A: %d | B: %d | OPS:%b", v0000000000c4dba0_0, v0000000000c4d740_0, v0000000000c4e1e0_0 {0 0 0};
    %load/vec4 v0000000000c4e1e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_39.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_39.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_39.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_39.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_39.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_39.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_39.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_39.15, 6;
    %jmp T_39.16;
T_39.0 ;
    %load/vec4 v0000000000c4dba0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %jmp T_39.16;
T_39.1 ;
    %load/vec4 v0000000000c4dba0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %jmp T_39.16;
T_39.2 ;
    %load/vec4 v0000000000c4dba0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4e640_0, 0, 32;
    %vpi_call 3 1312 "$display", "A-B: " {0 0 0};
    %jmp T_39.16;
T_39.3 ;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %load/vec4 v0000000000c4dba0_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c4e640_0, 0, 32;
    %vpi_call 3 1321 "$display", "B-A: " {0 0 0};
    %jmp T_39.16;
T_39.4 ;
    %load/vec4 v0000000000c4dba0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c4e640_0, 0, 32;
    %vpi_call 3 1330 "$display", "A+B: " {0 0 0};
    %jmp T_39.16;
T_39.5 ;
    %load/vec4 v0000000000c4dba0_0;
    %pad/u 33;
    %load/vec4 v0000000000c4d740_0;
    %pad/u 33;
    %add;
    %load/vec4 v0000000000c4df60_0;
    %pad/u 33;
    %add;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %jmp T_39.16;
T_39.6 ;
    %load/vec4 v0000000000c4dba0_0;
    %pad/u 33;
    %load/vec4 v0000000000c4d740_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c4df60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4e640_0, 0, 32;
    %vpi_call 3 1342 "$display", "A-B-CARRY: " {0 0 0};
    %jmp T_39.16;
T_39.7 ;
    %load/vec4 v0000000000c4d740_0;
    %pad/u 33;
    %load/vec4 v0000000000c4dba0_0;
    %pad/u 33;
    %sub;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000000000c4df60_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %inv;
    %sub;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000000c4e640_0, 0, 32;
    %vpi_call 3 1350 "$display", "B-A-CARRY: " {0 0 0};
    %jmp T_39.16;
T_39.8 ;
    %load/vec4 v0000000000c4dba0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %and;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %jmp T_39.16;
T_39.9 ;
    %load/vec4 v0000000000c4dba0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %xor;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %jmp T_39.16;
T_39.10 ;
    %load/vec4 v0000000000c4dba0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %sub;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4e640_0, 0, 32;
    %vpi_call 3 1369 "$display", "Compare: " {0 0 0};
    %jmp T_39.16;
T_39.11 ;
    %load/vec4 v0000000000c4dba0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %add;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0000000000c4e640_0, 0, 32;
    %vpi_call 3 1377 "$display", "Neg Compare: " {0 0 0};
    %jmp T_39.16;
T_39.12 ;
    %load/vec4 v0000000000c4dba0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %or;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %jmp T_39.16;
T_39.13 ;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %jmp T_39.16;
T_39.14 ;
    %load/vec4 v0000000000c4dba0_0;
    %pad/s 33;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %inv;
    %and;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %jmp T_39.16;
T_39.15 ;
    %load/vec4 v0000000000c4d740_0;
    %pad/s 33;
    %inv;
    %store/vec4 v0000000000c4e3c0_0, 0, 33;
    %jmp T_39.16;
T_39.16 ;
    %pop/vec4 1;
    %vpi_call 3 1397 "$display", "%d", &PV<v0000000000c4e3c0_0, 0, 32> {0 0 0};
    %load/vec4 v0000000000c4e3c0_0;
    %cmpi/e 0, 0, 33;
    %flag_mov 8, 4;
    %jmp/0 T_39.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.18, 8;
T_39.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.18, 8;
 ; End of false expr.
    %blend;
T_39.18;
    %store/vec4 v0000000000c4e8c0_0, 0, 32;
    %load/vec4 v0000000000c4e3c0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_39.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_39.20, 8;
T_39.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_39.20, 8;
 ; End of false expr.
    %blend;
T_39.20;
    %store/vec4 v0000000000c4ec80_0, 0, 32;
    %load/vec4 v0000000000c4e3c0_0;
    %parti/s 1, 32, 7;
    %pad/u 32;
    %store/vec4 v0000000000c4eb40_0, 0, 32;
    %load/vec4 v0000000000c4e640_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.21, 4;
    %load/vec4 v0000000000c4dba0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4d740_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c4d740_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4dba0_0;
    %parti/s 1, 31, 6;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.23, 8;
    %load/vec4 v0000000000c4e3c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4d740_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.25, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4dd80_0, 0, 32;
    %jmp T_39.26;
T_39.25 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4dd80_0, 0, 32;
T_39.26 ;
    %jmp T_39.24;
T_39.23 ;
    %load/vec4 v0000000000c4dba0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4d740_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c4dba0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4d740_0;
    %parti/s 1, 31, 6;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.27, 8;
    %load/vec4 v0000000000c4e3c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4d740_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.29, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4dd80_0, 0, 32;
    %jmp T_39.30;
T_39.29 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4dd80_0, 0, 32;
T_39.30 ;
T_39.27 ;
T_39.24 ;
T_39.21 ;
    %load/vec4 v0000000000c4e640_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_39.31, 4;
    %load/vec4 v0000000000c4d740_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4dba0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.33, 4;
    %load/vec4 v0000000000c4e3c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4dba0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.35, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4dd80_0, 0, 32;
    %jmp T_39.36;
T_39.35 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4dd80_0, 0, 32;
T_39.36 ;
    %jmp T_39.34;
T_39.33 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4dd80_0, 0, 32;
T_39.34 ;
T_39.31 ;
    %load/vec4 v0000000000c4e640_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_39.37, 4;
    %load/vec4 v0000000000c4dba0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4d740_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %jmp/0xz  T_39.39, 4;
    %load/vec4 v0000000000c4dba0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000000000c4e3c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_39.41, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000000c4dd80_0, 0, 32;
    %jmp T_39.42;
T_39.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4dd80_0, 0, 32;
T_39.42 ;
    %jmp T_39.40;
T_39.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c4dd80_0, 0, 32;
T_39.40 ;
T_39.37 ;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000000000c56cc0;
T_40 ;
    %wait E_0000000000b8da20;
    %load/vec4 v0000000000c5e050_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0000000000c5ed70_0, 0, 3;
    %load/vec4 v0000000000c5e050_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c5e190_0, 0, 2;
    %load/vec4 v0000000000c5e0f0_0;
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %load/vec4 v0000000000c5dc90_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000000c5db50_0, 0, 1;
    %load/vec4 v0000000000c5ed70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_40.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_40.3, 6;
    %jmp T_40.4;
T_40.0 ;
    %load/vec4 v0000000000c5e050_0;
    %parti/s 5, 7, 4;
    %pad/u 32;
    %store/vec4 v0000000000c5e230_0, 0, 32;
    %load/vec4 v0000000000c5e190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.8, 6;
    %jmp T_40.9;
T_40.5 ;
    %load/vec4 v0000000000c5e230_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.10, 4;
    %load/vec4 v0000000000c5d970_0;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %load/vec4 v0000000000c5db50_0;
    %store/vec4 v0000000000c5e910_0, 0, 1;
    %jmp T_40.11;
T_40.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
T_40.12 ;
    %load/vec4 v0000000000c5ee10_0;
    %load/vec4 v0000000000c5e230_0;
    %cmp/s;
    %jmp/0xz T_40.13, 5;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %load/vec4 v0000000000c5ee10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
    %jmp T_40.12;
T_40.13 ;
    %load/vec4 v0000000000c5d970_0;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %load/vec4 v0000000000c5e0f0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000000000c5e230_0;
    %sub;
    %part/s 1;
    %store/vec4 v0000000000c5e910_0, 0, 1;
T_40.11 ;
    %jmp T_40.9;
T_40.6 ;
    %load/vec4 v0000000000c5e230_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %load/vec4 v0000000000c5e0f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c5e910_0, 0, 1;
    %jmp T_40.15;
T_40.14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
T_40.16 ;
    %load/vec4 v0000000000c5ee10_0;
    %load/vec4 v0000000000c5e230_0;
    %cmp/s;
    %jmp/0xz T_40.17, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %load/vec4 v0000000000c5ee10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
    %jmp T_40.16;
T_40.17 ;
    %load/vec4 v0000000000c5d970_0;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %load/vec4 v0000000000c5e0f0_0;
    %load/vec4 v0000000000c5e230_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c5e910_0, 0, 1;
T_40.15 ;
    %jmp T_40.9;
T_40.7 ;
    %load/vec4 v0000000000c5e230_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.18, 4;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 1, 31, 6;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_40.20, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %load/vec4 v0000000000c5e0f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c5e910_0, 0, 1;
    %jmp T_40.21;
T_40.20 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %load/vec4 v0000000000c5e0f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c5e910_0, 0, 1;
T_40.21 ;
    %jmp T_40.19;
T_40.18 ;
    %load/vec4 v0000000000c5e0f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c5e730_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
T_40.22 ;
    %load/vec4 v0000000000c5ee10_0;
    %load/vec4 v0000000000c5e230_0;
    %cmp/s;
    %jmp/0xz T_40.23, 5;
    %load/vec4 v0000000000c5e730_0;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %load/vec4 v0000000000c5ee10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
    %jmp T_40.22;
T_40.23 ;
    %load/vec4 v0000000000c5d970_0;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %load/vec4 v0000000000c5e0f0_0;
    %load/vec4 v0000000000c5e230_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c5e910_0, 0, 1;
T_40.19 ;
    %jmp T_40.9;
T_40.8 ;
    %load/vec4 v0000000000c5e230_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.24, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %load/vec4 v0000000000c5e0f0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000000c5e910_0, 0, 1;
    %jmp T_40.25;
T_40.24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
T_40.26 ;
    %load/vec4 v0000000000c5ee10_0;
    %load/vec4 v0000000000c5e230_0;
    %cmp/s;
    %jmp/0xz T_40.27, 5;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %load/vec4 v0000000000c5ee10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
    %jmp T_40.26;
T_40.27 ;
    %load/vec4 v0000000000c5d970_0;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %load/vec4 v0000000000c5e0f0_0;
    %load/vec4 v0000000000c5e230_0;
    %subi 1, 0, 32;
    %part/s 1;
    %store/vec4 v0000000000c5e910_0, 0, 1;
T_40.25 ;
    %jmp T_40.9;
T_40.9 ;
    %pop/vec4 1;
    %jmp T_40.4;
T_40.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000000000c5e050_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %load/vec4 v0000000000c5e050_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %muli 2, 0, 32;
    %store/vec4 v0000000000c5e230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
T_40.28 ;
    %load/vec4 v0000000000c5ee10_0;
    %load/vec4 v0000000000c5e230_0;
    %cmp/s;
    %jmp/0xz T_40.29, 5;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %load/vec4 v0000000000c5ee10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
    %jmp T_40.28;
T_40.29 ;
    %load/vec4 v0000000000c5d970_0;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %load/vec4 v0000000000c5e050_0;
    %parti/s 4, 8, 5;
    %cmpi/ne 0, 0, 4;
    %jmp/0xz  T_40.30, 4;
    %load/vec4 v0000000000c5e0f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c5e910_0, 0, 1;
T_40.30 ;
    %jmp T_40.4;
T_40.2 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000000000c5e050_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %jmp T_40.4;
T_40.3 ;
    %load/vec4 v0000000000c5e050_0;
    %parti/s 8, 4, 4;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_40.32, 4;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000000000c5e050_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %jmp T_40.33;
T_40.32 ;
    %load/vec4 v0000000000c5e050_0;
    %parti/s 2, 5, 4;
    %store/vec4 v0000000000c5e7d0_0, 0, 2;
    %load/vec4 v0000000000c5e7d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_40.34, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_40.35, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_40.36, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_40.37, 6;
    %jmp T_40.38;
T_40.34 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
T_40.39 ;
    %load/vec4 v0000000000c5ee10_0;
    %load/vec4 v0000000000c5e230_0;
    %cmp/s;
    %jmp/0xz T_40.40, 5;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %load/vec4 v0000000000c5ee10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
    %jmp T_40.39;
T_40.40 ;
    %load/vec4 v0000000000c5d970_0;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %jmp T_40.38;
T_40.35 ;
    %load/vec4 v0000000000c5e230_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.41, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %jmp T_40.42;
T_40.41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
T_40.43 ;
    %load/vec4 v0000000000c5ee10_0;
    %load/vec4 v0000000000c5e230_0;
    %cmp/s;
    %jmp/0xz T_40.44, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %load/vec4 v0000000000c5ee10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
    %jmp T_40.43;
T_40.44 ;
T_40.42 ;
    %load/vec4 v0000000000c5d970_0;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %jmp T_40.38;
T_40.36 ;
    %load/vec4 v0000000000c5e230_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.45, 4;
    %load/vec4 v0000000000c5e0f0_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_40.47, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %jmp T_40.48;
T_40.47 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5d970_0, 0, 32;
T_40.48 ;
    %jmp T_40.46;
T_40.45 ;
    %load/vec4 v0000000000c5e0f0_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000000000c5e730_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
T_40.49 ;
    %load/vec4 v0000000000c5ee10_0;
    %load/vec4 v0000000000c5e230_0;
    %cmp/s;
    %jmp/0xz T_40.50, 5;
    %load/vec4 v0000000000c5e730_0;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %load/vec4 v0000000000c5ee10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
    %jmp T_40.49;
T_40.50 ;
T_40.46 ;
    %load/vec4 v0000000000c5d970_0;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %jmp T_40.38;
T_40.37 ;
    %load/vec4 v0000000000c5e230_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_40.51, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000000c5e0f0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %jmp T_40.52;
T_40.51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
T_40.53 ;
    %load/vec4 v0000000000c5ee10_0;
    %load/vec4 v0000000000c5e230_0;
    %cmp/s;
    %jmp/0xz T_40.54, 5;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000000000c5d970_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c5d970_0, 0, 32;
    %load/vec4 v0000000000c5ee10_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5ee10_0, 0, 32;
    %jmp T_40.53;
T_40.54 ;
T_40.52 ;
    %load/vec4 v0000000000c5d970_0;
    %store/vec4 v0000000000c5ecd0_0, 0, 32;
    %jmp T_40.38;
T_40.38 ;
    %pop/vec4 1;
T_40.33 ;
    %jmp T_40.4;
T_40.4 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_00000000008f84e0;
T_41 ;
    %wait E_0000000000b95e60;
    %load/vec4 v0000000000c51f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %jmp T_41.2;
T_41.0 ;
    %load/vec4 v0000000000c523e0_0;
    %store/vec4 v0000000000c51580_0, 0, 32;
    %jmp T_41.2;
T_41.1 ;
    %load/vec4 v0000000000c513a0_0;
    %store/vec4 v0000000000c51580_0, 0, 32;
    %jmp T_41.2;
T_41.2 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000000bfe7d0;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc81c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7900_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000bc7360_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_0000000000bfe7d0;
T_43 ;
    %wait E_0000000000b936a0;
    %load/vec4 v0000000000bc8080_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %store/vec4 v0000000000bc7680_0, 0, 32;
    %load/vec4 v0000000000bc8080_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %store/vec4 v0000000000bc81c0_0, 0, 32;
    %load/vec4 v0000000000bc8080_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %store/vec4 v0000000000bc7900_0, 0, 32;
    %load/vec4 v0000000000bc8080_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %store/vec4 v0000000000bc7360_0, 0, 32;
    %load/vec4 v0000000000bc6d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_43.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_43.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_43.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_43.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_43.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_43.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_43.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_43.15, 6;
    %jmp T_43.16;
T_43.0 ;
    %load/vec4 v0000000000bc81c0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.17, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.18;
T_43.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.18 ;
    %jmp T_43.16;
T_43.1 ;
    %load/vec4 v0000000000bc81c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.19, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.20;
T_43.19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.20 ;
    %jmp T_43.16;
T_43.2 ;
    %load/vec4 v0000000000bc7900_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.21, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.22;
T_43.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.22 ;
    %jmp T_43.16;
T_43.3 ;
    %load/vec4 v0000000000bc7900_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.24;
T_43.23 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.24 ;
    %jmp T_43.16;
T_43.4 ;
    %load/vec4 v0000000000bc7680_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.26;
T_43.25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.26 ;
    %jmp T_43.16;
T_43.5 ;
    %load/vec4 v0000000000bc7680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.28;
T_43.27 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.28 ;
    %jmp T_43.16;
T_43.6 ;
    %load/vec4 v0000000000bc7360_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_43.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.30;
T_43.29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.30 ;
    %jmp T_43.16;
T_43.7 ;
    %load/vec4 v0000000000bc7360_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_43.31, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.32;
T_43.31 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.32 ;
    %jmp T_43.16;
T_43.8 ;
    %load/vec4 v0000000000bc7900_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bc81c0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.33, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.34;
T_43.33 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.34 ;
    %jmp T_43.16;
T_43.9 ;
    %load/vec4 v0000000000bc7900_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bc81c0_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_43.35, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.36;
T_43.35 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.36 ;
    %jmp T_43.16;
T_43.10 ;
    %load/vec4 v0000000000bc7360_0;
    %load/vec4 v0000000000bc7680_0;
    %cmp/e;
    %jmp/0xz  T_43.37, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.38;
T_43.37 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.38 ;
    %jmp T_43.16;
T_43.11 ;
    %load/vec4 v0000000000bc7360_0;
    %load/vec4 v0000000000bc7680_0;
    %cmp/ne;
    %jmp/0xz  T_43.39, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.40;
T_43.39 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.40 ;
    %jmp T_43.16;
T_43.12 ;
    %load/vec4 v0000000000bc81c0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bc7680_0;
    %load/vec4 v0000000000bc7360_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_43.41, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.42;
T_43.41 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.42 ;
    %jmp T_43.16;
T_43.13 ;
    %load/vec4 v0000000000bc81c0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000bc7680_0;
    %load/vec4 v0000000000bc7360_0;
    %cmp/ne;
    %flag_or 4, 8;
    %jmp/0xz  T_43.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.44;
T_43.43 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
T_43.44 ;
    %jmp T_43.16;
T_43.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.16;
T_43.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc7ea0_0, 0, 1;
    %jmp T_43.16;
T_43.16 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0000000000bfe960;
T_44 ;
    %wait E_0000000000b94820;
    %load/vec4 v0000000000bc6820_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000bc6b40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000bc6960_0, 0, 1;
    %jmp T_44.1;
T_44.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000bc6960_0, 0, 1;
T_44.1 ;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_000000000091cde0;
T_45 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000bbe5b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_45.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bc6f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000bc0270_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000bc7040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bc01d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bbfa50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bbe510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bbe830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000bc7220_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000000bc7a40_0;
    %assign/vec4 v0000000000bc6f00_0, 0;
    %load/vec4 v0000000000bbeab0_0;
    %assign/vec4 v0000000000bc0270_0, 0;
    %load/vec4 v0000000000bc8440_0;
    %assign/vec4 v0000000000bc7040_0, 0;
    %load/vec4 v0000000000bc6be0_0;
    %assign/vec4 v0000000000bc01d0_0, 0;
    %load/vec4 v0000000000bc6a00_0;
    %assign/vec4 v0000000000bbfa50_0, 0;
    %load/vec4 v0000000000bc6dc0_0;
    %assign/vec4 v0000000000bbe510_0, 0;
    %load/vec4 v0000000000bc6e60_0;
    %assign/vec4 v0000000000bbe830_0, 0;
    %load/vec4 v0000000000bc83a0_0;
    %assign/vec4 v0000000000bc7220_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_00000000008e1580;
T_46 ;
    %wait E_0000000000b94d20;
    %load/vec4 v0000000000c4f1b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/z;
    %jmp/1 T_46.0, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/z;
    %jmp/1 T_46.1, 4;
    %jmp T_46.2;
T_46.0 ;
    %load/vec4 v0000000000c4f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.3, 8;
    %load/vec4 v0000000000c50290_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c505b0_0;
    %store/vec4a v0000000000c50e70, 4, 0;
    %jmp T_46.4;
T_46.3 ;
    %ix/getv 4, v0000000000c505b0_0;
    %load/vec4a v0000000000c50e70, 4;
    %pad/u 32;
    %store/vec4 v0000000000c4f2f0_0, 0, 32;
T_46.4 ;
    %jmp T_46.2;
T_46.1 ;
    %load/vec4 v0000000000c4f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.5, 8;
    %load/vec4 v0000000000c50290_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000000c505b0_0;
    %store/vec4a v0000000000c50e70, 4, 0;
    %load/vec4 v0000000000c50290_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000000c505b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c50e70, 4, 0;
    %load/vec4 v0000000000c50290_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000000c505b0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c50e70, 4, 0;
    %load/vec4 v0000000000c50290_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000000c505b0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000000c50e70, 4, 0;
    %jmp T_46.6;
T_46.5 ;
    %load/vec4 v0000000000c505b0_0;
    %pad/u 33;
    %addi 0, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c50e70, 4;
    %load/vec4 v0000000000c505b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c50e70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c505b0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c50e70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000000c505b0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000000c50e70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000000c4f2f0_0, 0, 32;
T_46.6 ;
    %jmp T_46.2;
T_46.2 ;
    %pop/vec4 1;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000000bfb870;
T_47 ;
    %wait E_0000000000b99ca0;
    %load/vec4 v0000000000c52ca0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %jmp T_47.2;
T_47.0 ;
    %load/vec4 v0000000000c52200_0;
    %store/vec4 v0000000000c52340_0, 0, 32;
    %jmp T_47.2;
T_47.1 ;
    %load/vec4 v0000000000c51c60_0;
    %store/vec4 v0000000000c52340_0, 0, 32;
    %jmp T_47.2;
T_47.2 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_00000000008e76f0;
T_48 ;
    %wait E_0000000000b93e60;
    %load/vec4 v0000000000c4ba50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_48.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4b550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000000c4b7d0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000c4bcd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4b4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4b730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000c4b410_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0000000000c4c450_0;
    %assign/vec4 v0000000000c4b550_0, 0;
    %load/vec4 v0000000000c4bd70_0;
    %assign/vec4 v0000000000c4b7d0_0, 0;
    %load/vec4 v0000000000c4c4f0_0;
    %assign/vec4 v0000000000c4bcd0_0, 0;
    %load/vec4 v0000000000c4b5f0_0;
    %assign/vec4 v0000000000c4b4b0_0, 0;
    %load/vec4 v0000000000c4bc30_0;
    %assign/vec4 v0000000000c4b730_0, 0;
    %load/vec4 v0000000000c4b370_0;
    %assign/vec4 v0000000000c4b410_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0000000000bfc040;
T_49 ;
    %wait E_0000000000b9a0a0;
    %load/vec4 v0000000000c52de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %jmp T_49.2;
T_49.0 ;
    %load/vec4 v0000000000c52980_0;
    %store/vec4 v0000000000c52480_0, 0, 32;
    %jmp T_49.2;
T_49.1 ;
    %load/vec4 v0000000000c522a0_0;
    %store/vec4 v0000000000c52480_0, 0, 32;
    %jmp T_49.2;
T_49.2 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_00000000008e1710;
T_50 ;
    %wait E_0000000000b953a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c4f070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c50b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c50ab0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c50510_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000000c50d30_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c4fd90_0, 0, 2;
    %load/vec4 v0000000000c4f750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %load/vec4 v0000000000c50a10_0;
    %load/vec4 v0000000000c4f9d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c506f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50ab0_0, 0, 1;
T_50.2 ;
    %load/vec4 v0000000000c50470_0;
    %load/vec4 v0000000000c4f9d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c506f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c4f070_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c50ab0_0, 0, 1;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c50ab0_0, 0, 1;
T_50.5 ;
T_50.0 ;
    %load/vec4 v0000000000c50970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v0000000000c50470_0;
    %load/vec4 v0000000000c4f610_0;
    %cmp/e;
    %jmp/0xz  T_50.8, 4;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c50510_0, 0, 2;
T_50.8 ;
    %load/vec4 v0000000000c50a10_0;
    %load/vec4 v0000000000c4f610_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c506f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000000c50d30_0, 0, 2;
T_50.10 ;
T_50.6 ;
    %load/vec4 v0000000000c503d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.12, 8;
    %load/vec4 v0000000000c50470_0;
    %load/vec4 v0000000000c4f570_0;
    %cmp/e;
    %jmp/0xz  T_50.14, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c50510_0, 0, 2;
T_50.14 ;
    %load/vec4 v0000000000c50a10_0;
    %load/vec4 v0000000000c4f570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c506f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.16, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000000000c50d30_0, 0, 2;
T_50.16 ;
T_50.12 ;
    %load/vec4 v0000000000c50330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.18, 8;
    %load/vec4 v0000000000c50470_0;
    %load/vec4 v0000000000c4f9d0_0;
    %cmp/e;
    %jmp/0xz  T_50.20, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c50510_0, 0, 2;
T_50.20 ;
    %load/vec4 v0000000000c50a10_0;
    %load/vec4 v0000000000c4f9d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000c506f0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.22, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000000c50d30_0, 0, 2;
T_50.22 ;
T_50.18 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0000000000bfe640;
T_51 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c64250_0, 0, 32;
    %end;
    .thread T_51;
    .scope S_0000000000bfe640;
T_52 ;
    %vpi_func 2 84 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c63ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ba30_0, 0, 32;
T_52.0 ;
    %vpi_func 2 86 "$feof" 32, v0000000000c63ad0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_52.1, 8;
    %vpi_func 2 87 "$fscanf" 32, v0000000000c63ad0_0, "%b", v0000000000c63a30_0 {0 0 0};
    %store/vec4 v0000000000c63f30_0, 0, 32;
    %load/vec4 v0000000000c63a30_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c5ba30_0;
    %store/vec4a v0000000000c52ac0, 4, 0;
    %load/vec4 v0000000000c5ba30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5ba30_0, 0, 32;
    %jmp T_52.0;
T_52.1 ;
    %vpi_call 2 92 "$fclose", v0000000000c63ad0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5c2f0_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c5c2f0_0;
    %store/vec4 v0000000000c5ba30_0, 0, 32;
    %end;
    .thread T_52;
    .scope S_0000000000bfe640;
T_53 ;
    %vpi_func 2 100 "$fopen" 32, "ramintr.txt", "rb" {0 0 0};
    %store/vec4 v0000000000c63ad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ba30_0, 0, 32;
T_53.0 ;
    %vpi_func 2 102 "$feof" 32, v0000000000c63ad0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_53.1, 8;
    %vpi_func 2 103 "$fscanf" 32, v0000000000c63ad0_0, "%b", v0000000000c63a30_0 {0 0 0};
    %store/vec4 v0000000000c63f30_0, 0, 32;
    %load/vec4 v0000000000c63a30_0;
    %pad/u 8;
    %ix/getv 4, v0000000000c5ba30_0;
    %store/vec4a v0000000000c50e70, 4, 0;
    %load/vec4 v0000000000c5ba30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c5ba30_0, 0, 32;
    %jmp T_53.0;
T_53.1 ;
    %vpi_call 2 108 "$fclose", v0000000000c63ad0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c5ce30_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %ix/vec4 4;
    %delayx 4;
    %load/vec4 v0000000000c5ce30_0;
    %store/vec4 v0000000000c5ba30_0, 0, 32;
    %end;
    .thread T_53;
    .scope S_0000000000bfe640;
T_54 ;
    %delay 110, 0;
    %vpi_call 2 249 "$finish" {0 0 0};
    %end;
    .thread T_54;
    .scope S_0000000000bfe640;
T_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c64cf0_0, 0, 1;
T_55.0 ;
    %delay 1, 0;
    %load/vec4 v0000000000c64cf0_0;
    %inv;
    %store/vec4 v0000000000c64cf0_0, 0, 1;
    %jmp T_55.0;
    %end;
    .thread T_55;
    .scope S_0000000000bfe640;
T_56 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000c5bdf0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000c5bdf0_0, 0, 1;
    %end;
    .thread T_56;
    .scope S_0000000000bfe640;
T_57 ;
    %vpi_call 2 357 "$monitor", "PC: %d | Instr: %b | CC_IN (N Z C V): %b | A_O: %d | cc_out - Sale de Stat Reg (N Z C V): %b | S: %b | ID_Bit31_28:%b | asserted: %b", v0000000000c5b2b0_0, v0000000000c5d3d0_0, v0000000000c64110_0, v0000000000c5da10_0, v0000000000c642f0_0, v0000000000c5c430_0, v0000000000c5b5d0_0, v0000000000c63cb0_0 {0 0 0};
    %end;
    .thread T_57;
    .scope S_0000000000bfe640;
T_58 ;
    %delay 108, 0;
    %vpi_call 2 391 "$display", "\012\012--------------------------------------  Data Ram Content After Simulation  --------------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000c64250_0, 0, 32;
T_58.0 ;
    %load/vec4 v0000000000c64250_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_58.1, 5;
    %vpi_call 2 395 "$display", "Data en Address %0d = %b at time: %0d", v0000000000c64250_0, &A<v0000000000c50e70, v0000000000c64250_0 >, $time {0 0 0};
    %load/vec4 v0000000000c64250_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000c64250_0, 0, 32;
    %jmp T_58.0;
T_58.1 ;
    %end;
    .thread T_58;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ppu_tb.v";
    "./PPU.v";
