EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# AM335x
#
DEF AM335x U 0 40 Y Y 3 L N
F0 "U" 0 200 60 H V C CNN
F1 "AM335x" 0 100 60 H V C CNN
F2 "" -2300 0 60 H V C CNN
F3 "" -2300 0 60 H V C CNN
ALIAS AM3356 AM3351 AM3358BZCZ100
DRAW
S -3300 0 3300 -6800 1 1 0 N
X DDR_A5 B1 -3500 -1600 200 R 50 50 1 1 B
X DDR_A9 C1 -3500 -2000 200 R 50 50 1 1 B
X DDR_CK D1 -3500 -4800 200 R 50 50 1 1 O
X DDR_NCK D1 -3500 -4900 200 R 50 50 1 1 O
X DDR_BA1 E1 -3500 -2800 200 R 50 50 1 1 B
X DDR_CASN F1 -3500 -5200 200 R 50 50 1 1 O
X DDR_ODT G1 -3500 -6300 200 R 50 50 1 1 O
X DDR_A1 H1 -3500 -1200 200 R 50 50 1 1 B
X DDR_D8 J1 -3500 -3900 200 R 50 50 1 1 B
X DDR_D9 K1 -3500 -4000 200 R 50 50 1 1 B
X DDR_DQS1 L1 -3500 -6000 200 R 50 50 1 1 B
X DDR_D15 M1 -3500 -4600 200 R 50 50 1 1 B
X DDR_D2 N1 -3500 -3300 200 R 50 50 1 1 B
X DDR_DQS0 P1 -3500 -5700 200 R 50 50 1 1 B
X DDR_WEn B2 -3500 -5400 200 R 50 50 1 1 O
X DDR_A4 C2 -3500 -1500 200 R 50 50 1 1 B
X DDR_A7 E2 -3500 -1800 200 R 50 50 1 1 B
X DDR_A11 F2 -3500 -2200 200 R 50 50 1 1 B
X DDR_RESETN G2 -3500 -6400 200 R 50 50 1 1 O
X DDR_CSN0 H2 -3500 -5100 200 R 50 50 1 1 O
X DDR_DQM1 J2 -3500 -5900 200 R 50 50 1 1 O
X DDR_D10 K2 -3500 -4100 200 R 50 50 1 1 B
X DDR_DQSN1 L2 -3500 -6100 200 R 50 50 1 1 B
X DDR_DQM0 M2 -3500 -5600 200 R 50 50 1 1 O
X DDR_D3 N2 -3500 -3400 200 R 50 50 1 1 B
X DDR_DQSN0 P2 -3500 -5800 200 R 50 50 1 1 B
X DDR_BA2 B3 -3500 -2900 200 R 50 50 1 1 B
X DDR_A3 C3 -3500 -1400 200 R 50 50 1 1 B
X DDR_A15 D3 -3500 -2600 200 R 50 50 1 1 B
X DDR_A12 E3 -3500 -2300 200 R 50 50 1 1 B
X DDR_A0 F3 -3500 -1100 200 R 50 50 1 1 B
X DDR_CKE G3 -3500 -5000 200 R 50 50 1 1 O
X DDR_A13 H3 -3500 -2400 200 R 50 50 1 1 B
X DDR_VTP J3 -3500 -6500 200 R 50 50 1 1 O
X DDR_D11 K3 -3500 -4200 200 R 50 50 1 1 B
X DDR_D13 L3 -3500 -4400 200 R 50 50 1 1 B
X DDR_D0 M3 -3500 -3100 200 R 50 50 1 1 B
X DDR_D4 N3 -3500 -3500 200 R 50 50 1 1 B
X DDR_D6 P3 -3500 -3700 200 R 50 50 1 1 B
X OSC1_OUT A4 -3500 -800 200 R 50 50 1 1 O
X DDR_BA0 C4 -3500 -2700 200 R 50 50 1 1 B
X DDR_A8 D4 -3500 -1900 200 R 50 50 1 1 B
X DDR_A2 E4 -3500 -1300 200 R 50 50 1 1 B
X DDR_A10 F4 -3500 -2100 200 R 50 50 1 1 B
X DDR_RASN G4 -3500 -5300 200 R 50 50 1 1 O
X DDR_A14 H4 -3500 -2500 200 R 50 50 1 1 B
X VREFSSTL J4 -3500 -6700 200 R 50 50 1 1 W
X DDR_D12 K4 -3500 -4300 200 R 50 50 1 1 B
X DDR_D14 L4 -3500 -4500 200 R 50 50 1 1 B
X DDR_D1 M4 -3500 -3200 200 R 50 50 1 1 B
X DDR_D5 N4 -3500 -3600 200 R 50 50 1 1 B
X DDR_D7 P4 -3500 -3800 200 R 50 50 1 1 B
X VSS_RTC A5 -3500 -900 200 R 50 50 1 1 W
X RTC_PORZn B5 3500 -300 200 L 50 50 1 1 I
X DDR_A6 D5 -3500 -1700 200 R 50 50 1 1 B
X OSC1_IN A6 -3500 -600 200 R 50 50 1 1 I
X GPMC_BE0N_CLE/TIMER5/GPIO2_5 T6 3500 -2500 200 L 50 50 1 1 B
X GPMC_WEN/TIMER6/GPIO2_4 U6 3500 -2200 200 L 50 50 1 1 B
X GPMC_CSN0/GPIO1_29 V6 3500 -1800 200 L 50 50 1 1 B
X GPMC_ADVN_ALE/TIMER4/GPIO2_2 R7 3500 -2400 200 L 50 50 1 1 B
X GPMC_OEN_REN/TIMER7/EMU4/GPIO2_3 T7 3500 -2300 200 L 50 50 1 1 B
X GPMC_AD0/MMC1_DAT0//////GPIO1_0 U7 3500 -3000 200 L 50 50 1 1 B
X GPMC_AD1/MMC1_DAT1//////GPIO1_1 V7 3500 -3100 200 L 50 50 1 1 B
X GPMC_AD2/MMC1_DAT2//////GPIO1_2 R8 3500 -3200 200 L 50 50 1 1 B
X GPMC_AD3/MMC1_DAT3//////GPIO1_3 T8 3500 -3300 200 L 50 50 1 1 B
X GPMC_AD4/MMC1_DAT4//////GPIO1_4 U8 3500 -3400 200 L 50 50 1 1 B
X GPMC_AD5/MMC1_DAT5//////GPIO1_5 V8 3500 -3500 200 L 50 50 1 1 B
X GPMC_AD6/MMC1_DAT6//////GPIO1_6 R9 3500 -3600 200 L 50 50 1 1 B
X GPMC_AD7/MMC1_DAT7//////GPIO1_7 T9 3500 -3700 200 L 50 50 1 1 B
X GPMC_CSN1/GPMC_CLK/MMC1_CLK/PRT1EDIO_DATA_IN6/PRT1_EDIO_DATA_OUT6/PR1_PRU1_PRU_R30_12/PR1_PRU1_PRU_R31_12/GPIO1_30 U9 3500 -1900 200 L 50 50 1 1 B
X GPMC_CSN2/GPMC_BE1N/MMC1_CMD/PR1_EDIO_DATA_IN7/PR1_EDIO_DATA_OUT7/PR1_PRU1_PRU_R30_13/PR1_PRU1_PRU_R31_13/GPIO1_31 V9 3500 -2000 200 L 50 50 1 1 B
X NRESET_INOUT A10 3500 -200 200 L 50 50 1 1 B
X NTRST B10 3500 -900 200 L 50 50 1 1 B
X GPMC_AD9/LCD_DATA22/MMC1_DAT1/MMC2_DAT5/EHRPWM2B/PR1_MII0_CRS//GPIO0_23 T10 3500 -3900 200 L 50 50 1 1 B
X GPMC_AD8/LCD_DATA23/MMC1_DAT0/MMC2_DAT4/EHRPWM2A/PR1_MII_MT0_CLK//GPIO0_22 U10 3500 -3800 200 L 50 50 1 1 B
X OSC0_IN V10 -3500 -100 200 R 50 50 1 1 I
X TDO A11 3500 -1300 200 L 50 50 1 1 B
X TDI B11 3500 -1100 200 L 50 50 1 1 B
X TMS C11 3500 -1000 200 L 50 50 1 1 B
X GPMC_AD10/LCD_DATA21/MMC1_DAT2/MMC2_DAT6/EHRPWM2_TRIPZONE_INPUT/PR1_MII0_TXEN//GPIO0_26 T11 3500 -4000 200 L 50 50 1 1 B
X OSC0_OUT U11 -3500 -300 200 R 50 50 1 1 O
X VSS_OSC0 V11 -3500 -400 200 R 50 50 1 1 W
X TCK A12 3500 -1200 200 L 50 50 1 1 B
X GPMC_AD13/LCD_DATA18/MMC1_DAT5/MMC2_DAT1/EQEP2B_IN/PR1_MII0_TXD1/PR1_PRU0_PRU_R30_15/GPIO1_13 R12 3500 -4300 200 L 50 50 1 1 B
X GPMC_AD12/LCD_DATA19/MMC1_DAT4/MMC2_DAT0/EQEP2A_IN/PR1_MII0_TXD2/PR1_PRU0_PRU_R30_14/GPIO1_12 T12 3500 -4200 200 L 50 50 1 1 B
X GPMC_AD11/LCD_DATA20/MMC1_DAT3/MMC2_DAT7/EHRPWM2_SYNCI_O/PR1_MII0_TXD3//GPIO0_27 U12 3500 -4100 200 L 50 50 1 1 B
X GPMC_CLK/LCD_MEM_CLK/GPMC_WAIT1/MMC2_CLK/PRT1_MII1_TXEN/MCASP0_FSR/GPIO2_1 V12 3500 -1700 200 L 50 50 1 1 B
X GPMC_A0/GMII2_TXEN/RGMII2_TCTL/RMII2_TXEN/GPMC_A16/PR1_MII_MT1_CLK/EHRPWM1_TRIPZONE_INPUT/GPIO1_16 R13 3500 -4700 200 L 50 50 1 1 B
X GPMC_CSN3/MMC2_CMD/PR1_MDIO_DATA/GPIO2_0 T13 3500 -2100 200 L 50 50 1 1 B
X GPMC_AD15/LCD_DATA16/MMC1_DAT7/MMC2_DAT3/EQEP2_STROBE/PR1_ECAP0_ECAP_CAPIN_APWM_O/PR1_PRU0_PRU_R31_15/GPIO1_15 U13 3500 -4500 200 L 50 50 1 1 B
X GPMC_AD14/LCD_DATA17/MMC1_DAT6/MMC2_DAT2/EQEP2_INDEX/PR1_MII0_TXD0/PR1_PRU0_PRU_R31_14/GPIO1_14 V13 3500 -4400 200 L 50 50 1 1 B
X EMU1/GPIO3_8 B14 3500 -1500 200 L 50 50 1 1 B
X EMU0/GPIO3_7 C14 3500 -1400 200 L 50 50 1 1 B
X EVENT_INTR1/TCLKIN/CLKOUT2/TIMER7/PR1PRU0_PRUR31_16/EMU3/GPIO0_20 D14 3500 -700 200 L 50 50 1 1 B
X GPMC_A4/GMII2_TXD1/RGMII2_TD1/RMII2_TXD1/GPMC_A20/PR1_MII1_TXD0/EQEP1A_IN/GPIO1_20 R14 3500 -5100 200 L 50 50 1 1 B
X GPMC_A3/GMII2_TXD2/RGMII2_TD2/MMC2_DAT2/GPMC_A19/PR1_MII1_TXD1/EHRPWM1B/GPIO1_19 T14 3500 -5000 200 L 50 50 1 1 B
X GPMC_A2/GMII2_TXD3/RGMII2_TD3/MMC2_DAT1/GPMC_A18/PR1_MII1_TXD2/EHRPWM1A/GPIO1_18 U14 3500 -4900 200 L 50 50 1 1 B
X GPMC_A1/GMII2_RXDV/RGMII2_RCTL/MMC2_DAT0/GPMC_A17/PR1_MII1_TXD3/EHRPWM1_SYNCI_O/GPIO1_17 V14 3500 -4800 200 L 50 50 1 1 B
X EVENT_INTR0/TIMER4/CLKOUT1/SPI1_CS1/PR1PRU1R31_16/EMU2/GPIO0_19 A15 3500 -600 200 L 50 50 1 1 B
X PORZn B15 3500 -100 200 L 50 50 1 1 I
X MMC0_DAT1/GPMC_A22/UART5_CTSN/UART3_RXD/UART1_DTRN/PR1_PRU0_PRU_R30_10/PR1_PRU0_PRU_R31_10/GPIO2_28 G15 3500 -6300 200 L 50 50 1 1 B
X GPMC_A7/GMII2_RXCLK/RGMII2_RCLK/MMC2_DAT5/GPMC_A23/PR1_MII1_RXD1/EQEP1_STROBE/GPIO1_23 T15 3500 -5400 200 L 50 50 1 1 B
X GPMC_A6/GMII2_TXCLK/RGMII2_TCLK/MMC2_DAT4/GPMC_A22/PR1_MII1_RXD2/EQEP1_INDEX/GPIO1_22 U15 3500 -5300 200 L 50 50 1 1 B
X GPMC_A5/GMII2_TXD0/RGMII2_TD0/RMII2_TXD0/GPMC_A21/PR1_MII1_RXD3/EQEP1B_IN/GPIO1_21 V15 3500 -5200 200 L 50 50 1 1 B
X MMC0_DAT0/GPMC_A23/UART5_RTSN/UART3_TXD/UART1_RIN/PR1_PRU0_PRU_R30_11/PR1_PRU0_PRU_R31_11/GPIO2_29 G16 3500 -6200 200 L 50 50 1 1 B
X GPMC_A10/GMII2_RXD1/RGMII2_RD1/RMII2_RXD1/GPMC_A26/PR1_MII1_CRS/MCASP0_AXR0/GPIO1_26 T16 3500 -5700 200 L 50 50 1 1 B
X GPMC_A9/GMII2_RXD2/RGMII2_RD2/MMC2_DAT7/GPMC_A25/PR1_MII_MR1_CLK/MCASP0_FSX/GPIO1_25 U16 3500 -5600 200 L 50 50 1 1 B
X GPMC_A8/GMII2_RXD3/RGMII2_RD3/MMC2_DAT6/GPMC_A24/PR1_MII1_RXD0/MCASP0_ACLKX/GPIO1_24 V16 3500 -5500 200 L 50 50 1 1 B
X MMC0_DAT3/GPMC_A20/UART4_CTSN/TIMER5/UART1_DCDN/PR1_PRU0_PRU_R30_8/PR1_PRU0_PRU_R31_8/GPIO2_26 F17 3500 -6500 200 L 50 50 1 1 B
X MMC0_CLK/GPMC_A24/UART3_CTSN/UART2_RXD/DCAN1_TX/PR1_PRU0_PRU_R30_12/PR1_PRU0_PRU_R31_12/GPIO2_30 G17 3500 -6000 200 L 50 50 1 1 B
X GPMC_WAIT0/GM112_CRS/GPMC_CSN4/RMII2_CRS_DV/MMC1_SDCD/PR1_MII1_RXDV/UART4_RXD/GPIO0_30 T17 3500 -2700 200 L 50 50 1 1 B
X GPMC_WPN/GMII2_RXERR/GPMC_CSN5/RMII2_RXERR/MMC2_SDCD/PR1_MDIO_MDCLK/UART4_TXD/GPIO0_31 U17 3500 -2800 200 L 50 50 1 1 B
X GPMC_A11/GMII2_RXD0/RGMII2_RD0/RMII2_RXD0/GPMC_A27/PR1_MII1_RXER/MCASP0_AXR1/GPIO1_27 V17 3500 -5800 200 L 50 50 1 1 B
X NNMI B18 3500 -500 200 L 50 50 1 1 I
X MMC0_DAT2/GPMC_A21/UART4_RTSN/TIMER6/UART1_DSRN/PR1_PRU0_PRU_R30_9/PR1_PRU0_PRU_R31_9/GPIO2_27 F18 3500 -6400 200 L 50 50 1 1 B
X MMC0_CMD/GPMC_A25/UART3_RTSN/UART2_TXD/DCAN1_RX/PR1_PRU0_PRU_R30_13/PR1_PRU0_PRU_R31_13/GPIO2_31 G18 3500 -6100 200 L 50 50 1 1 B
X GPMC_BE1N/GMII2_COL/GPMC_CSN6/MMC2_DAT3/GPMC_DIR/PR1_MII1_RXLINK/MCASP0_ACLKR/GPIO1_28 U18 3500 -2600 200 L 50 50 1 1 B
S -4800 0 4800 -5200 2 1 0 N
X LCD_DATA0/GPMC_A0//EHRPWM2A//PR1_PRU1_PRU_R30_0/PR1_PRU1_PRU_R31_0/GPIO2_6 R1 5000 -2200 200 L 50 50 2 1 B
X LCD_DATA4/GPMC_A4//EQEP2A_IN//PR1_PRU1_PRU_R30_4/PR1_PRU1_PRU_R31_4/GPIO2_10 T1 5000 -2600 200 L 50 50 2 1 B
X LCD_DATA8/GPMC_A12/EHRPWM1_TRIPZONE_INPUT/MCASP0_ACLKX/UART5_TXD/PR1_MII0_RXD3/UART2_CTSN/GPIO2_14 U1 5000 -3000 200 L 50 50 2 1 B
X LCD_DATA1/GPMC_A1//EHRPWM2B//PR1_PRU1_PRU_R30_1/PR1_PRU1_PRU_R31_1/GPIO2_7 R2 5000 -2300 200 L 50 50 2 1 B
X LCD_DATA5/GPMC_A5//EQEP2B_IN//PR1_PRU1_PRU_R30_5/PR1_PRU1_PRU_R31_5/GPIO2_11 T2 5000 -2700 200 L 50 50 2 1 B
X LCD_DATA9/GPMC_A13/EHRPWM1_SYNCI_O/MCASP0_FSX/UART5_RXD/PR1_MII0_RXD2/UART2_RTSN/GPIO2_15 U2 5000 -3100 200 L 50 50 2 1 B
X LCD_DATA12/GPMC_A16/EQEP1A_IN/MCASP0_ACLKR/MCASP0_AXR2/PR1_MII0_RXLINK/UART4_CTSN/GPIO0_8 V2 5000 -3400 200 L 50 50 2 1 B
X LCD_DATA2/GPMC_A2//EHRPWM2_TRIPZONE_INPUT//PR1_PRU1_PRU_R30_2/PR1_PRU1_PRU_R31_2/GPIO2_8 R3 5000 -2400 200 L 50 50 2 1 B
X LCD_DATA6/GPMC_A6/PR1_EDIO_DATA_IN6/EQEP2_INDEX/PR1_EDIO_DATA_OUT6/PR1_PRU1_PRU_R30_6/PR1_PRU1_PRU_R31_6/GPIO2_12 T3 5000 -2800 200 L 50 50 2 1 B
X LCD_DATA10/GPMC_A14/EHRPWM1A/MCASP0_AXR0//PR1_MII0_RXD1/UART3_CTSN/GPIO2_16 U3 5000 -3200 200 L 50 50 2 1 B
X LCD_DATA13/GPMC_A17/EQEP1B_IN/MCASP0_FSR/MCASP0_AXR3/PR1_MII0_RXER/UART4_RTSN/GPIO0_9 V3 5000 -3500 200 L 50 50 2 1 B
X LCD_DATA3/GPMC_A3//EHRPWM2_SYNCI_O//PR1_PRU1_PRU_R30_3/PR1_PRU1_PRU_R31_3/GPIO2_9 R4 5000 -2500 200 L 50 50 2 1 B
X LCD_DATA7/GPMC_A7/PR1_EDIO_DATA_IN7/EQEP2_STROBE/PR1_EDIO_DATA_OUT7/PR1_PRU1_PRU_R30_7/PR1_PRU1_PRU_R31_7/GPIO2_13 T4 5000 -2900 200 L 50 50 2 1 B
X LCD_DATA11/GPMC_A15/EHRPWM1B/MCASP0_AHCLKR/MCASP0_AXR2/PR1_MII0_RXD0/UART3_RTSN/GPIO2_17 U4 5000 -3300 200 L 50 50 2 1 B
X LCD_DATA14/GPMC_A18/EQEP1_INDEX/MCASP0_AXR1/UART5_RXD/PR1_MII_MR0_CLK/UART5_CTSN/GPIO0_10 V4 5000 -3600 200 L 50 50 2 1 B
X EXT_WAKEUP C5 -5000 -200 200 R 50 50 2 1 I
X LCD_HSYNC/GPMC_A9//PR1_EDIO_DATA_IN3/PR1_EDIO_DATA_OUT3/PR1_PRU1_PRU_R30_9/PR1_PRU1_PRU_R31_9/GPIO2_23 R5 5000 -4100 200 L 50 50 2 1 B
X LCD_DATA15/GPMC_A19/EQEP1_STROBE/MCASP0_AHCLKX/MCASP0_AXR3/PR1_MII0_RXDV/UART5_RTSN/GPIO0_11 T5 5000 -3700 200 L 50 50 2 1 B
X LCD_VSYNC/GPMC_A8//PR1_EDIO_DATA_IN2/PR1_EDIO_DATA_OUT2/PR1_PRU1_PRU_R30_8/PR1_PRU1_PRU_R31_8/GPIO2_22 U5 5000 -4000 200 L 50 50 2 1 B
X LCD_PCLK/GPMC_A10//PR1_EDIO_DATA_IN4/PR1_EDIO_DATA_OUT4/PR1_PRU1_PRU_R30_10/PR1_PRU1_PRU_R31_10/GPIO2_24 V5 5000 -3900 200 L 50 50 2 1 B
X AIN0 B6 -5000 -400 200 R 50 50 2 1 I
X PMIC_POWER_EN C6 -5000 -100 200 R 50 50 2 1 O
X LCD_AC_BIAS_EN/GPMC_A11//PR1_EDIO_DATA_IN5/PR1_EDIO_DATA_OUT5/PR1_PRU1_PRU_R30_11/PR1_PRU1_PRU_R31_11/GPIO2_25 R6 5000 -4200 200 L 50 50 2 1 B
X AIN3 A7 -5000 -700 200 R 50 50 2 1 I
X AIN2 B7 -5000 -600 200 R 50 50 2 1 I
X AIN1 C7 -5000 -500 200 R 50 50 2 1 I
X AIN6 A8 -5000 -1000 200 R 50 50 2 1 I
X AIN5 B8 -5000 -900 200 R 50 50 2 1 I
X AIN4 C8 -5000 -800 200 R 50 50 2 1 I
X VREFN A9 -5000 -1400 200 R 50 50 2 1 W
X VREFP B9 -5000 -1300 200 R 50 50 2 1 W
X AIN7 C9 -5000 -1100 200 R 50 50 2 1 I
X MCASP0_ACLKR/EQEP0A_IN/MCASP0_AXR2/MCASP1_ACLKX/MMC0_SDWP/PR1_PRU0_PRU_R30_4/PR1_PRU0_PRU_R31_4/GPIO3_18 B12 5000 -4900 200 L 50 50 2 1 B
X MCASP0_AHCLKR/EHRPWM0_SYNCI_O/MCASP0_AXR2/SPI1_CS0/ECAP2_IN_PWM2_OUT/PR1_PRU0_PRU_R30_3/PR1_PRU0_PRU_R31_3/GPIO3_17 C12 5000 -4800 200 L 50 50 2 1 B
X MCASP0_AXR0/EHRPWM0_TRIPZONE_INPUT//SPI1_D1/MMC2_SDCD/PR1_PRU0_PRU_R30_2/PR1_PRU0_PRU_R31_2/GPIO3_16 D12 5000 -4700 200 L 50 50 2 1 B
X MCASP0_ACLKX/EHRPWM0A//SPI1_SCLK/MMC0_SDCD/PR1_PRU0_PRU_R30_0/PR1_PRU0_PRU_R31_0/GPIO3_14 A13 5000 -4500 200 L 50 50 2 1 B
X MCASP0_FSX/EHRPWM0B//SPI1_D0/MMC1_SDCD/PR1_PRU0_PRU_R30_1/PR1_PRU0_PRU_R31_1/GPIO3_15 B13 5000 -4600 200 L 50 50 2 1 B
X MCASP0_FSR/EQEP0B_IN/MCASP0_AXR3/MCASP1_FSX/EMU2/PR1_PRU0_PRU_R30_5/PR1_PRU0_PRU_R31_5/GPIO3_19 C13 5000 -5000 200 L 50 50 2 1 B
X MCASP0_AXR1/EQEP0_INDEX//MCASP1_AXR0/EMU3/PR1_PRU0_PRU_R30_6/PR1_PRU0_PRU_R31_6/GPIO3_20 D13 5000 -5100 200 L 50 50 2 1 B
X MCASP0_AHCLKX/EQEP0_STROBE/MCASP0_AXR3/MCASP1_AXR1/EMU4/PR1_PRU0_PRU_R30_7/PR1_PRU0_PRU_R31_7/GPIO3_21 A14 5000 -4400 200 L 50 50 2 1 B
X SPI0_CS1/UART3_RXD/ECAP1_IN_PWM1_OUT/MMC0_POW/XDMA_EVENT_INTR2/MMC0_SDCD/EMU4/GPIO0_6 C15 -5000 -2000 200 R 50 50 2 1 B
X UART1_TXD/MMC2_SDWP/DCAN1_RX/I2C1_SCL//PR1_UART0_TXD/PR1_PRU0_PRU_R31_16/GPIO0_15 D15 -5000 -2700 200 R 50 50 2 1 B
X UART0_RXD/SPI1_CS0/DCAN0_TX/I2C2_SDA/ECAP2_IN_PWM2_OUT/PR1_PRU1_PRU_R30_14/PR1_PRU1_PRU_R31_14/GPIO1_10 E15 -5000 -2300 200 R 50 50 2 1 B
X USB1_DRVVBUS/GPIO3_13 F15 -5000 -4600 200 R 50 50 2 1 B
X GMII1_RXERR/RMII1_RXERR/SPI1_D1/I2C1_SCL/MCASP1_FSX/UART5_RTSN/UART2_TXD/GPIO3_2 J15 5000 -1500 200 L 50 50 2 1 B
X GMII1_TXD2/DCAN0_RX/RGMII1_TD2/UART4_TXD/MCASP1_AXR0/MMC2_DAT2/MCASP0_AHCLKX/GPIO0_17 K15 5000 -400 200 L 50 50 2 1 B
X GMII1_RXD1/RMII1_RXD1/RGMII1_RD1/MCASP1_AXR3/MCASP1_FSR/EQEP0_STROBE/MMC2_CLK/GPIO2_20 L15 5000 -1200 200 L 50 50 2 1 B
X USB0_CE M15 -5000 -3700 200 R 50 50 2 1 I
X USB0_VBUS P15 -5000 -4000 200 R 50 50 2 1 W
X SPI0_CS0/MMC2_SDWP/I2C1_SCL/EHRPWM0_SYNCI_O/PR1_UART0_TXD/PR1_EDIO_DATA_IN1/PR1_EDIO_DATA_OUT1/GPIO0_5 A16 -5000 -1900 200 R 50 50 2 1 B
X SPI0_D1/MMC1_SDWP/I2C1_SDA/EHRPWM0_TRIPZONE_INPUT/PR1_UART0_RXD/PR1_EDIO_DATA_IN0/PR1_EDIO_DATA_OUT0/GPIO0_4 B16 -5000 -1800 200 R 50 50 2 1 B
X I2C0_SCL/TIMER7/UART2_RTSN/ECAP1_IN_PWM1_OUT////GPIO3_6 C16 -5000 -3200 200 R 50 50 2 1 B
X UART1_RXD/MMC1_SDWP/DCAN1_TX/I2C1_SDA//PR1_UART0_RXD/PR1_PRU1_PRU_R31_16/GPIO0_14 D16 -5000 -2800 200 R 50 50 2 1 B
X UART0_TXD/SPI1_CS1/DCAN0_RX/I2C2_SCL/ECAP1_IN_PWM1_OUT/PR1_PRU1_PRU_R30_15/PR1_PRU1_PRU_R31_15/GPIO1_11 E16 -5000 -2200 200 R 50 50 2 1 B
X USB0_DRVVBUS/GPIO0_18 F16 -5000 -3900 200 R 50 50 2 1 B
X GMII1_COL/RMII2_REFCLK/SPI1_SCLK/UART5_RXD/MCASP1_AXR2/MMC2_DAT3/MCASP0_AXR2/GPIO3_0 H16 5000 -800 200 L 50 50 2 1 B
X GMII1_TXEN/RMII1_TXEN/RGMII1_TCTL/TIMER4/MCASP1_AXR0/EQEP0_INDEX/MMC2_CMD/GPIO3_3 J16 5000 -600 200 L 50 50 2 1 B
X GMII1_TXD1/RMII1_TXD1/RGMII1_TD1/MCASP1_FSR/MCASP1_AXR1/EQEP0A_IN/MMC1_CMD/GPIO0_21 K16 5000 -300 200 L 50 50 2 1 B
X GMII1_RXD2/UART3_TXD/RGMII1_RD2/MMC0_DAT4/MMC1_DAT3/UART1_RIN/MCASP0_AXR1/GPIO2_19 L16 5000 -1300 200 L 50 50 2 1 B
X GMII1_RXD0/RMII1_RXD0/RGMII1_RD0/MCASP1_AHCLKX/MCASP1_AHCLKR/MCASP1_ACLKR/MCASP0_AXR3/GPIO2_21 M16 5000 -1100 200 L 50 50 2 1 B
X USB0_ID P16 -5000 -3800 200 R 50 50 2 1 I
X SPI0_SCLK/UART2_RXD/I2C2_SDA/EHRPWM0A/PR1_UART0_CTS_N/PR1_EDIO_SOF/EMU2/GPIO0_2 A17 -5000 -1600 200 R 50 50 2 1 B
X SPI0_D0/UART2_TXD/I2C2_SCL/EHRPWM0B/PR1_UART0_RTS_N/PR1_EDIO_LATCH_IN/EMU3/GPIO0_3 B17 -5000 -1700 200 R 50 50 2 1 B
X I2C0_SDA/TIMER4/UART2_CTSN/ECAP2_IN_PWM2_OUT////GPIO3_5 C17 -5000 -3300 200 R 50 50 2 1 B
X UART1_RTSN/TIMER5/DCAN0_RX/I2C2_SCL/SPI1_CS1/PR1_UART0_RTS_N/PR1_EDC_LATCH1_IN/GPIO0_13 D17 -5000 -3000 200 R 50 50 2 1 B
X UART0_RTSN/UART4_TXD/DCAN1_RX/I2C1_SCL/SPI1_D1/SPI1_CS0/PR1_EDC_SYNC1_OUT/GPIO1_9 E17 -5000 -2500 200 R 50 50 2 1 B
X GMII1_CRS/RMII1_CRS_DV/SPI1_D0/I2C1_SDA/MCASP1_ACLKX/UART5_CTSN/UART2_RXD/GPIO3_1_H16 H17 5000 -700 200 L 50 50 2 1 B
X GMII1_RXDV/LCD_MEMORY_CLK/RGMII1_RCTL/UART5_TXD/MCASP1_ACLKX/MMC2_DAT0/MCASP0_ACLKR/GPIO3_4 J17 5000 -1600 200 L 50 50 2 1 B
X GMII1_TXD0/RMII1_TXD0/RGMII1_TD0/MCASP1_AXR2/MCASP1_ACLKR/EQEP0B_IN/MMC1_CLK/GPIO0_28 K17 5000 -200 200 L 50 50 2 1 B
X GMII1_RXD3/UART3_RXD/RGMII1_RD3/MMC0_DAT5/MMC1_DAT2/UART1_DTRN/MCASP0_AXR0/GPIO2_18 L17 5000 -1400 200 L 50 50 2 1 B
X MDIO_DATA/TIMER6/UART5_RXD/UART3_CTSN/MMC0_SDCD/MMC1_CMD/MMC2_CMD/GPIO0_0 M17 5000 -2000 200 L 50 50 2 1 B
X USB0_DP N17 -5000 -3500 200 R 50 50 2 1 B
X USB1_ID P17 -5000 -4500 200 R 50 50 2 1 I
X USB1_DP R17 -5000 -4200 200 R 50 50 2 1 B
X ECAP0_IN_PWM0_OUT/UART3_TXD/SPI1_CS1/PR1_ECAP0_ECAP_CAPIN_APWM_O/SPI1_SCLK/MMC0_SDWP/XDMA_EVENT_INTR2/GPIO0_7 C18 -5000 -5100 200 R 50 50 2 1 W
X UART1_CTSN/TIMER6/DCAN0_TX/I2C2_SDA/SPI1_CS0/PR1_UART0_CTS_N/PR1_EDC_LATCH0_IN/GPIO0_12 D18 -5000 -2900 200 R 50 50 2 1 B
X UART0_CTSN/UART4_RXD/DCAN1_TX/I2C1_SDA/SPI1_D0/TIMER7/PR1_EDC_SYNC0_OUT/GPIO1_8 E18 -5000 -2400 200 R 50 50 2 1 B
X RMII1_REFCLK/XDMA_EVENT_INTR2/SPI1_CS0/UART5_TXD/MCASP1_AXR3/MMC0_POW/MCASP1_AHCLKX/GPIO0_29 H18 5000 -1800 200 L 50 50 2 1 O
X GMII1_TXD3/DCAN0_TX/RGMII1_TD3/UART4_RXD/MCASP1_FSX/MMC2_DAT1/MCASP0_FSR/GPIO0_16 J18 5000 -500 200 L 50 50 2 1 B
X GMII1_TXCLK/UART2_RXD/RGMII1_TCLK/MMC0_DAT7/MMC1_DAT0/UART1_DCDN/MCASP0_ACLKX/GPIO3_9 K18 5000 -100 200 L 50 50 2 1 B
X GMII1_RXCLK/UART2_TXD/RGMII1_RCLK/MMC0_DAT6/MMC1_DAT1/UART1_DSRN/MCASP0_FSX/GPIO3_10 L18 5000 -1000 200 L 50 50 2 1 B
X MDIO_CLK/TIMER5/UART5_TXD/UART3_RTSN/MMC0_SDWP/MMC1_CLK/MMC2_CLK/GPIO0_1 M18 5000 -1900 200 L 50 50 2 1 B
X USB0_DM N18 -5000 -3600 200 R 50 50 2 1 B
X USB1_CE P18 -5000 -4400 200 R 50 50 2 1 I
X USB1_DM R18 -5000 -4300 200 R 50 50 2 1 B
X USB1_VBUS T18 -5000 -4700 200 R 50 50 2 1 W
S -2500 0 2500 -6000 3 1 0 N
X VSS A1 -1850 -6200 200 U 50 50 3 1 W
X VSS V1 1750 -6200 200 U 50 50 3 1 W
X VDD_MPU_MON A2 -2700 -2900 200 R 50 50 3 1 I
X TESTOUT A3 2700 -5300 200 L 50 50 3 1 O
X ENZ_KALDO_1P8V B4 2700 -4900 200 L 50 50 3 1 I
X VDDS_DDR E5 -2700 -5100 200 R 50 50 3 1 W
X VDDS_DDR F5 -2700 -5200 200 R 50 50 3 1 W
X VDDS_DDR G5 -2700 -5300 200 R 50 50 3 1 W
X VDDS_DDR H5 -2700 -5400 200 R 50 50 3 1 W
X VDDS_DDR J5 -2700 -5500 200 R 50 50 3 1 W
X VDDS_DDR K5 -2700 -5600 200 R 50 50 3 1 W
X VDDS_DDR L5 -2700 -5700 200 R 50 50 3 1 W
X VPP M5 2700 -4400 200 L 50 50 3 1 W
X VDDSHV6 N5 2700 -2700 200 L 50 50 3 1 W
X VDDSHV6 P5 2700 -2800 200 L 50 50 3 1 W
X CAP_VDD_RTC D6 2700 -4800 200 L 50 50 3 1 W
X VDDS E6 2700 -3200 200 L 50 50 3 1 W
X VDD_CORE F6 -2700 -100 200 R 50 50 3 1 W
X VDD_CORE G6 -2700 -300 200 R 50 50 3 1 W
X VSS H6 -1150 -6200 200 U 50 50 3 1 W
X VSS J6 -550 -6200 200 U 50 50 3 1 W
X VDD_CORE K6 -2700 -800 200 R 50 50 3 1 W
X VDD_CORE L6 -2700 -1100 200 R 50 50 3 1 W
X VSS M6 850 -6200 200 U 50 50 3 1 W
X VDDS N6 2700 -3600 200 L 50 50 3 1 W
X VDDSHV6 P6 2700 -2900 200 L 50 50 3 1 W
X VDDS_RTC D7 2700 -4700 200 L 50 50 3 1 W
X VDDS_PLL_DDR E7 -2700 -4900 200 R 50 50 3 1 W
X VDD_CORE F7 -2700 -200 200 R 50 50 3 1 W
X VDD_CORE G7 -2700 -400 200 R 50 50 3 1 W
X VSS H7 -1050 -6200 200 U 50 50 3 1 W
X VSS J7 -450 -6200 200 U 50 50 3 1 W
X VSS K7 50 -6200 200 U 50 50 3 1 W
X VDD_CORE L7 -2700 -1200 200 R 50 50 3 1 W
X VSS M7 950 -6200 200 U 50 50 3 1 W
X VSS N7 1450 -6200 200 U 50 50 3 1 W
X VDDSHV1 P7 2700 -100 200 L 50 50 3 1 W
X VDDA_ADC D8 2700 -4100 200 L 50 50 3 1 W
X VSSA_ADC E8 2700 -4200 200 L 50 50 3 1 W
X VSS F8 -1650 -6200 200 U 50 50 3 1 W
X VSS G8 -1550 -6200 200 U 50 50 3 1 W
X VSS H8 -950 -6200 200 U 50 50 3 1 W
X VSS J8 -350 -6200 200 U 50 50 3 1 W
X VDD_CORE K8 -2700 -900 200 R 50 50 3 1 W
X VDD_CORE L8 -2700 -1300 200 R 50 50 3 1 W
X VSS M8 1050 -6200 200 U 50 50 3 1 W
X VDD_CORE N8 -2700 -1700 200 R 50 50 3 1 W
X VDDSHV1 P8 2700 -200 200 L 50 50 3 1 W
X CAP_VDD_SRAM_CORE D9 -2700 -3200 200 R 50 50 3 1 W
X VDDS_SRAM_CORE_BG E9 -2700 -3700 200 R 50 50 3 1 W
X VDDS F9 2700 -3400 200 L 50 50 3 1 W
X VSS G9 -1450 -6200 200 U 50 50 3 1 W
X VSS H9 -850 -6200 200 U 50 50 3 1 W
X VSS J9 -250 -6200 200 U 50 50 3 1 W
X VSS K9 150 -6200 200 U 50 50 3 1 W
X VDD_CORE L9 -2700 -1400 200 R 50 50 3 1 W
X VSS M9 1150 -6200 200 U 50 50 3 1 W
X VDD_CORE N9 -2700 -1800 200 R 50 50 3 1 W
X VDDS P9 2700 -3700 200 L 50 50 3 1 W
X CAP_VBB_MPU C10 -2700 -3600 200 R 50 50 3 1 W
X VDDS_SRAM_MPU_BB D10 -2700 -3400 200 R 50 50 3 1 W
X VDDSHV6 E10 2700 -2100 200 L 50 50 3 1 W
X VDD_MPU F10 -2700 -2200 200 R 50 50 3 1 W
X VDD_CORE G10 -2700 -500 200 R 50 50 3 1 W
X VSS H10 -750 -6200 200 U 50 50 3 1 W
X VSS J10 -150 -6200 200 U 50 50 3 1 W
X VSS K10 250 -6200 200 U 50 50 3 1 W
X VSS L10 450 -6200 200 U 50 50 3 1 W
X VSS M10 1250 -6200 200 U 50 50 3 1 W
X VSS N10 1550 -6200 200 U 50 50 3 1 W
X VDDSHV2 P10 2700 -500 200 L 50 50 3 1 W
X VDDS_PLL_CORE_LCD R10 2700 -4500 200 L 50 50 3 1 W
X CAP_VDD_SRAM_MPU D11 -2700 -3500 200 R 50 50 3 1 W
X VDDSHV6 E11 2700 -2200 200 L 50 50 3 1 W
X VDD_MPU F11 -2700 -2300 200 R 50 50 3 1 W
X VSS G11 -1350 -6200 200 U 50 50 3 1 W
X VDD_CORE H11 -2700 -600 200 R 50 50 3 1 W
X VSS J11 -50 -6200 200 U 50 50 3 1 W
X VSS K11 350 -6200 200 U 50 50 3 1 W
X VSS L11 550 -6200 200 U 50 50 3 1 W
X VDD_CORE M11 -2700 -1500 200 R 50 50 3 1 W
X VSS N11 1650 -6200 200 U 50 50 3 1 W
X VDDSHV2 P11 2700 -600 200 L 50 50 3 1 W
X VDDS_OSC R11 2700 -5100 200 L 50 50 3 1 W
X VDDSHV6 E12 2700 -2300 200 L 50 50 3 1 W
X VDD_MPU F12 -2700 -2400 200 R 50 50 3 1 W
X VSS G12 -1250 -6200 200 U 50 50 3 1 W
X VSS H12 -650 -6200 200 U 50 50 3 1 W
X VDD_CORE J12 -2700 -700 200 R 50 50 3 1 W
X VDD_CORE K12 -2700 -1000 200 R 50 50 3 1 W
X VSS L12 650 -6200 200 U 50 50 3 1 W
X VSS M12 1350 -6200 200 U 50 50 3 1 W
X VDD_CORE N12 -2700 -1900 200 R 50 50 3 1 W
X VDDSHV3 P12 2700 -900 200 L 50 50 3 1 W
X VDDSHV6 E13 2700 -2400 200 L 50 50 3 1 W
X VDD_MPU F13 -2700 -2500 200 R 50 50 3 1 W
X VDD_MPU G13 -2700 -2600 200 R 50 50 3 1 W
X VDD_MPU H13 -2700 -2700 200 R 50 50 3 1 W
X VDD_MPU J13 -2700 -2800 200 R 50 50 3 1 W
X VDDS K13 2700 -3500 200 L 50 50 3 1 W
X VSS L13 750 -6200 200 U 50 50 3 1 W
X VDD_CORE M13 -2700 -1600 200 R 50 50 3 1 W
X VDD_CORE N13 -2700 -2000 200 R 50 50 3 1 W
X VDDSHV3 P13 2700 -1000 200 L 50 50 3 1 W
X VDDS E14 2700 -3300 200 L 50 50 3 1 W
X VDDSHV6 F14 2700 -2500 200 L 50 50 3 1 W
X VDDSHV6 G14 2700 -2600 200 L 50 50 3 1 W
X VDDSHV4 H14 2700 -1300 200 L 50 50 3 1 W
X VDDSHV4 J14 2700 -1400 200 L 50 50 3 1 W
X VDDSHV5 K14 2700 -1700 200 L 50 50 3 1 W
X VDDSHV5 L14 2700 -1800 200 L 50 50 3 1 W
X VSSA_USB2 M14 -2700 -4200 200 R 50 50 3 1 W
X VSSA_USB1 N14 -2700 -4700 200 R 50 50 3 1 W
X VDDS P14 2700 -3800 200 L 50 50 3 1 W
X VDDS_PLL_MPU H15 -2700 -3100 200 R 50 50 3 1 W
X VDDA3P3V_USB0 N15 -2700 -3900 200 R 50 50 3 1 W
X VDDA3P3V_USB1 R15 -2700 -4400 200 R 50 50 3 1 W
X VDDA1P8V_USB0 N16 -2700 -4000 200 R 50 50 3 1 W
X VDDA1P8V_USB1 R16 -2700 -4500 200 R 50 50 3 1 W
X VSS A18 -1750 -6200 200 U 50 50 3 1 W
X VSS V18 1850 -6200 200 U 50 50 3 1 W
ENDDRAW
ENDDEF
#
# AS4C256M16D3L-12BCN
#
DEF AS4C256M16D3L-12BCN U 0 40 Y Y 1 F N
F0 "U" -500 2950 60 H V L CNN
F1 "AS4C256M16D3L-12BCN" 0 -3050 60 H V C CNN
F2 "" -500 2900 60 H V C CNN
F3 "" -500 2900 60 H V C CNN
DRAW
S -500 2900 500 -3000 0 1 0 N
X VDDQ A1 -700 -900 200 R 50 50 1 1 W
X VSSQ B1 700 -1900 200 L 50 50 1 1 W
X VDDQ C1 -700 -1100 200 R 50 50 1 1 W
X VSSQ D1 700 -2100 200 L 50 50 1 1 W
X VSS E1 700 -800 200 L 50 50 1 1 W
X VDDQ F1 -700 -1500 200 R 50 50 1 1 W
X VSSQ G1 700 -2600 200 L 50 50 1 1 W
X VREFDQ H1 -700 -2900 200 R 50 50 1 1 W
X NC J1 -700 -1900 200 R 50 50 1 1 N
X ODT K1 700 600 200 L 50 50 1 1 I
X NC L1 -700 -2100 200 R 50 50 1 1 N
X VSS M1 700 -1200 200 L 50 50 1 1 W
X VDD N1 700 -100 200 L 50 50 1 1 W
X VSS P1 700 -1400 200 L 50 50 1 1 W
X VDD R1 700 -300 200 L 50 50 1 1 W
X VSS T1 700 -1600 200 L 50 50 1 1 W
X DQ13 A2 -700 500 200 R 50 50 1 1 B
X VDD B2 700 400 200 L 50 50 1 1 W
X DQ11 C2 -700 700 200 R 50 50 1 1 B
X VDDQ D2 -700 -1300 200 R 50 50 1 1 W
X VSSQ E2 700 -2300 200 L 50 50 1 1 W
X DQ2 F2 -700 1600 200 R 50 50 1 1 B
X DQ6 G2 -700 1200 200 R 50 50 1 1 B
X VDDQ H2 -700 -1600 200 R 50 50 1 1 W
X VSS J2 700 -1000 200 L 50 50 1 1 W
X VDD K2 700 100 200 L 50 50 1 1 W
X CSn L2 -700 2300 200 R 50 50 1 1 I
X BA0 M2 700 1000 200 L 50 50 1 1 I
X A3 N2 700 2300 200 L 50 50 1 1 I
X A5 P2 700 2100 200 L 50 50 1 1 I
X A7 R2 700 1900 200 L 50 50 1 1 I
X ~RESET T2 -700 2800 200 R 50 50 1 1 I
X DQ15 A3 -700 300 200 R 50 50 1 1 B
X VSS B3 700 -700 200 L 50 50 1 1 W
X DQ9 C3 -700 900 200 R 50 50 1 1 B
X UDM D3 -700 -500 200 R 50 50 1 1 I
X DQ0 E3 -700 1800 200 R 50 50 1 1 B
X LDQS_P F3 -700 -200 200 R 50 50 1 1 B
X LDQS_N G3 -700 -300 200 R 50 50 1 1 B
X DQ4 H3 -700 1400 200 R 50 50 1 1 B
X RASn J3 -700 2200 200 R 50 50 1 1 I
X CASn K3 -700 2100 200 R 50 50 1 1 I
X WEn L3 -700 2000 200 R 50 50 1 1 I
X BA2 M3 700 800 200 L 50 50 1 1 I
X A0 N3 700 2600 200 L 50 50 1 1 I
X A2 P3 700 2400 200 L 50 50 1 1 I
X A9 R3 700 1700 200 L 50 50 1 1 I
X A13 T3 700 1300 200 L 50 50 1 1 I
X DQ12 A7 -700 600 200 R 50 50 1 1 B
X UDQS_N B7 -700 0 200 R 50 50 1 1 B
X UDQS_P C7 -700 100 200 R 50 50 1 1 B
X DQ8 D7 -700 1000 200 R 50 50 1 1 B
X LDM E7 -700 -600 200 R 50 50 1 1 I
X DQ1 F7 -700 1700 200 R 50 50 1 1 B
X VDD G7 700 300 200 L 50 50 1 1 W
X DQ7 H7 -700 1100 200 R 50 50 1 1 B
X CK_P J7 -700 2600 200 R 50 50 1 1 I
X CK_N K7 -700 2500 200 R 50 50 1 1 I
X A10 L7 700 1600 200 L 50 50 1 1 I
X A15 M7 700 1100 200 L 50 50 1 1 I
X A12 N7 700 1400 200 L 50 50 1 1 I
X A1 P7 700 2500 200 L 50 50 1 1 I
X A11 R7 700 1500 200 L 50 50 1 1 I
X A14 T7 700 1200 200 L 50 50 1 1 I
X VDDQ A8 -700 -1000 200 R 50 50 1 1 W
X DQ14 B8 -700 400 200 R 50 50 1 1 B
X DQ10 C8 -700 800 200 R 50 50 1 1 B
X VSSQ D8 700 -2200 200 L 50 50 1 1 W
X VSSQ E8 700 -2400 200 L 50 50 1 1 W
X DQ3 F8 -700 1500 200 R 50 50 1 1 B
X VSS G8 700 -900 200 L 50 50 1 1 W
X DQ5 H8 -700 1300 200 R 50 50 1 1 B
X VSS J8 700 -1100 200 L 50 50 1 1 W
X VDD K8 700 0 200 L 50 50 1 1 W
X ZQ L8 700 -2900 200 L 50 50 1 1 W
X VREFCA M8 -700 -2600 200 R 50 50 1 1 W
X BA1 N8 700 900 200 L 50 50 1 1 I
X A4 P8 700 2200 200 L 50 50 1 1 I
X A6 R8 700 2000 200 L 50 50 1 1 I
X A8 T8 700 1800 200 L 50 50 1 1 I
X VSS A9 700 -600 200 L 50 50 1 1 W
X VSSQ B9 700 -2000 200 L 50 50 1 1 W
X VDDQ C9 -700 -1200 200 R 50 50 1 1 W
X VDD D9 700 -400 200 L 50 50 1 1 W
X VDDQ E9 -700 -1400 200 R 50 50 1 1 W
X VSSQ F9 700 -2500 200 L 50 50 1 1 W
X VSSQ G9 700 -2700 200 L 50 50 1 1 W
X VDDQ H9 -700 -1700 200 R 50 50 1 1 W
X NC J9 -700 -2000 200 R 50 50 1 1 N
X CKE K9 -700 2400 200 R 50 50 1 1 I
X NC L9 -700 -2200 200 R 50 50 1 1 N
X VSS M9 700 -1300 200 L 50 50 1 1 W
X VDD N9 700 -200 200 L 50 50 1 1 W
X VSS P9 700 -1500 200 L 50 50 1 1 W
X VDD R9 700 200 200 L 50 50 1 1 W
X VSS T9 700 -1700 200 L 50 50 1 1 W
ENDDRAW
ENDDEF
#
# C_Small
#
DEF C_Small C 0 10 N N 1 F N
F0 "C" 10 70 50 H V L CNN
F1 "C_Small" 10 -80 50 H V L CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 13  -60 -20  60 -20 N
P 2 0 1 12  -60 20  60 20 N
X ~ 1 0 100 75 D 40 40 1 1 P
X ~ 2 0 -100 80 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# DDR_VREF
#
DEF DDR_VREF #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 60 H I C CNN
F1 "DDR_VREF" 0 140 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X DDR_VREF 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# DUMMY_KEY
#
DEF DUMMY_KEY K 0 0 N N 1 F N
F0 "K" 0 0 60 H I C CNN
F1 "DUMMY_KEY" 0 0 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
C 0 0 150 0 1 0 f
ENDDRAW
ENDDEF
#
# GNDD
#
DEF GNDD #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -250 50 H I C CNN
F1 "GNDD" 0 -150 50 H V C CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
DRAW
P 6 0 1 0  0 0  0 -50  50 -50  0 -100  -50 -50  0 -50 N
X GNDD 1 0 0 0 D 50 50 1 1 W N
ENDDRAW
ENDDEF
#
# MICROSD
#
DEF MICROSD SD 0 40 Y Y 1 F N
F0 "SD" -400 500 60 H V L CNN
F1 "MICROSD" 400 -500 60 H V R CNN
F2 "" -400 250 60 H V C CNN
F3 "" -400 250 60 H V C CNN
DRAW
S -400 450 400 -450 0 1 0 N
X DAT2 1 -600 250 200 R 50 50 1 1 B
X CD/DAT3 2 -600 150 200 R 50 50 1 1 B
X CMD 3 -600 50 200 R 50 50 1 1 B
X VDD 4 -600 350 200 R 50 50 1 1 W
X CLK 5 -600 -50 200 R 50 50 1 1 W
X VSS 6 -600 -350 200 R 50 50 1 1 W
X DAT0 7 -600 -150 200 R 50 50 1 1 B
X DAT1 8 -600 -250 200 R 50 50 1 1 B
X COM 9 600 250 200 L 50 50 1 1 O
X CRDDET 10 600 350 200 L 50 50 1 1 O
X GND 11 600 150 200 L 50 50 1 1 P
X GND 12 600 50 200 L 50 50 1 1 P
X GND 13 600 -50 200 L 50 50 1 1 P
X GND 14 600 -150 200 L 50 50 1 1 P
X GND 15 600 -250 200 L 50 50 1 1 P
X GND 16 600 -350 200 L 50 50 1 1 P
ENDDRAW
ENDDEF
#
# R_Small
#
DEF R_Small R 0 10 N N 1 F N
F0 "R" 30 20 50 H V L CNN
F1 "R_Small" 30 -40 50 H V L CNN
F2 "" 0 0 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 Resistor_*
 R_*
$ENDFPLIST
DRAW
S -30 70 30 -70 0 1 8 N
X ~ 1 0 100 30 D 40 40 1 1 P
X ~ 2 0 -100 30 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# TL5209
#
DEF TL5209 U 0 40 Y Y 1 F N
F0 "U" -300 300 60 H V L CNN
F1 "TL5209" 300 -300 60 H V R CNN
F2 "" -300 350 60 H V C CNN
F3 "" -300 350 60 H V C CNN
DRAW
S -300 250 300 -250 0 1 0 N
X EN 1 -500 150 200 R 50 50 1 1 I
X IN 2 -500 50 200 R 50 50 1 1 W
X OUT 3 500 150 200 L 50 50 1 1 w
X ADJ 4 500 50 200 L 50 50 1 1 W
X GND 5 -500 -50 200 R 50 50 1 1 W
X GND 6 500 -50 200 L 50 50 1 1 W
X GND 7 -500 -150 200 R 50 50 1 1 W
X GND 8 500 -150 200 L 50 50 1 1 W
ENDDRAW
ENDDEF
#
# TPS65217C
#
DEF TPS65217C U 0 40 Y Y 1 F N
F0 "U" -700 2850 60 H V L CNN
F1 "TPS65217C" 700 2850 60 H V R CNN
F2 "" -900 2650 60 H V C CNN
F3 "" -900 2650 60 H V C CNN
DRAW
S -700 2800 700 -2800 0 1 0 N
X VLDO2 1 900 -2450 200 L 50 50 1 1 w
X VINLDO 2 -900 -2250 200 R 50 50 1 1 W
X VLDO1 3 900 -2250 200 L 50 50 1 1 w
X BAT 4 900 2350 200 L 50 50 1 1 w
X BAT 5 900 2250 200 L 50 50 1 1 w
X BAT_SENSE 6 900 2150 200 L 50 50 1 1 I
X SYS 7 900 2650 200 L 50 50 1 1 w
X SYS 8 900 2550 200 L 50 50 1 1 w
X PWR_EN 9 -900 1350 200 R 50 50 1 1 I
X AC 10 -900 2650 200 R 50 50 1 1 W
X L1 20 900 -450 200 L 50 50 1 1 w
X PGND 30 50 -3000 200 U 50 50 1 1 W
X LDO3 40 900 -1650 200 L 50 50 1 1 w
X TS 11 900 2050 200 L 50 50 1 1 I
X VIN_DCDC1 21 -900 -350 200 R 50 50 1 1 W
X L3 31 900 -1250 200 L 50 50 1 1 w
X AGND 41 -150 -3000 200 U 50 50 1 1 W
X USB 12 -900 2450 200 R 50 50 1 1 W
X VIN_DCDC2 22 -900 -750 200 R 50 50 1 1 W
X VIN_DCDC3 32 -900 -1150 200 R 50 50 1 1 W
X LDO4_IN 42 -900 -1950 200 R 50 50 1 1 W
X WAKEUP 13 900 1050 200 L 50 50 1 1 O
X L2 23 900 -850 200 L 50 50 1 1 w
X ISINK2 33 900 650 200 L 50 50 1 1 w
X LDO4 43 900 -1950 200 L 50 50 1 1 w
X MUX_IN 14 -900 1550 200 R 50 50 1 1 I
X VDCDC2 24 900 -1050 200 L 50 50 1 1 w
X ISINK1 34 900 750 200 L 50 50 1 1 w
X RESET 44 -900 1250 200 R 50 50 1 1 I
X NC 15 -900 2250 200 R 50 50 1 1 N
X PB_IN 25 -900 1150 200 R 50 50 1 1 I
X ISET1 35 -900 550 200 R 50 50 1 1 I
X INT 45 900 950 200 L 50 50 1 1 O
X MUX_OUT 16 900 1550 200 L 50 50 1 1 O
X PGOOD 26 900 1250 200 L 50 50 1 1 O
X ISET2 36 -900 150 200 R 50 50 1 1 I
X LDO_PGOOD 46 900 1150 200 L 50 50 1 1 O
X NC 17 -900 2150 200 R 50 50 1 1 N
X SDA 27 -900 950 200 R 50 50 1 1 I
X L4 37 900 -50 200 L 50 50 1 1 I
X BYPASS 47 -900 1750 200 R 50 50 1 1 O
X VIO 18 900 1350 200 L 50 50 1 1 W
X SCL 28 -900 1050 200 R 50 50 1 1 I
X FB_WLED 38 900 350 200 L 50 50 1 1 I
X INT_LDO 48 -900 1950 200 R 50 50 1 1 O
X VDCDC1 19 900 -650 200 L 50 50 1 1 w
X VDCDC3 29 900 -1450 200 L 50 50 1 1 w
X LDO3_IN 39 -900 -1650 200 R 50 50 1 1 W
X PPAD 49 250 -3000 200 U 50 50 1 1 W
ENDDRAW
ENDDEF
#
# VDDS_DDR
#
DEF VDDS_DDR #PWR 0 0 Y Y 1 F P
F0 "#PWR" 0 -150 60 H I C CNN
F1 "VDDS_DDR" 0 140 60 H V C CNN
F2 "" 0 0 60 H V C CNN
F3 "" 0 0 60 H V C CNN
DRAW
P 2 0 1 0  -30 50  0 100 N
P 2 0 1 0  0 0  0 100 N
P 2 0 1 0  0 100  30 50 N
X VDDS_DDR 1 0 0 0 U 50 50 1 1 W N
ENDDRAW
ENDDEF
#
#End Library
