{
    "fileIDs": {
        "1": "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validation/EDA-1769/rams_sp_re_we_asynch_rst_1024x32/results_dir/.././rtl/rams_sp_re_we_asynch_rst_1024x32.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "RAM",
                    "range": {
                        "lsb": 0,
                        "msb": 1023
                    },
                    "type": "REG"
                }
            ],
            "language": "Verilog 2000",
            "line": 27,
            "ports": [
                {
                    "direction": "Input",
                    "name": "clk",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "rst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "we",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "re",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "addr",
                    "range": {
                        "lsb": 0,
                        "msb": 9
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "di",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "dout",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "REG"
                }
            ],
            "topModule": "rams_sp_re_we_asynch_rst_1024x32"
        }
    ],
    "modules": null
}
