// Seed: 4106748920
module module_0 ();
  wire [-1 : -1 'b0] id_1, id_2, id_3;
  assign id_2 = id_1;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    output tri0  id_0,
    input  wor   id_1,
    input  wor   id_2,
    output uwire id_3,
    input  tri1  id_4,
    output logic id_5,
    output uwire id_6,
    input  uwire id_7,
    input  wire  id_8
);
  assign id_5 = id_4;
  module_0 modCall_1 ();
  always id_5 = id_4;
  assign id_5 = id_8;
  if (-1) begin : LABEL_0
    wire id_10;
    logic [7:0][1] id_11 = id_10;
    assign id_5 = id_10;
  end else wire id_12[-1 : 1];
  assign id_0 = -1;
  wire id_13;
  wire id_14;
  ;
  parameter id_15 = 1 - 1;
endmodule
