// Seed: 3734258475
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_6 = id_7;
  wire id_8;
  logic [1 'b0 : -1] id_9 = id_3;
  assign id_4 = id_3;
  always @* begin : LABEL_0
    assign id_1 = id_7;
    if (-1) begin : LABEL_1
      $unsigned(15);
      ;
    end
  end
endmodule
module module_1 #(
    parameter id_18 = 32'd89,
    parameter id_5  = 32'd74
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20
);
  output wire id_20;
  input wire id_19;
  output wire _id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  output wire id_14;
  module_0 modCall_1 (
      id_3,
      id_17,
      id_11,
      id_15,
      id_12,
      id_14,
      id_19
  );
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [id_5 : id_18] id_21;
endmodule
