Classic Timing Analyzer report for ARM_System
Fri Jun 16 22:32:40 2023
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  7. Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
  8. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
  9. Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Type                                                            ; Slack     ; Required Time                    ; Actual Time ; From                                                                                                                             ; To                                                                                                                              ; From Clock                                       ; To Clock                                         ; Failed Paths ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+
; Worst-case tsu                                                  ; N/A       ; None                             ; 8.166 ns    ; UART_RXD                                                                                                                         ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                                                                         ; --                                               ; CLOCK_27                                         ; 0            ;
; Worst-case tco                                                  ; N/A       ; None                             ; 7.547 ns    ; GPIO:uGPIO|LEDR_R[0]                                                                                                             ; LEDR[0]                                                                                                                         ; CLOCK_27                                         ; --                                               ; 0            ;
; Worst-case th                                                   ; N/A       ; None                             ; -2.019 ns   ; SW[11]                                                                                                                           ; GPIO:uGPIO|key_detect:sw11|c_state.S1                                                                                           ; --                                               ; CLOCK_27                                         ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1' ; 4.031 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0' ; 16.055 ns ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; miniUART:UART|CSReg[1]                                                                                                           ; miniUART:UART|CSReg[1]                                                                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'  ; 2.645 ns  ; 27.00 MHz ( period = 37.037 ns ) ; N/A         ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0            ;
; Total number of failed paths                                    ;           ;                                  ;             ;                                                                                                                                  ;                                                                                                                                 ;                                                  ;                                                  ; 0            ;
+-----------------------------------------------------------------+-----------+----------------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                   ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                  ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ;                    ; PLL output ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; -2.384 ns ;              ;
; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ;                    ; PLL output ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 1                     ; 1                   ; 6.877 ns  ;              ;
; CLOCK_27                                         ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+--------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                              ; To                                                                          ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 16.055 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.447 ns               ;
; 16.055 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.447 ns               ;
; 16.055 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.447 ns               ;
; 16.055 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.447 ns               ;
; 16.055 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.447 ns               ;
; 16.055 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.447 ns               ;
; 16.055 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.447 ns               ;
; 16.055 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.447 ns               ;
; 16.055 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.447 ns               ;
; 16.055 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.447 ns               ;
; 16.055 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.447 ns               ;
; 16.055 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.447 ns               ;
; 16.058 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.444 ns               ;
; 16.058 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.444 ns               ;
; 16.058 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.444 ns               ;
; 16.058 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.444 ns               ;
; 16.058 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.444 ns               ;
; 16.058 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.444 ns               ;
; 16.058 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.444 ns               ;
; 16.058 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.444 ns               ;
; 16.058 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.444 ns               ;
; 16.058 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.444 ns               ;
; 16.058 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.444 ns               ;
; 16.058 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.502 ns                 ; 11.444 ns               ;
; 16.257 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.238 ns               ;
; 16.257 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.238 ns               ;
; 16.257 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.238 ns               ;
; 16.257 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.238 ns               ;
; 16.257 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.238 ns               ;
; 16.257 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.238 ns               ;
; 16.257 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.238 ns               ;
; 16.257 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.238 ns               ;
; 16.257 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.238 ns               ;
; 16.257 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.238 ns               ;
; 16.257 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.238 ns               ;
; 16.257 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register12|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.238 ns               ;
; 16.259 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.236 ns               ;
; 16.259 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.236 ns               ;
; 16.259 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.236 ns               ;
; 16.259 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.236 ns               ;
; 16.259 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.236 ns               ;
; 16.259 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.236 ns               ;
; 16.259 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.236 ns               ;
; 16.259 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.236 ns               ;
; 16.259 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.236 ns               ;
; 16.259 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.236 ns               ;
; 16.259 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.236 ns               ;
; 16.259 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[20] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.495 ns                 ; 11.236 ns               ;
; 16.320 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.156 ns               ;
; 16.320 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.156 ns               ;
; 16.320 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.156 ns               ;
; 16.320 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.156 ns               ;
; 16.320 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.156 ns               ;
; 16.320 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.156 ns               ;
; 16.320 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.156 ns               ;
; 16.320 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.156 ns               ;
; 16.320 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.156 ns               ;
; 16.320 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.156 ns               ;
; 16.320 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.156 ns               ;
; 16.320 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.156 ns               ;
; 16.322 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.154 ns               ;
; 16.322 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.154 ns               ;
; 16.322 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.154 ns               ;
; 16.322 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.154 ns               ;
; 16.322 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.154 ns               ;
; 16.322 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.154 ns               ;
; 16.322 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.154 ns               ;
; 16.322 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.154 ns               ;
; 16.322 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.154 ns               ;
; 16.322 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.154 ns               ;
; 16.322 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.154 ns               ;
; 16.322 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register1|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.476 ns                 ; 11.154 ns               ;
; 16.351 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.139 ns               ;
; 16.351 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.139 ns               ;
; 16.351 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.139 ns               ;
; 16.351 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.139 ns               ;
; 16.351 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.139 ns               ;
; 16.351 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.139 ns               ;
; 16.351 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.139 ns               ;
; 16.351 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.139 ns               ;
; 16.351 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.139 ns               ;
; 16.351 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.139 ns               ;
; 16.351 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.139 ns               ;
; 16.351 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register9|regout[1]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.139 ns               ;
; 16.354 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.136 ns               ;
; 16.354 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.136 ns               ;
; 16.354 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.136 ns               ;
; 16.354 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.136 ns               ;
; 16.354 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.136 ns               ;
; 16.354 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.136 ns               ;
; 16.354 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.136 ns               ;
; 16.354 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.136 ns               ;
; 16.354 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.136 ns               ;
; 16.354 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.136 ns               ;
; 16.354 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.136 ns               ;
; 16.354 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.490 ns                 ; 11.136 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.371 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register13|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.481 ns                 ; 11.110 ns               ;
; 16.434 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.075 ns               ;
; 16.434 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.075 ns               ;
; 16.434 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.075 ns               ;
; 16.434 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.075 ns               ;
; 16.434 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.075 ns               ;
; 16.434 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.075 ns               ;
; 16.434 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.075 ns               ;
; 16.434 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.075 ns               ;
; 16.434 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.075 ns               ;
; 16.434 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.075 ns               ;
; 16.434 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.075 ns               ;
; 16.434 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.075 ns               ;
; 16.438 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.071 ns               ;
; 16.438 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.071 ns               ;
; 16.438 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.071 ns               ;
; 16.438 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.071 ns               ;
; 16.438 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.071 ns               ;
; 16.438 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.071 ns               ;
; 16.438 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.071 ns               ;
; 16.438 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.071 ns               ;
; 16.438 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.071 ns               ;
; 16.438 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.071 ns               ;
; 16.438 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.071 ns               ;
; 16.438 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register6|regout[3]   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.509 ns                 ; 11.071 ns               ;
; 16.505 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.007 ns               ;
; 16.505 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.007 ns               ;
; 16.505 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.007 ns               ;
; 16.505 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.007 ns               ;
; 16.505 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.007 ns               ;
; 16.505 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.007 ns               ;
; 16.505 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.007 ns               ;
; 16.505 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.007 ns               ;
; 16.505 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.007 ns               ;
; 16.505 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.007 ns               ;
; 16.505 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.007 ns               ;
; 16.505 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.007 ns               ;
; 16.508 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.004 ns               ;
; 16.508 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.004 ns               ;
; 16.508 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.004 ns               ;
; 16.508 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.004 ns               ;
; 16.508 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.004 ns               ;
; 16.508 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.004 ns               ;
; 16.508 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.004 ns               ;
; 16.508 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.004 ns               ;
; 16.508 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.004 ns               ;
; 16.508 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg1   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.004 ns               ;
; 16.508 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.004 ns               ;
; 16.508 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; armreduced:arm_cpu|registerfile:registerFile|register:register10|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.512 ns                 ; 11.004 ns               ;
; 16.515 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.995 ns               ;
; 16.515 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.995 ns               ;
; 16.515 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.995 ns               ;
; 16.515 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.995 ns               ;
; 16.515 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.995 ns               ;
; 16.515 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.995 ns               ;
; 16.515 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.995 ns               ;
; 16.515 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.995 ns               ;
; 16.515 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.995 ns               ;
; 16.515 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.995 ns               ;
; 16.515 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.995 ns               ;
; 16.515 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register2|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.995 ns               ;
; 16.516 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.994 ns               ;
; 16.516 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.994 ns               ;
; 16.516 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.994 ns               ;
; 16.516 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.994 ns               ;
; 16.516 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.994 ns               ;
; 16.516 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.994 ns               ;
; 16.516 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.994 ns               ;
; 16.516 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.994 ns               ;
; 16.516 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.994 ns               ;
; 16.516 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.994 ns               ;
; 16.516 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.994 ns               ;
; 16.516 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; armreduced:arm_cpu|registerfile:registerFile|register:register0|regout[13]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.510 ns                 ; 10.994 ns               ;
; 16.563 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10  ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.480 ns                 ; 10.917 ns               ;
; 16.563 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg9   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.480 ns                 ; 10.917 ns               ;
; 16.563 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.480 ns                 ; 10.917 ns               ;
; 16.563 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg7   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.480 ns                 ; 10.917 ns               ;
; 16.563 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg6   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.480 ns                 ; 10.917 ns               ;
; 16.563 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg5   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.480 ns                 ; 10.917 ns               ;
; 16.563 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg4   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.480 ns                 ; 10.917 ns               ;
; 16.563 ns                               ; None                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg3   ; armreduced:arm_cpu|registerfile:registerFile|register:register11|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 27.776 ns                   ; 27.480 ns                 ; 10.917 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                   ;                                                                             ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                           ; To                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.039 ns                  ; 5.008 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.024 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.024 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.024 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.024 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.024 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.024 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.024 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.024 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.024 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.024 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.024 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.039 ns                  ; 5.008 ns                ;
; 4.031 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.055 ns                  ; 5.024 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.041 ns                  ; 4.990 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.006 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.006 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.006 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.006 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.006 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.006 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.006 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.006 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.006 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.006 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.006 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.041 ns                  ; 4.990 ns                ;
; 4.051 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.057 ns                  ; 5.006 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.043 ns                  ; 4.984 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.000 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.000 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.000 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.000 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.000 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.000 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.000 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.000 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.000 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.000 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.000 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.043 ns                  ; 4.984 ns                ;
; 4.059 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 5.000 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.036 ns                  ; 4.969 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.985 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.985 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.985 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.985 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.985 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.985 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.985 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.985 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.985 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.985 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.985 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.036 ns                  ; 4.969 ns                ;
; 4.067 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.985 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.043 ns                  ; 4.975 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.991 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.991 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.991 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.991 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.991 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.991 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.991 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.991 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.991 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.991 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.991 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.043 ns                  ; 4.975 ns                ;
; 4.068 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.991 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.972 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 4.988 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 4.988 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 4.988 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 4.988 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 4.988 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 4.988 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 4.988 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 4.988 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 4.988 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 4.988 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 4.988 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.972 ns                ;
; 4.074 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.062 ns                  ; 4.988 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.036 ns                  ; 4.845 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.861 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.861 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.861 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.861 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.861 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.861 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.861 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.861 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.861 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.861 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.861 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.036 ns                  ; 4.845 ns                ;
; 4.191 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.861 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.038 ns                  ; 4.827 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 4.843 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 4.843 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 4.843 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 4.843 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 4.843 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 4.843 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 4.843 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 4.843 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 4.843 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 4.843 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 4.843 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.038 ns                  ; 4.827 ns                ;
; 4.211 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.054 ns                  ; 4.843 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.040 ns                  ; 4.821 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.837 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.837 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.837 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.837 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.837 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.837 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.837 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.837 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.837 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.837 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.837 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.040 ns                  ; 4.821 ns                ;
; 4.219 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.837 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.033 ns                  ; 4.806 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 4.822 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 4.822 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 4.822 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 4.822 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 4.822 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 4.822 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 4.822 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 4.822 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 4.822 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 4.822 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 4.822 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.033 ns                  ; 4.806 ns                ;
; 4.227 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.049 ns                  ; 4.822 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.040 ns                  ; 4.812 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.828 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.828 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.828 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.828 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.828 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.828 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.828 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.828 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.828 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.828 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.828 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.040 ns                  ; 4.812 ns                ;
; 4.228 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.056 ns                  ; 4.828 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.043 ns                  ; 4.809 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.825 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.825 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.825 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.825 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.825 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.825 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.825 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.825 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.825 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.825 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.825 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.043 ns                  ; 4.809 ns                ;
; 4.234 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[19] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.059 ns                  ; 4.825 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.030 ns                  ; 4.792 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.808 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.808 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.808 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.808 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.808 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.808 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.808 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.808 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.808 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.808 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.808 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.030 ns                  ; 4.792 ns                ;
; 4.238 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.046 ns                  ; 4.808 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.032 ns                  ; 4.774 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 4.790 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 4.790 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 4.790 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 4.790 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 4.790 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 4.790 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 4.790 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 4.790 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 4.790 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 4.790 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 4.790 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.032 ns                  ; 4.774 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.048 ns                  ; 4.790 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.036 ns                  ; 4.778 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.794 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.794 ns                ;
; 4.258 ns                                ; None                                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[18] ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 9.261 ns                    ; 9.052 ns                  ; 4.794 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                ;                                                                                                                                   ;                                                  ;                                                  ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                              ; To                                                                              ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; miniUART:UART|CSReg[1]                                                            ; miniUART:UART|CSReg[1]                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                                ; miniUART:UART|RxUnit:RxDev|tmpDRdy                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[1]                                                          ; GPIO:uGPIO|SW_StatusR[1]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[1]                                                         ; GPIO:uGPIO|KEY_StatusR[1]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[17]                                                         ; GPIO:uGPIO|SW_StatusR[17]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[16]                                                         ; GPIO:uGPIO|SW_StatusR[16]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[15]                                                         ; GPIO:uGPIO|SW_StatusR[15]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[14]                                                         ; GPIO:uGPIO|SW_StatusR[14]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[0]                                                            ; miniUART:UART|CSReg[0]                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[0]                                                          ; GPIO:uGPIO|SW_StatusR[0]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[13]                                                         ; GPIO:uGPIO|SW_StatusR[13]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|tmpRxD                                                 ; miniUART:UART|RxUnit:RxDev|tmpRxD                                               ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|CSReg[3]                                                            ; miniUART:UART|CSReg[3]                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[3]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[2]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[0]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                           ; miniUART:UART|RxUnit:RxDev|SampleCnt[1]                                         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                                                ; miniUART:UART|TxUnit:TxDev|TReg[7]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[2]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[1]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|Start                                                  ; miniUART:UART|RxUnit:RxDev|Start                                                ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[3]                                                         ; GPIO:uGPIO|KEY_StatusR[3]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[3]                                                          ; GPIO:uGPIO|SW_StatusR[3]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                              ; miniUART:UART|RxUnit:RxDev|BitCnt[0]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|KEY_StatusR[2]                                                         ; GPIO:uGPIO|KEY_StatusR[2]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[2]                                                          ; GPIO:uGPIO|SW_StatusR[2]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[12]                                                         ; GPIO:uGPIO|SW_StatusR[12]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[11]                                                         ; GPIO:uGPIO|SW_StatusR[11]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[10]                                                         ; GPIO:uGPIO|SW_StatusR[10]                                                       ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[9]                                                          ; GPIO:uGPIO|SW_StatusR[9]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[8]                                                          ; GPIO:uGPIO|SW_StatusR[8]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[7]                                                          ; GPIO:uGPIO|SW_StatusR[7]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[6]                                                          ; GPIO:uGPIO|SW_StatusR[6]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[5]                                                          ; GPIO:uGPIO|SW_StatusR[5]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; GPIO:uGPIO|SW_StatusR[4]                                                          ; GPIO:uGPIO|SW_StatusR[4]                                                        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; TimerCounter:Timer|StatusR[0]                                                     ; TimerCounter:Timer|StatusR[0]                                                   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1]   ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Flags_E|regout[1] ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[5]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[0]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[2]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[1]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt16[3]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                               ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[0]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                               ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[2]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[1]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                              ; miniUART:UART|TxUnit:TxDev|BitCnt[3]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; miniUART:UART|TxUnit:TxDev|TxD                                                    ; miniUART:UART|TxUnit:TxDev|TxD                                                  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.513 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[5]                                                ; miniUART:UART|TxUnit:TxDev|TReg[4]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.516 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S10                                            ; GPIO:uGPIO|key_detect:sw10|c_state.S11                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[3]                                              ; miniUART:UART|RxUnit:RxDev|DOut[3]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[30]        ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[2]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S6                                             ; GPIO:uGPIO|key_detect:sw14|c_state.S7                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S10                                            ; GPIO:uGPIO|key_detect:key1|c_state.S11                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S10                                             ; GPIO:uGPIO|key_detect:sw2|c_state.S11                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.518 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S10                                             ; GPIO:uGPIO|key_detect:sw9|c_state.S11                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S4                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[2]                                                ; miniUART:UART|TxUnit:TxDev|TReg[1]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S5                                             ; GPIO:uGPIO|key_detect:key1|c_state.S6                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S5                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S5                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S6                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S5                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S6                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S8                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S9                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S10                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S12                                            ; GPIO:uGPIO|key_detect:key1|c_state.S13                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S13                                            ; GPIO:uGPIO|key_detect:sw10|c_state.S14                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[6]                                                ; miniUART:UART|TxUnit:TxDev|TReg[5]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S6                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S8                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S9                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S9                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S8                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S9                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S13                                            ; GPIO:uGPIO|key_detect:sw16|c_state.S14                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; miniUART:UART|TxUnit:TxDev|TReg[3]                                                ; miniUART:UART|TxUnit:TxDev|TReg[2]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S1                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S2                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S3                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S4                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S9                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S10                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S7                                             ; GPIO:uGPIO|key_detect:sw11|c_state.S8                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S9                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S10                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S13                                            ; GPIO:uGPIO|key_detect:sw14|c_state.S14                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[22] ; TimerCounter:Timer|CompareR[22]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S3                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S4                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S5                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S6                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S7                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S8                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S7                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S8                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S7                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S8                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S11                                            ; GPIO:uGPIO|key_detect:key1|c_state.S12                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S12                                             ; GPIO:uGPIO|key_detect:sw1|c_state.S13                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw1|c_state.S14                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S12                                            ; GPIO:uGPIO|key_detect:sw11|c_state.S13                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw2|c_state.S14                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw8|c_state.S14                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S1                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S2                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S1                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S2                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S7                                             ; GPIO:uGPIO|key_detect:sw14|c_state.S8                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S9                                             ; GPIO:uGPIO|key_detect:sw14|c_state.S10                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S11                                             ; GPIO:uGPIO|key_detect:sw8|c_state.S12                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S12                                             ; GPIO:uGPIO|key_detect:sw9|c_state.S13                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw9|c_state.S14                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[6]                                              ; miniUART:UART|RxUnit:RxDev|ShtReg[5]                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[6]         ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[8]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S0                                             ; GPIO:uGPIO|key_detect:sw14|c_state.S1                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S3                                             ; GPIO:uGPIO|key_detect:sw14|c_state.S4                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S1                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S2                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw14|c_state.S5                                             ; GPIO:uGPIO|key_detect:sw14|c_state.S6                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S5                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S6                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S8                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S9                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S8                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S9                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S11                                             ; GPIO:uGPIO|key_detect:sw1|c_state.S12                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S11                                            ; GPIO:uGPIO|key_detect:sw16|c_state.S12                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S11                                             ; GPIO:uGPIO|key_detect:sw2|c_state.S12                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S11                                             ; GPIO:uGPIO|key_detect:sw9|c_state.S12                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S1                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S2                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S3                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S4                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S5                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S6                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S5                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S6                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S13                                            ; GPIO:uGPIO|key_detect:key1|c_state.S14                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; miniUART:UART|RxUnit:RxDev|frameErr                                               ; miniUART:UART|CSReg[1]                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; GPIO:uGPIO|key_detect:sw11|c_state.S13                                            ; GPIO:uGPIO|key_detect:sw11|c_state.S14                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; miniUART:UART|RxUnit:RxDev|ShtReg[7]                                              ; miniUART:UART|RxUnit:RxDev|DOut[7]                                              ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S1                                             ; GPIO:uGPIO|key_detect:key1|c_state.S2                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S1                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S2                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S1                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S2                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S13                                             ; GPIO:uGPIO|key_detect:sw3|c_state.S14                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[0]        ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[0]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]       ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[12]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.531 ns                                ; TimerCounter:Timer|CounterR[31]                                                   ; TimerCounter:Timer|CounterR[31]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[11]        ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[13]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[13]        ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[15]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.543 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[8]         ; armreduced:arm_cpu|stage_register_idex:IDEX|register:reg_imm32_E|regout[10]     ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.546 ns                                ; miniUART:UART|ClkUnit:ClkDiv|ClkDiv33                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt10[0]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.553 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemRead_M|regout  ; miniUART:UART|CSReg[2]                                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.553 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[27]        ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.569 ns                 ;
; 0.557 ns                                ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[28]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.557 ns                                ; miniUART:UART|TxUnit:TxDev|tmpTRegE                                               ; miniUART:UART|TxUnit:TxDev|tmpTBufE                                             ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.573 ns                 ;
; 0.559 ns                                ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[1]                                             ; miniUART:UART|ClkUnit:ClkDiv|Cnt33[2]                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.559 ns                                ; reset_ff                                                                          ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.575 ns                 ;
; 0.561 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[26]        ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_MemRead_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.577 ns                 ;
; 0.589 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S10                                            ; GPIO:uGPIO|key_detect:sw16|c_state.S11                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.605 ns                 ;
; 0.615 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S10                                             ; GPIO:uGPIO|key_detect:sw8|c_state.S11                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.631 ns                 ;
; 0.628 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[13] ; TimerCounter:Timer|CompareR[13]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.644 ns                 ;
; 0.631 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[18] ; TimerCounter:Timer|CompareR[18]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.647 ns                 ;
; 0.632 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[19] ; TimerCounter:Timer|CompareR[19]                                                 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.648 ns                 ;
; 0.650 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[25]        ; armreduced:arm_cpu|stage_register_idex:IDEX|register_1bit:reg_ALUSrc2_E|regout  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.666 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S3                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S4                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S4                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S5                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S7                                             ; GPIO:uGPIO|key_detect:key1|c_state.S8                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S8                                             ; GPIO:uGPIO|key_detect:key1|c_state.S9                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S12                                            ; GPIO:uGPIO|key_detect:sw12|c_state.S13                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[31]        ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[3]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S2                                             ; GPIO:uGPIO|key_detect:sw15|c_state.S3                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S4                                             ; GPIO:uGPIO|key_detect:sw15|c_state.S5                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S2                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S3                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S4                                             ; GPIO:uGPIO|key_detect:key3|c_state.S5                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.654 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S6                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S7                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.670 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S0                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S1                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S2                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S3                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S4                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S5                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S6                                             ; GPIO:uGPIO|key_detect:key3|c_state.S7                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S6                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S7                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S6                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S7                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S6                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S7                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S8                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S9                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.655 ns                                ; GPIO:uGPIO|key_detect:sw17|c_state.S11                                            ; GPIO:uGPIO|key_detect:sw17|c_state.S12                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S0                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S1                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw8|c_state.S0                                              ; GPIO:uGPIO|key_detect:sw8|c_state.S1                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S4                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S5                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S2                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S3                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw12|c_state.S3                                             ; GPIO:uGPIO|key_detect:sw12|c_state.S4                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; GPIO:uGPIO|key_detect:sw9|c_state.S4                                              ; GPIO:uGPIO|key_detect:sw9|c_state.S5                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[28]    ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[28]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[1]        ; armreduced:arm_cpu|registerfile:registerFile|register:register14|regout[1]      ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]    ; armreduced:arm_cpu|stage_register_memwb:MEMWB|register:reg_ALUOut_W|regout[12]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S4                                             ; GPIO:uGPIO|key_detect:key1|c_state.S5                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S2                                             ; GPIO:uGPIO|key_detect:key3|c_state.S3                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S3                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S4                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S6                                              ; GPIO:uGPIO|key_detect:sw5|c_state.S7                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S10                                             ; GPIO:uGPIO|key_detect:sw1|c_state.S11                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S8                                             ; GPIO:uGPIO|key_detect:key3|c_state.S9                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw15|c_state.S11                                            ; GPIO:uGPIO|key_detect:sw15|c_state.S12                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S10                                             ; GPIO:uGPIO|key_detect:sw5|c_state.S11                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S11                                            ; GPIO:uGPIO|key_detect:sw10|c_state.S12                                          ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; armreduced:arm_cpu|stage_register_ifid:IFID|register:reg_inst_D|regout[29]        ; armreduced:arm_cpu|stage_register_idex:IDEX|register_4bit:reg_Cond_E|regout[1]  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S2                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S3                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:key3|c_state.S3                                             ; GPIO:uGPIO|key_detect:key3|c_state.S4                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S7                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S8                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.658 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S7                                              ; GPIO:uGPIO|key_detect:sw5|c_state.S8                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.674 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw1|c_state.S2                                              ; GPIO:uGPIO|key_detect:sw1|c_state.S3                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S2                                             ; GPIO:uGPIO|key_detect:key1|c_state.S3                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S2                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S3                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S0                                              ; GPIO:uGPIO|key_detect:sw5|c_state.S1                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw10|c_state.S2                                             ; GPIO:uGPIO|key_detect:sw10|c_state.S3                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw5|c_state.S2                                              ; GPIO:uGPIO|key_detect:sw5|c_state.S3                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:key1|c_state.S6                                             ; GPIO:uGPIO|key_detect:key1|c_state.S7                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw16|c_state.S6                                             ; GPIO:uGPIO|key_detect:sw16|c_state.S7                                           ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw3|c_state.S4                                              ; GPIO:uGPIO|key_detect:sw3|c_state.S5                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.659 ns                                ; GPIO:uGPIO|key_detect:sw2|c_state.S4                                              ; GPIO:uGPIO|key_detect:sw2|c_state.S5                                            ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                               ;                                                                                 ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                            ; To                                                                                                                                ; From Clock                                       ; To Clock                                         ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.645 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~porta_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; 0.000 ns                   ; 2.645 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a9~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a25~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a23~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a22~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a19~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a2~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a17~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a24~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a11~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a13~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a12~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a15~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a14~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a31~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a30~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a26~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_memory_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a27~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg1 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a28~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 2.646 ns                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0 ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_memory_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; 0.000 ns                   ; -0.012 ns                  ; 2.634 ns                 ;
; 28.435 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 0.726 ns                 ;
; 28.435 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[6]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 0.726 ns                 ;
; 28.454 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 0.749 ns                 ;
; 28.456 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 0.747 ns                 ;
; 28.461 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 0.752 ns                 ;
; 28.493 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 0.756 ns                 ;
; 28.495 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 0.758 ns                 ;
; 28.659 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[2]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 0.938 ns                 ;
; 28.663 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[25]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 0.944 ns                 ;
; 28.704 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 0.999 ns                 ;
; 28.709 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.004 ns                 ;
; 28.711 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.004 ns                 ;
; 28.725 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.016 ns                 ;
; 28.744 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[8]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.033 ns                 ;
; 28.745 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 1.008 ns                 ;
; 28.747 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.042 ns                 ;
; 28.749 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.042 ns                 ;
; 28.757 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 1.027 ns                 ;
; 28.758 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.052 ns                 ;
; 28.759 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg9  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.047 ns                 ;
; 28.765 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.058 ns                 ;
; 28.766 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.056 ns                 ;
; 28.768 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.063 ns                 ;
; 28.768 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 1.031 ns                 ;
; 28.771 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 1.068 ns                 ;
; 28.785 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.731 ns                 ; 1.054 ns                 ;
; 28.786 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.082 ns                 ;
; 28.790 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 1.087 ns                 ;
; 28.795 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.091 ns                 ;
; 28.799 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.733 ns                 ; 1.066 ns                 ;
; 28.804 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.097 ns                 ;
; 28.805 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.734 ns                 ; 1.071 ns                 ;
; 28.808 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.702 ns                 ; 1.106 ns                 ;
; 28.808 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.070 ns                 ;
; 28.822 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.736 ns                 ; 1.086 ns                 ;
; 28.822 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 1.085 ns                 ;
; 28.825 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.120 ns                 ;
; 28.826 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg3  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.119 ns                 ;
; 28.828 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.088 ns                 ;
; 28.829 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.091 ns                 ;
; 28.833 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.093 ns                 ;
; 28.833 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.743 ns                 ; 1.090 ns                 ;
; 28.834 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.731 ns                 ; 1.103 ns                 ;
; 28.839 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.736 ns                 ; 1.103 ns                 ;
; 28.841 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 1.111 ns                 ;
; 28.841 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 1.109 ns                 ;
; 28.861 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[8]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.743 ns                 ; 1.118 ns                 ;
; 28.897 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[1]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.182 ns                 ;
; 28.922 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[16]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.196 ns                 ;
; 28.943 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[9]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.717 ns                 ; 1.226 ns                 ;
; 28.954 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[7]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.719 ns                 ; 1.235 ns                 ;
; 28.964 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[29]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.722 ns                 ; 1.242 ns                 ;
; 28.969 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.259 ns                 ;
; 28.970 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.258 ns                 ;
; 28.981 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[10]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.725 ns                 ; 1.256 ns                 ;
; 28.987 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[30]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.715 ns                 ; 1.272 ns                 ;
; 28.988 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[6]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.267 ns                 ;
; 28.990 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[4]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.267 ns                 ;
; 28.990 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[26]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.729 ns                 ; 1.261 ns                 ;
; 28.991 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[0]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_datain_reg0    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.721 ns                 ; 1.270 ns                 ;
; 28.994 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.288 ns                 ;
; 29.002 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.294 ns                 ;
; 29.004 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.294 ns                 ;
; 29.008 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[11]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.720 ns                 ; 1.288 ns                 ;
; 29.011 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[24]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.285 ns                 ;
; 29.018 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 1.315 ns                 ;
; 29.021 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.314 ns                 ;
; 29.022 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.315 ns                 ;
; 29.027 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.320 ns                 ;
; 29.028 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.317 ns                 ;
; 29.028 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[4]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg2  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.734 ns                 ; 1.294 ns                 ;
; 29.028 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.317 ns                 ;
; 29.029 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[5]                                                ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_datain_reg1    ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.723 ns                 ; 1.306 ns                 ;
; 29.030 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.324 ns                 ;
; 29.036 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.734 ns                 ; 1.302 ns                 ;
; 29.038 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.332 ns                 ;
; 29.044 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.337 ns                 ;
; 29.051 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.347 ns                 ;
; 29.051 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.703 ns                 ; 1.348 ns                 ;
; 29.052 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.344 ns                 ;
; 29.052 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 1.320 ns                 ;
; 29.056 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.351 ns                 ;
; 29.057 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.736 ns                 ; 1.321 ns                 ;
; 29.058 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[2]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.319 ns                 ;
; 29.063 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.727 ns                 ; 1.336 ns                 ;
; 29.064 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 1.336 ns                 ;
; 29.068 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 1.326 ns                 ;
; 29.070 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.365 ns                 ;
; 29.074 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.370 ns                 ;
; 29.074 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.730 ns                 ; 1.344 ns                 ;
; 29.074 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.369 ns                 ;
; 29.078 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.369 ns                 ;
; 29.084 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[19]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a16~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.358 ns                 ;
; 29.085 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.373 ns                 ;
; 29.087 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.726 ns                 ; 1.361 ns                 ;
; 29.089 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[5]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~porta_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 1.357 ns                 ;
; 29.093 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg7  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.384 ns                 ;
; 29.097 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[10]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 1.369 ns                 ;
; 29.097 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.705 ns                 ; 1.392 ns                 ;
; 29.099 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[12]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.392 ns                 ;
; 29.111 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.738 ns                 ; 1.373 ns                 ;
; 29.112 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[5]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_address_reg3   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.402 ns                 ;
; 29.119 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~porta_address_reg10 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.739 ns                 ; 1.380 ns                 ;
; 29.121 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.417 ns                 ;
; 29.129 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.423 ns                 ;
; 29.129 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[31]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.728 ns                 ; 1.401 ns                 ;
; 29.141 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[7]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg5  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.432 ns                 ;
; 29.150 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[12]                                                     ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg10  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.742 ns                 ; 1.408 ns                 ;
; 29.155 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[6]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.451 ns                 ;
; 29.164 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.732 ns                 ; 1.432 ns                 ;
; 29.176 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg4   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.734 ns                 ; 1.442 ns                 ;
; 29.176 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[6]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~porta_address_reg4  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 1.439 ns                 ;
; 29.186 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg8   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.479 ns                 ;
; 29.192 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.709 ns                 ; 1.483 ns                 ;
; 29.194 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[9]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.740 ns                 ; 1.454 ns                 ;
; 29.198 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a20~portb_address_reg0  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.485 ns                 ;
; 29.219 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_WriteData_M|regout[21]                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a21~portb_datain_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.716 ns                 ; 1.503 ns                 ;
; 29.223 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.716 ns                 ; 1.507 ns                 ;
; 29.265 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[7]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~porta_address_reg5   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.737 ns                 ; 1.528 ns                 ;
; 29.269 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.558 ns                 ;
; 29.273 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.710 ns                 ; 1.563 ns                 ;
; 29.273 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a6~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.562 ns                 ;
; 29.274 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_we_reg        ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.561 ns                 ;
; 29.285 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.713 ns                 ; 1.572 ns                 ;
; 29.287 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register_1bit:reg_MemWrite_M|regout                                               ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a1~portb_we_reg         ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.716 ns                 ; 1.571 ns                 ;
; 29.293 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[11]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg9   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.587 ns                 ;
; 29.296 ns                               ; armreduced:arm_cpu|registerfile:registerFile|register:register15|regout[3]                                                      ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~porta_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.736 ns                 ; 1.560 ns                 ;
; 29.297 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.593 ns                 ;
; 29.308 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg6  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.712 ns                 ; 1.596 ns                 ;
; 29.311 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a10~portb_address_reg1  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.711 ns                 ; 1.600 ns                 ;
; 29.323 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[10]                                                  ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a29~portb_address_reg8  ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.707 ns                 ; 1.616 ns                 ;
; 29.331 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[3]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~portb_address_reg1   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.708 ns                 ; 1.623 ns                 ;
; 29.331 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[8]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg6   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.625 ns                 ;
; 29.332 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[2]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a7~portb_address_reg0   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.628 ns                 ;
; 29.342 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[4]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg2   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.704 ns                 ; 1.638 ns                 ;
; 29.344 ns                               ; armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[9]                                                   ; ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a8~portb_address_reg7   ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ; ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ; -27.776 ns                 ; -27.706 ns                 ; 1.638 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                             ;                                                                                                                                   ;                                                  ;                                                  ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From     ; To                                      ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+
; N/A                                     ; None                                                ; 8.166 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[2] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.164 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[3] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.161 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[1] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 8.161 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|SampleCnt[0] ; CLOCK_27 ;
; N/A                                     ; None                                                ; 7.215 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|tmpRxD       ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.919 ns   ; UART_RXD ; miniUART:UART|RxUnit:RxDev|Start        ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.879 ns   ; KEY[0]   ; reset_ff                                ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.824 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.824 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.823 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.823 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.822 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.822 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.822 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.822 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.820 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.819 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.819 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.818 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.814 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.814 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.813 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.812 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.811 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.811 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.811 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.811 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.810 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.810 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.809 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.809 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.807 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.807 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.807 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.806 ns   ; SW[16]   ; GPIO:uGPIO|key_detect:sw16|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.806 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.805 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.804 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.803 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.803 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.803 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.802 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.801 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.801 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.801 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.801 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.800 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.800 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.798 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.798 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.798 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.797 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.796 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.795 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.795 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.795 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.792 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.791 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.791 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.791 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.789 ns   ; SW[15]   ; GPIO:uGPIO|key_detect:sw15|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.779 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.779 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.778 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.701 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.700 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.699 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.698 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.698 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.697 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.697 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.696 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.692 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.690 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.689 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.689 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.689 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.687 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.686 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.685 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.684 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.683 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.683 ns   ; KEY[3]   ; GPIO:uGPIO|key_detect:key3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.678 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.675 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.672 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.671 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.669 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.667 ns   ; KEY[1]   ; GPIO:uGPIO|key_detect:key1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.533 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.532 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.531 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.531 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.530 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.530 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.528 ns   ; SW[17]   ; GPIO:uGPIO|key_detect:sw17|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.522 ns   ; SW[13]   ; GPIO:uGPIO|key_detect:sw13|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.408 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.393 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.391 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.388 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.383 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.380 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.379 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.279 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.277 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.277 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.276 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.271 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.265 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.265 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.264 ns   ; SW[14]   ; GPIO:uGPIO|key_detect:sw14|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.081 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.080 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.079 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.078 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.078 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.077 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.076 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.076 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.070 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.069 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.067 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.065 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.064 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.064 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 6.063 ns   ; KEY[2]   ; GPIO:uGPIO|key_detect:key2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.365 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.365 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.364 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.364 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.363 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.362 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.360 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.359 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.356 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.356 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.353 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.353 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.350 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.349 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.349 ns   ; SW[9]    ; GPIO:uGPIO|key_detect:sw9|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.097 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.096 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.096 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.092 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.088 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.086 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.086 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.024 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.023 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.023 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.019 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.017 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.015 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 3.012 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.930 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S1    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.927 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S3    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.924 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.920 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.918 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.918 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.907 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S7    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.907 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.906 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.906 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S5    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.899 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.898 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.897 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.897 ns   ; SW[6]    ; GPIO:uGPIO|key_detect:sw6|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.859 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.858 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.858 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.858 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.856 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.856 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.855 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.855 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S11   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.854 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S8    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.853 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.848 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.847 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.846 ns   ; SW[2]    ; GPIO:uGPIO|key_detect:sw2|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.842 ns   ; SW[8]    ; GPIO:uGPIO|key_detect:sw8|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.756 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S14   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.754 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S0    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.753 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S6    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.752 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S13   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.751 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S12   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.747 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S10   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.745 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S4    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.744 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S2    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.743 ns   ; SW[1]    ; GPIO:uGPIO|key_detect:sw1|c_state.S9    ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.734 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.734 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.734 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.733 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.733 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.733 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; 2.732 ns   ; SW[10]   ; GPIO:uGPIO|key_detect:sw10|c_state.S9   ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;          ;                                         ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+----------+-----------------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+--------------------------------+----------+------------+
; Slack ; Required tco ; Actual tco ; From                           ; To       ; From Clock ;
+-------+--------------+------------+--------------------------------+----------+------------+
; N/A   ; None         ; 7.547 ns   ; GPIO:uGPIO|LEDR_R[0]           ; LEDR[0]  ; CLOCK_27   ;
; N/A   ; None         ; 7.010 ns   ; GPIO:uGPIO|LEDG_R[2]           ; LEDG[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.815 ns   ; GPIO:uGPIO|LEDG_R[4]           ; LEDG[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.791 ns   ; GPIO:uGPIO|LEDG_R[5]           ; LEDG[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.783 ns   ; GPIO:uGPIO|LEDR_R[2]           ; LEDR[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.762 ns   ; GPIO:uGPIO|LEDR_R[6]           ; LEDR[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.671 ns   ; GPIO:uGPIO|LEDG_R[6]           ; LEDG[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.466 ns   ; GPIO:uGPIO|LEDR_R[7]           ; LEDR[7]  ; CLOCK_27   ;
; N/A   ; None         ; 6.390 ns   ; miniUART:UART|TxUnit:TxDev|TxD ; UART_TXD ; CLOCK_27   ;
; N/A   ; None         ; 6.357 ns   ; GPIO:uGPIO|LEDG_R[0]           ; LEDG[0]  ; CLOCK_27   ;
; N/A   ; None         ; 6.329 ns   ; GPIO:uGPIO|HEX4_R[2]           ; HEX4[2]  ; CLOCK_27   ;
; N/A   ; None         ; 6.299 ns   ; GPIO:uGPIO|LEDR_R[5]           ; LEDR[5]  ; CLOCK_27   ;
; N/A   ; None         ; 6.234 ns   ; GPIO:uGPIO|HEX5_R[6]           ; HEX5[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.222 ns   ; GPIO:uGPIO|HEX4_R[1]           ; HEX4[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.111 ns   ; GPIO:uGPIO|LEDR_R[4]           ; LEDR[4]  ; CLOCK_27   ;
; N/A   ; None         ; 6.088 ns   ; GPIO:uGPIO|HEX3_R[6]           ; HEX3[6]  ; CLOCK_27   ;
; N/A   ; None         ; 6.084 ns   ; GPIO:uGPIO|LEDR_R[1]           ; LEDR[1]  ; CLOCK_27   ;
; N/A   ; None         ; 6.040 ns   ; GPIO:uGPIO|HEX3_R[5]           ; HEX3[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.963 ns   ; GPIO:uGPIO|LEDR_R[3]           ; LEDR[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.956 ns   ; GPIO:uGPIO|LEDG_R[3]           ; LEDG[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.953 ns   ; GPIO:uGPIO|HEX4_R[6]           ; HEX4[6]  ; CLOCK_27   ;
; N/A   ; None         ; 5.873 ns   ; GPIO:uGPIO|HEX3_R[3]           ; HEX3[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.638 ns   ; GPIO:uGPIO|LEDG_R[7]           ; LEDG[7]  ; CLOCK_27   ;
; N/A   ; None         ; 5.626 ns   ; GPIO:uGPIO|LEDR_R[9]           ; LEDR[9]  ; CLOCK_27   ;
; N/A   ; None         ; 5.615 ns   ; GPIO:uGPIO|HEX3_R[0]           ; HEX3[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.524 ns   ; GPIO:uGPIO|HEX5_R[4]           ; HEX5[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.520 ns   ; GPIO:uGPIO|HEX5_R[2]           ; HEX5[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.499 ns   ; GPIO:uGPIO|HEX3_R[2]           ; HEX3[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.475 ns   ; GPIO:uGPIO|HEX4_R[3]           ; HEX4[3]  ; CLOCK_27   ;
; N/A   ; None         ; 5.425 ns   ; GPIO:uGPIO|HEX4_R[4]           ; HEX4[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.401 ns   ; GPIO:uGPIO|LEDR_R[10]          ; LEDR[10] ; CLOCK_27   ;
; N/A   ; None         ; 5.379 ns   ; GPIO:uGPIO|LEDR_R[12]          ; LEDR[12] ; CLOCK_27   ;
; N/A   ; None         ; 5.301 ns   ; GPIO:uGPIO|LEDR_R[8]           ; LEDR[8]  ; CLOCK_27   ;
; N/A   ; None         ; 5.270 ns   ; GPIO:uGPIO|HEX5_R[0]           ; HEX5[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.254 ns   ; GPIO:uGPIO|LEDR_R[13]          ; LEDR[13] ; CLOCK_27   ;
; N/A   ; None         ; 5.228 ns   ; GPIO:uGPIO|LEDR_R[15]          ; LEDR[15] ; CLOCK_27   ;
; N/A   ; None         ; 5.218 ns   ; GPIO:uGPIO|HEX3_R[4]           ; HEX3[4]  ; CLOCK_27   ;
; N/A   ; None         ; 5.217 ns   ; GPIO:uGPIO|LEDR_R[11]          ; LEDR[11] ; CLOCK_27   ;
; N/A   ; None         ; 5.217 ns   ; GPIO:uGPIO|HEX0_R[2]           ; HEX0[2]  ; CLOCK_27   ;
; N/A   ; None         ; 5.210 ns   ; GPIO:uGPIO|HEX3_R[1]           ; HEX3[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.193 ns   ; GPIO:uGPIO|LEDG_R[1]           ; LEDG[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.182 ns   ; GPIO:uGPIO|HEX0_R[0]           ; HEX0[0]  ; CLOCK_27   ;
; N/A   ; None         ; 5.178 ns   ; GPIO:uGPIO|LEDR_R[17]          ; LEDR[17] ; CLOCK_27   ;
; N/A   ; None         ; 5.162 ns   ; GPIO:uGPIO|LEDR_R[16]          ; LEDR[16] ; CLOCK_27   ;
; N/A   ; None         ; 5.113 ns   ; GPIO:uGPIO|HEX0_R[1]           ; HEX0[1]  ; CLOCK_27   ;
; N/A   ; None         ; 5.016 ns   ; GPIO:uGPIO|HEX4_R[5]           ; HEX4[5]  ; CLOCK_27   ;
; N/A   ; None         ; 5.008 ns   ; GPIO:uGPIO|LEDG_R[8]           ; LEDG[8]  ; CLOCK_27   ;
; N/A   ; None         ; 4.950 ns   ; GPIO:uGPIO|HEX5_R[5]           ; HEX5[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.922 ns   ; GPIO:uGPIO|HEX0_R[3]           ; HEX0[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.912 ns   ; GPIO:uGPIO|HEX0_R[4]           ; HEX0[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.909 ns   ; GPIO:uGPIO|HEX0_R[5]           ; HEX0[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.899 ns   ; GPIO:uGPIO|LEDR_R[14]          ; LEDR[14] ; CLOCK_27   ;
; N/A   ; None         ; 4.889 ns   ; GPIO:uGPIO|HEX0_R[6]           ; HEX0[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.813 ns   ; GPIO:uGPIO|HEX5_R[3]           ; HEX5[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.785 ns   ; GPIO:uGPIO|HEX4_R[0]           ; HEX4[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.681 ns   ; GPIO:uGPIO|HEX5_R[1]           ; HEX5[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.575 ns   ; GPIO:uGPIO|HEX7_R[5]           ; HEX7[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.566 ns   ; GPIO:uGPIO|HEX7_R[6]           ; HEX7[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.456 ns   ; GPIO:uGPIO|HEX6_R[5]           ; HEX6[5]  ; CLOCK_27   ;
; N/A   ; None         ; 4.404 ns   ; GPIO:uGPIO|HEX7_R[0]           ; HEX7[0]  ; CLOCK_27   ;
; N/A   ; None         ; 4.402 ns   ; GPIO:uGPIO|HEX7_R[1]           ; HEX7[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.387 ns   ; GPIO:uGPIO|HEX7_R[4]           ; HEX7[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.380 ns   ; GPIO:uGPIO|HEX6_R[4]           ; HEX6[4]  ; CLOCK_27   ;
; N/A   ; None         ; 4.378 ns   ; GPIO:uGPIO|HEX7_R[3]           ; HEX7[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.378 ns   ; GPIO:uGPIO|HEX7_R[2]           ; HEX7[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.373 ns   ; GPIO:uGPIO|HEX6_R[3]           ; HEX6[3]  ; CLOCK_27   ;
; N/A   ; None         ; 4.356 ns   ; GPIO:uGPIO|HEX6_R[6]           ; HEX6[6]  ; CLOCK_27   ;
; N/A   ; None         ; 4.115 ns   ; GPIO:uGPIO|HEX1_R[1]           ; HEX1[1]  ; CLOCK_27   ;
; N/A   ; None         ; 4.072 ns   ; GPIO:uGPIO|HEX1_R[2]           ; HEX1[2]  ; CLOCK_27   ;
; N/A   ; None         ; 4.060 ns   ; GPIO:uGPIO|HEX1_R[0]           ; HEX1[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.960 ns   ; GPIO:uGPIO|HEX2_R[2]           ; HEX2[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.952 ns   ; GPIO:uGPIO|HEX1_R[4]           ; HEX1[4]  ; CLOCK_27   ;
; N/A   ; None         ; 3.947 ns   ; GPIO:uGPIO|HEX2_R[0]           ; HEX2[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.938 ns   ; GPIO:uGPIO|HEX1_R[3]           ; HEX1[3]  ; CLOCK_27   ;
; N/A   ; None         ; 3.918 ns   ; GPIO:uGPIO|HEX1_R[6]           ; HEX1[6]  ; CLOCK_27   ;
; N/A   ; None         ; 3.911 ns   ; GPIO:uGPIO|HEX2_R[3]           ; HEX2[3]  ; CLOCK_27   ;
; N/A   ; None         ; 3.890 ns   ; GPIO:uGPIO|HEX1_R[5]           ; HEX1[5]  ; CLOCK_27   ;
; N/A   ; None         ; 3.873 ns   ; GPIO:uGPIO|HEX2_R[1]           ; HEX2[1]  ; CLOCK_27   ;
; N/A   ; None         ; 3.863 ns   ; GPIO:uGPIO|HEX6_R[0]           ; HEX6[0]  ; CLOCK_27   ;
; N/A   ; None         ; 3.850 ns   ; GPIO:uGPIO|HEX6_R[1]           ; HEX6[1]  ; CLOCK_27   ;
; N/A   ; None         ; 3.848 ns   ; GPIO:uGPIO|HEX6_R[2]           ; HEX6[2]  ; CLOCK_27   ;
; N/A   ; None         ; 3.661 ns   ; GPIO:uGPIO|HEX2_R[4]           ; HEX2[4]  ; CLOCK_27   ;
; N/A   ; None         ; 3.656 ns   ; GPIO:uGPIO|HEX2_R[5]           ; HEX2[5]  ; CLOCK_27   ;
; N/A   ; None         ; 3.647 ns   ; GPIO:uGPIO|HEX2_R[6]           ; HEX2[6]  ; CLOCK_27   ;
+-------+--------------+------------+--------------------------------+----------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From   ; To                                     ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+
; N/A                                     ; None                                                ; -2.019 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.019 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.020 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.020 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.022 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.026 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.028 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.028 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.030 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.031 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.129 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.130 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.151 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.151 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.153 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.154 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.154 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.155 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.156 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.156 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.158 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.158 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.158 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.159 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.159 ns ; SW[12] ; GPIO:uGPIO|key_detect:sw12|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.169 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.170 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.171 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.176 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.178 ns ; SW[11] ; GPIO:uGPIO|key_detect:sw11|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.196 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.199 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.201 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.206 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.208 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.213 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.214 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.215 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.216 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.217 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.253 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.254 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.255 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.255 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.256 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.257 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.259 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.265 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.265 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.266 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.266 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.267 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.268 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.269 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.269 ns ; SW[5]  ; GPIO:uGPIO|key_detect:sw5|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.286 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.289 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.291 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.294 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.301 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.303 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.305 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.306 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.331 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.332 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.333 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.335 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.337 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.337 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.338 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.339 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.339 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.339 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.340 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.341 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.343 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.344 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.345 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.346 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.346 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.347 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.347 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.348 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.348 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.349 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.350 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.351 ns ; SW[0]  ; GPIO:uGPIO|key_detect:sw0|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.397 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.406 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.409 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.414 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.415 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.417 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.418 ns ; SW[4]  ; GPIO:uGPIO|key_detect:sw4|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.435 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.435 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.436 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.437 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.437 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.438 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.438 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.444 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.445 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.446 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.446 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.446 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.447 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.448 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.449 ns ; SW[7]  ; GPIO:uGPIO|key_detect:sw7|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.475 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.480 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.482 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.490 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.491 ns ; SW[3]  ; GPIO:uGPIO|key_detect:sw3|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.499 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S13 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.499 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S4  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.500 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S11 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.500 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.500 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S0  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.502 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S9  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.502 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S6  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.502 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.502 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S2  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.503 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.503 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.503 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S5  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.504 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S12 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.504 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S10 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.504 ns ; SW[10] ; GPIO:uGPIO|key_detect:sw10|c_state.S7  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.513 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.514 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.515 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.517 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.521 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.522 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.523 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.524 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.526 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.612 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.616 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.617 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.618 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.623 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.624 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.625 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.625 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.626 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.626 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.628 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.628 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.628 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.629 ns ; SW[2]  ; GPIO:uGPIO|key_detect:sw2|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.667 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.667 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.668 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.669 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.676 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.676 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.677 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.677 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.688 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.688 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.690 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.694 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.697 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.700 ns ; SW[1]  ; GPIO:uGPIO|key_detect:sw1|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.782 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.785 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.787 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.789 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.793 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.793 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.794 ns ; SW[6]  ; GPIO:uGPIO|key_detect:sw6|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.856 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.856 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.858 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.862 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.866 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.866 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -2.867 ns ; SW[8]  ; GPIO:uGPIO|key_detect:sw8|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.119 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S5   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.119 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S0   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.120 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S14  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.123 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S11  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.123 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S2   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.126 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S13  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.126 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S8   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.129 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S1   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.130 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S7   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.132 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S12  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.133 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S6   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.134 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S4   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.134 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S3   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.135 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S10  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -3.135 ns ; SW[9]  ; GPIO:uGPIO|key_detect:sw9|c_state.S9   ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.833 ns ; KEY[2] ; GPIO:uGPIO|key_detect:key2|c_state.S8  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.834 ns ; KEY[2] ; GPIO:uGPIO|key_detect:key2|c_state.S14 ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.834 ns ; KEY[2] ; GPIO:uGPIO|key_detect:key2|c_state.S1  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.835 ns ; KEY[2] ; GPIO:uGPIO|key_detect:key2|c_state.S3  ; CLOCK_27 ;
; N/A                                     ; None                                                ; -5.837 ns ; KEY[2] ; GPIO:uGPIO|key_detect:key2|c_state.S6  ; CLOCK_27 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;        ;                                        ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+--------+----------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Jun 16 22:32:40 2023
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Info: Found timing assignments -- calculating delays
Info: Slack time is 16.055 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10" and destination register "armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]"
    Info: + Largest memory to register requirement is 27.502 ns
        Info: + Setup relationship between source and destination is 27.776 ns
            Info: + Latch edge is 34.653 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 6.877 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.101 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.624 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X29_Y25_N17; Fanout = 2; REG Node = 'armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]'
                Info: Total cell delay = 0.537 ns ( 20.46 % )
                Info: Total interconnect delay = 2.087 ns ( 79.54 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source memory is 2.725 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.961 ns) + CELL(0.689 ns) = 2.725 ns; Loc. = M4K_X13_Y17; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10'
                Info: Total cell delay = 0.689 ns ( 25.28 % )
                Info: Total interconnect delay = 2.036 ns ( 74.72 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest memory to register delay is 11.447 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y17; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a3~portb_address_reg10'
        Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X13_Y17; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[3]'
        Info: 3: + IC(1.416 ns) + CELL(0.275 ns) = 4.682 ns; Loc. = LCCOMB_X28_Y17_N26; Fanout = 1; COMB Node = 'armreduced:arm_cpu|regsrc[3]~21'
        Info: 4: + IC(0.252 ns) + CELL(0.420 ns) = 5.354 ns; Loc. = LCCOMB_X28_Y17_N28; Fanout = 1; COMB Node = 'armreduced:arm_cpu|regsrc[3]~22'
        Info: 5: + IC(0.253 ns) + CELL(0.420 ns) = 6.027 ns; Loc. = LCCOMB_X28_Y17_N30; Fanout = 1; COMB Node = 'armreduced:arm_cpu|regsrc[3]~23'
        Info: 6: + IC(0.253 ns) + CELL(0.419 ns) = 6.699 ns; Loc. = LCCOMB_X28_Y17_N8; Fanout = 1; COMB Node = 'armreduced:arm_cpu|regsrc[3]~24'
        Info: 7: + IC(1.012 ns) + CELL(0.420 ns) = 8.131 ns; Loc. = LCCOMB_X30_Y20_N28; Fanout = 1; COMB Node = 'armreduced:arm_cpu|regsrc[3]~25'
        Info: 8: + IC(0.250 ns) + CELL(0.415 ns) = 8.796 ns; Loc. = LCCOMB_X30_Y20_N6; Fanout = 3; COMB Node = 'armreduced:arm_cpu|regsrc[3]~27'
        Info: 9: + IC(0.256 ns) + CELL(0.150 ns) = 9.202 ns; Loc. = LCCOMB_X30_Y20_N26; Fanout = 14; COMB Node = 'armreduced:arm_cpu|registerfile:registerFile|register:register0|regout~3'
        Info: 10: + IC(1.879 ns) + CELL(0.366 ns) = 11.447 ns; Loc. = LCFF_X29_Y25_N17; Fanout = 2; REG Node = 'armreduced:arm_cpu|registerfile:registerFile|register:register8|regout[3]'
        Info: Total cell delay = 5.876 ns ( 51.33 % )
        Info: Total interconnect delay = 5.571 ns ( 48.67 % )
Info: Slack time is 4.031 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source register "armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30]" and destination memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1"
    Info: + Largest register to memory requirement is 9.039 ns
        Info: + Setup relationship between source and destination is 9.261 ns
            Info: + Latch edge is 43.914 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 34.653 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.063 ns
            Info: + Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination memory is 2.700 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.952 ns) + CELL(0.673 ns) = 2.700 ns; Loc. = M4K_X13_Y21; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1'
                Info: Total cell delay = 0.673 ns ( 24.93 % )
                Info: Total interconnect delay = 2.027 ns ( 75.07 % )
            Info: - Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.637 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 3; REG Node = 'armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30]'
                Info: Total cell delay = 0.537 ns ( 20.36 % )
                Info: Total interconnect delay = 2.100 ns ( 79.64 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is 0.035 ns
    Info: - Longest register to memory delay is 5.008 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y21_N27; Fanout = 3; REG Node = 'armreduced:arm_cpu|stage_register_exmem:EXMEM|register:reg_ALUOut_M|regout[30]'
        Info: 2: + IC(2.095 ns) + CELL(0.371 ns) = 2.466 ns; Loc. = LCCOMB_X24_Y17_N20; Fanout = 225; COMB Node = 'Addr_Decoder:Decoder|Equal0~5'
        Info: 3: + IC(1.898 ns) + CELL(0.644 ns) = 5.008 ns; Loc. = M4K_X13_Y21; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~portb_datain_reg1'
        Info: Total cell delay = 1.015 ns ( 20.27 % )
        Info: Total interconnect delay = 3.993 ns ( 79.73 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Minimum slack time is 391 ps for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" between source register "miniUART:UART|CSReg[1]" and destination register "miniUART:UART|CSReg[1]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y17_N5; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X29_Y17_N4; Fanout = 1; COMB Node = 'miniUART:UART|CSReg~6'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X29_Y17_N5; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.384 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.384 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is 37.037 ns with  offset of -2.384 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.645 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X29_Y17_N5; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.30 % )
                Info: Total interconnect delay = 2.108 ns ( 79.70 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.645 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X29_Y17_N5; Fanout = 2; REG Node = 'miniUART:UART|CSReg[1]'
                Info: Total cell delay = 0.537 ns ( 20.30 % )
                Info: Total interconnect delay = 2.108 ns ( 79.70 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 2.645 ns for clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" between source memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1" and destination memory "ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0"
    Info: + Shortest memory to memory delay is 2.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y16; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1'
        Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X26_Y16; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0'
        Info: Total cell delay = 2.645 ns ( 100.00 % )
    Info: - Smallest memory to memory requirement is 0.000 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 6.877 ns
                Info: Clock period of Destination clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 6.877 ns
                Info: Clock period of Source clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" is 37.037 ns with  offset of 6.877 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is -0.025 ns
            Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to destination memory is 2.671 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.961 ns) + CELL(0.635 ns) = 2.671 ns; Loc. = M4K_X26_Y16; Fanout = 0; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a5~porta_memory_reg0'
                Info: Total cell delay = 0.635 ns ( 23.77 % )
                Info: Total interconnect delay = 2.036 ns ( 76.23 % )
            Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1" to source memory is 2.696 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 496; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl'
                Info: 3: + IC(0.961 ns) + CELL(0.660 ns) = 2.696 ns; Loc. = M4K_X26_Y16; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a4~porta_datain_reg1'
                Info: Total cell delay = 0.660 ns ( 24.48 % )
                Info: Total interconnect delay = 2.036 ns ( 75.52 % )
        Info: - Micro clock to output delay of source is 0.209 ns
        Info: + Micro hold delay of destination is 0.234 ns
Info: tsu for register "miniUART:UART|RxUnit:RxDev|SampleCnt[2]" (data pin = "UART_RXD", clock pin = "CLOCK_27") is 8.166 ns
    Info: + Longest pin to register delay is 8.463 ns
        Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'
        Info: 2: + IC(6.099 ns) + CELL(0.150 ns) = 7.131 ns; Loc. = LCCOMB_X32_Y17_N26; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]~0'
        Info: 3: + IC(0.240 ns) + CELL(0.149 ns) = 7.520 ns; Loc. = LCCOMB_X32_Y17_N4; Fanout = 4; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]~1'
        Info: 4: + IC(0.709 ns) + CELL(0.150 ns) = 8.379 ns; Loc. = LCCOMB_X31_Y17_N30; Fanout = 1; COMB Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]~3'
        Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.463 ns; Loc. = LCFF_X31_Y17_N31; Fanout = 5; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]'
        Info: Total cell delay = 1.415 ns ( 16.72 % )
        Info: Total interconnect delay = 7.048 ns ( 83.28 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: - Shortest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.645 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X31_Y17_N31; Fanout = 5; REG Node = 'miniUART:UART|RxUnit:RxDev|SampleCnt[2]'
        Info: Total cell delay = 0.537 ns ( 20.30 % )
        Info: Total interconnect delay = 2.108 ns ( 79.70 % )
Info: tco from clock "CLOCK_27" to destination pin "LEDR[0]" through register "GPIO:uGPIO|LEDR_R[0]" is 7.547 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to source register is 2.636 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X31_Y14_N31; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDR_R[0]'
        Info: Total cell delay = 0.537 ns ( 20.37 % )
        Info: Total interconnect delay = 2.099 ns ( 79.63 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 7.045 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y14_N31; Fanout = 1; REG Node = 'GPIO:uGPIO|LEDR_R[0]'
        Info: 2: + IC(4.227 ns) + CELL(2.818 ns) = 7.045 ns; Loc. = PIN_AE23; Fanout = 0; PIN Node = 'LEDR[0]'
        Info: Total cell delay = 2.818 ns ( 40.00 % )
        Info: Total interconnect delay = 4.227 ns ( 60.00 % )
Info: th for register "GPIO:uGPIO|key_detect:sw11|c_state.S2" (data pin = "SW[11]", clock pin = "CLOCK_27") is -2.019 ns
    Info: + Offset between input clock "CLOCK_27" and output clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" is -2.384 ns
    Info: + Longest clock path from clock "ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0" to destination register is 2.637 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1328; COMB Node = 'ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.537 ns) = 2.637 ns; Loc. = LCFF_X22_Y17_N25; Fanout = 1; REG Node = 'GPIO:uGPIO|key_detect:sw11|c_state.S2'
        Info: Total cell delay = 0.537 ns ( 20.36 % )
        Info: Total interconnect delay = 2.100 ns ( 79.64 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.538 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 15; PIN Node = 'SW[11]'
        Info: 2: + IC(1.180 ns) + CELL(0.275 ns) = 2.454 ns; Loc. = LCCOMB_X22_Y17_N24; Fanout = 1; COMB Node = 'GPIO:uGPIO|key_detect:sw11|c_state~34'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.538 ns; Loc. = LCFF_X22_Y17_N25; Fanout = 1; REG Node = 'GPIO:uGPIO|key_detect:sw11|c_state.S2'
        Info: Total cell delay = 1.358 ns ( 53.51 % )
        Info: Total interconnect delay = 1.180 ns ( 46.49 % )
Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 203 megabytes
    Info: Processing ended: Fri Jun 16 22:32:40 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:02


