#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Sep  8 17:52:03 2021
# Process ID: 4060
# Current directory: F:/Project_tetris/uec2_projekt/vivado
# Command line: vivado.exe -mode tcl -source run.tcl -tclargs simulation
# Log file: F:/Project_tetris/uec2_projekt/vivado/vivado.log
# Journal file: F:/Project_tetris/uec2_projekt/vivado\vivado.jou
#-----------------------------------------------------------
source run.tcl
# set project Tetris
# set top_module vga_example
# set target xc7a35tcpg236-1
# set bitstream_file build/${project}.runs/impl_1/${top_module}.bit
# proc usage {} {
#     puts "usage: vivado -mode tcl -source [info script] -tclargs \[simulation/bitstream/program\]"
#     exit 1
# }
# if {($argc != 1) || ([lindex $argv 0] ni {"simulation" "bitstream" "program"})} {
#     usage
# }
# if {[lindex $argv 0] == "program"} {
#     open_hw
#     connect_hw_server
#     current_hw_target [get_hw_targets *]
#     open_hw_target
#     current_hw_device [lindex [get_hw_devices] 0]
#     refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
# 
#     set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
#     set_property FULL_PROBES.FILE {} [lindex [get_hw_devices] 0]
#     set_property PROGRAM.FILE ${bitstream_file} [lindex [get_hw_devices] 0]
# 
#     program_hw_devices [lindex [get_hw_devices] 0]
#     refresh_hw_device [lindex [get_hw_devices] 0]
#     
#     exit
# } else {
#     file mkdir build
#     create_project ${project} build -part ${target} -force
# }
# read_xdc {
#     constraints/vga_example.xdc
#     constraints/clk_wiz_0.xdc
# }
# read_verilog {
#     rtl/vga_example.v
#     rtl/vga_timing.v
#     rtl/draw_background.v
#     rtl/draw_rect.v
#     rtl/clk_wiz_0.v
#     rtl/clk_wiz_0_clk_wiz.v
#     rtl/draw_rect_ctl.v
#     rtl/debounce_u.v
#     rtl/d_ff.v
#     rtl/slow_clock_4Hz.v
#     rtl/fallen_blocks.v
#     rtl/random.v
#     rtl/draw_nxt_block.v
#     rtl/char_rom_16x16.v
#     rtl/draw_rect_char.v
#     rtl/font_rom.v
#     rtl/bin_to_BCD_converter.v
#     rtl/uart_rx.v
#     rtl/uart_tx.v
#     rtl/uart.v
#     rtl/mod_m_counter.v
#     rtl/data_to_transfer.v
#     rtl/board_ID.v
#     rtl/fifo.v
#     rtl/serializer.v
# rtl/mux.v
# }
# add_files -fileset sim_1 {
#     sim/testbench.v
#     sim/tiff_writer.v
# }
# set_property top ${top_module} [current_fileset]
# update_compile_order -fileset sources_1
# update_compile_order -fileset sim_1
# if {[lindex $argv 0] == "simulation"} {
#     launch_simulation
#     start_gui
# } else {
#     launch_runs synth_1 -jobs 8
#     wait_on_run synth_1
# 
#     launch_runs impl_1 -to_step write_bitstream -jobs 8
#     wait_on_run impl_1
#     exit
# }
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'debounce_u' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj debounce_u_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/d_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module d_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/slow_clock_4Hz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module slowe_clock_4Hz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/rtl/debounce_u.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_u
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: E:/programy/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 3daa6ae3340748dbb16f9d622611aa4a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot debounce_u_behav xil_defaultlib.debounce_u xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.slowe_clock_4Hz
Compiling module xil_defaultlib.d_ff
Compiling module xil_defaultlib.debounce_u
Compiling module xil_defaultlib.glbl
Built simulation snapshot debounce_u_behav

****** Webtalk v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim/xsim.dir/debounce_u_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep  8 17:52:16 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/Project_tetris/uec2_projekt/vivado/build/Tetris.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "debounce_u_behav -key {Behavioral:sim_1:Functional:debounce_u} -tclbatch {debounce_u.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.3
Time resolution is 1 ps
source debounce_u.tcl
## current_wave_config
INFO: [USF-XSim-96] XSim completed. Design snapshot 'debounce_u_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 265.887 ; gain = 12.375
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1027.520 ; gain = 40.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35]
INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (1#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-638] synthesizing module 'IBUF' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.750000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 13 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (5#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (6#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (7#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (8#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6]
	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer 
	Parameter HOR_BLANK_START bound to: 1280 - type: integer 
	Parameter HOR_BLANK_TIME bound to: 370 - type: integer 
	Parameter HOR_SYNC_START bound to: 1390 - type: integer 
	Parameter HOR_SYNC_TIME bound to: 40 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 750 - type: integer 
	Parameter VER_BLANK_START bound to: 720 - type: integer 
	Parameter VER_BLANK_TIME bound to: 30 - type: integer 
	Parameter VER_SYNC_START bound to: 725 - type: integer 
	Parameter VER_SYNC_TIME bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3]
	Parameter Y_T1 bound to: 40 - type: integer 
	Parameter X_T1 bound to: 600 - type: integer 
	Parameter Y_T2 bound to: 40 - type: integer 
	Parameter X_T2 bound to: 635 - type: integer 
	Parameter Y_T3 bound to: 40 - type: integer 
	Parameter X_T3 bound to: 670 - type: integer 
	Parameter Y_T4 bound to: 75 - type: integer 
	Parameter X_T4 bound to: 635 - type: integer 
	Parameter Y_T5 bound to: 110 - type: integer 
	Parameter X_T5 bound to: 635 - type: integer 
	Parameter Y_T6 bound to: 145 - type: integer 
	Parameter X_T6 bound to: 635 - type: integer 
	Parameter Y_T7 bound to: 180 - type: integer 
	Parameter X_T7 bound to: 635 - type: integer 
	Parameter Y_E1 bound to: 40 - type: integer 
	Parameter X_E1 bound to: 705 - type: integer 
	Parameter Y_E2 bound to: 75 - type: integer 
	Parameter X_E2 bound to: 705 - type: integer 
	Parameter Y_E3 bound to: 110 - type: integer 
	Parameter X_E3 bound to: 705 - type: integer 
	Parameter Y_E4 bound to: 145 - type: integer 
	Parameter X_E4 bound to: 705 - type: integer 
	Parameter Y_E5 bound to: 180 - type: integer 
	Parameter X_E5 bound to: 705 - type: integer 
	Parameter Y_E6 bound to: 40 - type: integer 
	Parameter X_E6 bound to: 740 - type: integer 
	Parameter Y_E7 bound to: 40 - type: integer 
	Parameter X_E7 bound to: 775 - type: integer 
	Parameter Y_E8 bound to: 110 - type: integer 
	Parameter X_E8 bound to: 740 - type: integer 
	Parameter Y_E9 bound to: 180 - type: integer 
	Parameter X_E9 bound to: 740 - type: integer 
	Parameter Y_E10 bound to: 180 - type: integer 
	Parameter X_E10 bound to: 775 - type: integer 
	Parameter Y_T11 bound to: 40 - type: integer 
	Parameter X_T11 bound to: 810 - type: integer 
	Parameter Y_T12 bound to: 40 - type: integer 
	Parameter X_T12 bound to: 845 - type: integer 
	Parameter Y_T13 bound to: 40 - type: integer 
	Parameter X_T13 bound to: 880 - type: integer 
	Parameter Y_T14 bound to: 75 - type: integer 
	Parameter X_T14 bound to: 845 - type: integer 
	Parameter Y_T15 bound to: 110 - type: integer 
	Parameter X_T15 bound to: 845 - type: integer 
	Parameter Y_T16 bound to: 145 - type: integer 
	Parameter X_T16 bound to: 845 - type: integer 
	Parameter Y_T17 bound to: 180 - type: integer 
	Parameter X_T17 bound to: 845 - type: integer 
	Parameter Y_R1 bound to: 40 - type: integer 
	Parameter X_R1 bound to: 915 - type: integer 
	Parameter Y_R2 bound to: 75 - type: integer 
	Parameter X_R2 bound to: 915 - type: integer 
	Parameter Y_R3 bound to: 110 - type: integer 
	Parameter X_R3 bound to: 915 - type: integer 
	Parameter Y_R4 bound to: 145 - type: integer 
	Parameter X_R4 bound to: 915 - type: integer 
	Parameter Y_R5 bound to: 180 - type: integer 
	Parameter X_R5 bound to: 915 - type: integer 
	Parameter Y_R6 bound to: 40 - type: integer 
	Parameter X_R6 bound to: 950 - type: integer 
	Parameter Y_R7 bound to: 75 - type: integer 
	Parameter X_R7 bound to: 985 - type: integer 
	Parameter Y_R8 bound to: 110 - type: integer 
	Parameter X_R8 bound to: 950 - type: integer 
	Parameter Y_R9 bound to: 145 - type: integer 
	Parameter X_R9 bound to: 985 - type: integer 
	Parameter Y_R10 bound to: 180 - type: integer 
	Parameter X_R10 bound to: 985 - type: integer 
	Parameter Y_I1 bound to: 40 - type: integer 
	Parameter X_I1 bound to: 1055 - type: integer 
	Parameter Y_I2 bound to: 75 - type: integer 
	Parameter X_I2 bound to: 1055 - type: integer 
	Parameter Y_I3 bound to: 110 - type: integer 
	Parameter X_I3 bound to: 1055 - type: integer 
	Parameter Y_I4 bound to: 145 - type: integer 
	Parameter X_I4 bound to: 1055 - type: integer 
	Parameter Y_I5 bound to: 180 - type: integer 
	Parameter X_I5 bound to: 1055 - type: integer 
	Parameter Y_I6 bound to: 40 - type: integer 
	Parameter X_I6 bound to: 1020 - type: integer 
	Parameter Y_I7 bound to: 40 - type: integer 
	Parameter X_I7 bound to: 1090 - type: integer 
	Parameter Y_I8 bound to: 180 - type: integer 
	Parameter X_I8 bound to: 1020 - type: integer 
	Parameter Y_I9 bound to: 180 - type: integer 
	Parameter X_I9 bound to: 1090 - type: integer 
	Parameter Y_S1 bound to: 40 - type: integer 
	Parameter X_S1 bound to: 1125 - type: integer 
	Parameter Y_S2 bound to: 40 - type: integer 
	Parameter X_S2 bound to: 1160 - type: integer 
	Parameter Y_S3 bound to: 40 - type: integer 
	Parameter X_S3 bound to: 1195 - type: integer 
	Parameter Y_S4 bound to: 75 - type: integer 
	Parameter X_S4 bound to: 1125 - type: integer 
	Parameter Y_S5 bound to: 110 - type: integer 
	Parameter X_S5 bound to: 1125 - type: integer 
	Parameter Y_S6 bound to: 110 - type: integer 
	Parameter X_S6 bound to: 1160 - type: integer 
	Parameter Y_S7 bound to: 110 - type: integer 
	Parameter X_S7 bound to: 1195 - type: integer 
	Parameter Y_S8 bound to: 145 - type: integer 
	Parameter X_S8 bound to: 1195 - type: integer 
	Parameter Y_S9 bound to: 180 - type: integer 
	Parameter X_S9 bound to: 1195 - type: integer 
	Parameter Y_S10 bound to: 180 - type: integer 
	Parameter X_S10 bound to: 1160 - type: integer 
	Parameter Y_S11 bound to: 180 - type: integer 
	Parameter X_S11 bound to: 1125 - type: integer 
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3]
	Parameter X_CALIB bound to: 201 - type: integer 
	Parameter Y_CALIB bound to: 10 - type: integer 
	Parameter SIZE bound to: 35 - type: integer 
	Parameter RED_L bound to: 12'b111110101011 
	Parameter RED_D bound to: 12'b100000000000 
	Parameter RED_N bound to: 12'b111100000000 
	Parameter YELLOW_L bound to: 12'b111111111000 
	Parameter YELLOW_D bound to: 12'b101110110110 
	Parameter YELLOW_N bound to: 12'b111111110000 
	Parameter PINK_L bound to: 12'b111010001110 
	Parameter PINK_D bound to: 12'b100000001000 
	Parameter PINK_N bound to: 12'b111100001111 
	Parameter BLUE_L bound to: 12'b000010111111 
	Parameter BLUE_D bound to: 12'b000000001000 
	Parameter BLUE_N bound to: 12'b000000001111 
	Parameter GREEN_L bound to: 12'b100111111001 
	Parameter GREEN_D bound to: 12'b000010000000 
	Parameter GREEN_N bound to: 12'b000011110000 
	Parameter CYAN_L bound to: 12'b110011111111 
	Parameter CYAN_D bound to: 12'b000011001111 
	Parameter CYAN_N bound to: 12'b000011111111 
	Parameter I_BLOCK bound to: 16 - type: integer 
	Parameter O_BLOCK bound to: 17 - type: integer 
	Parameter T_BLOCK bound to: 18 - type: integer 
	Parameter S_BLOCK bound to: 19 - type: integer 
	Parameter Z_BLOCK bound to: 20 - type: integer 
	Parameter J_BLOCK bound to: 21 - type: integer 
	Parameter L_BLOCK bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3]
INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3]
INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3]
	Parameter FALL_DELAY bound to: 775 - type: integer 
	Parameter WAIT_FOR_BTN bound to: 0 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000001 
	Parameter IDLE bound to: 2 - type: integer 
	Parameter MOVE_DOWN bound to: 3 - type: integer 
	Parameter MOVE_LEFT bound to: 4 - type: integer 
	Parameter MOVE_RIGHT bound to: 5 - type: integer 
	Parameter HOLD_BTN bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
	Parameter ROT bound to: 8 - type: integer 
	Parameter ROT_OFFSET bound to: 9 - type: integer 
	Parameter CHECK bound to: 10 - type: integer 
	Parameter NEW_BLOCK bound to: 11 - type: integer 
	Parameter I_BLOCK bound to: 16 - type: integer 
	Parameter O_BLOCK bound to: 17 - type: integer 
	Parameter T_BLOCK bound to: 18 - type: integer 
	Parameter S_BLOCK bound to: 19 - type: integer 
	Parameter Z_BLOCK bound to: 20 - type: integer 
	Parameter J_BLOCK bound to: 21 - type: integer 
	Parameter L_BLOCK bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3]
INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3]
	Parameter X_CALIB bound to: 201 - type: integer 
	Parameter Y_CALIB bound to: 10 - type: integer 
	Parameter SIZE bound to: 35 - type: integer 
	Parameter RED_L bound to: 12'b111110101011 
	Parameter RED_D bound to: 12'b100000000000 
	Parameter RED_N bound to: 12'b111100000000 
	Parameter YELLOW_L bound to: 12'b111111111000 
	Parameter YELLOW_D bound to: 12'b101110110110 
	Parameter YELLOW_N bound to: 12'b111111110000 
	Parameter PINK_L bound to: 12'b111010001110 
	Parameter PINK_D bound to: 12'b100000001000 
	Parameter PINK_N bound to: 12'b111100001111 
	Parameter BLUE_L bound to: 12'b000010111111 
	Parameter BLUE_D bound to: 12'b000000001000 
	Parameter BLUE_N bound to: 12'b000000001111 
	Parameter GREEN_L bound to: 12'b100111111001 
	Parameter GREEN_D bound to: 12'b000010000000 
	Parameter GREEN_N bound to: 12'b000011110000 
	Parameter CYAN_L bound to: 12'b110011111111 
	Parameter CYAN_D bound to: 12'b000011001111 
	Parameter CYAN_N bound to: 12'b000011111111 
INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4]
	Parameter X_CALIB bound to: -9 - type: integer 
	Parameter Y_CALIB bound to: 25 - type: integer 
	Parameter SIZE bound to: 35 - type: integer 
	Parameter RED_L bound to: 12'b111110101011 
	Parameter RED_D bound to: 12'b100000000000 
	Parameter RED_N bound to: 12'b111100000000 
	Parameter YELLOW_L bound to: 12'b111111111000 
	Parameter YELLOW_D bound to: 12'b101110110110 
	Parameter YELLOW_N bound to: 12'b111111110000 
	Parameter PINK_L bound to: 12'b111010001110 
	Parameter PINK_D bound to: 12'b100000001000 
	Parameter PINK_N bound to: 12'b111100001111 
	Parameter BLUE_L bound to: 12'b000010111111 
	Parameter BLUE_D bound to: 12'b000000001000 
	Parameter BLUE_N bound to: 12'b000000001111 
	Parameter GREEN_L bound to: 12'b100111111001 
	Parameter GREEN_D bound to: 12'b000010000000 
	Parameter GREEN_N bound to: 12'b000011110000 
	Parameter CYAN_L bound to: 12'b110011111111 
	Parameter CYAN_D bound to: 12'b000011001111 
	Parameter CYAN_N bound to: 12'b000011111111 
	Parameter I_BLOCK bound to: 16 - type: integer 
	Parameter O_BLOCK bound to: 17 - type: integer 
	Parameter T_BLOCK bound to: 18 - type: integer 
	Parameter S_BLOCK bound to: 19 - type: integer 
	Parameter Z_BLOCK bound to: 20 - type: integer 
	Parameter J_BLOCK bound to: 21 - type: integer 
	Parameter L_BLOCK bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4]
INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23]
	Parameter COLOR bound to: 12'b000010011001 
	Parameter BACKGROUND bound to: 12'b001100111111 
	Parameter LETTERS_COLOR bound to: 12'b101010111100 
	Parameter XPOS bound to: 570 - type: integer 
	Parameter YPOS bound to: 400 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'addrx_reg' and it is trimmed from '11' to '3' bits. [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:96]
INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23]
INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9]
INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3]
	Parameter SPACE bound to: 7'b0100000 
	Parameter COLON bound to: 7'b0111010 
	Parameter greater bound to: 7'b0111110 
	Parameter less bound to: 7'b0111100 
	Parameter NUM0 bound to: 7'b0110000 
	Parameter NUM1 bound to: 7'b0110001 
	Parameter NUM2 bound to: 7'b0110010 
	Parameter NUM3 bound to: 7'b0110011 
	Parameter NUM4 bound to: 7'b0110100 
	Parameter NUM5 bound to: 7'b0110101 
	Parameter NUM6 bound to: 7'b0110110 
	Parameter NUM7 bound to: 7'b0110111 
	Parameter NUM8 bound to: 7'b0111000 
	Parameter NUM9 bound to: 7'b0111001 
	Parameter A bound to: 7'b1000001 
	Parameter B bound to: 7'b1000010 
	Parameter C bound to: 7'b1000011 
	Parameter D bound to: 7'b1000100 
	Parameter E bound to: 7'b1000101 
	Parameter F bound to: 7'b1000110 
	Parameter G bound to: 7'b1000111 
	Parameter H bound to: 7'b1001000 
	Parameter I bound to: 7'b1001001 
	Parameter J bound to: 7'b1001010 
	Parameter K bound to: 7'b1001011 
	Parameter L bound to: 7'b1001100 
	Parameter M bound to: 7'b1001101 
	Parameter N bound to: 7'b1001110 
	Parameter O bound to: 7'b1001111 
	Parameter P bound to: 7'b1010000 
	Parameter Q bound to: 7'b1010001 
	Parameter R bound to: 7'b1010010 
	Parameter S bound to: 7'b1010011 
	Parameter T bound to: 7'b1010100 
	Parameter U bound to: 7'b1010101 
	Parameter V bound to: 7'b1010110 
	Parameter W bound to: 7'b1010111 
	Parameter X bound to: 7'b1011000 
	Parameter Y bound to: 7'b1011001 
	Parameter Z bound to: 7'b1011010 
	Parameter a bound to: 7'b1100001 
	Parameter b bound to: 7'b1100010 
	Parameter c bound to: 7'b1100011 
	Parameter d bound to: 7'b1100100 
	Parameter e bound to: 7'b1100101 
	Parameter f bound to: 7'b1100110 
	Parameter g bound to: 7'b1100111 
	Parameter h bound to: 7'b1101000 
	Parameter i bound to: 7'b1101001 
	Parameter j bound to: 7'b1101010 
	Parameter k bound to: 7'b1101011 
	Parameter l bound to: 7'b1101100 
	Parameter m bound to: 7'b1101101 
	Parameter n bound to: 7'b1101110 
	Parameter o bound to: 7'b1101111 
	Parameter p bound to: 7'b1110000 
	Parameter q bound to: 7'b1110001 
	Parameter r bound to: 7'b1110010 
	Parameter s bound to: 7'b1110011 
	Parameter t bound to: 7'b1110100 
	Parameter u bound to: 7'b1110101 
	Parameter v bound to: 7'b1110110 
	Parameter w bound to: 7'b1110111 
	Parameter x bound to: 7'b1111000 
	Parameter y bound to: 7'b1111001 
	Parameter z bound to: 7'b1111010 
INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3]
WARNING: [Synth 8-689] width (24) of port connection 'ext_data_1' does not match port width (32) of module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:272]
INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3]
INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3]
INFO: [Synth 8-638] synthesizing module 'board_ID' [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23]
INFO: [Synth 8-256] done synthesizing module 'board_ID' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23]
INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23]
WARNING: [Synth 8-350] instance 'my_data_to_transfer' of module 'data_to_transfer' requires 8 connections, but only 5 given [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:294]
INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1]
INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12]
INFO: [Synth 8-256] done synthesizing module 'serializer' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1]
INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter DVSR bound to: 163 - type: integer 
	Parameter DVSR_BIT bound to: 8 - type: integer 
	Parameter FIFO_W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 163 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3]
INFO: [Synth 8-638] synthesizing module 'fifo' [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'fifo' (25#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (26#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3]
INFO: [Synth 8-256] done synthesizing module 'uart' (27#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:320]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:332]
INFO: [Synth 8-638] synthesizing module 'mux' [F:/Project_tetris/uec2_projekt/vivado/rtl/mux.v:3]
WARNING: [Synth 8-3848] Net data4_nxt in module/entity mux does not have driver. [F:/Project_tetris/uec2_projekt/vivado/rtl/mux.v:12]
WARNING: [Synth 8-3848] Net data3_nxt in module/entity mux does not have driver. [F:/Project_tetris/uec2_projekt/vivado/rtl/mux.v:12]
WARNING: [Synth 8-3848] Net data2_nxt in module/entity mux does not have driver. [F:/Project_tetris/uec2_projekt/vivado/rtl/mux.v:12]
INFO: [Synth 8-256] done synthesizing module 'mux' (28#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/mux.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'mux_in' does not match port width (8) of module 'mux' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:339]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (29#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3]
WARNING: [Synth 8-3331] design data_to_transfer has unconnected port clk
WARNING: [Synth 8-3331] design data_to_transfer has unconnected port rst
WARNING: [Synth 8-3331] design data_to_transfer has unconnected port tx_full
WARNING: [Synth 8-3331] design data_to_transfer has unconnected port rx_empty_1
WARNING: [Synth 8-3331] design data_to_transfer has unconnected port rx_empty_2
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[7]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[6]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[5]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[4]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[3]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[2]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[1]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[0]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ID_2_occupied
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1108.680 ; gain = 121.160
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1108.680 ; gain = 121.160
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc]
Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc]
Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]
Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  BUFGCE => BUFGCTRL: 2 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1411.809 ; gain = 424.289
76 Infos, 24 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1411.809 ; gain = 424.289
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1417.859 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:35]
INFO: [Synth 8-638] synthesizing module 'ODDR' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (1#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0_clk_wiz' [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:127]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:130]
INFO: [Synth 8-638] synthesizing module 'IBUF' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (2#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:19468]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.750000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 13 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (3#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:25757]
INFO: [Synth 8-638] synthesizing module 'BUFG' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (4#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BUFGCE' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'BUFGCE' (5#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:617]
INFO: [Synth 8-638] synthesizing module 'BUFH' [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (6#1) [E:/programy/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:806]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0_clk_wiz' (7#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (8#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/clk_wiz_0.v:71]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6]
	Parameter HOR_TOTAL_TIME bound to: 1650 - type: integer 
	Parameter HOR_BLANK_START bound to: 1280 - type: integer 
	Parameter HOR_BLANK_TIME bound to: 370 - type: integer 
	Parameter HOR_SYNC_START bound to: 1390 - type: integer 
	Parameter HOR_SYNC_TIME bound to: 40 - type: integer 
	Parameter VER_TOTAL_TIME bound to: 750 - type: integer 
	Parameter VER_BLANK_START bound to: 720 - type: integer 
	Parameter VER_BLANK_TIME bound to: 30 - type: integer 
	Parameter VER_SYNC_START bound to: 725 - type: integer 
	Parameter VER_SYNC_TIME bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (9#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_timing.v:6]
INFO: [Synth 8-638] synthesizing module 'draw_background' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3]
	Parameter Y_T1 bound to: 40 - type: integer 
	Parameter X_T1 bound to: 600 - type: integer 
	Parameter Y_T2 bound to: 40 - type: integer 
	Parameter X_T2 bound to: 635 - type: integer 
	Parameter Y_T3 bound to: 40 - type: integer 
	Parameter X_T3 bound to: 670 - type: integer 
	Parameter Y_T4 bound to: 75 - type: integer 
	Parameter X_T4 bound to: 635 - type: integer 
	Parameter Y_T5 bound to: 110 - type: integer 
	Parameter X_T5 bound to: 635 - type: integer 
	Parameter Y_T6 bound to: 145 - type: integer 
	Parameter X_T6 bound to: 635 - type: integer 
	Parameter Y_T7 bound to: 180 - type: integer 
	Parameter X_T7 bound to: 635 - type: integer 
	Parameter Y_E1 bound to: 40 - type: integer 
	Parameter X_E1 bound to: 705 - type: integer 
	Parameter Y_E2 bound to: 75 - type: integer 
	Parameter X_E2 bound to: 705 - type: integer 
	Parameter Y_E3 bound to: 110 - type: integer 
	Parameter X_E3 bound to: 705 - type: integer 
	Parameter Y_E4 bound to: 145 - type: integer 
	Parameter X_E4 bound to: 705 - type: integer 
	Parameter Y_E5 bound to: 180 - type: integer 
	Parameter X_E5 bound to: 705 - type: integer 
	Parameter Y_E6 bound to: 40 - type: integer 
	Parameter X_E6 bound to: 740 - type: integer 
	Parameter Y_E7 bound to: 40 - type: integer 
	Parameter X_E7 bound to: 775 - type: integer 
	Parameter Y_E8 bound to: 110 - type: integer 
	Parameter X_E8 bound to: 740 - type: integer 
	Parameter Y_E9 bound to: 180 - type: integer 
	Parameter X_E9 bound to: 740 - type: integer 
	Parameter Y_E10 bound to: 180 - type: integer 
	Parameter X_E10 bound to: 775 - type: integer 
	Parameter Y_T11 bound to: 40 - type: integer 
	Parameter X_T11 bound to: 810 - type: integer 
	Parameter Y_T12 bound to: 40 - type: integer 
	Parameter X_T12 bound to: 845 - type: integer 
	Parameter Y_T13 bound to: 40 - type: integer 
	Parameter X_T13 bound to: 880 - type: integer 
	Parameter Y_T14 bound to: 75 - type: integer 
	Parameter X_T14 bound to: 845 - type: integer 
	Parameter Y_T15 bound to: 110 - type: integer 
	Parameter X_T15 bound to: 845 - type: integer 
	Parameter Y_T16 bound to: 145 - type: integer 
	Parameter X_T16 bound to: 845 - type: integer 
	Parameter Y_T17 bound to: 180 - type: integer 
	Parameter X_T17 bound to: 845 - type: integer 
	Parameter Y_R1 bound to: 40 - type: integer 
	Parameter X_R1 bound to: 915 - type: integer 
	Parameter Y_R2 bound to: 75 - type: integer 
	Parameter X_R2 bound to: 915 - type: integer 
	Parameter Y_R3 bound to: 110 - type: integer 
	Parameter X_R3 bound to: 915 - type: integer 
	Parameter Y_R4 bound to: 145 - type: integer 
	Parameter X_R4 bound to: 915 - type: integer 
	Parameter Y_R5 bound to: 180 - type: integer 
	Parameter X_R5 bound to: 915 - type: integer 
	Parameter Y_R6 bound to: 40 - type: integer 
	Parameter X_R6 bound to: 950 - type: integer 
	Parameter Y_R7 bound to: 75 - type: integer 
	Parameter X_R7 bound to: 985 - type: integer 
	Parameter Y_R8 bound to: 110 - type: integer 
	Parameter X_R8 bound to: 950 - type: integer 
	Parameter Y_R9 bound to: 145 - type: integer 
	Parameter X_R9 bound to: 985 - type: integer 
	Parameter Y_R10 bound to: 180 - type: integer 
	Parameter X_R10 bound to: 985 - type: integer 
	Parameter Y_I1 bound to: 40 - type: integer 
	Parameter X_I1 bound to: 1055 - type: integer 
	Parameter Y_I2 bound to: 75 - type: integer 
	Parameter X_I2 bound to: 1055 - type: integer 
	Parameter Y_I3 bound to: 110 - type: integer 
	Parameter X_I3 bound to: 1055 - type: integer 
	Parameter Y_I4 bound to: 145 - type: integer 
	Parameter X_I4 bound to: 1055 - type: integer 
	Parameter Y_I5 bound to: 180 - type: integer 
	Parameter X_I5 bound to: 1055 - type: integer 
	Parameter Y_I6 bound to: 40 - type: integer 
	Parameter X_I6 bound to: 1020 - type: integer 
	Parameter Y_I7 bound to: 40 - type: integer 
	Parameter X_I7 bound to: 1090 - type: integer 
	Parameter Y_I8 bound to: 180 - type: integer 
	Parameter X_I8 bound to: 1020 - type: integer 
	Parameter Y_I9 bound to: 180 - type: integer 
	Parameter X_I9 bound to: 1090 - type: integer 
	Parameter Y_S1 bound to: 40 - type: integer 
	Parameter X_S1 bound to: 1125 - type: integer 
	Parameter Y_S2 bound to: 40 - type: integer 
	Parameter X_S2 bound to: 1160 - type: integer 
	Parameter Y_S3 bound to: 40 - type: integer 
	Parameter X_S3 bound to: 1195 - type: integer 
	Parameter Y_S4 bound to: 75 - type: integer 
	Parameter X_S4 bound to: 1125 - type: integer 
	Parameter Y_S5 bound to: 110 - type: integer 
	Parameter X_S5 bound to: 1125 - type: integer 
	Parameter Y_S6 bound to: 110 - type: integer 
	Parameter X_S6 bound to: 1160 - type: integer 
	Parameter Y_S7 bound to: 110 - type: integer 
	Parameter X_S7 bound to: 1195 - type: integer 
	Parameter Y_S8 bound to: 145 - type: integer 
	Parameter X_S8 bound to: 1195 - type: integer 
	Parameter Y_S9 bound to: 180 - type: integer 
	Parameter X_S9 bound to: 1195 - type: integer 
	Parameter Y_S10 bound to: 180 - type: integer 
	Parameter X_S10 bound to: 1160 - type: integer 
	Parameter Y_S11 bound to: 180 - type: integer 
	Parameter X_S11 bound to: 1125 - type: integer 
	Parameter SIZE bound to: 35 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_background' (10#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_background.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3]
	Parameter X_CALIB bound to: 201 - type: integer 
	Parameter Y_CALIB bound to: 10 - type: integer 
	Parameter SIZE bound to: 35 - type: integer 
	Parameter RED_L bound to: 12'b111110101011 
	Parameter RED_D bound to: 12'b100000000000 
	Parameter RED_N bound to: 12'b111100000000 
	Parameter YELLOW_L bound to: 12'b111111111000 
	Parameter YELLOW_D bound to: 12'b101110110110 
	Parameter YELLOW_N bound to: 12'b111111110000 
	Parameter PINK_L bound to: 12'b111010001110 
	Parameter PINK_D bound to: 12'b100000001000 
	Parameter PINK_N bound to: 12'b111100001111 
	Parameter BLUE_L bound to: 12'b000010111111 
	Parameter BLUE_D bound to: 12'b000000001000 
	Parameter BLUE_N bound to: 12'b000000001111 
	Parameter GREEN_L bound to: 12'b100111111001 
	Parameter GREEN_D bound to: 12'b000010000000 
	Parameter GREEN_N bound to: 12'b000011110000 
	Parameter CYAN_L bound to: 12'b110011111111 
	Parameter CYAN_D bound to: 12'b000011001111 
	Parameter CYAN_N bound to: 12'b000011111111 
	Parameter I_BLOCK bound to: 16 - type: integer 
	Parameter O_BLOCK bound to: 17 - type: integer 
	Parameter T_BLOCK bound to: 18 - type: integer 
	Parameter S_BLOCK bound to: 19 - type: integer 
	Parameter Z_BLOCK bound to: 20 - type: integer 
	Parameter J_BLOCK bound to: 21 - type: integer 
	Parameter L_BLOCK bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (11#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect.v:3]
INFO: [Synth 8-638] synthesizing module 'randomizer' [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3]
INFO: [Synth 8-256] done synthesizing module 'randomizer' (12#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/random.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_rect_ctl' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3]
	Parameter FALL_DELAY bound to: 775 - type: integer 
	Parameter WAIT_FOR_BTN bound to: 0 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000001 
	Parameter IDLE bound to: 2 - type: integer 
	Parameter MOVE_DOWN bound to: 3 - type: integer 
	Parameter MOVE_LEFT bound to: 4 - type: integer 
	Parameter MOVE_RIGHT bound to: 5 - type: integer 
	Parameter HOLD_BTN bound to: 6 - type: integer 
	Parameter STOP bound to: 7 - type: integer 
	Parameter ROT bound to: 8 - type: integer 
	Parameter ROT_OFFSET bound to: 9 - type: integer 
	Parameter CHECK bound to: 10 - type: integer 
	Parameter NEW_BLOCK bound to: 11 - type: integer 
	Parameter I_BLOCK bound to: 16 - type: integer 
	Parameter O_BLOCK bound to: 17 - type: integer 
	Parameter T_BLOCK bound to: 18 - type: integer 
	Parameter S_BLOCK bound to: 19 - type: integer 
	Parameter Z_BLOCK bound to: 20 - type: integer 
	Parameter J_BLOCK bound to: 21 - type: integer 
	Parameter L_BLOCK bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_rect_ctl' (13#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_ctl.v:3]
INFO: [Synth 8-638] synthesizing module 'fallen_blocks' [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3]
	Parameter X_CALIB bound to: 201 - type: integer 
	Parameter Y_CALIB bound to: 10 - type: integer 
	Parameter SIZE bound to: 35 - type: integer 
	Parameter RED_L bound to: 12'b111110101011 
	Parameter RED_D bound to: 12'b100000000000 
	Parameter RED_N bound to: 12'b111100000000 
	Parameter YELLOW_L bound to: 12'b111111111000 
	Parameter YELLOW_D bound to: 12'b101110110110 
	Parameter YELLOW_N bound to: 12'b111111110000 
	Parameter PINK_L bound to: 12'b111010001110 
	Parameter PINK_D bound to: 12'b100000001000 
	Parameter PINK_N bound to: 12'b111100001111 
	Parameter BLUE_L bound to: 12'b000010111111 
	Parameter BLUE_D bound to: 12'b000000001000 
	Parameter BLUE_N bound to: 12'b000000001111 
	Parameter GREEN_L bound to: 12'b100111111001 
	Parameter GREEN_D bound to: 12'b000010000000 
	Parameter GREEN_N bound to: 12'b000011110000 
	Parameter CYAN_L bound to: 12'b110011111111 
	Parameter CYAN_D bound to: 12'b000011001111 
	Parameter CYAN_N bound to: 12'b000011111111 
INFO: [Synth 8-256] done synthesizing module 'fallen_blocks' (14#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fallen_blocks.v:3]
INFO: [Synth 8-638] synthesizing module 'draw_nxt_block' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4]
	Parameter X_CALIB bound to: -9 - type: integer 
	Parameter Y_CALIB bound to: 25 - type: integer 
	Parameter SIZE bound to: 35 - type: integer 
	Parameter RED_L bound to: 12'b111110101011 
	Parameter RED_D bound to: 12'b100000000000 
	Parameter RED_N bound to: 12'b111100000000 
	Parameter YELLOW_L bound to: 12'b111111111000 
	Parameter YELLOW_D bound to: 12'b101110110110 
	Parameter YELLOW_N bound to: 12'b111111110000 
	Parameter PINK_L bound to: 12'b111010001110 
	Parameter PINK_D bound to: 12'b100000001000 
	Parameter PINK_N bound to: 12'b111100001111 
	Parameter BLUE_L bound to: 12'b000010111111 
	Parameter BLUE_D bound to: 12'b000000001000 
	Parameter BLUE_N bound to: 12'b000000001111 
	Parameter GREEN_L bound to: 12'b100111111001 
	Parameter GREEN_D bound to: 12'b000010000000 
	Parameter GREEN_N bound to: 12'b000011110000 
	Parameter CYAN_L bound to: 12'b110011111111 
	Parameter CYAN_D bound to: 12'b000011001111 
	Parameter CYAN_N bound to: 12'b000011111111 
	Parameter I_BLOCK bound to: 16 - type: integer 
	Parameter O_BLOCK bound to: 17 - type: integer 
	Parameter T_BLOCK bound to: 18 - type: integer 
	Parameter S_BLOCK bound to: 19 - type: integer 
	Parameter Z_BLOCK bound to: 20 - type: integer 
	Parameter J_BLOCK bound to: 21 - type: integer 
	Parameter L_BLOCK bound to: 22 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_nxt_block' (15#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_nxt_block.v:4]
INFO: [Synth 8-638] synthesizing module 'draw_rect_char' [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23]
	Parameter COLOR bound to: 12'b000010011001 
	Parameter BACKGROUND bound to: 12'b001100111111 
	Parameter LETTERS_COLOR bound to: 12'b101010111100 
	Parameter XPOS bound to: 570 - type: integer 
	Parameter YPOS bound to: 400 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'addrx_reg' and it is trimmed from '11' to '3' bits. [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:96]
INFO: [Synth 8-256] done synthesizing module 'draw_rect_char' (16#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/draw_rect_char.v:23]
INFO: [Synth 8-638] synthesizing module 'font_rom' [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9]
INFO: [Synth 8-256] done synthesizing module 'font_rom' (17#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/font_rom.v:9]
INFO: [Synth 8-638] synthesizing module 'char_rom_16x16' [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3]
	Parameter SPACE bound to: 7'b0100000 
	Parameter COLON bound to: 7'b0111010 
	Parameter greater bound to: 7'b0111110 
	Parameter less bound to: 7'b0111100 
	Parameter NUM0 bound to: 7'b0110000 
	Parameter NUM1 bound to: 7'b0110001 
	Parameter NUM2 bound to: 7'b0110010 
	Parameter NUM3 bound to: 7'b0110011 
	Parameter NUM4 bound to: 7'b0110100 
	Parameter NUM5 bound to: 7'b0110101 
	Parameter NUM6 bound to: 7'b0110110 
	Parameter NUM7 bound to: 7'b0110111 
	Parameter NUM8 bound to: 7'b0111000 
	Parameter NUM9 bound to: 7'b0111001 
	Parameter A bound to: 7'b1000001 
	Parameter B bound to: 7'b1000010 
	Parameter C bound to: 7'b1000011 
	Parameter D bound to: 7'b1000100 
	Parameter E bound to: 7'b1000101 
	Parameter F bound to: 7'b1000110 
	Parameter G bound to: 7'b1000111 
	Parameter H bound to: 7'b1001000 
	Parameter I bound to: 7'b1001001 
	Parameter J bound to: 7'b1001010 
	Parameter K bound to: 7'b1001011 
	Parameter L bound to: 7'b1001100 
	Parameter M bound to: 7'b1001101 
	Parameter N bound to: 7'b1001110 
	Parameter O bound to: 7'b1001111 
	Parameter P bound to: 7'b1010000 
	Parameter Q bound to: 7'b1010001 
	Parameter R bound to: 7'b1010010 
	Parameter S bound to: 7'b1010011 
	Parameter T bound to: 7'b1010100 
	Parameter U bound to: 7'b1010101 
	Parameter V bound to: 7'b1010110 
	Parameter W bound to: 7'b1010111 
	Parameter X bound to: 7'b1011000 
	Parameter Y bound to: 7'b1011001 
	Parameter Z bound to: 7'b1011010 
	Parameter a bound to: 7'b1100001 
	Parameter b bound to: 7'b1100010 
	Parameter c bound to: 7'b1100011 
	Parameter d bound to: 7'b1100100 
	Parameter e bound to: 7'b1100101 
	Parameter f bound to: 7'b1100110 
	Parameter g bound to: 7'b1100111 
	Parameter h bound to: 7'b1101000 
	Parameter i bound to: 7'b1101001 
	Parameter j bound to: 7'b1101010 
	Parameter k bound to: 7'b1101011 
	Parameter l bound to: 7'b1101100 
	Parameter m bound to: 7'b1101101 
	Parameter n bound to: 7'b1101110 
	Parameter o bound to: 7'b1101111 
	Parameter p bound to: 7'b1110000 
	Parameter q bound to: 7'b1110001 
	Parameter r bound to: 7'b1110010 
	Parameter s bound to: 7'b1110011 
	Parameter t bound to: 7'b1110100 
	Parameter u bound to: 7'b1110101 
	Parameter v bound to: 7'b1110110 
	Parameter w bound to: 7'b1110111 
	Parameter x bound to: 7'b1111000 
	Parameter y bound to: 7'b1111001 
	Parameter z bound to: 7'b1111010 
INFO: [Synth 8-256] done synthesizing module 'char_rom_16x16' (18#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/char_rom_16x16.v:3]
INFO: [Synth 8-638] synthesizing module 'bin_to_BCD_converter' [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3]
INFO: [Synth 8-256] done synthesizing module 'bin_to_BCD_converter' (19#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/bin_to_BCD_converter.v:3]
INFO: [Synth 8-638] synthesizing module 'board_ID' [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23]
INFO: [Synth 8-256] done synthesizing module 'board_ID' (20#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/board_ID.v:23]
INFO: [Synth 8-638] synthesizing module 'data_to_transfer' [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23]
INFO: [Synth 8-256] done synthesizing module 'data_to_transfer' (21#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/data_to_transfer.v:23]
WARNING: [Synth 8-350] instance 'my_data_to_transfer' of module 'data_to_transfer' requires 8 connections, but only 5 given [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:294]
INFO: [Synth 8-638] synthesizing module 'serializer' [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1]
INFO: [Synth 8-226] default block is never used [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:12]
INFO: [Synth 8-256] done synthesizing module 'serializer' (22#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/serializer.v:1]
INFO: [Synth 8-638] synthesizing module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter DVSR bound to: 163 - type: integer 
	Parameter DVSR_BIT bound to: 8 - type: integer 
	Parameter FIFO_W bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3]
	Parameter N bound to: 8 - type: integer 
	Parameter M bound to: 163 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (23#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/mod_m_counter.v:3]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (24#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_rx.v:3]
INFO: [Synth 8-638] synthesizing module 'fifo' [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3]
	Parameter B bound to: 8 - type: integer 
	Parameter W bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'fifo' (25#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/fifo.v:3]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (26#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart_tx.v:3]
INFO: [Synth 8-256] done synthesizing module 'uart' (27#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/uart.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:320]
WARNING: [Synth 8-689] width (32) of port connection 'data_out' does not match port width (8) of module 'uart' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:332]
INFO: [Synth 8-638] synthesizing module 'mux' [F:/Project_tetris/uec2_projekt/vivado/rtl/mux.v:3]
WARNING: [Synth 8-6014] Unused sequential element data_2_1_reg was removed.  [F:/Project_tetris/uec2_projekt/vivado/rtl/mux.v:30]
WARNING: [Synth 8-6014] Unused sequential element data_2_2_reg was removed.  [F:/Project_tetris/uec2_projekt/vivado/rtl/mux.v:31]
WARNING: [Synth 8-6014] Unused sequential element data_2_3_reg was removed.  [F:/Project_tetris/uec2_projekt/vivado/rtl/mux.v:32]
WARNING: [Synth 8-6014] Unused sequential element data_2_4_reg was removed.  [F:/Project_tetris/uec2_projekt/vivado/rtl/mux.v:33]
INFO: [Synth 8-256] done synthesizing module 'mux' (28#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/mux.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'mux_in_1' does not match port width (8) of module 'mux' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:339]
WARNING: [Synth 8-689] width (32) of port connection 'mux_in_2' does not match port width (8) of module 'mux' [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:340]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (29#1) [F:/Project_tetris/uec2_projekt/vivado/rtl/vga_example.v:3]
WARNING: [Synth 8-3331] design mux has unconnected port mux_in_1[7]
WARNING: [Synth 8-3331] design mux has unconnected port mux_in_1[6]
WARNING: [Synth 8-3331] design mux has unconnected port mux_in_1[5]
WARNING: [Synth 8-3331] design mux has unconnected port mux_in_1[4]
WARNING: [Synth 8-3331] design mux has unconnected port mux_in_1[3]
WARNING: [Synth 8-3331] design mux has unconnected port mux_in_1[2]
WARNING: [Synth 8-3331] design mux has unconnected port mux_in_1[1]
WARNING: [Synth 8-3331] design mux has unconnected port mux_in_1[0]
WARNING: [Synth 8-3331] design data_to_transfer has unconnected port clk
WARNING: [Synth 8-3331] design data_to_transfer has unconnected port rst
WARNING: [Synth 8-3331] design data_to_transfer has unconnected port tx_full
WARNING: [Synth 8-3331] design data_to_transfer has unconnected port rx_empty_1
WARNING: [Synth 8-3331] design data_to_transfer has unconnected port rx_empty_2
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[7]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[6]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[5]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[4]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[3]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[2]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[1]
WARNING: [Synth 8-3331] design board_ID has unconnected port external_ID_2[0]
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port pad_U
WARNING: [Synth 8-3331] design draw_rect_ctl has unconnected port ID_2_occupied
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1489.047 ; gain = 71.188
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1489.047 ; gain = 71.188
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc]
Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/vga_example.xdc]
Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]
Finished Parsing XDC File [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/Project_tetris/uec2_projekt/vivado/constraints/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1516.566 ; gain = 98.707
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Sep  8 21:53:17 2021...
