# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Lab9.srcs/sources_1/new/Registers.vhd" \
"../../../../Lab9.srcs/sim_1/new/TB_Register.vhd" \

# Do not sort compile order
nosort
