// Seed: 3720196803
module module_0 (
    output uwire id_0,
    output tri0  id_1,
    input  wor   id_2,
    output tri   id_3
);
  wire id_5;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    input uwire id_2
    , id_18,
    input wire id_3,
    input uwire id_4,
    input tri id_5,
    input supply1 id_6,
    output wor id_7,
    input supply0 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input wor id_11,
    input tri1 id_12,
    input supply0 id_13,
    output tri1 id_14,
    output tri1 id_15,
    output wor id_16
);
  assign id_15 = 1;
  assign id_9  = (-1'h0);
  assign id_7  = -1;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_6,
      id_14
  );
endmodule
