

================================================================
== Vitis HLS Report for 'DebayerG'
================================================================
* Date:           Mon Jun 17 21:38:12 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  4.854 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+------------+-----+------------+---------+
    |   Latency (cycles)   |   Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |     max    | min |     max    |   Type  |
    +---------+------------+----------+------------+-----+------------+---------+
    |       33|  4296015888|  0.222 us|  28.929 sec|   33|  4296015888|       no|
    +---------+------------+----------+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   |  Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |   Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_315_3  |       32|  4296015887|  16 ~ 65551|          -|          -|  2 ~ 65537|        no|
        +--------------------+---------+------------+------------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:271]   --->   Operation 5 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_lcssa50195052 = alloca i32 1"   --->   Operation 6 'alloca' 'p_lcssa50195052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_lcssa50215054 = alloca i32 1"   --->   Operation 7 'alloca' 'p_lcssa50215054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_lcssa50225056 = alloca i32 1"   --->   Operation 8 'alloca' 'p_lcssa50225056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_lcssa50235058 = alloca i32 1"   --->   Operation 9 'alloca' 'p_lcssa50235058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_lcssa50255060 = alloca i32 1"   --->   Operation 10 'alloca' 'p_lcssa50255060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_lcssa50265062 = alloca i32 1"   --->   Operation 11 'alloca' 'p_lcssa50265062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_lcssa50275064 = alloca i32 1"   --->   Operation 12 'alloca' 'p_lcssa50275064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_lcssa50295066 = alloca i32 1"   --->   Operation 13 'alloca' 'p_lcssa50295066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_lcssa50305068 = alloca i32 1"   --->   Operation 14 'alloca' 'p_lcssa50305068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_lcssa50315070 = alloca i32 1"   --->   Operation 15 'alloca' 'p_lcssa50315070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_lcssa50335072 = alloca i32 1"   --->   Operation 16 'alloca' 'p_lcssa50335072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_lcssa50345074 = alloca i32 1"   --->   Operation 17 'alloca' 'p_lcssa50345074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_lcssa50355076 = alloca i32 1"   --->   Operation 18 'alloca' 'p_lcssa50355076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_lcssa50375078 = alloca i32 1"   --->   Operation 19 'alloca' 'p_lcssa50375078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_lcssa50385080 = alloca i32 1"   --->   Operation 20 'alloca' 'p_lcssa50385080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_lcssa51955201 = alloca i32 1"   --->   Operation 21 'alloca' 'p_lcssa51955201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_lcssa51965203 = alloca i32 1"   --->   Operation 22 'alloca' 'p_lcssa51965203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_lcssa51975205 = alloca i32 1"   --->   Operation 23 'alloca' 'p_lcssa51975205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_lcssa51985207 = alloca i32 1"   --->   Operation 24 'alloca' 'p_lcssa51985207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_lcssa51995209 = alloca i32 1"   --->   Operation 25 'alloca' 'p_lcssa51995209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%bayerPhase_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %bayerPhase_read"   --->   Operation 26 'read' 'bayerPhase_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%width_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %width"   --->   Operation 27 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%height_read = read i16 @_ssdm_op_Read.ap_stable.i16, i16 %height"   --->   Operation 28 'read' 'height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bayerPhase_c1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %bayerPhase_c1, i16 %bayerPhase_read_1"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %width, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %height, void @ap_stable_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %imgG, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %imgBayer, void @empty_24, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln274 = zext i16 %height_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:274]   --->   Operation 35 'zext' 'zext_ln274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.85ns)   --->   "%loopHeight = add i17 %zext_ln274, i17 2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:274]   --->   Operation 36 'add' 'loopHeight' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i16 %width_read" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:275]   --->   Operation 37 'zext' 'zext_ln275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.85ns)   --->   "%loopWidth = add i17 %zext_ln275, i17 2" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:275]   --->   Operation 38 'add' 'loopWidth' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%x_phase = trunc i16 %bayerPhase_read_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:293]   --->   Operation 39 'trunc' 'x_phase' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln293_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %bayerPhase_read_1, i32 1, i32 15" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:293]   --->   Operation 40 'partselect' 'trunc_ln293_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln271 = store i17 0, i17 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:271]   --->   Operation 41 'store' 'store_ln271' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln315 = br void %VITIS_LOOP_318_4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:315]   --->   Operation 42 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%y_7 = load i17 %y"   --->   Operation 43 'load' 'y_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.86ns)   --->   "%icmp_ln315 = icmp_eq  i17 %y_7, i17 %loopHeight" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:315]   --->   Operation 44 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.86ns)   --->   "%y_8 = add i17 %y_7, i17 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:315]   --->   Operation 45 'add' 'y_8' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %VITIS_LOOP_318_4.split, void %for.end749" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:315]   --->   Operation 46 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_lcssa50195052_load = load i10 %p_lcssa50195052"   --->   Operation 47 'load' 'p_lcssa50195052_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%p_lcssa50215054_load = load i10 %p_lcssa50215054"   --->   Operation 48 'load' 'p_lcssa50215054_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_lcssa50225056_load = load i10 %p_lcssa50225056"   --->   Operation 49 'load' 'p_lcssa50225056_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_lcssa50235058_load = load i10 %p_lcssa50235058"   --->   Operation 50 'load' 'p_lcssa50235058_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_lcssa50255060_load = load i10 %p_lcssa50255060"   --->   Operation 51 'load' 'p_lcssa50255060_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_lcssa50265062_load = load i10 %p_lcssa50265062"   --->   Operation 52 'load' 'p_lcssa50265062_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_lcssa50275064_load = load i10 %p_lcssa50275064"   --->   Operation 53 'load' 'p_lcssa50275064_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%p_lcssa50295066_load = load i10 %p_lcssa50295066"   --->   Operation 54 'load' 'p_lcssa50295066_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_lcssa50305068_load = load i10 %p_lcssa50305068"   --->   Operation 55 'load' 'p_lcssa50305068_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_lcssa50315070_load = load i10 %p_lcssa50315070"   --->   Operation 56 'load' 'p_lcssa50315070_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_lcssa50335072_load = load i10 %p_lcssa50335072"   --->   Operation 57 'load' 'p_lcssa50335072_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_lcssa50345074_load = load i10 %p_lcssa50345074"   --->   Operation 58 'load' 'p_lcssa50345074_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_lcssa50355076_load = load i10 %p_lcssa50355076"   --->   Operation 59 'load' 'p_lcssa50355076_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_lcssa50375078_load = load i10 %p_lcssa50375078"   --->   Operation 60 'load' 'p_lcssa50375078_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_lcssa50385080_load = load i10 %p_lcssa50385080"   --->   Operation 61 'load' 'p_lcssa50385080_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%p_lcssa51955201_load = load i10 %p_lcssa51955201"   --->   Operation 62 'load' 'p_lcssa51955201_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%p_lcssa51965203_load = load i10 %p_lcssa51965203"   --->   Operation 63 'load' 'p_lcssa51965203_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_lcssa51975205_load = load i10 %p_lcssa51975205"   --->   Operation 64 'load' 'p_lcssa51975205_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%p_lcssa51985207_load = load i10 %p_lcssa51985207"   --->   Operation 65 'load' 'p_lcssa51985207_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_lcssa51995209_load = load i10 %p_lcssa51995209"   --->   Operation 66 'load' 'p_lcssa51995209_load' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.86ns)   --->   "%cmp84 = icmp_ult  i17 %y_7, i17 %zext_ln274" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:274]   --->   Operation 67 'icmp' 'cmp84' <Predicate = (!icmp_ln315)> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%empty_166 = wait i32 @_ssdm_op_Wait"   --->   Operation 68 'wait' 'empty_166' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln271 = store i17 %y_8, i17 %y" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:271]   --->   Operation 69 'store' 'store_ln271' <Predicate = (!icmp_ln315)> <Delay = 0.42>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%ret_ln591 = ret" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:591]   --->   Operation 70 'ret' 'ret_ln591' <Predicate = (icmp_ln315)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.99>
ST_3 : Operation 71 [1/1] (0.86ns)   --->   "%out_y = add i17 %y_7, i17 131070"   --->   Operation 71 'add' 'out_y' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%empty = trunc i17 %out_y"   --->   Operation 72 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%and226_cast = zext i1 %empty"   --->   Operation 73 'zext' 'and226_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.26ns)   --->   "%xor = xor i15 %trunc_ln293_1, i15 %and226_cast" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:293]   --->   Operation 74 'xor' 'xor' <Predicate = true> <Delay = 0.26> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.84ns)   --->   "%cmp689 = icmp_eq  i15 %and226_cast, i15 %trunc_ln293_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:293]   --->   Operation 75 'icmp' 'cmp689' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.86ns)   --->   "%cmp170 = icmp_ne  i17 %y_7, i17 0"   --->   Operation 76 'icmp' 'cmp170' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [2/2] (1.29ns)   --->   "%call_ln275 = call void @DebayerG_Pipeline_VITIS_LOOP_318_4, i10 %p_lcssa51995209_load, i10 %p_lcssa51985207_load, i10 %p_lcssa51975205_load, i10 %p_lcssa51965203_load, i10 %p_lcssa51955201_load, i10 %p_lcssa50385080_load, i10 %p_lcssa50375078_load, i10 %p_lcssa50355076_load, i10 %p_lcssa50345074_load, i10 %p_lcssa50335072_load, i10 %p_lcssa50315070_load, i10 %p_lcssa50305068_load, i10 %p_lcssa50295066_load, i10 %p_lcssa50275064_load, i10 %p_lcssa50265062_load, i10 %p_lcssa50255060_load, i10 %p_lcssa50235058_load, i10 %p_lcssa50225056_load, i10 %p_lcssa50215054_load, i10 %p_lcssa50195052_load, i17 %loopWidth, i30 %imgG, i1 %x_phase, i15 %xor, i1 %cmp689, i17 %out_y, i16 %width_read, i1 %cmp170, i1 %cmp84, i10 %imgBayer, i10 %p_lcssa51995209, i10 %p_lcssa51985207, i10 %p_lcssa51975205, i10 %p_lcssa51965203, i10 %p_lcssa51955201, i10 %p_lcssa50385080, i10 %p_lcssa50375078, i10 %p_lcssa50355076, i10 %p_lcssa50345074, i10 %p_lcssa50335072, i10 %p_lcssa50315070, i10 %p_lcssa50305068, i10 %p_lcssa50295066, i10 %p_lcssa50275064, i10 %p_lcssa50265062, i10 %p_lcssa50255060, i10 %p_lcssa50235058, i10 %p_lcssa50225056, i10 %p_lcssa50215054, i10 %p_lcssa50195052, i10 %DIV1_TABLE, i18 %DIV2_TABLE" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:275]   --->   Operation 77 'call' 'call_ln275' <Predicate = true> <Delay = 1.29> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln282 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 65537, i64 32769" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:282]   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln282' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:315]   --->   Operation 79 'specloopname' 'specloopname_ln315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (0.00ns)   --->   "%call_ln275 = call void @DebayerG_Pipeline_VITIS_LOOP_318_4, i10 %p_lcssa51995209_load, i10 %p_lcssa51985207_load, i10 %p_lcssa51975205_load, i10 %p_lcssa51965203_load, i10 %p_lcssa51955201_load, i10 %p_lcssa50385080_load, i10 %p_lcssa50375078_load, i10 %p_lcssa50355076_load, i10 %p_lcssa50345074_load, i10 %p_lcssa50335072_load, i10 %p_lcssa50315070_load, i10 %p_lcssa50305068_load, i10 %p_lcssa50295066_load, i10 %p_lcssa50275064_load, i10 %p_lcssa50265062_load, i10 %p_lcssa50255060_load, i10 %p_lcssa50235058_load, i10 %p_lcssa50225056_load, i10 %p_lcssa50215054_load, i10 %p_lcssa50195052_load, i17 %loopWidth, i30 %imgG, i1 %x_phase, i15 %xor, i1 %cmp689, i17 %out_y, i16 %width_read, i1 %cmp170, i1 %cmp84, i10 %imgBayer, i10 %p_lcssa51995209, i10 %p_lcssa51985207, i10 %p_lcssa51975205, i10 %p_lcssa51965203, i10 %p_lcssa51955201, i10 %p_lcssa50385080, i10 %p_lcssa50375078, i10 %p_lcssa50355076, i10 %p_lcssa50345074, i10 %p_lcssa50335072, i10 %p_lcssa50315070, i10 %p_lcssa50305068, i10 %p_lcssa50295066, i10 %p_lcssa50275064, i10 %p_lcssa50265062, i10 %p_lcssa50255060, i10 %p_lcssa50235058, i10 %p_lcssa50225056, i10 %p_lcssa50215054, i10 %p_lcssa50195052, i10 %DIV1_TABLE, i18 %DIV2_TABLE" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:275]   --->   Operation 80 'call' 'call_ln275' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln315 = br void %VITIS_LOOP_318_4" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:315]   --->   Operation 81 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.734ns, clock uncertainty: 1.818ns.

 <State 1>: 1.838ns
The critical path consists of the following:
	wire read operation ('bayerPhase') on port 'bayerPhase_read' [30]  (0.000 ns)
	fifo write operation ('write_ln0') on port 'bayerPhase_c1' [34]  (1.838 ns)

 <State 2>: 1.290ns
The critical path consists of the following:
	'load' operation 17 bit ('y') on local variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:271 [48]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln315', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:315) [49]  (0.863 ns)
	'store' operation 0 bit ('store_ln271', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:271) of variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:315 on local variable 'y', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:271 [84]  (0.427 ns)

 <State 3>: 2.995ns
The critical path consists of the following:
	'add' operation 17 bit ('out_y') [75]  (0.863 ns)
	'icmp' operation 1 bit ('cmp689', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:293) [79]  (0.842 ns)
	'call' operation 0 bit ('call_ln275', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_demosaic_0_0_synth_1/prj/sol/.autopilot/db/v_demosaic.cpp:275) to 'DebayerG_Pipeline_VITIS_LOOP_318_4' [83]  (1.290 ns)

 <State 4>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
