// Seed: 984825003
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4, id_5, id_6;
  tri0 id_7;
  assign id_4 = id_5 == 1;
  wire id_8;
  assign id_7 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
  wire id_12;
  assign id_5 = id_2;
  wire id_13;
  id_14(
      id_13, 1
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  always_latch @(posedge 1) begin
    id_10 = id_8[1] !=? 1;
  end
  module_0(
      id_1, id_5, id_10
  );
endmodule
