{"vcs1":{"timestamp_begin":1738064249.610870536, "rt":0.25, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1738064249.936190561, "rt":0.25, "ut":0.16, "st":0.08}}
{"link":{"timestamp_begin":1738064250.239073719, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1738064249.388802652}
{"VCS_COMP_START_TIME": 1738064249.388802652}
{"VCS_COMP_END_TIME": 1738064250.453298231}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150352}}
