# RISC-V Processor

This project will eventually be a processor utilizing the RISC-V RV32I unprivileged instruction set architecture.
Right now, I am implementing some of the building blocks of a cpu (registers, adders, etc) and researching the details of the RISC-V architecture.
