// Seed: 2456838008
module module_0 (
    id_1,
    module_0
);
  inout wire id_2;
  inout wire id_1;
  parameter id_3 = !1 | 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd85
) (
    output wor id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input wire id_7,
    output tri0 _id_8
);
  assign id_5 = 1;
  localparam id_10 = -1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  logic [id_8 : -1] id_11;
  ;
  nor primCall (id_4, id_6, id_3);
  wire id_12;
  wire id_13;
  assign id_5 = 1;
  wire [-1 : -1 'b0] id_14;
  assign id_12 = id_14;
endmodule
