// Seed: 1598566947
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output wire id_5,
    input wor id_6,
    input tri id_7,
    input wire id_8,
    input tri id_9,
    input tri id_10,
    output tri1 id_11,
    input supply1 id_12,
    output supply0 id_13
);
  logic id_15;
  localparam id_16 = 1;
  localparam id_17 = 1;
  wire id_18;
  parameter id_19 = id_16;
  logic id_20;
  ;
  uwire id_21 = -1;
  assign id_5 = id_21 == id_8;
endmodule
module module_1 #(
    parameter id_13 = 32'd91,
    parameter id_6  = 32'd31
) (
    input wire id_0,
    input tri1 id_1,
    output supply0 id_2,
    input tri id_3,
    output tri0 id_4,
    input supply0 id_5,
    input wire _id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri0 id_9,
    output tri id_10,
    input tri0 id_11
    , _id_13
);
  always @(1 or negedge -1) begin : LABEL_0
    $unsigned(29);
    ;
  end
  wire [id_13  |  -1 : id_13] id_14, id_15, id_16, id_17, id_18, id_19;
  module_0 modCall_1 (
      id_5,
      id_11,
      id_5,
      id_0,
      id_2,
      id_4,
      id_8,
      id_1,
      id_8,
      id_7,
      id_9,
      id_2,
      id_3,
      id_4
  );
  logic [-1 : id_6] id_20;
endmodule
