{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637708705285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637708705285 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 23 17:05:05 2021 " "Processing started: Tue Nov 23 17:05:05 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637708705285 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708705285 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyecto -c Proyecto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708705286 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637708705725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637708705726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment7_deco.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment7_deco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment7_deco " "Found entity 1: segment7_deco" {  } { { "segment7_deco.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/segment7_deco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.sv 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719850 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Extend.sv(13) " "Verilog HDL warning at Extend.sv(13): extended using \"x\" or \"z\"" {  } { { "Extend.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Extend.sv" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637708719850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file Extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Extend " "Found entity 1: Extend" {  } { { "Extend.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OUT out Demux_1_to_16.sv(4) " "Verilog HDL Declaration information at Demux_1_to_16.sv(4): object \"OUT\" differs only in case from object \"out\" in the same scope" {  } { { "Demux_1_to_16.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Demux_1_to_16.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637708719851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demux_1_to_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file Demux_1_to_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Demux_1_to_16 " "Found entity 1: Demux_1_to_16" {  } { { "Demux_1_to_16.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Demux_1_to_16.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.sv 1 1 " "Found 1 design units, including 1 entities, in source file Register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Register.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_2_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux_2_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2_to_1 " "Found entity 1: Mux_2_to_1" {  } { { "Mux_2_to_1.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Mux_2_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux_16_to_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file Mux_16_to_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_16_to_1 " "Found entity 1: Mux_16_to_1" {  } { { "Mux_16_to_1.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Mux_16_to_1.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/PC.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Plus4.sv 1 1 " "Found 1 design units, including 1 entities, in source file Plus4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Plus4 " "Found entity 1: Plus4" {  } { { "Plus4.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Plus4.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file DataMemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataMemory.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegisterFile.sv 1 1 " "Found 1 design units, including 1 entities, in source file RegisterFile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719859 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "MainDecoder.sv(34) " "Verilog HDL warning at MainDecoder.sv(34): extended using \"x\" or \"z\"" {  } { { "MainDecoder.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/MainDecoder.sv" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637708719860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MainDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file MainDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MainDecoder " "Found entity 1: MainDecoder" {  } { { "MainDecoder.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/MainDecoder.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC_Logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file PC_Logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Logic " "Found entity 1: PC_Logic" {  } { { "PC_Logic.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/PC_Logic.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719861 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUDecoder.sv(17) " "Verilog HDL warning at ALUDecoder.sv(17): extended using \"x\" or \"z\"" {  } { { "ALUDecoder.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALUDecoder.sv" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637708719862 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "ALUDecoder.sv(19) " "Verilog HDL warning at ALUDecoder.sv(19): extended using \"x\" or \"z\"" {  } { { "ALUDecoder.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALUDecoder.sv" 19 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1637708719862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUDecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUDecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUDecoder " "Found entity 1: ALUDecoder" {  } { { "ALUDecoder.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALUDecoder.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ConditionalLogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file ConditionalLogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionalLogic " "Found entity 1: ConditionalLogic" {  } { { "ConditionalLogic.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ConditionalLogic.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file Decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.sv 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit_tb " "Found entity 1: ControlUnit_tb" {  } { { "ControlUnit_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALUControlDeco.sv 1 1 " "Found 1 design units, including 1 entities, in source file ALUControlDeco.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUControlDeco " "Found entity 1: ALUControlDeco" {  } { { "ALUControlDeco.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALUControlDeco.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file Alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "Alu_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Alu_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataPath.sv 1 1 " "Found 1 design units, including 1 entities, in source file DataPath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "DataPath.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "InstructionMemory.v 1 1 " "Found 1 design units, including 1 entities, in source file InstructionMemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/InstructionMemory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DataMemoryRam.v 1 1 " "Found 1 design units, including 1 entities, in source file DataMemoryRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemoryRam " "Found entity 1: DataMemoryRam" {  } { { "DataMemoryRam.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataMemoryRam.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.sv 1 1 " "Found 1 design units, including 1 entities, in source file CPU.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file Processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "Processor.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeMem.sv 1 1 " "Found 1 design units, including 1 entities, in source file writeMem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 writeMem " "Found entity 1: writeMem" {  } { { "writeMem.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/writeMem.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file Chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Chipset " "Found entity 1: Chipset" {  } { { "Chipset.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Chipset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/processor_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romtb.sv 1 1 " "Found 1 design units, including 1 entities, in source file romtb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 romtb " "Found entity 1: romtb" {  } { { "romtb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romtest.v 1 1 " "Found 1 design units, including 1 entities, in source file romtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 romtest " "Found entity 1: romtest" {  } { { "romtest.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file ram_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_tb " "Found entity 1: ram_tb" {  } { { "ram_tb.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ram_tb.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708719877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708719877 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 ALU.sv(28) " "Verilog HDL Implicit Net warning at ALU.sv(28): created implicit net for \"o1\"" {  } { { "ALU.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708719877 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 ALU.sv(29) " "Verilog HDL Implicit Net warning at ALU.sv(29): created implicit net for \"o2\"" {  } { { "ALU.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708719877 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 ALU.sv(30) " "Verilog HDL Implicit Net warning at ALU.sv(30): created implicit net for \"o3\"" {  } { { "ALU.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ALU.sv" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708719877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Processor " "Elaborating entity \"Processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637708719950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romtest romtest:Rom " "Elaborating entity \"romtest\" for hierarchy \"romtest:Rom\"" {  } { { "Processor.sv" "Rom" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708719965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romtest:Rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romtest:Rom\|altsyncram:altsyncram_component\"" {  } { { "romtest.v" "altsyncram_component" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romtest:Rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romtest:Rom\|altsyncram:altsyncram_component\"" {  } { { "romtest.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720029 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romtest:Rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"romtest:Rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Instructions.mif " "Parameter \"init_file\" = \"Instructions.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK1 " "Parameter \"outdata_reg_a\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720029 ""}  } { { "romtest.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/romtest.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637708720029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4me1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4me1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4me1 " "Found entity 1: altsyncram_4me1" {  } { { "db/altsyncram_4me1.tdf" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_4me1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708720147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708720147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4me1 romtest:Rom\|altsyncram:altsyncram_component\|altsyncram_4me1:auto_generated " "Elaborating entity \"altsyncram_4me1\" for hierarchy \"romtest:Rom\|altsyncram:altsyncram_component\|altsyncram_4me1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708720206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708720206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a romtest:Rom\|altsyncram:altsyncram_component\|altsyncram_4me1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"romtest:Rom\|altsyncram:altsyncram_component\|altsyncram_4me1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_4me1.tdf" "rden_decode" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_4me1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708720269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708720269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb romtest:Rom\|altsyncram:altsyncram_component\|altsyncram_4me1:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"romtest:Rom\|altsyncram:altsyncram_component\|altsyncram_4me1:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_4me1.tdf" "mux2" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_4me1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:Ram " "Elaborating entity \"RAM\" for hierarchy \"RAM:Ram\"" {  } { { "Processor.sv" "Ram" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:Ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:Ram\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "altsyncram_component" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:Ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:Ram\|altsyncram:altsyncram_component\"" {  } { { "RAM.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720299 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:Ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:Ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ramdata.mif " "Parameter \"init_file\" = \"ramdata.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637708720299 ""}  } { { "RAM.v" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RAM.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637708720299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lun1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lun1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lun1 " "Found entity 1: altsyncram_lun1" {  } { { "db/altsyncram_lun1.tdf" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_lun1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708720370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708720370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lun1 RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated " "Elaborating entity \"altsyncram_lun1\" for hierarchy \"RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720370 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "2 65536 0 1 1 " "2 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 1 " "Addresses ranging from 0 to 1 are not initialized" {  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ramdata.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ramdata.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1637708720386 ""}  } { { "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ramdata.mif" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ramdata.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1637708720386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708720761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708720761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_lun1.tdf" "decode3" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_lun1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637708720816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708720816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated\|mux_tfb:mux2 " "Elaborating entity \"mux_tfb\" for hierarchy \"RAM:Ram\|altsyncram:altsyncram_component\|altsyncram_lun1:auto_generated\|mux_tfb:mux2\"" {  } { { "db/altsyncram_lun1.tdf" "mux2" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/db/altsyncram_lun1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:cpu " "Elaborating entity \"CPU\" for hierarchy \"CPU:cpu\"" {  } { { "Processor.sv" "cpu" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit CPU:cpu\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"CPU:cpu\|ControlUnit:CU\"" {  } { { "CPU.sv" "CU" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder " "Elaborating entity \"Decoder\" for hierarchy \"CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\"" {  } { { "ControlUnit.sv" "CUDecoder" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainDecoder CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|MainDecoder:MainDeco " "Elaborating entity \"MainDecoder\" for hierarchy \"CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|MainDecoder:MainDeco\"" {  } { { "Decoder.sv" "MainDeco" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUDecoder CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|ALUDecoder:ALUDeco " "Elaborating entity \"ALUDecoder\" for hierarchy \"CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|ALUDecoder:ALUDeco\"" {  } { { "Decoder.sv" "ALUDeco" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Logic CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|PC_Logic:PcLogic " "Elaborating entity \"PC_Logic\" for hierarchy \"CPU:cpu\|ControlUnit:CU\|Decoder:CUDecoder\|PC_Logic:PcLogic\"" {  } { { "Decoder.sv" "PcLogic" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Decoder.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionalLogic CPU:cpu\|ControlUnit:CU\|ConditionalLogic:CLogic " "Elaborating entity \"ConditionalLogic\" for hierarchy \"CPU:cpu\|ControlUnit:CU\|ConditionalLogic:CLogic\"" {  } { { "ControlUnit.sv" "CLogic" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ControlUnit.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CPU:cpu\|ControlUnit:CU\|ConditionalLogic:CLogic\|Register:R1 " "Elaborating entity \"Register\" for hierarchy \"CPU:cpu\|ControlUnit:CU\|ConditionalLogic:CLogic\|Register:R1\"" {  } { { "ConditionalLogic.sv" "R1" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/ConditionalLogic.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath CPU:cpu\|DataPath:DP " "Elaborating entity \"DataPath\" for hierarchy \"CPU:cpu\|DataPath:DP\"" {  } { { "CPU.sv" "DP" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/CPU.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 CPU:cpu\|DataPath:DP\|Mux_2_to_1:PCSrcMux " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"CPU:cpu\|DataPath:DP\|Mux_2_to_1:PCSrcMux\"" {  } { { "DataPath.sv" "PCSrcMux" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:cpu\|DataPath:DP\|PC:PCReg " "Elaborating entity \"PC\" for hierarchy \"CPU:cpu\|DataPath:DP\|PC:PCReg\"" {  } { { "DataPath.sv" "PCReg" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Plus4 CPU:cpu\|DataPath:DP\|Plus4:PCAdder1 " "Elaborating entity \"Plus4\" for hierarchy \"CPU:cpu\|DataPath:DP\|Plus4:PCAdder1\"" {  } { { "DataPath.sv" "PCAdder1" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720843 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Plus4.sv(9) " "Verilog HDL assignment warning at Plus4.sv(9): truncated value with size 32 to match size of target (16)" {  } { { "Plus4.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Plus4.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637708720844 "|Processor|CPU:cpu|DataPath:DP|Plus4:PCAdder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 CPU:cpu\|DataPath:DP\|Mux_2_to_1:ra1mux " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"CPU:cpu\|DataPath:DP\|Mux_2_to_1:ra1mux\"" {  } { { "DataPath.sv" "ra1mux" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile CPU:cpu\|DataPath:DP\|RegisterFile:RegFile " "Elaborating entity \"RegisterFile\" for hierarchy \"CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\"" {  } { { "DataPath.sv" "RegFile" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux_1_to_16 CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Demux_1_to_16:DEMUX " "Elaborating entity \"Demux_1_to_16\" for hierarchy \"CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Demux_1_to_16:DEMUX\"" {  } { { "RegisterFile.sv" "DEMUX" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Register:REG00 " "Elaborating entity \"Register\" for hierarchy \"CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Register:REG00\"" {  } { { "RegisterFile.sv" "REG00" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_16_to_1 CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Mux_16_to_1:MUX_RD1 " "Elaborating entity \"Mux_16_to_1\" for hierarchy \"CPU:cpu\|DataPath:DP\|RegisterFile:RegFile\|Mux_16_to_1:MUX_RD1\"" {  } { { "RegisterFile.sv" "MUX_RD1" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/RegisterFile.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extend CPU:cpu\|DataPath:DP\|Extend:Ext " "Elaborating entity \"Extend\" for hierarchy \"CPU:cpu\|DataPath:DP\|Extend:Ext\"" {  } { { "DataPath.sv" "Ext" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 CPU:cpu\|DataPath:DP\|Mux_2_to_1:SrcBMux " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"CPU:cpu\|DataPath:DP\|Mux_2_to_1:SrcBMux\"" {  } { { "DataPath.sv" "SrcBMux" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUControlDeco CPU:cpu\|DataPath:DP\|ALUControlDeco:AluDeco " "Elaborating entity \"ALUControlDeco\" for hierarchy \"CPU:cpu\|DataPath:DP\|ALUControlDeco:AluDeco\"" {  } { { "DataPath.sv" "AluDeco" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:cpu\|DataPath:DP\|ALU:Alu " "Elaborating entity \"ALU\" for hierarchy \"CPU:cpu\|DataPath:DP\|ALU:Alu\"" {  } { { "DataPath.sv" "Alu" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/DataPath.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeMem writeMem:wm " "Elaborating entity \"writeMem\" for hierarchy \"writeMem:wm\"" {  } { { "Processor.sv" "wm" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720872 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "bytePos writeMem.sv(33) " "Verilog HDL Always Construct warning at writeMem.sv(33): variable \"bytePos\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "writeMem.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/writeMem.sv" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1637708720872 "|Processor|writeMem:wm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2_to_1 Mux_2_to_1:muxDataRam " "Elaborating entity \"Mux_2_to_1\" for hierarchy \"Mux_2_to_1:muxDataRam\"" {  } { { "Processor.sv" "muxDataRam" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chipset Chipset:chipset " "Elaborating entity \"Chipset\" for hierarchy \"Chipset:chipset\"" {  } { { "Processor.sv" "chipset" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720874 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "Chipset.sv(6) " "Verilog HDL Case Statement warning at Chipset.sv(6): can't check case statement for completeness because the case expression has too many possible states" {  } { { "Chipset.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Chipset.sv" 6 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1637708720874 "|Processor|Chipset:chipset"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:bcd_deco " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:bcd_deco\"" {  } { { "Processor.sv" "bcd_deco" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(21) " "Verilog HDL assignment warning at bin2bcd.sv(21): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637708720876 "|Processor|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(27) " "Verilog HDL assignment warning at bin2bcd.sv(27): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637708720876 "|Processor|bin2bcd:bcd_deco"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.sv(29) " "Verilog HDL assignment warning at bin2bcd.sv(29): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.sv" "" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/bin2bcd.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1637708720876 "|Processor|bin2bcd:bcd_deco"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment7_deco segment7_deco:seg1 " "Elaborating entity \"segment7_deco\" for hierarchy \"segment7_deco:seg1\"" {  } { { "Processor.sv" "seg1" { Text "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/Processor.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708720876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637708725916 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/output_files/Proyecto.map.smsg " "Generated suppressed messages file /home/elias/Documentos/TEC/semestre_2_2021/taller_de_diseno_digital/proyectoFinal/git/Proyecto-Taller-Diseno-Digital/Proyecto/output_files/Proyecto.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708728829 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637708729199 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637708729199 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1672 " "Implemented 1672 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637708729464 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637708729464 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1325 " "Implemented 1325 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637708729464 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637708729464 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637708729464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637708729485 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 23 17:05:29 2021 " "Processing ended: Tue Nov 23 17:05:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637708729485 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637708729485 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637708729485 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637708729485 ""}
