OpenROAD autotuner-v1-2861-g832b18e7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of jpeg_encoder ...
[INFO RCX-0435] Reading extraction model file /home/jborg/Data/Research/DLPnR/OpenROAD-flow-scripts/flow/platforms/nangate45/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation jpeg_encoder (max_merge_res 50.0) ...
[INFO RCX-0040] Final 169550 rc segments
[INFO RCX-0439] Coupling Cap extraction jpeg_encoder ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 301225 wires to be extracted
[INFO RCX-0442] 12% completion -- 37053 wires have been extracted
[INFO RCX-0442] 31% completion -- 93615 wires have been extracted
[INFO RCX-0442] 50% completion -- 151451 wires have been extracted
[INFO RCX-0442] 62% completion -- 188314 wires have been extracted
[INFO RCX-0442] 81% completion -- 244263 wires have been extracted
[INFO RCX-0442] 100% completion -- 301225 wires have been extracted
[INFO RCX-0045] Extract 71949 nets, 237454 rsegs, 237454 caps, 397949 ccs
[INFO RCX-0015] Finished extracting jpeg_encoder.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 71949 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[INFO PSM-0022] Using 1.100V for VDD
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (94.460um, 94.500um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (87.140um, 108.400um).
[WARNING PSM-0030] VSRC location at (374.460um, 234.500um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (367.140um, 228.400um).
[INFO PSM-0031] Number of PDN nodes on net VDD = 16041.
[INFO PSM-0064] Number of voltage sources = 2.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Corner: default
Worstcase voltage: -9.96e-01 V
Average IR drop  : 1.21e+00 V
Worstcase IR drop: 2.10e+00 V
######################################
[INFO PSM-0022] Using 0.000V for VSS
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[WARNING PSM-0030] VSRC location at (94.460um, 94.500um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (115.140um, 93.400um).
[WARNING PSM-0030] VSRC location at (374.460um, 234.500um) and size 10.000um, is not located on an existing power stripe node. Moving to closest node at (395.140um, 243.400um).
[INFO PSM-0031] Number of PDN nodes on net VSS = 16640.
[INFO PSM-0064] Number of voltage sources = 2.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Corner: default
Worstcase voltage: 1.80e+00 V
Average IR drop  : 1.07e+00 V
Worstcase IR drop: 1.80e+00 V
######################################

==========================================================================
finish check_setup
--------------------------------------------------------------------------
Warning: There is 1 unconstrained endpoint.

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns -46.22

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns -0.23

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack -0.23

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
Latency      CRPR       Skew
_125025_/CK ^
   0.23
_122105_/CK ^
   0.25      0.00      -0.03


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _125758_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.34    0.34 ^ input external delay
     1    1.34    0.00    0.00    0.34 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.34 ^ hold9/A (CLKBUF_X1)
     1   27.27    0.06    0.09    0.43 ^ hold9/Z (CLKBUF_X1)
                                         net255 (net)
                  0.06    0.00    0.43 ^ input19/A (BUF_X32)
     4   35.67    0.01    0.03    0.46 ^ input19/Z (BUF_X32)
                                         net19 (net)
                  0.01    0.01    0.47 ^ _125758_/RN (DFFR_X1)
                                  0.47   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   37.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (BUF_X4)
     4   73.60    0.04    0.05    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.01    0.08 ^ clkbuf_2_1_0_clk/A (BUF_X4)
     4   41.92    0.03    0.05    0.12 ^ clkbuf_2_1_0_clk/Z (BUF_X4)
                                         clknet_2_1_0_clk (net)
                  0.03    0.00    0.13 ^ clkbuf_4_4__f_clk/A (BUF_X4)
     9   56.77    0.03    0.05    0.18 ^ clkbuf_4_4__f_clk/Z (BUF_X4)
                                         clknet_4_4__leaf_clk (net)
                  0.03    0.00    0.18 ^ clkbuf_leaf_123_clk/A (BUF_X4)
    30   42.93    0.03    0.05    0.23 ^ clkbuf_leaf_123_clk/Z (BUF_X4)
                                         clknet_leaf_123_clk (net)
                  0.03    0.00    0.23 ^ _125758_/CK (DFFR_X1)
                          0.00    0.23   clock reconvergence pessimism
                          0.20    0.44   library removal time
                                  0.44   data required time
-----------------------------------------------------------------------------
                                  0.44   data required time
                                 -0.47   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: _121575_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _125946_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   37.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (BUF_X4)
     4   73.60    0.04    0.05    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.01    0.08 ^ clkbuf_2_3_0_clk/A (BUF_X4)
     4   42.86    0.03    0.05    0.13 ^ clkbuf_2_3_0_clk/Z (BUF_X4)
                                         clknet_2_3_0_clk (net)
                  0.03    0.00    0.13 ^ clkbuf_4_15__f_clk/A (BUF_X4)
    14   76.66    0.04    0.06    0.19 ^ clkbuf_4_15__f_clk/Z (BUF_X4)
                                         clknet_4_15__leaf_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_leaf_85_clk/A (BUF_X4)
    30   41.84    0.03    0.05    0.24 ^ clkbuf_leaf_85_clk/Z (BUF_X4)
                                         clknet_leaf_85_clk (net)
                  0.03    0.00    0.25 ^ _121575_/CK (DFF_X1)
     2    4.11    0.01    0.09    0.34 v _121575_/Q (DFF_X1)
                                         rle.dstrb (net)
                  0.01    0.00    0.34 v _125946_/D (DFF_X1)
                                  0.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   37.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (BUF_X4)
     4   73.60    0.04    0.05    0.06 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.01    0.08 ^ clkbuf_2_3_0_clk/A (BUF_X4)
     4   42.86    0.03    0.05    0.13 ^ clkbuf_2_3_0_clk/Z (BUF_X4)
                                         clknet_2_3_0_clk (net)
                  0.03    0.00    0.13 ^ clkbuf_4_15__f_clk/A (BUF_X4)
    14   76.66    0.04    0.06    0.19 ^ clkbuf_4_15__f_clk/Z (BUF_X4)
                                         clknet_4_15__leaf_clk (net)
                  0.04    0.00    0.20 ^ clkbuf_leaf_85_clk/A (BUF_X4)
    30   41.84    0.03    0.05    0.24 ^ clkbuf_leaf_85_clk/Z (BUF_X4)
                                         clknet_leaf_85_clk (net)
                  0.03    0.00    0.24 ^ _125946_/CK (DFF_X1)
                          0.00    0.24   clock reconvergence pessimism
                          0.01    0.25   library hold time
                                  0.25   data required time
-----------------------------------------------------------------------------
                                  0.25   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _125915_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.34    0.34 ^ input external delay
     1    1.34    0.00    0.00    0.34 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.34 ^ hold9/A (CLKBUF_X1)
     1   27.27    0.06    0.09    0.43 ^ hold9/Z (CLKBUF_X1)
                                         net255 (net)
                  0.06    0.00    0.43 ^ input19/A (BUF_X32)
     4   35.67    0.01    0.03    0.46 ^ input19/Z (BUF_X32)
                                         net19 (net)
                  0.01    0.00    0.46 ^ hold10/A (CLKBUF_X1)
     1   15.94    0.04    0.06    0.52 ^ hold10/Z (CLKBUF_X1)
                                         net256 (net)
                  0.04    0.00    0.53 ^ max_length213/A (BUF_X16)
    39  120.46    0.01    0.03    0.55 ^ max_length213/Z (BUF_X16)
                                         net213 (net)
                  0.07    0.06    0.61 ^ _125915_/RN (DFFR_X1)
                                  0.61   data arrival time

                          1.70    1.70   clock clk (rise edge)
                          0.00    1.70   clock source latency
     1   37.76    0.00    0.00    1.70 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.71 ^ clkbuf_0_clk/A (BUF_X4)
     4   73.60    0.04    0.05    1.76 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.01    1.78 ^ clkbuf_2_3_0_clk/A (BUF_X4)
     4   42.86    0.03    0.05    1.83 ^ clkbuf_2_3_0_clk/Z (BUF_X4)
                                         clknet_2_3_0_clk (net)
                  0.03    0.00    1.83 ^ clkbuf_4_15__f_clk/A (BUF_X4)
    14   76.66    0.04    0.06    1.89 ^ clkbuf_4_15__f_clk/Z (BUF_X4)
                                         clknet_4_15__leaf_clk (net)
                  0.04    0.01    1.90 ^ clkbuf_leaf_81_clk/A (BUF_X4)
     9   15.02    0.01    0.03    1.93 ^ clkbuf_leaf_81_clk/Z (BUF_X4)
                                         clknet_leaf_81_clk (net)
                  0.01    0.00    1.93 ^ _125915_/CK (DFFR_X1)
                          0.00    1.93   clock reconvergence pessimism
                          0.05    1.98   library recovery time
                                  1.98   data required time
-----------------------------------------------------------------------------
                                  1.98   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  1.37   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _121620_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.34    0.34 ^ input external delay
     1   27.33    0.00    0.00    0.34 ^ ena (in)
                                         ena (net)
                  0.00    0.00    0.34 ^ input10/A (BUF_X32)
   123  344.75    0.01    0.02    0.36 ^ input10/Z (BUF_X32)
                                         net10 (net)
                  0.10    0.08    0.44 ^ max_length245/A (BUF_X32)
   140  328.95    0.01    0.03    0.47 ^ max_length245/Z (BUF_X32)
                                         net245 (net)
                  0.10    0.08    0.56 ^ max_length244/A (BUF_X32)
   150  365.22    0.01    0.03    0.59 ^ max_length244/Z (BUF_X32)
                                         net244 (net)
                  0.17    0.14    0.73 ^ max_length243/A (BUF_X32)
   140  383.09    0.02    0.04    0.76 ^ max_length243/Z (BUF_X32)
                                         net243 (net)
                  0.23    0.19    0.95 ^ wire237/A (BUF_X32)
   197  452.92    0.02    0.03    0.99 ^ wire237/Z (BUF_X32)
                                         net237 (net)
                  0.18    0.15    1.13 ^ _090487_/A (INV_X32)
    59  186.05    0.04    0.01    1.14 v _090487_/ZN (INV_X32)
                                         _012797_ (net)
                  0.10    0.08    1.22 v wire206/A (BUF_X32)
   162  347.73    0.01    0.06    1.27 v wire206/Z (BUF_X32)
                                         net206 (net)
                  0.09    0.07    1.34 v max_length205/A (BUF_X32)
   153  330.72    0.01    0.05    1.40 v max_length205/Z (BUF_X32)
                                         net205 (net)
                  0.09    0.07    1.47 v max_length204/A (BUF_X32)
   148  358.29    0.01    0.05    1.52 v max_length204/Z (BUF_X32)
                                         net204 (net)
                  0.14    0.11    1.64 v max_length202/A (BUF_X32)
   115  298.79    0.01    0.07    1.70 v max_length202/Z (BUF_X32)
                                         net202 (net)
                  0.19    0.15    1.85 v max_length200/A (BUF_X32)
   118  237.62    0.01    0.07    1.93 v max_length200/Z (BUF_X32)
                                         net200 (net)
                  0.10    0.08    2.01 v _090730_/A (AOI21_X1)
     1    1.98    0.03    0.07    2.08 ^ _090730_/ZN (AOI21_X1)
                                         _012987_ (net)
                  0.03    0.00    2.08 ^ _090731_/A (OAI21_X1)
     1    1.75    0.01    0.02    2.10 v _090731_/ZN (OAI21_X1)
                                         _012988_ (net)
                  0.01    0.00    2.10 v _090733_/A (OAI21_X1)
     1    1.35    0.03    0.02    2.12 ^ _090733_/ZN (OAI21_X1)
                                         _000163_ (net)
                  0.03    0.00    2.12 ^ _121620_/D (DFF_X1)
                                  2.12   data arrival time

                          1.70    1.70   clock clk (rise edge)
                          0.00    1.70   clock source latency
     1   37.76    0.00    0.00    1.70 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.71 ^ clkbuf_0_clk/A (BUF_X4)
     4   73.60    0.04    0.05    1.76 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.01    1.78 ^ clkbuf_2_0_0_clk/A (BUF_X4)
     4   47.50    0.03    0.05    1.83 ^ clkbuf_2_0_0_clk/Z (BUF_X4)
                                         clknet_2_0_0_clk (net)
                  0.03    0.00    1.83 ^ clkbuf_4_1__f_clk/A (BUF_X4)
     7   44.02    0.03    0.05    1.88 ^ clkbuf_4_1__f_clk/Z (BUF_X4)
                                         clknet_4_1__leaf_clk (net)
                  0.03    0.00    1.88 ^ clkbuf_leaf_139_clk/A (BUF_X4)
    30   40.31    0.02    0.05    1.93 ^ clkbuf_leaf_139_clk/Z (BUF_X4)
                                         clknet_leaf_139_clk (net)
                  0.02    0.00    1.93 ^ _121620_/CK (DFF_X1)
                          0.00    1.93   clock reconvergence pessimism
                         -0.04    1.89   library setup time
                                  1.89   data required time
-----------------------------------------------------------------------------
                                  1.89   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                 -0.23   slack (VIOLATED)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: _125915_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.34    0.34 ^ input external delay
     1    1.34    0.00    0.00    0.34 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.34 ^ hold9/A (CLKBUF_X1)
     1   27.27    0.06    0.09    0.43 ^ hold9/Z (CLKBUF_X1)
                                         net255 (net)
                  0.06    0.00    0.43 ^ input19/A (BUF_X32)
     4   35.67    0.01    0.03    0.46 ^ input19/Z (BUF_X32)
                                         net19 (net)
                  0.01    0.00    0.46 ^ hold10/A (CLKBUF_X1)
     1   15.94    0.04    0.06    0.52 ^ hold10/Z (CLKBUF_X1)
                                         net256 (net)
                  0.04    0.00    0.53 ^ max_length213/A (BUF_X16)
    39  120.46    0.01    0.03    0.55 ^ max_length213/Z (BUF_X16)
                                         net213 (net)
                  0.07    0.06    0.61 ^ _125915_/RN (DFFR_X1)
                                  0.61   data arrival time

                          1.70    1.70   clock clk (rise edge)
                          0.00    1.70   clock source latency
     1   37.76    0.00    0.00    1.70 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.71 ^ clkbuf_0_clk/A (BUF_X4)
     4   73.60    0.04    0.05    1.76 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.01    1.78 ^ clkbuf_2_3_0_clk/A (BUF_X4)
     4   42.86    0.03    0.05    1.83 ^ clkbuf_2_3_0_clk/Z (BUF_X4)
                                         clknet_2_3_0_clk (net)
                  0.03    0.00    1.83 ^ clkbuf_4_15__f_clk/A (BUF_X4)
    14   76.66    0.04    0.06    1.89 ^ clkbuf_4_15__f_clk/Z (BUF_X4)
                                         clknet_4_15__leaf_clk (net)
                  0.04    0.01    1.90 ^ clkbuf_leaf_81_clk/A (BUF_X4)
     9   15.02    0.01    0.03    1.93 ^ clkbuf_leaf_81_clk/Z (BUF_X4)
                                         clknet_leaf_81_clk (net)
                  0.01    0.00    1.93 ^ _125915_/CK (DFFR_X1)
                          0.00    1.93   clock reconvergence pessimism
                          0.05    1.98   library recovery time
                                  1.98   data required time
-----------------------------------------------------------------------------
                                  1.98   data required time
                                 -0.61   data arrival time
-----------------------------------------------------------------------------
                                  1.37   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _121620_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.34    0.34 ^ input external delay
     1   27.33    0.00    0.00    0.34 ^ ena (in)
                                         ena (net)
                  0.00    0.00    0.34 ^ input10/A (BUF_X32)
   123  344.75    0.01    0.02    0.36 ^ input10/Z (BUF_X32)
                                         net10 (net)
                  0.10    0.08    0.44 ^ max_length245/A (BUF_X32)
   140  328.95    0.01    0.03    0.47 ^ max_length245/Z (BUF_X32)
                                         net245 (net)
                  0.10    0.08    0.56 ^ max_length244/A (BUF_X32)
   150  365.22    0.01    0.03    0.59 ^ max_length244/Z (BUF_X32)
                                         net244 (net)
                  0.17    0.14    0.73 ^ max_length243/A (BUF_X32)
   140  383.09    0.02    0.04    0.76 ^ max_length243/Z (BUF_X32)
                                         net243 (net)
                  0.23    0.19    0.95 ^ wire237/A (BUF_X32)
   197  452.92    0.02    0.03    0.99 ^ wire237/Z (BUF_X32)
                                         net237 (net)
                  0.18    0.15    1.13 ^ _090487_/A (INV_X32)
    59  186.05    0.04    0.01    1.14 v _090487_/ZN (INV_X32)
                                         _012797_ (net)
                  0.10    0.08    1.22 v wire206/A (BUF_X32)
   162  347.73    0.01    0.06    1.27 v wire206/Z (BUF_X32)
                                         net206 (net)
                  0.09    0.07    1.34 v max_length205/A (BUF_X32)
   153  330.72    0.01    0.05    1.40 v max_length205/Z (BUF_X32)
                                         net205 (net)
                  0.09    0.07    1.47 v max_length204/A (BUF_X32)
   148  358.29    0.01    0.05    1.52 v max_length204/Z (BUF_X32)
                                         net204 (net)
                  0.14    0.11    1.64 v max_length202/A (BUF_X32)
   115  298.79    0.01    0.07    1.70 v max_length202/Z (BUF_X32)
                                         net202 (net)
                  0.19    0.15    1.85 v max_length200/A (BUF_X32)
   118  237.62    0.01    0.07    1.93 v max_length200/Z (BUF_X32)
                                         net200 (net)
                  0.10    0.08    2.01 v _090730_/A (AOI21_X1)
     1    1.98    0.03    0.07    2.08 ^ _090730_/ZN (AOI21_X1)
                                         _012987_ (net)
                  0.03    0.00    2.08 ^ _090731_/A (OAI21_X1)
     1    1.75    0.01    0.02    2.10 v _090731_/ZN (OAI21_X1)
                                         _012988_ (net)
                  0.01    0.00    2.10 v _090733_/A (OAI21_X1)
     1    1.35    0.03    0.02    2.12 ^ _090733_/ZN (OAI21_X1)
                                         _000163_ (net)
                  0.03    0.00    2.12 ^ _121620_/D (DFF_X1)
                                  2.12   data arrival time

                          1.70    1.70   clock clk (rise edge)
                          0.00    1.70   clock source latency
     1   37.76    0.00    0.00    1.70 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.71 ^ clkbuf_0_clk/A (BUF_X4)
     4   73.60    0.04    0.05    1.76 ^ clkbuf_0_clk/Z (BUF_X4)
                                         clknet_0_clk (net)
                  0.04    0.01    1.78 ^ clkbuf_2_0_0_clk/A (BUF_X4)
     4   47.50    0.03    0.05    1.83 ^ clkbuf_2_0_0_clk/Z (BUF_X4)
                                         clknet_2_0_0_clk (net)
                  0.03    0.00    1.83 ^ clkbuf_4_1__f_clk/A (BUF_X4)
     7   44.02    0.03    0.05    1.88 ^ clkbuf_4_1__f_clk/Z (BUF_X4)
                                         clknet_4_1__leaf_clk (net)
                  0.03    0.00    1.88 ^ clkbuf_leaf_139_clk/A (BUF_X4)
    30   40.31    0.02    0.05    1.93 ^ clkbuf_leaf_139_clk/Z (BUF_X4)
                                         clknet_leaf_139_clk (net)
                  0.02    0.00    1.93 ^ _121620_/CK (DFF_X1)
                          0.00    1.93   clock reconvergence pessimism
                         -0.04    1.89   library setup time
                                  1.89   data required time
-----------------------------------------------------------------------------
                                  1.89   data required time
                                 -2.12   data arrival time
-----------------------------------------------------------------------------
                                 -0.23   slack (VIOLATED)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_122374_/Q                            120.85  123.43   -2.58 (VIOLATED)


==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.06433361023664474

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3240

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
-2.5840604305267334

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
120.8499984741211

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0214

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 1

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 505

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.1209

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
-0.2286

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
-10.778443

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.92e-02   1.19e-02   4.05e-04   5.16e-02   9.2%
Combinational          2.87e-01   2.22e-01   1.77e-03   5.10e-01  90.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.26e-01   2.34e-01   2.17e-03   5.62e-01 100.0%
                          58.1%      41.6%       0.4%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 100855 u^2 46% utilization.

[WARNING GUI-0076] Could not find the Qt platform plugin "wayland" in ""
Elapsed time: 0:27.57[h:]min:sec. CPU time: user 27.39 sys 0.26 (100%). Peak memory: 834280KB.
