{"design__lint_errors__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7498, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 0, "power__internal__total": 0.0073089213110506535, "power__switching__total": 0.004676799289882183, "power__leakage__total": 1.8261716832057573e-06, "power__total": 0.011987547390162945, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": 0.434435, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.434435, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.584045, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.678768, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 6, "design__max_fanout_violation__count": 1566, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.793349, "clock__skew__worst_setup": 0.793349, "timing__hold__ws": 0.258779, "timing__setup__ws": 42.691872, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 553.33 571.25", "design__core__bbox": "6.72 15.68 546.56 552.72", "design__io": 77, "design__die__area": 316090, "design__core__area": 289916, "design__instance__area": 107176, "design__instance__count__stdcell": 7498, "design__instance__area__stdcell": 107176, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.369681, "design__instance__utilization__stdcell": 0.369681, "floorplan__design__io": 75, "design__io__hpwl": 25497569, "timing__drv__floating__nets": "0", "timing__drv__floating__pins": "0", "design__instance__displacement__total": 27488.7, "design__instance__displacement__mean": 3.666, "design__instance__displacement__max": 66.08, "route__wirelength__estimated": 144235, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 6, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violations__count": 0, "route__net": 3488, "route__net__special": 2, "route__drc_errors__iter:1": 1677, "route__wirelength__iter:1": 177297, "route__drc_errors__iter:2": 262, "route__wirelength__iter:2": 175583, "route__drc_errors__iter:3": 223, "route__wirelength__iter:3": 175145, "route__drc_errors__iter:4": 10, "route__wirelength__iter:4": 174919, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 174940, "route__drc_errors": 0, "route__wirelength": 174940, "route__vias": 26253, "route__vias__singlecut": 26253, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 1085.45, "timing__unannotated_nets__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": 0.771653, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.771653, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.309962, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.053703, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0.0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_nets__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": 0.282449, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.282449, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.259084, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.050571, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:min_tt_025C_5v00": 0.42655, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.42655, "timing__hold__ws__corner:min_tt_025C_5v00": 0.582828, "timing__setup__ws__corner:min_tt_025C_5v00": 50.849129, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:min_ss_125C_4v50": 0.760136, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.760136, "timing__hold__ws__corner:min_ss_125C_4v50": 1.306379, "timing__setup__ws__corner:min_ss_125C_4v50": 43.355221, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": 0.0, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_nets__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": 0.276272, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.276272, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.259571, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.160492, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 174, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 0, "clock__skew__worst_hold__corner:max_tt_025C_5v00": 0.447504, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.447504, "timing__hold__ws__corner:max_tt_025C_5v00": 0.585595, "timing__setup__ws__corner:max_tt_025C_5v00": 50.474487, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_nets__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 174, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 0, "clock__skew__worst_hold__corner:max_ss_125C_4v50": 0.793349, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.793349, "timing__hold__ws__corner:max_ss_125C_4v50": 1.313369, "timing__setup__ws__corner:max_ss_125C_4v50": 42.691872, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": 0.0, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": 0.0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_nets__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_nets_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 174, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 0, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": 0.291475, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.291475, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.258779, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.91843, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_nets__count": 0, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99846, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.000170629, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00153571, "ir__voltage__worst": 5, "ir__drop__avg": 0.000171, "ir__drop__worst": 0.00154, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}