#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Jan 06 22:34:50 2023
# Process ID: 20164
# Current directory: C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1
# Command line: vivado.exe -log LinearFitting.vds -mode batch -messageDb vivado.pb -notrace -source LinearFitting.tcl
# Log file: C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1/LinearFitting.vds
# Journal file: C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source LinearFitting.tcl -notrace
Command: synth_design -top LinearFitting -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 204 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 306.613 ; gain = 99.082
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'LinearFitting' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/LinearFitting.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1/.Xil/Vivado-20164-thb/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1/.Xil/Vivado-20164-thb/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'Bluetooth' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/Bluetooth.v:1]
	Parameter bps bound to: 10417 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Bluetooth' (2#1) [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/Bluetooth.v:1]
INFO: [Synth 8-638] synthesizing module 'CameraGetData' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/imports/new/CameraGetData.v:1]
INFO: [Synth 8-256] done synthesizing module 'CameraGetData' (3#1) [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/imports/new/CameraGetData.v:1]
INFO: [Synth 8-638] synthesizing module 'CameraAttrSet' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/CameraAttrSet.v:1]
WARNING: [Synth 8-2898] ignoring pullup [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/CameraAttrSet.v:14]
INFO: [Synth 8-638] synthesizing module 'RegInit' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/RegInit.v:3]
	Parameter number_of_reg bound to: 176 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/RegInit.v:26]
INFO: [Synth 8-256] done synthesizing module 'RegInit' (4#1) [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/RegInit.v:3]
INFO: [Synth 8-638] synthesizing module 'Sccb' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/Sccb.v:1]
INFO: [Synth 8-256] done synthesizing module 'Sccb' (5#1) [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/Sccb.v:1]
INFO: [Synth 8-256] done synthesizing module 'CameraAttrSet' (6#1) [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/CameraAttrSet.v:1]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1/.Xil/Vivado-20164-thb/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (7#1) [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1/.Xil/Vivado-20164-thb/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'Binarization' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/Binarization.v:1]
INFO: [Synth 8-256] done synthesizing module 'Binarization' (8#1) [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/Binarization.v:1]
INFO: [Synth 8-638] synthesizing module 'VGA' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/VGA.v:1]
	Parameter x_before bound to: 11'b00010010000 
	Parameter y_before bound to: 11'b00000100011 
	Parameter x_size_pic bound to: 11'b01010000000 
	Parameter y_size_pic bound to: 11'b00111100000 
	Parameter x_all bound to: 11'b01100011111 
	Parameter y_all bound to: 11'b01000001100 
INFO: [Synth 8-638] synthesizing module 'VGAPosControl' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/VGAPosControl.v:2]
	Parameter x_sync bound to: 11'b00001100000 
	Parameter x_before bound to: 11'b00010010000 
	Parameter x_beside_after bound to: 11'b01100010000 
	Parameter x_all bound to: 11'b01100011111 
	Parameter y_sync bound to: 11'b00000000010 
	Parameter y_before bound to: 11'b00000100011 
	Parameter y_beside_after bound to: 11'b01000000011 
	Parameter y_all bound to: 11'b01000001100 
INFO: [Synth 8-256] done synthesizing module 'VGAPosControl' (9#1) [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/VGAPosControl.v:2]
INFO: [Synth 8-256] done synthesizing module 'VGA' (10#1) [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/VGA.v:1]
INFO: [Synth 8-638] synthesizing module 'Display7' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/Display7.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/Display7.v:6]
INFO: [Synth 8-256] done synthesizing module 'Display7' (11#1) [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/Display7.v:1]
INFO: [Synth 8-256] done synthesizing module 'LinearFitting' (12#1) [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/LinearFitting.v:1]
WARNING: [Synth 8-3331] design Binarization has unconnected port clk
WARNING: [Synth 8-3331] design CameraGetData has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 343.957 ; gain = 136.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 343.957 ; gain = 136.426
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'blk_mem_gen_0' instantiated as 'buffer' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/LinearFitting.v:48]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'div' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/LinearFitting.v:31]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1/.Xil/Vivado-20164-thb/dcp/clk_wiz_0_in_context.xdc] for cell 'div'
Finished Parsing XDC File [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1/.Xil/Vivado-20164-thb/dcp/clk_wiz_0_in_context.xdc] for cell 'div'
Parsing XDC File [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1/.Xil/Vivado-20164-thb/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'buffer'
Finished Parsing XDC File [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1/.Xil/Vivado-20164-thb/dcp_2/blk_mem_gen_0_in_context.xdc] for cell 'buffer'
Parsing XDC File [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc]
WARNING: [Vivado 12-584] No ports matched 'tag1'. [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc:97]
WARNING: [Vivado 12-584] No ports matched 'tag1'. [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc:98]
WARNING: [Vivado 12-584] No ports matched 'tag2'. [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc:99]
WARNING: [Vivado 12-584] No ports matched 'tag2'. [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc:100]
WARNING: [Vivado 12-584] No ports matched 'tag3'. [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc:101]
WARNING: [Vivado 12-584] No ports matched 'tag3'. [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'tag4'. [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc:103]
WARNING: [Vivado 12-584] No ports matched 'tag4'. [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc:104]
WARNING: [Vivado 12-584] No ports matched 'color'. [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'color'. [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc:124]
Finished Parsing XDC File [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/LinearFitting_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/LinearFitting_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/LinearFitting_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 654.879 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'buffer' at clock pin 'clka' is different from the actual clock period '10.000', this can result in different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 654.879 ; gain = 447.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 654.879 ; gain = 447.348
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1/.Xil/Vivado-20164-thb/dcp/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.runs/synth_1/.Xil/Vivado-20164-thb/dcp/clk_wiz_0_in_context.xdc, line 5).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 654.879 ; gain = 447.348
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "data_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "sio_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sio_c" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "sio_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_poi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ram_addr_reg' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/VGA.v:172]
WARNING: [Synth 8-327] inferring latch for variable 'dis_reg' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/VGA.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'cr_reg' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/VGA.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'cb_reg' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/VGA.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'cg_reg' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/VGA.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'oData_reg' [C:/Users/thb20/Desktop/Big_homework/touch_board/touch_board.srcs/sources_1/new/Display7.v:7]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 654.879 ; gain = 447.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 17    
	   3 Input     32 Bit       Adders := 3     
	   2 Input     21 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               15 Bit    Registers := 1     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Multipliers : 
	                32x32  Multipliers := 9     
	                12x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 16    
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  11 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 22    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 11    
	 178 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Bluetooth 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CameraGetData 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module RegInit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
+---Muxes : 
	 178 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Sccb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     21 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module Binarization 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     10 Bit       Adders := 1     
Module VGAPosControl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module VGA 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 16    
	   3 Input     32 Bit       Adders := 3     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	                4 Bit    Registers := 1     
+---Multipliers : 
	                32x32  Multipliers := 9     
	                12x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 14    
	   5 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 3     
	   9 Input      1 Bit        Muxes := 1     
Module Display7 
Detailed RTL Component Info : 
+---Muxes : 
	  11 Input      7 Bit        Muxes := 1     
	  11 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 654.879 ; gain = 447.348
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sccb/sio_c" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "y_poi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cr" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP k_down1, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP k_down1.
DSP Report: register A is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: Generating DSP k_down1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP k_down1.
DSP Report: register A is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: Generating DSP k_down1, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP k_down1.
DSP Report: register A is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: Generating DSP k_down1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP k_down1.
DSP Report: register A is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: Generating DSP xx_sum1, operation Mode is: A*B.
DSP Report: operator xx_sum1 is absorbed into DSP xx_sum1.
DSP Report: operator xx_sum1 is absorbed into DSP xx_sum1.
DSP Report: Generating DSP xx_sum1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator xx_sum1 is absorbed into DSP xx_sum1.
DSP Report: operator xx_sum1 is absorbed into DSP xx_sum1.
DSP Report: Generating DSP xx_sum1, operation Mode is: A*B.
DSP Report: operator xx_sum1 is absorbed into DSP xx_sum1.
DSP Report: operator xx_sum1 is absorbed into DSP xx_sum1.
DSP Report: Generating DSP xx_sum1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator xx_sum1 is absorbed into DSP xx_sum1.
DSP Report: operator xx_sum1 is absorbed into DSP xx_sum1.
DSP Report: Generating DSP k_down1, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP k_down1.
DSP Report: register A is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: Generating DSP k_down1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP k_down1.
DSP Report: register A is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: Generating DSP k_down1, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP k_down1.
DSP Report: register A is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: Generating DSP k_down1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP k_down1.
DSP Report: register A is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: operator k_down1 is absorbed into DSP k_down1.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP xy_sum1, operation Mode is: A*B.
DSP Report: operator xy_sum1 is absorbed into DSP xy_sum1.
DSP Report: operator xy_sum1 is absorbed into DSP xy_sum1.
DSP Report: Generating DSP xy_sum1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator xy_sum1 is absorbed into DSP xy_sum1.
DSP Report: operator xy_sum1 is absorbed into DSP xy_sum1.
DSP Report: Generating DSP xy_sum1, operation Mode is: A*B.
DSP Report: operator xy_sum1 is absorbed into DSP xy_sum1.
DSP Report: operator xy_sum1 is absorbed into DSP xy_sum1.
DSP Report: Generating DSP xy_sum1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator xy_sum1 is absorbed into DSP xy_sum1.
DSP Report: operator xy_sum1 is absorbed into DSP xy_sum1.
DSP Report: Generating DSP b_up2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP b_up2.
DSP Report: register A is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: Generating DSP b_up2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP b_up2.
DSP Report: register A is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: Generating DSP b_up2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP b_up2.
DSP Report: register A is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: Generating DSP b_up2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP b_up2.
DSP Report: register A is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: Generating DSP b_up2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP b_up2.
DSP Report: register A is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: Generating DSP b_up2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP b_up2.
DSP Report: register A is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: Generating DSP b_up2, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP b_up2.
DSP Report: register A is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: Generating DSP b_up2, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP b_up2.
DSP Report: register A is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: operator b_up2 is absorbed into DSP b_up2.
DSP Report: Generating DSP b_up0, operation Mode is: A*B.
DSP Report: operator b_up0 is absorbed into DSP b_up0.
DSP Report: operator b_up0 is absorbed into DSP b_up0.
DSP Report: Generating DSP b_up_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register b_up_reg is absorbed into DSP b_up_reg.
DSP Report: operator b_up0 is absorbed into DSP b_up_reg.
DSP Report: operator b_up0 is absorbed into DSP b_up_reg.
DSP Report: Generating DSP b_up0, operation Mode is: A*B.
DSP Report: operator b_up0 is absorbed into DSP b_up0.
DSP Report: operator b_up0 is absorbed into DSP b_up0.
DSP Report: Generating DSP b_up_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register b_up_reg is absorbed into DSP b_up_reg.
DSP Report: operator b_up0 is absorbed into DSP b_up_reg.
DSP Report: operator b_up0 is absorbed into DSP b_up_reg.
DSP Report: Generating DSP k_up1, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP k_up1.
DSP Report: register A is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: Generating DSP k_up1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP k_up1.
DSP Report: register A is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: Generating DSP k_up1, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP k_up1.
DSP Report: register A is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: Generating DSP k_up1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP k_up1.
DSP Report: register A is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: Generating DSP k_up1, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP k_up1.
DSP Report: register A is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: Generating DSP k_up1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP k_up1.
DSP Report: register A is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: Generating DSP k_up1, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP k_up1.
DSP Report: register A is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: Generating DSP k_up1, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register B is absorbed into DSP k_up1.
DSP Report: register A is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: operator k_up1 is absorbed into DSP k_up1.
DSP Report: Generating DSP red4, operation Mode is: A*B.
DSP Report: operator red4 is absorbed into DSP red4.
DSP Report: operator red4 is absorbed into DSP red4.
DSP Report: Generating DSP red4, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red4 is absorbed into DSP red4.
DSP Report: operator red4 is absorbed into DSP red4.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP red3, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: operator red3 is absorbed into DSP red3.
DSP Report: Generating DSP ram_addr1, operation Mode is: A*(B:0x280).
DSP Report: operator ram_addr1 is absorbed into DSP ram_addr1.
DSP Report: Generating DSP ram_addr0, operation Mode is: PCIN+(A:0x0):B+(C:0xffffffffff70).
DSP Report: operator ram_addr0 is absorbed into DSP ram_addr0.
WARNING: [Synth 8-3331] design Binarization has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 654.879 ; gain = 447.348
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 654.879 ; gain = 447.348

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+----------------------+---------------+----------------+
|Module Name   | RTL Object           | Depth x Width | Implemented As | 
+--------------+----------------------+---------------+----------------+
|CameraAttrSet | reginit/data_out_reg | 256x16        | Block RAM      | 
+--------------+----------------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VGA         | A2*B2                             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A2*B2                  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A2*B2                  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A2*B2                             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A2*B2                  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A2*B2                  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B                               | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A2*B2                             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A2*B2                  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A2*B2                  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | A2*B2                             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A2*B2                  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A2*B2                  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B                               | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VGA         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B                    | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|VGA         | A2*B2                             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A2*B2                  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A2*B2                  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | A2*B2                             | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A2*B2                  | 15     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | A2*B2                             | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A2*B2                  | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B                               | 18     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B                    | 15     | 12     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B                               | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*B                               | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | (PCIN>>17)+A*B                    | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | A*(B:0x280)                       | 19     | 10     | -      | -      | 29     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGA         | PCIN+(A:0x0):B+(C:0xffffffffff70) | 30     | 12     | 9      | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+------------+-----------------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cameraattrset/sccb/data_temp_reg[0] )
INFO: [Synth 8-3886] merging instance 'vga/cb_reg[0]' (LDP) to 'vga/cb_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/cb_reg[1]' (LDP) to 'vga/cb_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/cb_reg[2]' (LDP) to 'vga/cb_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/cg_reg[0]' (LDC) to 'vga/cg_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/cg_reg[1]' (LDC) to 'vga/cg_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/cg_reg[2]' (LDC) to 'vga/cg_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/cr_reg[0]' (LDC) to 'vga/cr_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga/cr_reg[1]' (LDC) to 'vga/cr_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga/cr_reg[2]' (LDC) to 'vga/cr_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[0]' (LDC) to 'vga/dis_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[7]' (LDC) to 'vga/dis_reg[8]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[8]' (LDC) to 'vga/dis_reg[9]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[9]' (LDC) to 'vga/dis_reg[10]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[10]' (LDC) to 'vga/dis_reg[11]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[11]' (LDC) to 'vga/dis_reg[12]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[12]' (LDC) to 'vga/dis_reg[13]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[13]' (LDC) to 'vga/dis_reg[14]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[14]' (LDC) to 'vga/dis_reg[15]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[15]' (LDC) to 'vga/dis_reg[16]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[16]' (LDC) to 'vga/dis_reg[17]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[17]' (LDC) to 'vga/dis_reg[18]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[18]' (LDC) to 'vga/dis_reg[19]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[19]' (LDC) to 'vga/dis_reg[20]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[20]' (LDC) to 'vga/dis_reg[21]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[21]' (LDC) to 'vga/dis_reg[22]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[22]' (LDC) to 'vga/dis_reg[23]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[23]' (LDC) to 'vga/dis_reg[24]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[24]' (LDC) to 'vga/dis_reg[25]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[25]' (LDC) to 'vga/dis_reg[26]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[26]' (LDC) to 'vga/dis_reg[27]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[27]' (LDC) to 'vga/dis_reg[28]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[28]' (LDC) to 'vga/dis_reg[29]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[29]' (LDC) to 'vga/dis_reg[30]'
INFO: [Synth 8-3886] merging instance 'vga/dis_reg[30]' (LDC) to 'vga/dis_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vga/\dis_reg[31] )
INFO: [Synth 8-3886] merging instance 'cameraattrset/sccb/data_temp_reg[0]' (FDE) to 'cameraattrset/sccb/data_temp_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\cameraattrset/sccb/data_temp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (cameragetdata/rgb565_reg[11]) is unused and will be removed from module LinearFitting.
WARNING: [Synth 8-3332] Sequential element (cameraattrset/reginit/count_reg_rep[10]) is unused and will be removed from module LinearFitting.
WARNING: [Synth 8-3332] Sequential element (cameraattrset/reginit/count_reg_rep[9]) is unused and will be removed from module LinearFitting.
WARNING: [Synth 8-3332] Sequential element (cameraattrset/reginit/count_reg_rep[8]) is unused and will be removed from module LinearFitting.
WARNING: [Synth 8-3332] Sequential element (cameraattrset/sccb/data_temp_reg[1]) is unused and will be removed from module LinearFitting.
WARNING: [Synth 8-3332] Sequential element (cameraattrset/sccb/data_temp_reg[0]) is unused and will be removed from module LinearFitting.
WARNING: [Synth 8-3332] Sequential element (dis_reg[31]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[30]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[29]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[28]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[27]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[26]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[25]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[24]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[23]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[22]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[21]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[20]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[19]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[18]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[17]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[16]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[15]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[14]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[13]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[12]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[11]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[10]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[9]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[8]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[7]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (dis_reg[0]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (cr_reg[2]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (cr_reg[1]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (cr_reg[0]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (cb_reg[2]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (cb_reg[1]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (cb_reg[0]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (cg_reg[2]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (cg_reg[1]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (cg_reg[0]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[47]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[46]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[45]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[44]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[43]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[42]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[41]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[40]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[39]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[38]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[37]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[36]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[35]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[34]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[33]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[32]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[31]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[30]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[29]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[28]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[27]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[26]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[25]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[24]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[23]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[22]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[21]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[20]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[19]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[18]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[17]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[16]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[15]) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[47]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[46]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[45]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[44]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[43]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[42]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[41]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[40]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[39]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[38]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[37]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[36]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[35]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[34]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[33]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[32]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[31]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[30]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[29]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[28]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[27]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[26]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[25]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[24]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[23]__0) is unused and will be removed from module VGA.
WARNING: [Synth 8-3332] Sequential element (b_up_reg[22]__0) is unused and will be removed from module VGA.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 654.879 ; gain = 447.348
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 654.879 ; gain = 447.348

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'div/clk_out1' to pin 'div/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'div/clk_out2' to pin 'div/bbstub_clk_out2/O'
INFO: [Synth 8-5820] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 685.902 ; gain = 478.371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 721.477 ; gain = 513.945
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance cameraattrset/reginit/data_out_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 744.277 ; gain = 536.746
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 744.277 ; gain = 536.746

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 744.277 ; gain = 536.746
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 744.277 ; gain = 536.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 744.277 ; gain = 536.746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 744.277 ; gain = 536.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 744.277 ; gain = 536.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 744.277 ; gain = 536.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 744.277 ; gain = 536.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |blk_mem_gen_0 |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |blk_mem_gen_0 |     1|
|2     |clk_wiz_0     |     1|
|3     |BUFG          |     1|
|4     |CARRY4        |   975|
|5     |DSP48E1       |    19|
|6     |DSP48E1_1     |    12|
|7     |DSP48E1_2     |     2|
|8     |DSP48E1_4     |     1|
|9     |DSP48E1_5     |     3|
|10    |LUT1          |   344|
|11    |LUT2          |  2414|
|12    |LUT3          |   927|
|13    |LUT4          |   386|
|14    |LUT5          |    60|
|15    |LUT6          |   100|
|16    |RAMB18E1      |     1|
|17    |XORCY         |   124|
|18    |FDRE          |   406|
|19    |FDSE          |    20|
|20    |LD            |    26|
|21    |LDC           |     6|
|22    |LDP           |     3|
|23    |IBUF          |    14|
|24    |OBUF          |    25|
|25    |OBUFT         |     1|
+------+--------------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |  5884|
|2     |  bluetooth       |Bluetooth     |   106|
|3     |  cameraattrset   |CameraAttrSet |   187|
|4     |    reginit       |RegInit       |    54|
|5     |    sccb          |Sccb          |   133|
|6     |  cameragetdata   |CameraGetData |    95|
|7     |  display7        |Display7      |    15|
|8     |  vga             |VGA           |  5362|
|9     |    vgaposcontrol |VGAPosControl |   701|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 744.277 ; gain = 536.746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 112 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 744.277 ; gain = 197.668
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 744.277 ; gain = 536.746
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 159 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 124 instances
  LD => LDCE: 26 instances
  LDC => LDCE: 6 instances
  LDP => LDPE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
94 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 744.277 ; gain = 513.125
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 744.277 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jan 06 22:35:20 2023...
