-a "LIFCL"
-p LIFCL-40
-t CABGA400
-sp "8_High-Performance_1.0V"
-frequency 200
-optimization_goal Timing
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0
-force_gsr Yes
-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1
-mux_style Auto
-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950






-use_io_reg auto


-sethld



-use_io_insertion 1
-resolve_mixed_drivers 0
-sdc "CSI2CPI_impl_1_cpe.ldc"
-path "C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P"
-path "C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy"
-path "C:/lscc/radiant/3.2/ispfpga/je5d00/data" "C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/impl_1" "C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI"
-ver "C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.v"
-lib pmi -vhd "C:/lscc/radiant/3.2/ip/pmi/pmi_lifcl.vhd"
-ver "C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myDphy/rtl/myDphy.v"
-sver "C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/source/impl_1/axi4s_slave_if.sv"
"C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/source/impl_1/payload_unpack.sv"
"C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/source/impl_1/sync_unpack.sv"
"C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/source/impl_1/csi2cpi_wrapper.sv"
-ver "C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI/myB2P/rtl/myB2P.v"


-path "C:/Users/chaoq/my_designs/csi2cpi/CSI2CPI"
-top myB2P
-udb "CSI2CPI_impl_1_rtl.udb"
-output_hdl "CSI2CPI_impl_1.vm"

