{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 30 09:26:48 2021 " "Info: Processing started: Wed Jun 30 09:26:48 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pwmp16 -c PWMP16 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pwmp16 -c PWMP16 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "pclk " "Info: Assuming node \"pclk\" is an undefined clock" {  } { { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { -24 168 336 -8 "pclk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "pclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "prs " "Info: Assuming node \"prs\" is an undefined clock" {  } { { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 8 -40 128 24 "prs" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "prs" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "sclk " "Info: Assuming node \"sclk\" is an undefined clock" {  } { { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 104 -40 128 120 "sclk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "scankdpp4:inst7\|keybpg:key\|keyps4:u3\|stk\[0\] " "Info: Detected ripple clock \"scankdpp4:inst7\|keybpg:key\|keyps4:u3\|stk\[0\]\" as buffer" {  } { { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keyps4.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "scankdpp4:inst7\|keybpg:key\|keyps4:u3\|stk\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "pclk register pwm16:inst\|cnt\[0\] register pwm16:inst\|sgn 241.37 MHz 4.143 ns Internal " "Info: Clock \"pclk\" has Internal fmax of 241.37 MHz between source register \"pwm16:inst\|cnt\[0\]\" and destination register \"pwm16:inst\|sgn\" (period= 4.143 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.882 ns + Longest register register " "Info: + Longest register to register delay is 3.882 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pwm16:inst\|cnt\[0\] 1 REG LC_X42_Y6_N2 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X42_Y6_N2; Fanout = 8; REG Node = 'pwm16:inst\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pwm16:inst|cnt[0] } "NODE_NAME" } } { "pwm16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwm16.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.558 ns) + CELL(0.590 ns) 1.148 ns pwm16:inst\|Equal1~3 2 COMB LC_X42_Y6_N0 1 " "Info: 2: + IC(0.558 ns) + CELL(0.590 ns) = 1.148 ns; Loc. = LC_X42_Y6_N0; Fanout = 1; COMB Node = 'pwm16:inst\|Equal1~3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.148 ns" { pwm16:inst|cnt[0] pwm16:inst|Equal1~3 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.211 ns) + CELL(0.292 ns) 2.651 ns pwm16:inst\|Equal1~4 3 COMB LC_X43_Y5_N5 1 " "Info: 3: + IC(1.211 ns) + CELL(0.292 ns) = 2.651 ns; Loc. = LC_X43_Y5_N5; Fanout = 1; COMB Node = 'pwm16:inst\|Equal1~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.503 ns" { pwm16:inst|Equal1~3 pwm16:inst|Equal1~4 } "NODE_NAME" } } { "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90sp2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.753 ns) + CELL(0.478 ns) 3.882 ns pwm16:inst\|sgn 4 REG LC_X42_Y5_N9 42 " "Info: 4: + IC(0.753 ns) + CELL(0.478 ns) = 3.882 ns; Loc. = LC_X42_Y5_N9; Fanout = 42; REG Node = 'pwm16:inst\|sgn'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.231 ns" { pwm16:inst|Equal1~4 pwm16:inst|sgn } "NODE_NAME" } } { "pwm16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwm16.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.360 ns ( 35.03 % ) " "Info: Total cell delay = 1.360 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.522 ns ( 64.97 % ) " "Info: Total interconnect delay = 2.522 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.882 ns" { pwm16:inst|cnt[0] pwm16:inst|Equal1~3 pwm16:inst|Equal1~4 pwm16:inst|sgn } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.882 ns" { pwm16:inst|cnt[0] {} pwm16:inst|Equal1~3 {} pwm16:inst|Equal1~4 {} pwm16:inst|sgn {} } { 0.000ns 0.558ns 1.211ns 0.753ns } { 0.000ns 0.590ns 0.292ns 0.478ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk destination 3.111 ns + Shortest register " "Info: + Shortest clock path from clock \"pclk\" to destination register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns pclk 1 CLK PIN_153 17 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 17; CLK Node = 'pclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { -24 168 336 -8 "pclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns pwm16:inst\|sgn 2 REG LC_X42_Y5_N9 42 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X42_Y5_N9; Fanout = 42; REG Node = 'pwm16:inst\|sgn'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { pclk pwm16:inst|sgn } "NODE_NAME" } } { "pwm16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwm16.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { pclk pwm16:inst|sgn } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { pclk {} pclk~out0 {} pwm16:inst|sgn {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pclk source 3.111 ns - Longest register " "Info: - Longest clock path from clock \"pclk\" to source register is 3.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns pclk 1 CLK PIN_153 17 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_153; Fanout = 17; CLK Node = 'pclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pclk } "NODE_NAME" } } { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { -24 168 336 -8 "pclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.711 ns) 3.111 ns pwm16:inst\|cnt\[0\] 2 REG LC_X42_Y6_N2 8 " "Info: 2: + IC(0.931 ns) + CELL(0.711 ns) = 3.111 ns; Loc. = LC_X42_Y6_N2; Fanout = 8; REG Node = 'pwm16:inst\|cnt\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.642 ns" { pclk pwm16:inst|cnt[0] } "NODE_NAME" } } { "pwm16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwm16.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 70.07 % ) " "Info: Total cell delay = 2.180 ns ( 70.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.931 ns ( 29.93 % ) " "Info: Total interconnect delay = 0.931 ns ( 29.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { pclk pwm16:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { pclk {} pclk~out0 {} pwm16:inst|cnt[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { pclk pwm16:inst|sgn } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { pclk {} pclk~out0 {} pwm16:inst|sgn {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { pclk pwm16:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { pclk {} pclk~out0 {} pwm16:inst|cnt[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "pwm16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwm16.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "pwm16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwm16.vhd" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.882 ns" { pwm16:inst|cnt[0] pwm16:inst|Equal1~3 pwm16:inst|Equal1~4 pwm16:inst|sgn } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.882 ns" { pwm16:inst|cnt[0] {} pwm16:inst|Equal1~3 {} pwm16:inst|Equal1~4 {} pwm16:inst|sgn {} } { 0.000ns 0.558ns 1.211ns 0.753ns } { 0.000ns 0.590ns 0.292ns 0.478ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { pclk pwm16:inst|sgn } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { pclk {} pclk~out0 {} pwm16:inst|sgn {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.111 ns" { pclk pwm16:inst|cnt[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.111 ns" { pclk {} pclk~out0 {} pwm16:inst|cnt[0] {} } { 0.000ns 0.000ns 0.931ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "prs " "Info: No valid register-to-register data paths exist for clock \"prs\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "sclk register scankdpp4:inst7\|keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[0\] register scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\] 126.63 MHz 7.897 ns Internal " "Info: Clock \"sclk\" has Internal fmax of 126.63 MHz between source register \"scankdpp4:inst7\|keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[0\]\" and destination register \"scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\]\" (period= 7.897 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.627 ns + Longest register register " "Info: + Longest register to register delay is 7.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scankdpp4:inst7\|keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[0\] 1 REG LC_X43_Y16_N5 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X43_Y16_N5; Fanout = 5; REG Node = 'scankdpp4:inst7\|keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_n8i.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/db/cntr_n8i.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.442 ns) 0.941 ns scankdpp4:inst7\|keybpg:key\|sel4:u1\|Mux0~0 2 COMB LC_X43_Y16_N9 1 " "Info: 2: + IC(0.499 ns) + CELL(0.442 ns) = 0.941 ns; Loc. = LC_X43_Y16_N9; Fanout = 1; COMB Node = 'scankdpp4:inst7\|keybpg:key\|sel4:u1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.941 ns" { scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~0 } "NODE_NAME" } } { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sel4.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.114 ns) 2.442 ns scankdpp4:inst7\|keybpg:key\|sel4:u1\|Mux0~1 3 COMB LC_X48_Y16_N2 21 " "Info: 3: + IC(1.387 ns) + CELL(0.114 ns) = 2.442 ns; Loc. = LC_X48_Y16_N2; Fanout = 21; COMB Node = 'scankdpp4:inst7\|keybpg:key\|sel4:u1\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~0 scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 } "NODE_NAME" } } { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sel4.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.955 ns) + CELL(0.114 ns) 5.511 ns scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\]~64 4 COMB LC_X30_Y12_N8 16 " "Info: 4: + IC(2.955 ns) + CELL(0.114 ns) = 5.511 ns; Loc. = LC_X30_Y12_N8; Fanout = 16; COMB Node = 'scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\]~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst7|keybpg:key|debounceg:u0|count[0]~64 } "NODE_NAME" } } { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.867 ns) 7.627 ns scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\] 5 REG LC_X30_Y13_N2 7 " "Info: 5: + IC(1.249 ns) + CELL(0.867 ns) = 7.627 ns; Loc. = LC_X30_Y13_N2; Fanout = 7; REG Node = 'scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { scankdpp4:inst7|keybpg:key|debounceg:u0|count[0]~64 scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.537 ns ( 20.15 % ) " "Info: Total cell delay = 1.537 ns ( 20.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.090 ns ( 79.85 % ) " "Info: Total interconnect delay = 6.090 ns ( 79.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.627 ns" { scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~0 scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst7|keybpg:key|debounceg:u0|count[0]~64 scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.627 ns" { scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] {} scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~0 {} scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0]~64 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] {} } { 0.000ns 0.499ns 1.387ns 2.955ns 1.249ns } { 0.000ns 0.442ns 0.114ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.009 ns - Smallest " "Info: - Smallest clock skew is -0.009 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.178 ns + Shortest register " "Info: + Shortest clock path from clock \"sclk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 37; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 104 -40 128 120 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\] 2 REG LC_X30_Y13_N2 7 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X30_Y13_N2; Fanout = 7; REG Node = 'scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { sclk scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { sclk scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { sclk {} sclk~out0 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 3.187 ns - Longest register " "Info: - Longest clock path from clock \"sclk\" to source register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 37; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 104 -40 128 120 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns scankdpp4:inst7\|keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[0\] 2 REG LC_X43_Y16_N5 5 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X43_Y16_N5; Fanout = 5; REG Node = 'scankdpp4:inst7\|keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { sclk scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_n8i.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/db/cntr_n8i.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sclk scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sclk {} sclk~out0 {} scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { sclk scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { sclk {} sclk~out0 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sclk scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sclk {} sclk~out0 {} scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "db/cntr_n8i.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/db/cntr_n8i.tdf" 68 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/debounceg.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.627 ns" { scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~0 scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst7|keybpg:key|debounceg:u0|count[0]~64 scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.627 ns" { scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] {} scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~0 {} scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0]~64 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] {} } { 0.000ns 0.499ns 1.387ns 2.955ns 1.249ns } { 0.000ns 0.442ns 0.114ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { sclk scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { sclk {} sclk~out0 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sclk scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sclk {} sclk~out0 {} scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\] colk\[0\] sclk 12.091 ns register " "Info: tsu for register \"scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\]\" (data pin = \"colk\[0\]\", clock pin = \"sclk\") is 12.091 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.232 ns + Longest pin register " "Info: + Longest pin to register delay is 15.232 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns colk\[0\] 1 PIN PIN_173 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 1; PIN Node = 'colk\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { colk[0] } "NODE_NAME" } } { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 136 -40 128 152 "colk\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.487 ns) + CELL(0.590 ns) 8.546 ns scankdpp4:inst7\|keybpg:key\|sel4:u1\|Mux0~0 2 COMB LC_X43_Y16_N9 1 " "Info: 2: + IC(6.487 ns) + CELL(0.590 ns) = 8.546 ns; Loc. = LC_X43_Y16_N9; Fanout = 1; COMB Node = 'scankdpp4:inst7\|keybpg:key\|sel4:u1\|Mux0~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.077 ns" { colk[0] scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~0 } "NODE_NAME" } } { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sel4.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.387 ns) + CELL(0.114 ns) 10.047 ns scankdpp4:inst7\|keybpg:key\|sel4:u1\|Mux0~1 3 COMB LC_X48_Y16_N2 21 " "Info: 3: + IC(1.387 ns) + CELL(0.114 ns) = 10.047 ns; Loc. = LC_X48_Y16_N2; Fanout = 21; COMB Node = 'scankdpp4:inst7\|keybpg:key\|sel4:u1\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.501 ns" { scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~0 scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 } "NODE_NAME" } } { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sel4.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.955 ns) + CELL(0.114 ns) 13.116 ns scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\]~64 4 COMB LC_X30_Y12_N8 16 " "Info: 4: + IC(2.955 ns) + CELL(0.114 ns) = 13.116 ns; Loc. = LC_X30_Y12_N8; Fanout = 16; COMB Node = 'scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\]~64'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.069 ns" { scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst7|keybpg:key|debounceg:u0|count[0]~64 } "NODE_NAME" } } { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.867 ns) 15.232 ns scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\] 5 REG LC_X30_Y13_N2 7 " "Info: 5: + IC(1.249 ns) + CELL(0.867 ns) = 15.232 ns; Loc. = LC_X30_Y13_N2; Fanout = 7; REG Node = 'scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.116 ns" { scankdpp4:inst7|keybpg:key|debounceg:u0|count[0]~64 scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.154 ns ( 20.71 % ) " "Info: Total cell delay = 3.154 ns ( 20.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.078 ns ( 79.29 % ) " "Info: Total interconnect delay = 12.078 ns ( 79.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.232 ns" { colk[0] scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~0 scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst7|keybpg:key|debounceg:u0|count[0]~64 scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.232 ns" { colk[0] {} colk[0]~out0 {} scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~0 {} scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0]~64 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] {} } { 0.000ns 0.000ns 6.487ns 1.387ns 2.955ns 1.249ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.114ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/debounceg.vhd" 15 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.178 ns - Shortest register " "Info: - Shortest clock path from clock \"sclk\" to destination register is 3.178 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 37; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 104 -40 128 120 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.711 ns) 3.178 ns scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\] 2 REG LC_X30_Y13_N2 7 " "Info: 2: + IC(0.998 ns) + CELL(0.711 ns) = 3.178 ns; Loc. = LC_X30_Y13_N2; Fanout = 7; REG Node = 'scankdpp4:inst7\|keybpg:key\|debounceg:u0\|count\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.709 ns" { sclk scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "debounceg.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/debounceg.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.60 % ) " "Info: Total cell delay = 2.180 ns ( 68.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.998 ns ( 31.40 % ) " "Info: Total interconnect delay = 0.998 ns ( 31.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { sclk scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { sclk {} sclk~out0 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.232 ns" { colk[0] scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~0 scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst7|keybpg:key|debounceg:u0|count[0]~64 scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "15.232 ns" { colk[0] {} colk[0]~out0 {} scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~0 {} scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0]~64 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] {} } { 0.000ns 0.000ns 6.487ns 1.387ns 2.955ns 1.249ns } { 0.000ns 1.469ns 0.590ns 0.114ns 0.114ns 0.867ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { sclk scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.178 ns" { sclk {} sclk~out0 {} scankdpp4:inst7|keybpg:key|debounceg:u0|count[0] {} } { 0.000ns 0.000ns 0.998ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "sclk seg\[6\] scankdpp4:inst7\|sftd15:sft\|dataq\[2\] 21.902 ns register " "Info: tco from clock \"sclk\" to destination pin \"seg\[6\]\" through register \"scankdpp4:inst7\|sftd15:sft\|dataq\[2\]\" is 21.902 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk source 7.658 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to source register is 7.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 37; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 104 -40 128 120 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.935 ns) 3.435 ns scankdpp4:inst7\|keybpg:key\|keyps4:u3\|stk\[0\] 2 REG LC_X8_Y13_N2 23 " "Info: 2: + IC(1.031 ns) + CELL(0.935 ns) = 3.435 ns; Loc. = LC_X8_Y13_N2; Fanout = 23; REG Node = 'scankdpp4:inst7\|keybpg:key\|keyps4:u3\|stk\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { sclk scankdpp4:inst7|keybpg:key|keyps4:u3|stk[0] } "NODE_NAME" } } { "keyps4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/keyps4.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.512 ns) + CELL(0.711 ns) 7.658 ns scankdpp4:inst7\|sftd15:sft\|dataq\[2\] 3 REG LC_X42_Y10_N8 3 " "Info: 3: + IC(3.512 ns) + CELL(0.711 ns) = 7.658 ns; Loc. = LC_X42_Y10_N8; Fanout = 3; REG Node = 'scankdpp4:inst7\|sftd15:sft\|dataq\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.223 ns" { scankdpp4:inst7|keybpg:key|keyps4:u3|stk[0] scankdpp4:inst7|sftd15:sft|dataq[2] } "NODE_NAME" } } { "sftd15.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sftd15.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 40.68 % ) " "Info: Total cell delay = 3.115 ns ( 40.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.543 ns ( 59.32 % ) " "Info: Total interconnect delay = 4.543 ns ( 59.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { sclk scankdpp4:inst7|keybpg:key|keyps4:u3|stk[0] scankdpp4:inst7|sftd15:sft|dataq[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { sclk {} sclk~out0 {} scankdpp4:inst7|keybpg:key|keyps4:u3|stk[0] {} scankdpp4:inst7|sftd15:sft|dataq[2] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "sftd15.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sftd15.vhd" 46 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.020 ns + Longest register pin " "Info: + Longest register to pin delay is 14.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns scankdpp4:inst7\|sftd15:sft\|dataq\[2\] 1 REG LC_X42_Y10_N8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X42_Y10_N8; Fanout = 3; REG Node = 'scankdpp4:inst7\|sftd15:sft\|dataq\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { scankdpp4:inst7|sftd15:sft|dataq[2] } "NODE_NAME" } } { "sftd15.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sftd15.vhd" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.596 ns) + CELL(0.590 ns) 2.186 ns scankdpp4:inst7\|Mux5~0 2 COMB LC_X44_Y13_N1 1 " "Info: 2: + IC(1.596 ns) + CELL(0.590 ns) = 2.186 ns; Loc. = LC_X44_Y13_N1; Fanout = 1; COMB Node = 'scankdpp4:inst7\|Mux5~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.186 ns" { scankdpp4:inst7|sftd15:sft|dataq[2] scankdpp4:inst7|Mux5~0 } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/scankdpp4.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.442 ns) 3.715 ns scankdpp4:inst7\|Mux5~1 3 COMB LC_X43_Y13_N0 7 " "Info: 3: + IC(1.087 ns) + CELL(0.442 ns) = 3.715 ns; Loc. = LC_X43_Y13_N0; Fanout = 7; COMB Node = 'scankdpp4:inst7\|Mux5~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { scankdpp4:inst7|Mux5~0 scankdpp4:inst7|Mux5~1 } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/scankdpp4.vhd" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.038 ns) + CELL(0.590 ns) 10.343 ns scankdpp4:inst7\|s\[6\]~93 4 COMB LC_X1_Y23_N5 1 " "Info: 4: + IC(6.038 ns) + CELL(0.590 ns) = 10.343 ns; Loc. = LC_X1_Y23_N5; Fanout = 1; COMB Node = 'scankdpp4:inst7\|s\[6\]~93'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.628 ns" { scankdpp4:inst7|Mux5~1 scankdpp4:inst7|s[6]~93 } "NODE_NAME" } } { "scankdpp4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/scankdpp4.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.553 ns) + CELL(2.124 ns) 14.020 ns seg\[6\] 5 PIN PIN_17 0 " "Info: 5: + IC(1.553 ns) + CELL(2.124 ns) = 14.020 ns; Loc. = PIN_17; Fanout = 0; PIN Node = 'seg\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.677 ns" { scankdpp4:inst7|s[6]~93 seg[6] } "NODE_NAME" } } { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 200 392 568 216 "seg\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.746 ns ( 26.72 % ) " "Info: Total cell delay = 3.746 ns ( 26.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.274 ns ( 73.28 % ) " "Info: Total interconnect delay = 10.274 ns ( 73.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.020 ns" { scankdpp4:inst7|sftd15:sft|dataq[2] scankdpp4:inst7|Mux5~0 scankdpp4:inst7|Mux5~1 scankdpp4:inst7|s[6]~93 seg[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.020 ns" { scankdpp4:inst7|sftd15:sft|dataq[2] {} scankdpp4:inst7|Mux5~0 {} scankdpp4:inst7|Mux5~1 {} scankdpp4:inst7|s[6]~93 {} seg[6] {} } { 0.000ns 1.596ns 1.087ns 6.038ns 1.553ns } { 0.000ns 0.590ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.658 ns" { sclk scankdpp4:inst7|keybpg:key|keyps4:u3|stk[0] scankdpp4:inst7|sftd15:sft|dataq[2] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.658 ns" { sclk {} sclk~out0 {} scankdpp4:inst7|keybpg:key|keyps4:u3|stk[0] {} scankdpp4:inst7|sftd15:sft|dataq[2] {} } { 0.000ns 0.000ns 1.031ns 3.512ns } { 0.000ns 1.469ns 0.935ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.020 ns" { scankdpp4:inst7|sftd15:sft|dataq[2] scankdpp4:inst7|Mux5~0 scankdpp4:inst7|Mux5~1 scankdpp4:inst7|s[6]~93 seg[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.020 ns" { scankdpp4:inst7|sftd15:sft|dataq[2] {} scankdpp4:inst7|Mux5~0 {} scankdpp4:inst7|Mux5~1 {} scankdpp4:inst7|s[6]~93 {} seg[6] {} } { 0.000ns 1.596ns 1.087ns 6.038ns 1.553ns } { 0.000ns 0.590ns 0.442ns 0.590ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "clear pwm 17.295 ns Longest " "Info: Longest tpd from source pin \"clear\" to destination pin \"pwm\" is 17.295 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clear 1 PIN PIN_1 35 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_1; Fanout = 35; PIN Node = 'clear'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clear } "NODE_NAME" } } { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 120 -40 128 136 "clear" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(10.639 ns) + CELL(0.590 ns) 12.698 ns pwm16:inst\|pwm~1 2 COMB LC_X41_Y6_N4 1 " "Info: 2: + IC(10.639 ns) + CELL(0.590 ns) = 12.698 ns; Loc. = LC_X41_Y6_N4; Fanout = 1; COMB Node = 'pwm16:inst\|pwm~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.229 ns" { clear pwm16:inst|pwm~1 } "NODE_NAME" } } { "pwm16.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwm16.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.473 ns) + CELL(2.124 ns) 17.295 ns pwm 3 PIN PIN_136 0 " "Info: 3: + IC(2.473 ns) + CELL(2.124 ns) = 17.295 ns; Loc. = PIN_136; Fanout = 0; PIN Node = 'pwm'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.597 ns" { pwm16:inst|pwm~1 pwm } "NODE_NAME" } } { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 48 536 712 64 "pwm" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.183 ns ( 24.19 % ) " "Info: Total cell delay = 4.183 ns ( 24.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.112 ns ( 75.81 % ) " "Info: Total interconnect delay = 13.112 ns ( 75.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.295 ns" { clear pwm16:inst|pwm~1 pwm } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.295 ns" { clear {} clear~out0 {} pwm16:inst|pwm~1 {} pwm {} } { 0.000ns 0.000ns 10.639ns 2.473ns } { 0.000ns 1.469ns 0.590ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "scankdpp4:inst7\|keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[3\] colk\[3\] sclk -6.268 ns register " "Info: th for register \"scankdpp4:inst7\|keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[3\]\" (data pin = \"colk\[3\]\", clock pin = \"sclk\") is -6.268 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "sclk destination 3.187 ns + Longest register " "Info: + Longest clock path from clock \"sclk\" to destination register is 3.187 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns sclk 1 CLK PIN_28 37 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 37; CLK Node = 'sclk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sclk } "NODE_NAME" } } { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 104 -40 128 120 "sclk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.711 ns) 3.187 ns scankdpp4:inst7\|keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[3\] 2 REG LC_X43_Y16_N8 6 " "Info: 2: + IC(1.007 ns) + CELL(0.711 ns) = 3.187 ns; Loc. = LC_X43_Y16_N8; Fanout = 6; REG Node = 'scankdpp4:inst7\|keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.718 ns" { sclk scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_n8i.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/db/cntr_n8i.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.40 % ) " "Info: Total cell delay = 2.180 ns ( 68.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.007 ns ( 31.60 % ) " "Info: Total interconnect delay = 1.007 ns ( 31.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sclk scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sclk {} sclk~out0 {} scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "db/cntr_n8i.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/db/cntr_n8i.tdf" 68 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.470 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.470 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns colk\[3\] 1 PIN PIN_168 1 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_168; Fanout = 1; PIN Node = 'colk\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { colk[3] } "NODE_NAME" } } { "pwmp16.bdf" "" { Schematic "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/pwmp16.bdf" { { 136 -40 128 152 "colk\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.799 ns) + CELL(0.442 ns) 7.710 ns scankdpp4:inst7\|keybpg:key\|sel4:u1\|Mux0~1 2 COMB LC_X48_Y16_N2 21 " "Info: 2: + IC(5.799 ns) + CELL(0.442 ns) = 7.710 ns; Loc. = LC_X48_Y16_N2; Fanout = 21; COMB Node = 'scankdpp4:inst7\|keybpg:key\|sel4:u1\|Mux0~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.241 ns" { colk[3] scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 } "NODE_NAME" } } { "sel4.vhd" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/sel4.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.451 ns) + CELL(0.309 ns) 9.470 ns scankdpp4:inst7\|keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[3\] 3 REG LC_X43_Y16_N8 6 " "Info: 3: + IC(1.451 ns) + CELL(0.309 ns) = 9.470 ns; Loc. = LC_X43_Y16_N8; Fanout = 6; REG Node = 'scankdpp4:inst7\|keybpg:key\|lpm_counter:count4\|cntr_n8i:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_n8i.tdf" "" { Text "E:/CIC-560/Examples/Chapter6/6-14 pwmp16/db/cntr_n8i.tdf" 68 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.220 ns ( 23.44 % ) " "Info: Total cell delay = 2.220 ns ( 23.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.250 ns ( 76.56 % ) " "Info: Total interconnect delay = 7.250 ns ( 76.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.470 ns" { colk[3] scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.470 ns" { colk[3] {} colk[3]~out0 {} scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 {} scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 5.799ns 1.451ns } { 0.000ns 1.469ns 0.442ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.187 ns" { sclk scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.187 ns" { sclk {} sclk~out0 {} scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 1.007ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.470 ns" { colk[3] scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "9.470 ns" { colk[3] {} colk[3]~out0 {} scankdpp4:inst7|keybpg:key|sel4:u1|Mux0~1 {} scankdpp4:inst7|keybpg:key|lpm_counter:count4|cntr_n8i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 5.799ns 1.451ns } { 0.000ns 1.469ns 0.442ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 30 09:26:50 2021 " "Info: Processing ended: Wed Jun 30 09:26:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
