<?xml version="1.0" encoding="utf-8"?><html xmlns:MadCap="http://www.madcapsoftware.com/Schemas/MadCap.xsd"><head><title>Port Constraints Checks</title></head>
<body>
        <h1>PortConstraints</h1>

<table COLS="2" WIDTH="100%" ><tr><td></td>
<td>coreConsultant</td>
</tr>
</table><hr WIDTH="100%"><h1>Port Constraints Checks</h1>
<pre>Found problems in design eMMC_DWC_mshc.
The following ports are constrained on both the rising
and falling clock edge:
Port Clock Attributes
----------------------------------------------------------------------
sd_dat_in cclk_rx MinInputDelay, MinInputDelayFallingEdge, MaxInputDelay, MaxInputDelayFallingEdge
sd_dat_in sd_dat_stb MinInputDelay, MinInputDelayFallingEdge, MaxInputDelay, MaxInputDelayFallingEdge
sd_dat_out cclk_tx MinOutputDelay, MinOutputDelayFallingEdge, MaxOutputDelay, MaxOutputDelayFallingEdge</pre><hr WIDTH="100%"><table COLS="2" WIDTH="100%" ><tr><td></td>
<td>coreConsultant</td>
</tr>
</table></body></html>