(edif U712_TOP
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status 
    (written
      (timeStamp 2025 4 8 19 58 50)
      (author "Lattice Semiconductor Corp.")
      (program "SBT" (version "2020.12.27943"))
    ) 
  ) 
  (library SBT_DESIGN
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell (rename ICE_CARRY_IN_MUX "ICE_CARRY_IN_MUX")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port carryinitin (direction INPUT) )
          (port carryinitout (direction OUTPUT) )
        )
        (contents
          (net (rename carryinitin "carryinitin") 
            (joined 
              (portRef carryinitin)
            )
          )
          (net (rename carryinitout "carryinitout") 
            (joined 
              (portRef carryinitout)
            )
          )
        )
      )
    )
    (cell (rename SB_LUT4 "SB_LUT4")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port I3 (direction INPUT) )
          (port I1 (direction INPUT) )
          (port O (direction OUTPUT) )
          (port I2 (direction INPUT) )
          (port I0 (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFF "SB_DFF")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename ICE_IO "ICE_IO")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port OUTPUTCLK (direction INPUT) )
          (port DIN1 (direction OUTPUT) )
          (port PACKAGEPIN (direction INOUT) )
          (port LATCHINPUTVALUE (direction INPUT) )
          (port INPUTCLK (direction INPUT) )
          (port DOUT0 (direction INPUT) )
          (port DIN0 (direction OUTPUT) )
          (port OUTPUTENABLE (direction INPUT) )
          (port DOUT1 (direction INPUT) )
          (port CLOCKENABLE (direction INPUT) )
        )
      )
    )
    (cell (rename SB_CARRY "SB_CARRY")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port I1 (direction INPUT) )
          (port I0 (direction INPUT) )
          (port CO (direction OUTPUT) )
          (port CI (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFESR "SB_DFFESR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port D (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_PLL40_2F_CORE "SB_PLL40_2F_CORE")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port SCLK (direction INPUT) )
          (port PLLOUTGLOBALA (direction OUTPUT) )
          (port LATCHINPUTVALUE (direction INPUT) )
          (port (rename DYNAMICDELAY_0 "DYNAMICDELAY[0]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port PLLOUTGLOBALB (direction OUTPUT) )
          (port (rename DYNAMICDELAY_1 "DYNAMICDELAY[1]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port SDI (direction INPUT) )
          (port PLLOUTCOREA (direction OUTPUT) )
          (port (rename DYNAMICDELAY_6 "DYNAMICDELAY[6]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_2 "DYNAMICDELAY[2]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port BYPASS (direction INPUT) )
          (port RESETB (direction INPUT) )
          (port REFERENCECLK (direction INPUT) )
          (port PLLOUTCOREB (direction OUTPUT) )
          (port LOCK (direction OUTPUT) )
          (port (rename DYNAMICDELAY_7 "DYNAMICDELAY[7]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_3 "DYNAMICDELAY[3]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port SDO (direction OUTPUT) )
          (port EXTFEEDBACK (direction INPUT) )
          (port (rename DYNAMICDELAY_4 "DYNAMICDELAY[4]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
          (port (rename DYNAMICDELAY_5 "DYNAMICDELAY[5]")  (direction INPUT) 
                (property Define (string "DYNAMICDELAY[7:0]")))
        )
      (property DIVF (string "7'b0000000"))
      (property DIVR (string "4'b0000"))
      (property ENABLE_ICEGATE_PORTA (string "1'b0"))
      (property FDA_FEEDBACK (string "4'b0000"))
      (property DELAY_ADJUSTMENT_MODE_FEEDBACK (string "FIXED"))
      (property DIVQ (string "3'b000"))
      (property ENABLE_ICEGATE_PORTB (string "1'b0"))
      (property FEEDBACK_PATH (string "SIMPLE"))
      (property PLLOUT_SELECT_PORTB (string "GENCLK"))
      (property SHIFTREG_DIV_MODE (string "2'b00"))
      (property DELAY_ADJUSTMENT_MODE_RELATIVE (string "FIXED"))
      (property PLLOUT_SELECT_PORTA (string "GENCLK"))
      (property EXTERNAL_DIVIDE_FACTOR (string "4'b0001"))
      (property FDA_RELATIVE (string "4'b0000"))
      (property FILTER_RANGE (string "3'b000"))
      (property TEST_MODE (string "1'b0"))
      )
    )
    (cell (rename SB_DFFSR "SB_DFFSR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFE "SB_DFFE")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFR "SB_DFFR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFNESR "SB_DFFNESR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port D (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename SB_DFFSS "SB_DFFSS")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port S (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename ICE_GB "ICE_GB")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port USERSIGNALTOGLOBALBUFFER (direction INPUT) )
          (port GLOBALBUFFEROUTPUT (direction OUTPUT) )
        )
      )
    )
    (cell (rename SB_DFFESS "SB_DFFESS")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port D (direction INPUT) )
          (port S (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port E (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename GND "GND")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Y (direction OUTPUT) )
        )
      )
    )
    (cell (rename SB_DFFNSR "SB_DFFNSR")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port R (direction INPUT) )
          (port Q (direction OUTPUT) )
          (port D (direction INPUT) )
          (port C (direction INPUT) )
        )
      )
    )
    (cell (rename VCC "VCC")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port Y (direction OUTPUT) )
        )
      )
    )
)
  (library worklib
    (edifLevel 0)
    (technology (numberDefinition ))
    (cell (rename U712_TOP "U712_TOP")  (cellType GENERIC )
      (view INTERFACE (viewType NETLIST )
        (interface 
          (port (rename DRA_9 "DRA[9]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port DBRn (direction INPUT) )
          (port (rename A_14 "A[14]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename CMA_4 "CMA[4]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_5 "A[5]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port TSn (direction INPUT) )
          (port LMBEn (direction OUTPUT) )
          (port (rename DRA_2 "DRA[2]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port DMA_LATCH_EN (direction OUTPUT) )
          (port (rename A_13 "A[13]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port CLMBEn (direction OUTPUT) )
          (port AWEn (direction INPUT) )
          (port RESETn (direction INPUT) )
          (port (rename CMA_1 "CMA[1]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port CLK_EN (direction OUTPUT) )
          (port CASn (direction OUTPUT) )
          (port BANK0 (direction OUTPUT) )
          (port (rename A_20 "A[20]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename SIZ_0 "SIZ[0]")  (direction INPUT) 
                (property Define (string "SIZ[1:0]")))
          (port (rename DRA_7 "DRA[7]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename CMA_8 "CMA[8]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_1 "A[1]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port CLK40B_OUT (direction OUTPUT) )
          (port (rename A_17 "A[17]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port VBENn (direction OUTPUT) )
          (port (rename DRA_1 "DRA[1]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename DA_2 "DA[2]")  (direction OUTPUT) 
                (property Define (string "DA[2:0]")))
          (port CUMBEn (direction OUTPUT) )
          (port CLKRAM (direction OUTPUT) )
          (port CLK40D_OUT (direction OUTPUT) )
          (port C3 (direction INPUT) )
          (port ASn (direction OUTPUT) )
          (port UUBEn (direction OUTPUT) )
          (port LDSn (direction OUTPUT) )
          (port LATCH_CLK (direction OUTPUT) )
          (port (rename DRA_8 "DRA[8]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename CMA_5 "CMA[5]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port CASUn (direction INPUT) )
          (port (rename A_6 "A[6]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_15 "A[15]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port RAS1n (direction INPUT) )
          (port DRDDIR (direction OUTPUT) )
          (port (rename DRA_3 "DRA[3]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port DBDIR (direction OUTPUT) )
          (port (rename A_12 "A[12]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port UDSn (direction OUTPUT) )
          (port RnW (direction INPUT) )
          (port DRDENn (direction OUTPUT) )
          (port (rename A_4 "A[4]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port DBENn (direction OUTPUT) )
          (port (rename CMA_2 "CMA[2]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename CMA_10 "CMA[10]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port BANK1 (direction OUTPUT) )
          (port (rename A_10 "A[10]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port UMBEn (direction OUTPUT) )
          (port RAS0n (direction INPUT) )
          (port (rename DRA_4 "DRA[4]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename DA_1 "DA[1]")  (direction OUTPUT) 
                (property Define (string "DA[2:0]")))
          (port (rename CMA_9 "CMA[9]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_2 "A[2]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_19 "A[19]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port CUUBEn (direction OUTPUT) )
          (port CRCSn (direction OUTPUT) )
          (port (rename CMA_0 "CMA[0]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port CLLBEn (direction OUTPUT) )
          (port CLK40C_OUT (direction OUTPUT) )
          (port CASLn (direction INPUT) )
          (port (rename A_9 "A[9]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_16 "A[16]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port TCIn (direction OUTPUT) )
          (port TBIn (direction OUTPUT) )
          (port (rename SIZ_1 "SIZ[1]")  (direction INPUT) 
                (property Define (string "SIZ[1:0]")))
          (port RAMSPACEn (direction INPUT) )
          (port (rename DRA_6 "DRA[6]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename A_0 "A[0]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port WEn (direction OUTPUT) )
          (port REGENn (direction OUTPUT) )
          (port LLBEn (direction OUTPUT) )
          (port (rename CMA_6 "CMA[6]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_7 "A[7]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename DRA_0 "DRA[0]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port CLK40_IN (direction INPUT) )
          (port REGSPACEn (direction INPUT) )
          (port (rename CMA_3 "CMA[3]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port RASn (direction OUTPUT) )
          (port (rename DRA_5 "DRA[5]")  (direction INPUT) 
                (property Define (string "DRA[9:0]")))
          (port (rename A_3 "A[3]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port (rename A_18 "A[18]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port AGNUS_REV (direction INPUT) )
          (port (rename A_11 "A[11]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
          (port TACKn (direction OUTPUT) )
          (port (rename DA_0 "DA[0]")  (direction OUTPUT) 
                (property Define (string "DA[2:0]")))
          (port C1 (direction INPUT) )
          (port (rename CMA_7 "CMA[7]")  (direction OUTPUT) 
                (property Define (string "CMA[10:0]")))
          (port (rename A_8 "A[8]")  (direction INPUT) 
                (property Define (string "A[20:0]")))
        )
        (contents
          (instance (rename IN_MUX_bfv_9_15_0_ "IN_MUX_bfv_9_15_0_") 
             (viewRef INTERFACE (cellRef ICE_CARRY_IN_MUX (libraryRef SBT_DESIGN))) 
            (property C_INIT (string "00"))
            (property LOCATION (string "9,15,0"))
          )
          (instance (rename IN_MUX_bfv_7_13_0_ "IN_MUX_bfv_7_13_0_") 
             (viewRef INTERFACE (cellRef ICE_CARRY_IN_MUX (libraryRef SBT_DESIGN))) 
            (property C_INIT (string "01"))
            (property LOCATION (string "7,13,0"))
          )
          (instance (rename IN_MUX_bfv_8_12_0_ "IN_MUX_bfv_8_12_0_") 
             (viewRef INTERFACE (cellRef ICE_CARRY_IN_MUX (libraryRef SBT_DESIGN))) 
            (property C_INIT (string "01"))
            (property LOCATION (string "8,12,0"))
          )
          (instance (rename CONSTANT_ONE_LUT4 "CONSTANT_ONE_LUT4") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111111111111"))
            (property LOCATION (string "10,2,7"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_1_THRU_LUT4_0 "U712_REG_SM.C3_SYNC_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "12,13,5"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_0_THRU_LUT4_0 "U712_REG_SM.C3_SYNC_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "12,13,4"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_1_THRU_LUT4_0 "U712_REG_SM.C1_SYNC_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,15,6"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_0_THRU_LUT4_0 "U712_REG_SM.C1_SYNC_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,15,2"))
          )
          (instance (rename U712_REG_SM.ASn_ess_THRU_LUT4_0 "U712_REG_SM.ASn_ess_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "11,17,0"))
          )
          (instance (rename U712_CHIP_RAM.WEn_THRU_LUT4_0 "U712_CHIP_RAM.WEn_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "15,7,0"))
          )
          (instance (rename U712_CHIP_RAM.RASn_THRU_LUT4_0 "U712_CHIP_RAM.RASn_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "12,2,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,11,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "15,11,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "13,11,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,11,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "13,11,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "13,9,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "15,11,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "15,8,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_0_U712_CHIP_RAM.DMA_A1_nesr_REP_LUT4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4_0_U712_CHIP_RAM.DMA_A1_nesr_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "15,9,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0 "U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010000000000000"))
            (property LOCATION (string "11,11,0"))
          )
          (instance (rename U712_CHIP_RAM.CRCSn_THRU_LUT4_0 "U712_CHIP_RAM.CRCSn_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "15,6,4"))
          )
          (instance (rename U712_CHIP_RAM.CASn_THRU_LUT4_0 "U712_CHIP_RAM.CASn_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "13,6,1"))
          )
          (instance (rename DBR_SYNC_1_THRU_LUT4_0 "DBR_SYNC_1_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,14,6"))
          )
          (instance (rename DBR_SYNC_0_THRU_LUT4_0 "DBR_SYNC_0_THRU_LUT4_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111100000000"))
            (property LOCATION (string "7,14,2"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNIVCF31_4 "U712_REG_SM.STATE_COUNT_RNIVCF31[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110111101111"))
            (property LOCATION (string "12,14,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_1 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "7,13,1"))
          )
          (instance (rename U712_CHIP_RAM.RAS_SYNC_3 "U712_CHIP_RAM.RAS_SYNC[3]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,11,3"))
          )
          (instance (rename A_ibuf_19 "A_ibuf[19]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,1,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_5 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[5]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNISDRT_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNISDRT[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100110011001"))
            (property LOCATION (string "9,12,4"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[0]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,8,5"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_RNO_1 "U712_CHIP_RAM.DBR_COUNT_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100001100111100"))
            (property LOCATION (string "9,15,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_7 "U712_CHIP_RAM.CMA_esr_RNO_0[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "10,11,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0 "U712_CHIP_RAM.CMA_esr_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100000100000"))
            (property LOCATION (string "11,8,2"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_0_2 "U712_REG_SM.STATE_COUNT_RNO_0[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0111011101110111"))
            (property LOCATION (string "11,13,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_3 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[3]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,3"))
          )
          (instance (rename U712_CHIP_RAM.DBDIR_RNO "U712_CHIP_RAM.DBDIR_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101110001011100"))
            (property LOCATION (string "10,9,4"))
          )
          (instance (rename CMA_obuf_9 "CMA_obuf[9]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,6,0"))
          )
          (instance (rename CLLBEn_obuf "CLLBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "8,0,1"))
          )
          (instance (rename pll "pll") 
             (viewRef INTERFACE (cellRef SB_PLL40_2F_CORE (libraryRef SBT_DESIGN))) 
            (property DIVF (string "01"))
            (property DIVR (string "0"))
            (property ENABLE_ICEGATE_PORTA (string "0"))
            (property FDA_FEEDBACK (string "0000"))
            (property DELAY_ADJUSTMENT_MODE_FEEDBACK (string "FIXED"))
            (property DIVQ (string "3"))
            (property ENABLE_ICEGATE_PORTB (string "0"))
            (property FEEDBACK_PATH (string "DELAY"))
            (property PLLOUT_SELECT_PORTB (string "GENCLK_HALF"))
            (property SHIFTREG_DIV_MODE (string "00"))
            (property DELAY_ADJUSTMENT_MODE_RELATIVE (string "FIXED"))
            (property PLLOUT_SELECT_PORTA (string "GENCLK"))
            (property EXTERNAL_DIVIDE_FACTOR (string "1"))
            (property FDA_RELATIVE (string "0000"))
            (property FILTER_RANGE (string "011"))
            (property TEST_MODE (string "0"))
            (property LOCATION (string "12,0,1"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN "U712_CYCLE_TERM.TACK_EN") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,13,1"))
          )
          (instance (rename U712_BUFFERS.DRDDIR_0_m2 "U712_BUFFERS.DRDDIR_0_m2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011110001111"))
            (property LOCATION (string "24,19,1"))
          )
          (instance (rename DRDENn_obuf "DRDENn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "24,21,1"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_4 "U712_CYCLE_TERM.TACK_STATE[4]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,15,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_7 "U712_CHIP_RAM.CMA_esr[7]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,10,7"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNO "U712_CHIP_RAM.WRITE_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000110010000000"))
            (property LOCATION (string "8,13,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNID3LR1_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNID3LR1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011000010001000"))
            (property LOCATION (string "10,12,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNIKHPV5 "U712_CHIP_RAM.DMA_CYCLE_START_RNIKHPV5") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111101111111"))
            (property LOCATION (string "9,11,0"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_5 "U712_CHIP_RAM.DBR_COUNT[5]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,4"))
          )
          (instance (rename CLK40C_OUT_obuf "CLK40C_OUT_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "0,10,1"))
          )
          (instance (rename A_ibuf_13 "A_ibuf[13]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,6,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_0 "U712_REG_SM.STATE_COUNT_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111000011110001"))
            (property LOCATION (string "10,14,0"))
          )
          (instance (rename U712_REG_SM.REGENn_RNO "U712_REG_SM.REGENn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001101010001010"))
            (property LOCATION (string "10,14,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_WRITE_CYCLE "U712_CHIP_RAM.DMA_WRITE_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,11,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4 "U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0010000000000000"))
            (property LOCATION (string "10,11,0"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_6 "U712_CHIP_RAM.CPU_COL_ADDRESS[6]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,9,5"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_0 "U712_CYCLE_TERM.TACK_STATE_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011001000110000"))
            (property LOCATION (string "12,16,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_4 "U712_CHIP_RAM.SDRAM_COUNTER[4]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_0_3 "U712_CHIP_RAM.SDRAM_CMD_RNO_0[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1011101010101010"))
            (property LOCATION (string "8,9,5"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_7 "U712_CHIP_RAM.REFRESH_COUNTER[7]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[2]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,9,0"))
          )
          (instance (rename DRA_ibuf_5 "DRA_ibuf[5]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,13,1"))
          )
          (instance (rename C3_ibuf "C3_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "3,21,0"))
          )
          (instance (rename A_ibuf_20 "A_ibuf[20]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,15,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_2 "U712_REG_SM.STATE_COUNT[2]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,13,4"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNIN5DI "U712_CHIP_RAM.WRITE_CYCLE_RNIN5DI") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "7,12,2"))
          )
          (instance (rename CMA_obuf_3 "CMA_obuf[3]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,2,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_6 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "8,12,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0_0 "U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "9,10,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0 "U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000000010"))
            (property LOCATION (string "8,8,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_2 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "7,13,2"))
          )
          (instance (rename U712_CHIP_RAM.RAS_SYNC_0 "U712_CHIP_RAM.RAS_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,10,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_2 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,8,3"))
          )
          (instance (rename U712_BUFFERS.N_160_i "U712_BUFFERS.N_160_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000011111000"))
            (property LOCATION (string "11,14,5"))
          )
          (instance (rename U712_CHIP_RAM.RAS_SYNC_RNO_3 "U712_CHIP_RAM.RAS_SYNC_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "12,11,3"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_RNO_2 "U712_CHIP_RAM.DBR_COUNT_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,15,1"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK "U712_CHIP_RAM.CPU_TACK") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,10,4"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE "U712_CHIP_RAM.CPU_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,12,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_5 "U712_CHIP_RAM.CMA_esr_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100011110101"))
            (property LOCATION (string "10,7,2"))
          )
          (instance (rename CLKRAM_obuf "CLKRAM_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "2,0,1"))
          )
          (instance (rename CLK40D_OUT_obuf "CLK40D_OUT_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "22,21,1"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_0 "U712_REG_SM.C3_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,13,4"))
          )
          (instance (rename C1_ibuf_RNIPA2A "C1_ibuf_RNIPA2A") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,21,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_6 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[6]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,6"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_0 "U712_CHIP_RAM.CPU_COL_ADDRESS_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "11,9,3"))
          )
          (instance (rename SIZ_ibuf_1 "SIZ_ibuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,20,1"))
          )
          (instance (rename U712_CHIP_RAM.CRCSn "U712_CHIP_RAM.CRCSn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,6,4"))
          )
          (instance (rename U712_BYTE_ENABLE.N_168_i "U712_BYTE_ENABLE.N_168_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000010111111"))
            (property LOCATION (string "12,14,6"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_0_0 "U712_CYCLE_TERM.TACK_STATE_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "12,15,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_3_1 "U712_CHIP_RAM.SDRAM_CMD_RNO_3[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1011101010111010"))
            (property LOCATION (string "8,11,5"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_4 "U712_CHIP_RAM.CPU_TACK_RNO_4") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1000000010000000"))
            (property LOCATION (string "7,12,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_8 "U712_CHIP_RAM.CMA_esr[8]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,8,2"))
          )
          (instance (rename CLK40B_OUT_obuf "CLK40B_OUT_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "24,21,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED "U712_CHIP_RAM.SDRAM_CONFIGURED") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,13,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_8 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "12,8,0"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START_RNO_0 "U712_CHIP_RAM.CPU_CYCLE_START_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100010001000100"))
            (property LOCATION (string "10,12,3"))
          )
          (instance (rename LDSn_obuf "LDSn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "21,21,1"))
          )
          (instance (rename LATCH_CLK_obuf "LATCH_CLK_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "6,21,0"))
          )
          (instance (rename A_ibuf_10 "A_ibuf[10]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,7,1"))
          )
          (instance (rename pll_RNI8MQ3 "pll_RNI8MQ3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "12,12,4"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_3 "U712_REG_SM.STATE_COUNT_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000001000100"))
            (property LOCATION (string "9,14,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[2]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNO_2_0 "U712_CHIP_RAM.SDRAM_CMD_ess_RNO_2[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101110001001"))
            (property LOCATION (string "9,13,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_2_1 "U712_CHIP_RAM.SDRAM_CMD_RNO_2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100100111001101"))
            (property LOCATION (string "8,13,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_1 "U712_CHIP_RAM.SDRAM_CMD[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,10,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[9]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,1"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_3 "U712_CHIP_RAM.CPU_COL_ADDRESS[3]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,10,2"))
          )
          (instance (rename U712_REG_SM.UDSn "U712_REG_SM.UDSn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,16,7"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_3 "U712_CYCLE_TERM.TACK_STATE_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "11,16,4"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_4 "U712_CHIP_RAM.REFRESH_COUNTER[4]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,4"))
          )
          (instance (rename U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO "U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000010000"))
            (property LOCATION (string "10,12,0"))
          )
          (instance (rename U712_CHIP_RAM.CLK_EN_RNO "U712_CHIP_RAM.CLK_EN_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000101110101010"))
            (property LOCATION (string "7,12,1"))
          )
          (instance (rename DRA_ibuf_8 "DRA_ibuf[8]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,9,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_1 "U712_REG_SM.STATE_COUNT[1]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,14,2"))
          )
          (instance (rename CMA_obuf_6 "CMA_obuf[6]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,4,1"))
          )
          (instance (rename A_ibuf_6 "A_ibuf[6]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,12,1"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_START "U712_REG_SM.REG_CYCLE_START") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,12,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI8UIP2_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNI8UIP2[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "8,11,3"))
          )
          (instance (rename U712_CHIP_RAM.RAS_SYNC_5 "U712_CHIP_RAM.RAS_SYNC[5]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,11,1"))
          )
          (instance (rename U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_2 "U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000000001"))
            (property LOCATION (string "10,15,5"))
          )
          (instance (rename U712_CHIP_RAM.LATCH_CLK_RNO "U712_CHIP_RAM.LATCH_CLK_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110000000100000"))
            (property LOCATION (string "8,13,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_5 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "13,10,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNO_0 "U712_CHIP_RAM.DMA_CYCLE_START_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "7,11,2"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5_0 "U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000100000000000"))
            (property LOCATION (string "10,10,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_9 "U712_CHIP_RAM.CMA_esr_RNO_0[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101011101010111"))
            (property LOCATION (string "9,7,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_3 "U712_CHIP_RAM.SDRAM_CMD_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011100100"))
            (property LOCATION (string "8,9,6"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_5 "U712_CHIP_RAM.CPU_COL_ADDRESS_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "11,9,2"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CLLBEn_i_0_a2_0 "U712_BYTE_ENABLE.un1_CLLBEn_i_0_a2_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0001000000010000"))
            (property LOCATION (string "9,14,3"))
          )
          (instance (rename DRA_ibuf_2 "DRA_ibuf[2]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,15,1"))
          )
          (instance (rename CLK_EN_obuf "CLK_EN_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,6,1"))
          )
          (instance (rename UMBEn_obuf "UMBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "18,21,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110110011111111"))
            (property LOCATION (string "9,11,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNO "U712_CHIP_RAM.SDRAM_CONFIGURED_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100010101000"))
            (property LOCATION (string "9,13,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNIA8V79 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNIA8V79") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110110011111111"))
            (property LOCATION (string "9,13,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_1 "U712_CHIP_RAM.CMA_esr_RNO_1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100000000110011"))
            (property LOCATION (string "12,9,6"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE "U712_CHIP_RAM.WRITE_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,13,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIOO5O1_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNIOO5O1[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000001000"))
            (property LOCATION (string "8,10,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_3_2 "U712_CHIP_RAM.SDRAM_CMD_RNO_3[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111111110100"))
            (property LOCATION (string "8,9,0"))
          )
          (instance (rename U712_REG_SM.WRITE_CYCLE "U712_REG_SM.WRITE_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,14,1"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_START_RNO_0 "U712_REG_SM.REG_CYCLE_START_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0010001000100010"))
            (property LOCATION (string "11,12,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_5 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "7,13,5"))
          )
          (instance (rename UDSn_obuf "UDSn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "20,21,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[1]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_2 "U712_CHIP_RAM.SDRAM_CMD[2]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,9,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[4]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,10,2"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_RNO_5 "U712_CHIP_RAM.DBR_COUNT_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,15,4"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_0 "U712_CHIP_RAM.CPU_COL_ADDRESS[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,9,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_3 "U712_CHIP_RAM.CMA_esr_RNO_0[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "12,11,0"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0 "U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000001010000010"))
            (property LOCATION (string "10,15,7"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_4 "U712_REG_SM.STATE_COUNT[4]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,14,4"))
          )
          (instance (rename DBR_SYNC_0 "DBR_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,14,2"))
          )
          (instance (rename CMA_obuf_5 "CMA_obuf[5]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,4,0"))
          )
          (instance (rename U712_REG_SM.WRITE_CYCLE_RNO "U712_REG_SM.WRITE_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111010001110100"))
            (property LOCATION (string "10,14,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIGB4P1_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNIGB4P1[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101010101010101"))
            (property LOCATION (string "9,13,2"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_10 "U712_CHIP_RAM.CMA_esr[10]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,7,3"))
          )
          (instance (rename CLKRAM_obuf_RNO "CLKRAM_obuf_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "3,1,1"))
          )
          (instance (rename A_ibuf_1 "A_ibuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,17,0"))
          )
          (instance (rename U712_REG_SM.ASn_ess "U712_REG_SM.ASn_ess") 
             (viewRef INTERFACE (cellRef SB_DFFESS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,17,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_0 "U712_CYCLE_TERM.TACK_STATE[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,16,0"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_3 "U712_CHIP_RAM.CPU_TACK_RNO_3") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111100000111111"))
            (property LOCATION (string "8,10,2"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_3 "U712_CHIP_RAM.CMA_esr[3]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,10,3"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_1 "U712_CHIP_RAM.DBR_COUNT[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,7"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO "U712_CHIP_RAM.CPU_TACK_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110000000000"))
            (property LOCATION (string "8,10,4"))
          )
          (instance (rename A_ibuf_17 "A_ibuf[17]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,2,0"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_RNO_0 "U712_CHIP_RAM.CAS_SYNC_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0111000001110000"))
            (property LOCATION (string "9,14,5"))
          )
          (instance (rename DA_obuf_1 "DA_obuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "13,21,0"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNIM4DI "U712_CHIP_RAM.WRITE_CYCLE_RNIM4DI") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "9,11,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_0 "U712_CHIP_RAM.SDRAM_COUNTER[0]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,12,5"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_3 "U712_CHIP_RAM.REFRESH_COUNTER[3]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[6]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,11,1"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_6 "U712_CHIP_RAM.CPU_COL_ADDRESS_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "11,9,5"))
          )
          (instance (rename U712_CHIP_RAM.CASn "U712_CHIP_RAM.CASn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,6,1"))
          )
          (instance (rename RESETn_ibuf_RNIM9SF_0 "RESETn_ibuf_RNIM9SF_0") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,21,1"))
          )
          (instance (rename DRA_ibuf_1 "DRA_ibuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,16,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_1_2 "U712_REG_SM.STATE_COUNT_RNO_1[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010001"))
            (property LOCATION (string "11,13,6"))
          )
          (instance (rename U712_REG_SM.REG_TACK "U712_REG_SM.REG_TACK") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,14,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_6 "U712_CHIP_RAM.CMA_esr_RNO_1[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "12,10,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_2 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101010110000000"))
            (property LOCATION (string "9,12,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_6 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "7,13,6"))
          )
          (instance (rename U712_CHIP_RAM.un3_DBR_COUNT_cry_2_c "U712_CHIP_RAM.un3_DBR_COUNT_cry_2_c") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_4 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[4]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,4"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[3]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,10,3"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_RNO_6 "U712_CHIP_RAM.DBR_COUNT_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,15,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1 "U712_CHIP_RAM.CMA_esr_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110010011100100"))
            (property LOCATION (string "12,9,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_6 "U712_CHIP_RAM.CMA_esr_RNO_0[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "12,10,1"))
          )
          (instance (rename AWEn_ibuf "AWEn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "7,21,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_0_3 "U712_REG_SM.STATE_COUNT_RNO_0[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0001010101010101"))
            (property LOCATION (string "9,14,0"))
          )
          (instance (rename U712_CHIP_RAM.DBDIR "U712_CHIP_RAM.DBDIR") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,9,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_1_1 "U712_CHIP_RAM.SDRAM_CMD_RNO_1[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111011111100"))
            (property LOCATION (string "8,11,6"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_2 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[2]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,2"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_RNIEU0T_1 "U712_CHIP_RAM.CAS_SYNC_RNIEU0T[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111101111111011"))
            (property LOCATION (string "8,15,0"))
          )
          (instance (rename U712_BUFFERS.un1_VBENn_0_a2 "U712_BUFFERS.un1_VBENn_0_a2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "8,10,5"))
          )
          (instance (rename CMA_obuf_8 "CMA_obuf[8]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,5,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNIE8IL_0 "U712_CHIP_RAM.SDRAM_CMD_ess_RNIE8IL[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "12,9,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_8 "U712_CHIP_RAM.CMA_esr_RNO_1[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "10,8,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1_0 "U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111111111101"))
            (property LOCATION (string "9,9,1"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_0 "U712_CHIP_RAM.CPU_TACK_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110110011101100"))
            (property LOCATION (string "7,12,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_4 "U712_CHIP_RAM.CMA_esr[4]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,10,2"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_6 "U712_CHIP_RAM.DBR_COUNT[6]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,5"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CLMBEn_i_0_a2 "U712_BYTE_ENABLE.un1_CLMBEn_i_0_a2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0100000011110000"))
            (property LOCATION (string "12,14,0"))
          )
          (instance (rename A_ibuf_14 "A_ibuf[14]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,3,1"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_7 "U712_CHIP_RAM.CPU_COL_ADDRESS[7]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,10,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_5 "U712_CHIP_RAM.SDRAM_COUNTER[5]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_0_2 "U712_CHIP_RAM.SDRAM_CMD_RNO_0[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101100000001000"))
            (property LOCATION (string "7,9,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_0 "U712_CHIP_RAM.REFRESH_COUNTER[0]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[1]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,11,5"))
          )
          (instance (rename DRA_ibuf_4 "DRA_ibuf[4]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,14,0"))
          )
          (instance (rename U712_REG_SM.REG_TACK_RNO_0 "U712_REG_SM.REG_TACK_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101110001011100"))
            (property LOCATION (string "10,13,3"))
          )
          (instance (rename CMA_obuf_2 "CMA_obuf[2]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "11,0,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNIKVGT_0_4 "U712_REG_SM.STATE_COUNT_RNIKVGT_0[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1101010011010100"))
            (property LOCATION (string "11,14,3"))
          )
          (instance (rename U712_REG_SM.LDSn_RNO "U712_REG_SM.LDSn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101011111100"))
            (property LOCATION (string "12,16,2"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_OUTn "U712_CYCLE_TERM.TACK_OUTn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,15,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_7 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000010100001010"))
            (property LOCATION (string "8,12,7"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_3 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "7,13,3"))
          )
          (instance (rename U712_CHIP_RAM.RAS_SYNC_1 "U712_CHIP_RAM.RAS_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,10,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_1 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "15,10,2"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START_RNO "U712_CHIP_RAM.CPU_CYCLE_START_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010000010110000"))
            (property LOCATION (string "10,12,4"))
          )
          (instance (rename U712_BYTE_ENABLE.N_389_i "U712_BYTE_ENABLE.N_389_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000110111010000"))
            (property LOCATION (string "13,20,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI7FAQ2_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNI7FAQ2[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011000110110001"))
            (property LOCATION (string "9,10,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNIDBLK1_3 "U712_CHIP_RAM.SDRAM_CMD_RNIDBLK1[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000010101"))
            (property LOCATION (string "9,8,7"))
          )
          (instance (rename U712_CHIP_RAM.RAS_SYNC_RNO_0 "U712_CHIP_RAM.RAS_SYNC_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0110000001100000"))
            (property LOCATION (string "16,10,3"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_RNO_3 "U712_CHIP_RAM.DBR_COUNT_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,15,2"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_6 "U712_CHIP_RAM.CMA_esr_RNO[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100000100000"))
            (property LOCATION (string "11,10,6"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_5 "U712_CHIP_RAM.CMA_esr_RNO_0[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011100010111000"))
            (property LOCATION (string "10,8,7"))
          )
          (instance (rename U712_REG_SM.LDSn_RNO_0 "U712_REG_SM.LDSn_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000010000"))
            (property LOCATION (string "10,16,2"))
          )
          (instance (rename U712_REG_SM.C3_SYNC_1 "U712_REG_SM.C3_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,13,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_A1_nesr "U712_CHIP_RAM.DMA_A1_nesr") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,9,2"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5 "U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1010100010100000"))
            (property LOCATION (string "8,13,5"))
          )
          (instance (rename U712_BYTE_ENABLE.UMBE_i_i "U712_BYTE_ENABLE.UMBE_i_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000110011010000"))
            (property LOCATION (string "12,20,7"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNI3OIA1_0 "U712_REG_SM.STATE_COUNT_RNI3OIA1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000000000000"))
            (property LOCATION (string "11,13,2"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE "U712_REG_SM.REG_CYCLE") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,13,7"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_5 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[5]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,5"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_RNI8NM9 "U712_CHIP_RAM.CPU_CYCLE_RNI8NM9") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100010001000100"))
            (property LOCATION (string "11,8,4"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_1 "U712_CHIP_RAM.CPU_COL_ADDRESS_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "10,10,5"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_RNO_9 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_RNO[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "12,8,1"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_0_1 "U712_CYCLE_TERM.TACK_STATE_RNO_0[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000000101010101"))
            (property LOCATION (string "12,14,3"))
          )
          (instance (rename U712_CHIP_RAM.un3_DBR_COUNT_cry_4_c "U712_CHIP_RAM.un3_DBR_COUNT_cry_4_c") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_9 "U712_CHIP_RAM.CMA_esr[9]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,8,4"))
          )
          (instance (rename TACKn_obuft "TACKn_obuft") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "101001"))
            (property LOCATION (string "0,18,1"))
          )
          (instance (rename CUUBEn_obuf "CUUBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,7,1"))
          )
          (instance (rename A_ibuf_11 "A_ibuf[11]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,7,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_2 "U712_REG_SM.STATE_COUNT_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000010001100"))
            (property LOCATION (string "11,13,4"))
          )
          (instance (rename U712_CHIP_RAM.un3_DBR_COUNT_cry_3_c "U712_CHIP_RAM.un3_DBR_COUNT_cry_3_c") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[8]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,8,0"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_4 "U712_CHIP_RAM.CPU_COL_ADDRESS[4]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,10,7"))
          )
          (instance (rename U712_BYTE_ENABLE.LLBE_i_o2_i "U712_BYTE_ENABLE.LLBE_i_o2_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000001101110000"))
            (property LOCATION (string "13,20,5"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_RNO "U712_REG_SM.REG_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110110011110000"))
            (property LOCATION (string "10,13,7"))
          )
          (instance (rename U712_REG_SM.ASn_ess_RNO "U712_REG_SM.ASn_ess_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101110111011101"))
            (property LOCATION (string "11,16,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_2 "U712_CYCLE_TERM.TACK_STATE_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "11,16,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_6 "U712_CHIP_RAM.SDRAM_COUNTER[6]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_0_1 "U712_CHIP_RAM.SDRAM_CMD_RNO_0[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011000011000100"))
            (property LOCATION (string "9,12,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_5 "U712_CHIP_RAM.REFRESH_COUNTER[5]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,5"))
          )
          (instance (rename LMBEn_obuf "LMBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "15,21,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNIKVGT_4 "U712_REG_SM.STATE_COUNT_RNIKVGT[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1101111111011111"))
            (property LOCATION (string "10,13,2"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_0 "U712_REG_SM.STATE_COUNT[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,14,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_RNO_0 "U712_CHIP_RAM.REFRESH_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110000000000000"))
            (property LOCATION (string "9,12,1"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_0 "U712_CHIP_RAM.DBR_COUNT[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,16,0"))
          )
          (instance (rename CMA_obuf_1 "CMA_obuf[1]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "12,0,0"))
          )
          (instance (rename A_ibuf_16 "A_ibuf[16]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,2,1"))
          )
          (instance (rename U712_REG_SM.LDSn "U712_REG_SM.LDSn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,16,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_4 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "8,12,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "8,11,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1_7 "U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111111111110"))
            (property LOCATION (string "8,11,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH "U712_CHIP_RAM.REFRESH") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,12,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_esr_RNO "U712_CHIP_RAM.DMA_CYCLE_esr_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "10,11,2"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_RNO_1 "U712_CHIP_RAM.CAS_SYNC_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "8,14,3"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CUMBEn_i_x2 "U712_BYTE_ENABLE.un1_CUMBEn_i_x2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0110011001100110"))
            (property LOCATION (string "13,15,1"))
          )
          (instance (rename RnW_ibuf "RnW_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "2,21,1"))
          )
          (instance (rename DA_obuf_2 "DA_obuf[2]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "19,21,0"))
          )
          (instance (rename A_ibuf_5 "A_ibuf[5]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,13,0"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_0 "U712_REG_SM.C1_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,15,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_3 "U712_CHIP_RAM.SDRAM_COUNTER[3]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,3"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_2 "U712_CHIP_RAM.REFRESH_COUNTER[2]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_4 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "14,10,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[7]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,11,3"))
          )
          (instance (rename DRA_ibuf_6 "DRA_ibuf[6]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,12,1"))
          )
          (instance (rename DBRn_ibuf_RNIBAB "DBRn_ibuf_RNIBAB") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "5,12,7"))
          )
          (instance (rename CUMBEn_obuf "CUMBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,1,1"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_START_RNO "U712_REG_SM.REG_CYCLE_START_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010000010110000"))
            (property LOCATION (string "11,12,1"))
          )
          (instance (rename U712_CHIP_RAM.LATCH_CLK_RNO_0 "U712_CHIP_RAM.LATCH_CLK_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000000010000000"))
            (property LOCATION (string "8,13,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_5 "U712_CHIP_RAM.CMA_esr_RNO_1[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "10,11,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_8 "U712_CHIP_RAM.CMA_esr_RNO_0[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "10,8,6"))
          )
          (instance (rename U712_BYTE_ENABLE.N_52_i "U712_BYTE_ENABLE.N_52_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000100000011"))
            (property LOCATION (string "9,14,4"))
          )
          (instance (rename DBDIR_obuf "DBDIR_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "7,0,1"))
          )
          (instance (rename WEn_obuf "WEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,1,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_1 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "8,12,1"))
          )
          (instance (rename TCIn_obuft "TCIn_obuft") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "101001"))
            (property LOCATION (string "22,0,1"))
          )
          (instance (rename CLMBEn_obuf "CLMBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,2,0"))
          )
          (instance (rename A_ibuf_8 "A_ibuf[8]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,11,1"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_2 "U712_CHIP_RAM.CPU_COL_ADDRESS_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "10,10,6"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_1 "U712_CHIP_RAM.CAS_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,14,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_0 "U712_CHIP_RAM.SDRAM_CMD_ess[0]") 
             (viewRef INTERFACE (cellRef SB_DFFESS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,9,2"))
          )
          (instance (rename U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNIFGNH "U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNIFGNH") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "10,11,7"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "2,11,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_2 "U712_CHIP_RAM.CMA_esr_RNO_1[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "10,8,2"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CUUBEn_i_a2 "U712_BYTE_ENABLE.un1_CUUBEn_i_a2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0001000011110000"))
            (property LOCATION (string "12,14,5"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_3_3 "U712_CHIP_RAM.SDRAM_CMD_RNO_3[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1110101011101010"))
            (property LOCATION (string "8,10,6"))
          )
          (instance (rename REGENn_obuf "REGENn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "4,21,0"))
          )
          (instance (rename U712_CHIP_RAM.DBENn_RNO_0 "U712_CHIP_RAM.DBENn_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010001000100010"))
            (property LOCATION (string "9,9,0"))
          )
          (instance (rename U712_BYTE_ENABLE.N_170_i "U712_BYTE_ENABLE.N_170_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000001000000011"))
            (property LOCATION (string "11,14,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_0 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[0]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_2_3 "U712_CHIP_RAM.SDRAM_CMD_RNO_2[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011110111"))
            (property LOCATION (string "9,12,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_3 "U712_CHIP_RAM.SDRAM_CMD[3]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,9,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[7]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,10,4"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_1 "U712_CHIP_RAM.CPU_COL_ADDRESS[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,10,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_3_1 "U712_CHIP_RAM.CMA_esr_RNO_3[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "12,10,2"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_2 "U712_CHIP_RAM.CMA_esr_RNO_0[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "10,8,3"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CUMBEn_i_a2_1 "U712_BYTE_ENABLE.un1_CUMBEn_i_a2_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0100000001000000"))
            (property LOCATION (string "12,15,1"))
          )
          (instance (rename U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNIIICT "U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNIIICT") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110111001101"))
            (property LOCATION (string "10,11,4"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_8 "U712_CHIP_RAM.CPU_COL_ADDRESS_RNO[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100011110000"))
            (property LOCATION (string "10,9,0"))
          )
          (instance (rename CMA_obuf_4 "CMA_obuf[4]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,3,1"))
          )
          (instance (rename RESETn_ibuf_RNIM9SF "RESETn_ibuf_RNIM9SF") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "12,19,4"))
          )
          (instance (rename CMA_obuf_10 "CMA_obuf[10]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "18,0,0"))
          )
          (instance (rename A_ibuf_0 "A_ibuf[0]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,15,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_3 "U712_CYCLE_TERM.TACK_STATE[3]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,16,4"))
          )
          (instance (rename U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_0 "U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000000000000"))
            (property LOCATION (string "10,15,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_7 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "13,10,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_0 "U712_CHIP_RAM.CMA_esr[0]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,8,2"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_2 "U712_CHIP_RAM.DBR_COUNT[2]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,1"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_8 "U712_CHIP_RAM.CMA_esr_RNO[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100000100000"))
            (property LOCATION (string "9,8,2"))
          )
          (instance (rename DA_obuf_0 "DA_obuf[0]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "12,21,1"))
          )
          (instance (rename ASn_obuf "ASn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "22,21,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_1 "U712_CHIP_RAM.SDRAM_COUNTER[1]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_1 "U712_CHIP_RAM.SDRAM_CMD_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011100100"))
            (property LOCATION (string "9,10,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[5]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,11,6"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_7 "U712_CHIP_RAM.CPU_COL_ADDRESS_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "9,10,5"))
          )
          (instance (rename DRA_ibuf_0 "DRA_ibuf[0]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,17,0"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_7 "U712_CHIP_RAM.CMA_esr_RNO_1[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "9,11,5"))
          )
          (instance (rename U712_BUFFERS.DMA_LATCH_EN_0_a2 "U712_BUFFERS.DMA_LATCH_EN_0_a2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011100000111"))
            (property LOCATION (string "10,19,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_3 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "8,12,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START "U712_CHIP_RAM.DMA_CYCLE_START") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,11,3"))
          )
          (instance (rename BANK0_obuf "BANK0_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "13,0,0"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_7 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010110101010"))
            (property LOCATION (string "7,13,7"))
          )
          (instance (rename RASn_obuf "RASn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "19,0,0"))
          )
          (instance (rename U712_CHIP_RAM.RAS_SYNC_RNO_4 "U712_CHIP_RAM.RAS_SYNC_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "7,11,4"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[2]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,8,3"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_RNO_7 "U712_CHIP_RAM.DBR_COUNT_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010110101010"))
            (property LOCATION (string "9,15,6"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_2 "U712_CHIP_RAM.CMA_esr_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100000100000"))
            (property LOCATION (string "11,8,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_1 "U712_CHIP_RAM.CMA_esr_RNO_0[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "12,10,3"))
          )
          (instance (rename CLK40_IN_ibuf "CLK40_IN_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,11,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_0_0 "U712_REG_SM.STATE_COUNT_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000000000001"))
            (property LOCATION (string "10,13,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_1_2 "U712_CHIP_RAM.SDRAM_CMD_RNO_1[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111111111101"))
            (property LOCATION (string "8,9,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_1 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[1]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,1"))
          )
          (instance (rename A_ibuf_3 "A_ibuf[3]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,17,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_RNO_8 "U712_CHIP_RAM.DMA_COL_ADDRESS_RNO[8]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100011110000"))
            (property LOCATION (string "7,8,2"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_1 "U712_CHIP_RAM.CPU_TACK_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111111011111"))
            (property LOCATION (string "8,10,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_5 "U712_CHIP_RAM.CMA_esr[5]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,7,2"))
          )
          (instance (rename RESETn_ibuf "RESETn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,11,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI5KG83_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNI5KG83[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000000000000001"))
            (property LOCATION (string "9,11,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNO_3_0 "U712_CHIP_RAM.SDRAM_CMD_ess_RNO_3[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111011111110"))
            (property LOCATION (string "8,11,4"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_RNO_1 "U712_CHIP_RAM.REFRESH_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "9,13,1"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_7 "U712_CHIP_RAM.DBR_COUNT[7]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,6"))
          )
          (instance (rename A_ibuf_15 "A_ibuf[15]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,3,0"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNIM4DI_0 "U712_CHIP_RAM.WRITE_CYCLE_RNIM4DI_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011101110111011"))
            (property LOCATION (string "8,13,3"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_8 "U712_CHIP_RAM.CPU_COL_ADDRESS[8]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,9,0"))
          )
          (instance (rename U712_BYTE_ENABLE.N_390_i "U712_BYTE_ENABLE.N_390_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000111011100000"))
            (property LOCATION (string "13,20,0"))
          )
          (instance (rename U712_REG_SM.REGENn_RNO_0 "U712_REG_SM.REGENn_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010011000000100"))
            (property LOCATION (string "10,13,5"))
          )
          (instance (rename U712_REG_SM.REGENn "U712_REG_SM.REGENn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,14,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_2 "U712_CHIP_RAM.SDRAM_COUNTER[2]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,12,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOBA64 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOBA64") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000010000000"))
            (property LOCATION (string "9,11,4"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_1 "U712_CHIP_RAM.REFRESH_COUNTER[1]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[0]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,8,7"))
          )
          (instance (rename DRA_ibuf_7 "DRA_ibuf[7]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,10,0"))
          )
          (instance (rename U712_REG_SM.REG_TACK_RNO_1 "U712_REG_SM.REG_TACK_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1011000010110000"))
            (property LOCATION (string "11,14,7"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001010101010101"))
            (property LOCATION (string "8,11,0"))
          )
          (instance (rename U712_CHIP_RAM.LATCH_CLK_RNO_1 "U712_CHIP_RAM.LATCH_CLK_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0010001000100010"))
            (property LOCATION (string "8,12,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_WRITE_CYCLE_RNO "U712_CHIP_RAM.DMA_WRITE_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101000011000000"))
            (property LOCATION (string "10,11,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNIC9HD1 "U712_CHIP_RAM.DMA_CYCLE_START_RNIC9HD1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111001011110010"))
            (property LOCATION (string "8,11,1"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_4 "U712_CHIP_RAM.CMA_esr_RNO_1[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "12,10,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000011011110110"))
            (property LOCATION (string "9,12,5"))
          )
          (instance (rename DMA_LATCH_EN_obuf "DMA_LATCH_EN_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "7,21,1"))
          )
          (instance (rename A_ibuf_9 "A_ibuf[9]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,10,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI1DB24_2 "U712_CHIP_RAM.SDRAM_COUNTER_RNI1DB24[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111000011110001"))
            (property LOCATION (string "9,10,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_0 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "7,13,0"))
          )
          (instance (rename U712_CHIP_RAM.RAS_SYNC_2 "U712_CHIP_RAM.RAS_SYNC[2]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "16,11,2"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "16,8,5"))
          )
          (instance (rename A_ibuf_18 "A_ibuf[18]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,1,1"))
          )
          (instance (rename U712_CHIP_RAM.RAS_SYNC_RNO_1 "U712_CHIP_RAM.RAS_SYNC_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "16,10,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[1]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,10,2"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_RNO_0 "U712_CHIP_RAM.DBR_COUNT_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101010101010101"))
            (property LOCATION (string "9,16,0"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_RNO "U712_CHIP_RAM.CPU_CYCLE_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101110011011100"))
            (property LOCATION (string "7,12,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_7 "U712_CHIP_RAM.CMA_esr_RNO[7]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100000100000"))
            (property LOCATION (string "11,10,7"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_4 "U712_CHIP_RAM.CMA_esr_RNO_0[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "12,10,5"))
          )
          (instance (rename U712_REG_SM.REG_CYCLE_RNO_0 "U712_REG_SM.REG_CYCLE_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1000000000000000"))
            (property LOCATION (string "10,13,6"))
          )
          (instance (rename U712_CHIP_RAM.un3_DBR_COUNT_cry_5_c "U712_CHIP_RAM.un3_DBR_COUNT_cry_5_c") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,4"))
          )
          (instance (rename RAMSPACEn_ibuf "RAMSPACEn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "9,21,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_4 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[4]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000101010001010"))
            (property LOCATION (string "10,12,6"))
          )
          (instance (rename TSn_ibuf "TSn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "6,21,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNI3LH42_3 "U712_CHIP_RAM.SDRAM_CMD_RNI3LH42[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111110011111100"))
            (property LOCATION (string "10,9,6"))
          )
          (instance (rename U712_CHIP_RAM.LATCH_CLK "U712_CHIP_RAM.LATCH_CLK") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,13,1"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_6 "U712_CHIP_RAM.CMA_esr[6]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,10,6"))
          )
          (instance (rename CASLn_ibuf "CASLn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,19,0"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_4 "U712_CHIP_RAM.DBR_COUNT[4]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,3"))
          )
          (instance (rename TBIn_obuft "TBIn_obuft") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "101001"))
            (property LOCATION (string "3,0,1"))
          )
          (instance (rename LLBEn_obuf "LLBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "15,21,0"))
          )
          (instance (rename A_ibuf_12 "A_ibuf[12]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,6,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_1 "U712_REG_SM.STATE_COUNT_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010000000"))
            (property LOCATION (string "11,14,2"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_RNO "U712_CHIP_RAM.REFRESH_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010101010001010"))
            (property LOCATION (string "10,12,7"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_5 "U712_CHIP_RAM.CPU_COL_ADDRESS[5]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,9,2"))
          )
          (instance (rename U712_REG_SM.REG_TACK_RNO "U712_REG_SM.REG_TACK_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111000000010"))
            (property LOCATION (string "10,14,4"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_1 "U712_CYCLE_TERM.TACK_STATE_RNO[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011000000100000"))
            (property LOCATION (string "12,14,4"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN_RNO "U712_CYCLE_TERM.TACK_EN_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101110101011101"))
            (property LOCATION (string "12,13,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNI2MHHA_2 "U712_CHIP_RAM.SDRAM_COUNTER_RNI2MHHA[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111111111011"))
            (property LOCATION (string "9,10,2"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_7 "U712_CHIP_RAM.SDRAM_COUNTER[7]") 
             (viewRef INTERFACE (cellRef SB_DFFE (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,7"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_6 "U712_CHIP_RAM.REFRESH_COUNTER[6]") 
             (viewRef INTERFACE (cellRef SB_DFFR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[3]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,11,3"))
          )
          (instance (rename CRCSn_obuf "CRCSn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "18,0,1"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_3 "U712_REG_SM.STATE_COUNT[3]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,14,1"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_OUTn_RNO "U712_CYCLE_TERM.TACK_OUTn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111110001100"))
            (property LOCATION (string "11,15,1"))
          )
          (instance (rename DBRn_ibuf "DBRn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "5,21,1"))
          )
          (instance (rename CMA_obuf_0 "CMA_obuf[0]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "17,0,1"))
          )
          (instance (rename U712_CHIP_RAM.un3_DBR_COUNT_cry_1_c "U712_CHIP_RAM.un3_DBR_COUNT_cry_1_c") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_5 "U712_CHIP_RAM.SDRAM_COUNTER_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000101000100"))
            (property LOCATION (string "8,12,5"))
          )
          (instance (rename A_ibuf_4 "A_ibuf[4]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,13,1"))
          )
          (instance (rename U712_REG_SM.C1_SYNC_1 "U712_REG_SM.C1_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,15,6"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_3 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "13,10,3"))
          )
          (instance (rename GND "GND") 
             (viewRef INTERFACE (cellRef GND (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "-1,-1,-1"))
          )
          (instance (rename CASUn_ibuf "CASUn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,18,1"))
          )
          (instance (rename VBENn_obuf "VBENn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "8,0,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNI41RO8 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNI41RO8") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "10,11,1"))
          )
          (instance (rename U712_CHIP_RAM.RAS_SYNC_RNO_2 "U712_CHIP_RAM.RAS_SYNC_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "16,11,2"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_4 "U712_CHIP_RAM.CMA_esr_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100000100000"))
            (property LOCATION (string "11,10,2"))
          )
          (instance (rename U712_REG_SM.START_RST "U712_REG_SM.START_RST") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,13,6"))
          )
          (instance (rename U712_CHIP_RAM.CLK_EN_RNO_0 "U712_CHIP_RAM.CLK_EN_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000100000000000"))
            (property LOCATION (string "7,12,0"))
          )
          (instance (rename U712_CHIP_RAM.WEn "U712_CHIP_RAM.WEn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "15,7,0"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_3 "U712_CHIP_RAM.CPU_COL_ADDRESS_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "10,10,2"))
          )
          (instance (rename U712_CHIP_RAM.CAS_SYNC_0 "U712_CHIP_RAM.CAS_SYNC[0]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,14,5"))
          )
          (instance (rename SIZ_ibuf_0 "SIZ_ibuf[0]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,20,0"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNINRSB_2 "U712_REG_SM.STATE_COUNT_RNINRSB[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "10,13,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_2 "U712_CHIP_RAM.SDRAM_COUNTER_RNO_0[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "8,12,2"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_3 "U712_CHIP_RAM.CMA_esr_RNO_1[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "10,10,1"))
          )
          (instance (rename U712_REG_SM.UDSn_RNO_0 "U712_REG_SM.UDSn_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000010001000000"))
            (property LOCATION (string "13,16,7"))
          )
          (instance (rename U712_CHIP_RAM.WRITE_CYCLE_RNO_0 "U712_CHIP_RAM.WRITE_CYCLE_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101001101010011"))
            (property LOCATION (string "8,13,4"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_4 "U712_REG_SM.STATE_COUNT_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010000000"))
            (property LOCATION (string "11,14,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_3 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[3]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_2_2 "U712_CHIP_RAM.SDRAM_CMD_RNO_2[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1111111111111000"))
            (property LOCATION (string "8,9,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[6]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,10,6"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_2 "U712_CHIP_RAM.CPU_COL_ADDRESS[2]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,10,6"))
          )
          (instance (rename REGSPACEn_ibuf "REGSPACEn_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "4,0,1"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_4 "U712_CYCLE_TERM.TACK_STATE_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "12,15,4"))
          )
          (instance (rename DRA_ibuf_9 "DRA_ibuf[9]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,19,1"))
          )
          (instance (rename UUBEn_obuf "UUBEn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "14,21,1"))
          )
          (instance (rename U712_CHIP_RAM.RASn "U712_CHIP_RAM.RASn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,2,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_START_RNO "U712_CHIP_RAM.DMA_CYCLE_START_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101000011000000"))
            (property LOCATION (string "7,11,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_8 "U712_CHIP_RAM.DMA_COL_ADDRESS[8]") 
             (viewRef INTERFACE (cellRef SB_DFFNSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,8,2"))
          )
          (instance (rename CMA_obuf_7 "CMA_obuf[7]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,5,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_RNO_1_0 "U712_CYCLE_TERM.TACK_STATE_RNO_1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0001000100010001"))
            (property LOCATION (string "11,16,6"))
          )
          (instance (rename U712_CHIP_RAM.RAM_CYCLE_DISABLE "U712_CHIP_RAM.RAM_CYCLE_DISABLE") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,12,0"))
          )
          (instance (rename U712_CHIP_RAM.CPU_CYCLE_START "U712_CHIP_RAM.CPU_CYCLE_START") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,12,4"))
          )
          (instance (rename A_ibuf_7 "A_ibuf[7]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,12,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_2 "U712_CYCLE_TERM.TACK_STATE[2]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,16,7"))
          )
          (instance (rename U712_CHIP_RAM.RAS_SYNC_4 "U712_CHIP_RAM.RAS_SYNC[4]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,11,4"))
          )
          (instance (rename U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_1 "U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_1") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000000100000001"))
            (property LOCATION (string "10,15,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_6 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[6]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1101100011011000"))
            (property LOCATION (string "13,10,6"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_2_1 "U712_CHIP_RAM.CMA_esr_RNO_2[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100100011111111"))
            (property LOCATION (string "12,9,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_1 "U712_CHIP_RAM.CMA_esr[1]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,9,7"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_EN_RNO_0 "U712_CYCLE_TERM.TACK_EN_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0101011101010111"))
            (property LOCATION (string "12,14,7"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_3 "U712_CHIP_RAM.DBR_COUNT[3]") 
             (viewRef INTERFACE (cellRef SB_DFFSR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,2"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_9 "U712_CHIP_RAM.CMA_esr_RNO[9]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000101100001000"))
            (property LOCATION (string "9,8,4"))
          )
          (instance (rename U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0_0 "U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100100011001000"))
            (property LOCATION (string "10,15,4"))
          )
          (instance (rename RAS1n_ibuf "RAS1n_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,9,0"))
          )
          (instance (rename RAS0n_ibuf "RAS0n_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,8,1"))
          )
          (instance (rename AGNUS_REV_ibuf "AGNUS_REV_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "23,21,0"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNO_0 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNO_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0010000000000000"))
            (property LOCATION (string "9,13,5"))
          )
          (instance (rename U712_CHIP_RAM.DBENn_RNO "U712_CHIP_RAM.DBENn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0011111110101010"))
            (property LOCATION (string "10,9,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_2 "U712_CHIP_RAM.SDRAM_CMD_RNO[2]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1110111011100100"))
            (property LOCATION (string "8,9,3"))
          )
          (instance (rename U712_CHIP_RAM.DMA_CYCLE_esr "U712_CHIP_RAM.DMA_CYCLE_esr") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,11,0"))
          )
          (instance (rename U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4 "U712_CHIP_RAM.DMA_COL_ADDRESS_nesr[4]") 
             (viewRef INTERFACE (cellRef SB_DFFNESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "14,11,1"))
          )
          (instance (rename U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_4 "U712_CHIP_RAM.CPU_COL_ADDRESS_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1100101011001010"))
            (property LOCATION (string "10,10,7"))
          )
          (instance (rename DRA_ibuf_3 "DRA_ibuf[3]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "25,14,1"))
          )
          (instance (rename U712_CHIP_RAM.un3_DBR_COUNT_cry_6_c "U712_CHIP_RAM.un3_DBR_COUNT_cry_6_c") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "9,15,5"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_1_0 "U712_CHIP_RAM.CMA_esr_RNO_1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1010110010101100"))
            (property LOCATION (string "11,8,0"))
          )
          (instance (rename VCC "VCC") 
             (viewRef INTERFACE (cellRef VCC (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "-1,-1,-1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24_0 "U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24_0") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000100000001000"))
            (property LOCATION (string "9,11,2"))
          )
          (instance (rename U712_BYTE_ENABLE.N_54_i "U712_BYTE_ENABLE.N_54_i") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000000011101111"))
            (property LOCATION (string "12,14,1"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_RNO_4 "U712_CHIP_RAM.REFRESH_COUNTER_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "7,13,4"))
          )
          (instance (rename U712_CHIP_RAM.CLK_EN "U712_CHIP_RAM.CLK_EN") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,12,1"))
          )
          (instance (rename BANK1_obuf "BANK1_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "12,0,1"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_c_6 "U712_CHIP_RAM.SDRAM_COUNTER_cry_c[6]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "8,12,6"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0 "U712_CHIP_RAM.SDRAM_COUNTER_RNO_1[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1000000010000000"))
            (property LOCATION (string "9,11,6"))
          )
          (instance (rename U712_CHIP_RAM.RAS_SYNC_RNO_5 "U712_CHIP_RAM.RAS_SYNC_RNO[5]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1000100010001000"))
            (property LOCATION (string "7,11,1"))
          )
          (instance (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5 "U712_CHIP_RAM.DMA_ROW_ADDRESS_esr[5]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "13,10,5"))
          )
          (instance (rename U712_CHIP_RAM.DBR_COUNT_RNO_4 "U712_CHIP_RAM.DBR_COUNT_RNO[4]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1001100101100110"))
            (property LOCATION (string "9,15,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_3 "U712_CHIP_RAM.CMA_esr_RNO[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010100000100000"))
            (property LOCATION (string "11,10,3"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_0_0 "U712_CHIP_RAM.CMA_esr_RNO_0[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1100110011011000"))
            (property LOCATION (string "11,8,1"))
          )
          (instance (rename DBRn_c_i_0_g_gb "DBRn_c_i_0_g_gb") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "0,11,0"))
          )
          (instance (rename C3_ibuf_RNIRKME "C3_ibuf_RNIRKME") 
             (viewRef INTERFACE (cellRef ICE_GB (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "25,10,1"))
          )
          (instance (rename C1_ibuf "C1_ibuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "3,21,1"))
          )
          (instance (rename U712_REG_SM.UDSn_RNO "U712_REG_SM.UDSn_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111111000001110"))
            (property LOCATION (string "12,16,7"))
          )
          (instance (rename U712_REG_SM.STATE_COUNT_RNO_0_1 "U712_REG_SM.STATE_COUNT_RNO_0[1]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "1110111011101110"))
            (property LOCATION (string "11,14,1"))
          )
          (instance (rename U712_CHIP_RAM.DBENn "U712_CHIP_RAM.DBENn") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "10,9,3"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_RNO_1_3 "U712_CHIP_RAM.SDRAM_CMD_RNO_1[3]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111001111110111"))
            (property LOCATION (string "8,10,7"))
          )
          (instance (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_c_0 "U712_CHIP_RAM.REFRESH_COUNTER_cry_c[0]") 
             (viewRef INTERFACE (cellRef SB_CARRY (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,13,0"))
          )
          (instance (rename DRDDIR_obuf "DRDDIR_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "25,20,0"))
          )
          (instance (rename DBR_SYNC_1 "DBR_SYNC[1]") 
             (viewRef INTERFACE (cellRef SB_DFFSS (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "7,14,6"))
          )
          (instance (rename CASn_obuf "CASn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "21,0,0"))
          )
          (instance (rename U712_REG_SM.START_RST_RNO "U712_REG_SM.START_RST_RNO") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1111001011110010"))
            (property LOCATION (string "12,13,6"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_RNO_10 "U712_CHIP_RAM.CMA_esr_RNO[10]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "0000010000000100"))
            (property LOCATION (string "11,7,3"))
          )
          (instance (rename A_ibuf_2 "A_ibuf[2]") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "000001"))
            (property LOCATION (string "0,18,0"))
          )
          (instance (rename U712_CYCLE_TERM.TACK_STATE_1 "U712_CYCLE_TERM.TACK_STATE[1]") 
             (viewRef INTERFACE (cellRef SB_DFF (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "12,14,4"))
          )
          (instance (rename U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0 "U712_CHIP_RAM.SDRAM_CMD_ess_RNO[0]") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property LUT_INIT (string "1010111011101110"))
            (property LOCATION (string "9,9,2"))
          )
          (instance (rename U712_CHIP_RAM.CPU_TACK_RNO_2 "U712_CHIP_RAM.CPU_TACK_RNO_2") 
             (viewRef INTERFACE (cellRef SB_LUT4 (libraryRef SBT_DESIGN))) 
            (property CASCADING (string "TRUE"))
            (property LUT_INIT (string "0000000000010000"))
            (property LOCATION (string "7,12,4"))
          )
          (instance (rename U712_CHIP_RAM.CMA_esr_2 "U712_CHIP_RAM.CMA_esr[2]") 
             (viewRef INTERFACE (cellRef SB_DFFESR (libraryRef SBT_DESIGN))) 
            (property LOCATION (string "11,8,5"))
          )
          (instance (rename DBENn_obuf "DBENn_obuf") 
             (viewRef INTERFACE (cellRef ICE_IO (libraryRef SBT_DESIGN))) 
            (property NEG_TRIGGER (string "0"))
            (property PIN_TYPE (string "011001"))
            (property LOCATION (string "5,0,0"))
          )
          (net (rename bfn_9_15_0_ "bfn_9_15_0_") 
            (joined 
              (portRef carryinitout (instanceRef IN_MUX_bfv_9_15_0_))
              (portRef CI (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_1_c))
            )
          )
          (net (rename bfn_7_13_0_ "bfn_7_13_0_") 
            (joined 
              (portRef carryinitout (instanceRef IN_MUX_bfv_7_13_0_))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_0))
            )
          )
          (net (rename bfn_8_12_0_ "bfn_8_12_0_") 
            (joined 
              (portRef carryinitout (instanceRef IN_MUX_bfv_8_12_0_))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_0))
            )
          )
          (net (rename CONSTANT_ONE_NET "CONSTANT_ONE_NET") 
            (joined 
              (portRef O (instanceRef CONSTANT_ONE_LUT4))
              (portRef RESETB (instanceRef pll))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
            )
          )
          (net (rename U712_REG_SM.C3_SYNC_1_THRU_CO "U712_REG_SM.C3_SYNC_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C3_SYNC_1_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C3_SYNC_1))
            )
          )
          (net (rename U712_REG_SM.C3_SYNC_0_THRU_CO "U712_REG_SM.C3_SYNC_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C3_SYNC_0_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C3_SYNC_0))
            )
          )
          (net (rename U712_REG_SM.C1_SYNC_1_THRU_CO "U712_REG_SM.C1_SYNC_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C1_SYNC_1_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C1_SYNC_1))
            )
          )
          (net (rename U712_REG_SM.C1_SYNC_0_THRU_CO "U712_REG_SM.C1_SYNC_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.C1_SYNC_0_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.C1_SYNC_0))
            )
          )
          (net (rename U712_REG_SM.ASn_ess_THRU_CO "U712_REG_SM.ASn_ess_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.ASn_ess_THRU_LUT4_0))
              (portRef D (instanceRef U712_REG_SM.ASn_ess))
            )
          )
          (net (rename U712_CHIP_RAM.WEn_THRU_CO "U712_CHIP_RAM.WEn_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WEn_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.WEn))
            )
          )
          (net (rename U712_CHIP_RAM.RASn_THRU_CO "U712_CHIP_RAM.RASn_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RASn_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.RASn))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_rep "U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_rep "U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_rep "U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_rep "U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_rep "U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_rep "U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_rep "U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_rep "U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_0_U712_CHIP_RAM.DMA_A1_nesr_rep "U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_0_U712_CHIP_RAM.DMA_A1_nesr_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_0_U712_CHIP_RAM.DMA_A1_nesr_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
            )
          )
          (net (rename U712_CHIP_RAM.WRITE_CYCLE_0_sqmuxa_1_U712_CHIP_RAM.DMA_CYCLE_esr_rep "U712_CHIP_RAM.WRITE_CYCLE_0_sqmuxa_1_U712_CHIP_RAM.DMA_CYCLE_esr_rep") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr))
            )
          )
          (net (rename U712_CHIP_RAM.CRCSn_THRU_CO "U712_CHIP_RAM.CRCSn_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CRCSn_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.CRCSn))
            )
          )
          (net (rename U712_CHIP_RAM.CASn_THRU_CO "U712_CHIP_RAM.CASn_THRU_CO") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CASn_THRU_LUT4_0))
              (portRef D (instanceRef U712_CHIP_RAM.CASn))
            )
          )
          (net (rename DBR_SYNC_1_THRU_CO "DBR_SYNC_1_THRU_CO") 
            (joined 
              (portRef O (instanceRef DBR_SYNC_1_THRU_LUT4_0))
              (portRef D (instanceRef DBR_SYNC_1))
            )
          )
          (net (rename DBR_SYNC_0_THRU_CO "DBR_SYNC_0_THRU_CO") 
            (joined 
              (portRef O (instanceRef DBR_SYNC_0_THRU_LUT4_0))
              (portRef D (instanceRef DBR_SYNC_0))
            )
          )
          (net (rename da_1 "DA[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DA_obuf_1))
              (portRef DA_1)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ0Z_2 "U712_CHIP_RAM.SDRAM_CMDZ0Z_2") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CMD_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.RASn_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNIDBLK1_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIE8IL_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_9))
            )
          )
          (net (rename U712_CHIP_RAM.N_429 "U712_CHIP_RAM.N_429") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOBA64))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNI41RO8))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_1_1 "U712_CHIP_RAM.SDRAM_CMDsr_1_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_2))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESS_en_5 "U712_CHIP_RAM.CPU_COL_ADDRESS_en[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_5))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_5))
            )
          )
          (net (rename U712_CHIP_RAM.RAS_SYNCZ0Z_2 "U712_CHIP_RAM.RAS_SYNC[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.RAS_SYNC_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_3))
            )
          )
          (net (rename CASUn_c "CASUn_c") 
            (joined 
              (portRef DIN0 (instanceRef CASUn_ibuf))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_54_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_168_i))
              (portRef I1 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_0))
              (portRef I1 (instanceRef U712_BUFFERS.DMA_LATCH_EN_0_a2))
              (portRef I1 (instanceRef U712_BUFFERS.N_160_i))
              (portRef I1 (instanceRef U712_BUFFERS.DRDDIR_0_m2))
            )
          )
          (net (rename a_6 "A[6]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_6))
              (portRef A_6)
            )
          )
          (net (rename clk40b_out "CLK40B_OUT") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK40B_OUT_obuf))
              (portRef CLK40B_OUT)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_0_1 "U712_CHIP_RAM.SDRAM_CMDsr_0_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_CYCLE_START_0 "U712_CHIP_RAM.DMA_CYCLE_START_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_CYCLE_START))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_1 "U712_CHIP_RAM.SDRAM_COUNTER_lm[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_1))
            )
          )
          (net (rename U712_CHIP_RAM.DBENn_7_0_0 "U712_CHIP_RAM.DBENn_7_0_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBENn_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBENn_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_0 "U712_CHIP_RAM.SDRAM_COUNTER_cry[0]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1))
            )
          )
          (net (rename vbenn "VBENn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef VBENn_obuf))
              (portRef VBENn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_3 "U712_CHIP_RAM.SDRAM_COUNTER[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI7FAQ2_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI8UIP2_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGB4P1_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIC9HD1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOO5O1_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CLK_EN_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_3_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI5KG83_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_4 "U712_CHIP_RAM.REFRESH_COUNTER_s[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_4))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_4))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNTZ0Z_2 "U712_CHIP_RAM.DBR_COUNT[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBR_COUNT_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_2_c))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_3 "U712_CHIP_RAM.CMA_esr_RNO_1[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
            )
          )
          (net (rename CRCSn_c "CRCSn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CRCSn))
              (portRef DOUT0 (instanceRef CRCSn_obuf))
            )
          )
          (net (rename dbdir "DBDIR") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DBDIR_obuf))
              (portRef DBDIR)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_2_3 "U712_CHIP_RAM.SDRAM_CMDsr_2_3") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_1 "U712_CHIP_RAM.REFRESH_COUNTER[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_1))
            )
          )
          (net (rename A_c_4 "A_c[4]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_2))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ1Z_2 "U712_REG_SM.STATE_COUNT[2]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNT_2))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNINRSB_2))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_1_2))
              (portRef I0 (instanceRef U712_REG_SM.REG_CYCLE_RNO_0))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_3))
            )
          )
          (net (rename U712_CHIP_RAM.un3_DBR_COUNT_cry_3 "U712_CHIP_RAM.un3_DBR_COUNT_cry_3") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_3_c))
              (portRef I3 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_4))
              (portRef CI (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_4_c))
            )
          )
          (net (rename A_c_11 "A_c[11]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_11))
              (portRef DOUT0 (instanceRef DA_obuf_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_2))
            )
          )
          (net (rename VBENn_c "VBENn_c") 
            (joined 
              (portRef O (instanceRef U712_BUFFERS.un1_VBENn_0_a2))
              (portRef DOUT0 (instanceRef VBENn_obuf))
            )
          )
          (net (rename U712_CYCLE_TERM.N_326 "U712_CYCLE_TERM.N_326") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_EN_RNO_0))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_EN_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_456 "U712_CHIP_RAM.N_456") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_4 "U712_CHIP_RAM.DMA_COL_ADDRESS[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
            )
          )
          (net (rename REGENn_c "REGENn_c") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REGENn))
              (portRef DOUT0 (instanceRef REGENn_obuf))
              (portRef I0 (instanceRef U712_REG_SM.REGENn_RNO))
              (portRef I0 (instanceRef U712_REG_SM.REGENn_RNO_0))
            )
          )
          (net (rename RAS0n_c "RAS0n_c") 
            (joined 
              (portRef DIN0 (instanceRef RAS0n_ibuf))
              (portRef I0 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_RNO_9))
            )
          )
          (net (rename DMA_CYCLEm "DMA_CYCLEm") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_54_i))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_168_i))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a2_1))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_0_a2_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO_1))
            )
          )
          (net (rename da_2 "DA[2]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DA_obuf_2))
              (portRef DA_2)
            )
          )
          (net (rename U712_CHIP_RAM.CPU_CYCLE_en "U712_CHIP_RAM.CPU_CYCLE_en") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_CYCLE))
            )
          )
          (net (rename wen "WEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef WEn_obuf))
              (portRef WEn)
            )
          )
          (net (rename resetn "RESETn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RESETn_ibuf))
              (portRef RESETn)
            )
          )
          (net (rename cma_7 "CMA[7]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_7))
              (portRef CMA_7)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_1_4 "U712_CHIP_RAM.SDRAM_CMDsr_1_4") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESS_en_6 "U712_CHIP_RAM.CPU_COL_ADDRESS_en[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_6))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_6))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_2 "U712_CHIP_RAM.CMA_esr_RNO_0[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
            )
          )
          (net (rename dra_5 "DRA[5]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_5))
              (portRef DRA_5)
            )
          )
          (net (rename cumben "CUMBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CUMBEn_obuf))
              (portRef CUMBEn)
            )
          )
          (net (rename U712_REG_SM.N_411 "U712_REG_SM.N_411") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_3))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_3))
            )
          )
          (net (rename U712_CHIP_RAM.WRITE_CYCLE_0_sqmuxa_1 "U712_CHIP_RAM.WRITE_CYCLE_0_sqmuxa_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_WRITE_CYCLE_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.DBDIR_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNI41RO8))
            )
          )
          (net (rename U712_CHIP_RAM.N_434 "U712_CHIP_RAM.N_434") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIA8V79))
            )
          )
          (net (rename U712_CHIP_RAM.N_385 "U712_CHIP_RAM.N_385") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_3))
            )
          )
          (net (rename U712_CHIP_RAM.N_310 "U712_CHIP_RAM.N_310") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNISDRT_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_2))
            )
          )
          (net (rename U712_CHIP_RAM.N_203_i "U712_CHIP_RAM.N_203_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_0))
            )
          )
          (net (rename a_3 "A[3]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_3))
              (portRef A_3)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CONFIGUREDZ0 "U712_CHIP_RAM.SDRAM_CONFIGURED") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOBA64))
              (portRef I2 (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNID3LR1_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGB4P1_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_2_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOO5O1_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.CLK_EN_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_5 "U712_CHIP_RAM.DMA_ROW_ADDRESS[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_5))
            )
          )
          (net (rename cllben "CLLBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLLBEn_obuf))
              (portRef CLLBEn)
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER41_6_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER41_6_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNI41RO8))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNO))
              (portRef I3 (instanceRef U712_CHIP_RAM.DBENn_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_301 "U712_CHIP_RAM.N_301") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI2MHHA_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CLK_EN_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI8UIP2_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI5KG83_0))
            )
          )
          (net (rename CASLn_c "CASLn_c") 
            (joined 
              (portRef DIN0 (instanceRef CASLn_ibuf))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a2_1))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_0_a2_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_0))
              (portRef I0 (instanceRef U712_BUFFERS.DRDDIR_0_m2))
              (portRef I0 (instanceRef U712_BUFFERS.N_160_i))
              (portRef I0 (instanceRef U712_BUFFERS.DMA_LATCH_EN_0_a2))
            )
          )
          (net (rename llben "LLBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef LLBEn_obuf))
              (portRef LLBEn)
            )
          )
          (net (rename U712_REG_SM.REG_CYCLE_START_0 "U712_REG_SM.REG_CYCLE_START_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
              (portRef D (instanceRef U712_REG_SM.REG_CYCLE_START))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_6 "U712_CHIP_RAM.SDRAM_COUNTER_lm[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_6))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_6))
            )
          )
          (net (rename U712_CHIP_RAM.N_458 "U712_CHIP_RAM.N_458") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNT_RNOZ0Z_5 "U712_CHIP_RAM.DBR_COUNT_RNO[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_5))
              (portRef D (instanceRef U712_CHIP_RAM.DBR_COUNT_5))
            )
          )
          (net (rename DRA_c_7 "DRA_c[7]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_7))
            )
          )
          (net (rename CMA_c_0 "CMA_c[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_0))
              (portRef DOUT0 (instanceRef CMA_obuf_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_3 "U712_CHIP_RAM.SDRAM_COUNTER_cry[3]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_4))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_4))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_CYCLE_RNI8NMZ0Z9 "U712_CHIP_RAM.CPU_CYCLE_RNI8NM9") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNI8NM9))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
            )
          )
          (net (rename dra_8 "DRA[8]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_8))
              (portRef DRA_8)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_4 "U712_CHIP_RAM.SDRAM_COUNTER[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_3_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_4))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_1 "U712_CHIP_RAM.REFRESH_COUNTER_s[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_3Z0Z_1 "U712_CHIP_RAM.CMA_esr_RNO_3[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_0 "U712_CHIP_RAM.CMA_esr_RNO_1[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
            )
          )
          (net (rename DBR_SYNCZ0Z_1 "DBR_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef DBR_SYNC_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNIEU0T_1))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_3))
              (portRef I3 (instanceRef U712_REG_SM.REG_CYCLE_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_2))
            )
          )
          (net (rename A_c_9 "A_c[9]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_9))
              (portRef DOUT0 (instanceRef DA_obuf_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_0_i_3 "U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_0_i_3") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI1DB24_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI2MHHA_2))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_8 "U712_CHIP_RAM.CPU_COL_ADDRESS[8]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_8))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_8))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_8))
            )
          )
          (net (rename A_c_14 "A_c[14]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_14))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_5))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH5lto0 "U712_CHIP_RAM.REFRESH5lto0") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_0))
            )
          )
          (net (rename U712_CHIP_RAM.RAM_CYCLE_DISABLE_5_i_a2_4 "U712_CHIP_RAM.RAM_CYCLE_DISABLE_5_i_a2_4") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_0))
            )
          )
          (net (rename udsn "UDSn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef UDSn_obuf))
              (portRef UDSn)
            )
          )
          (net (rename U712_CHIP_RAM.RAS_SYNCZ1Z_2 "U712_CHIP_RAM.RAS_SYNC_2") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.RAS_SYNC_3))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_4 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_4))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
            )
          )
          (net (rename regenn "REGENn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef REGENn_obuf))
              (portRef REGENn)
            )
          )
          (net (rename cma_4 "CMA[4]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_4))
              (portRef CMA_4)
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESS_en_3 "U712_CHIP_RAM.CPU_COL_ADDRESS_en[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_3))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_425 "U712_BYTE_ENABLE.N_425") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a2_1))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_170_i))
            )
          )
          (net (rename A_c_20 "A_c[20]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_20))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_8))
            )
          )
          (net (rename dra_6 "DRA[6]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_6))
              (portRef DRA_6)
            )
          )
          (net (rename U712_REG_SM.REG_CYCLEZ0 "U712_REG_SM.REG_CYCLE") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CYCLE_RNO))
              (portRef D (instanceRef U712_REG_SM.REG_CYCLE))
            )
          )
          (net (rename U712_REG_SM.C1_SYNCZ0Z_0 "U712_REG_SM.C1_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C1_SYNC_0))
              (portRef I3 (instanceRef U712_REG_SM.C1_SYNC_1_THRU_LUT4_0))
            )
          )
          (net (rename U712_CHIP_RAM.N_315 "U712_CHIP_RAM.N_315") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIM4DI_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
            )
          )
          (net (rename CPU_CYCLEm "CPU_CYCLEm") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_CYCLE))
              (portRef I2 (instanceRef U712_BUFFERS.N_160_i))
              (portRef I0 (instanceRef U712_BUFFERS.un1_VBENn_0_a2))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_8))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNI8NM9))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_CLMBEn_i_0_a2))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a2))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0_0))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0))
            )
          )
          (net (rename CLK80_PLL_i_i "CLK80_PLL_i_i") 
            (joined 
              (portRef O (instanceRef CLKRAM_obuf_RNO))
              (portRef DOUT0 (instanceRef CLKRAM_obuf))
            )
          )
          (net (rename a_0 "A[0]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_0))
              (portRef A_0)
            )
          )
          (net (rename U712_CHIP_RAM.N_374 "U712_CHIP_RAM.N_374") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_5))
            )
          )
          (net (rename U712_CHIP_RAM.LATCH_CLK_0 "U712_CHIP_RAM.LATCH_CLK_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.LATCH_CLK))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_6 "U712_CHIP_RAM.DMA_ROW_ADDRESS[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_TACK_0 "U712_CHIP_RAM.CPU_TACK_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_TACK))
            )
          )
          (net (rename U712_REG_SM.N_324 "U712_REG_SM.N_324") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_2))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_2 "U712_CHIP_RAM.CPU_COL_ADDRESS[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_2))
            )
          )
          (net (rename DBDIR_c "DBDIR_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBDIR))
              (portRef DOUT0 (instanceRef DBDIR_obuf))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBDIR_RNO))
            )
          )
          (net (rename latch_clk "LATCH_CLK") 
            (joined 
              (portRef PACKAGEPIN (instanceRef LATCH_CLK_obuf))
              (portRef LATCH_CLK)
            )
          )
          (net (rename c1 "C1") 
            (joined 
              (portRef PACKAGEPIN (instanceRef C1_ibuf))
              (portRef C1)
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ1Z_0 "U712_CYCLE_TERM.TACK_STATE_0") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_3))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_3))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_3 "U712_CHIP_RAM.DMA_COL_ADDRESS[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNT_RNOZ0Z_6 "U712_CHIP_RAM.DBR_COUNT_RNO[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_6))
              (portRef D (instanceRef U712_CHIP_RAM.DBR_COUNT_6))
            )
          )
          (net (rename REG_TACK "REG_TACK") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REG_TACK))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_0))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_EN_RNO_0))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_1))
              (portRef I3 (instanceRef U712_REG_SM.REG_TACK_RNO))
            )
          )
          (net (rename DRA_c_4 "DRA_c[4]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_4))
            )
          )
          (net (rename C3_c "C3_c") 
            (joined 
              (portRef DIN0 (instanceRef C3_ibuf))
              (portRef I3 (instanceRef U712_REG_SM.C3_SYNC_0_THRU_LUT4_0))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef C3_ibuf_RNIRKME))
            )
          )
          (net (rename umben "UMBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef UMBEn_obuf))
              (portRef UMBEn)
            )
          )
          (net (rename dma_latch_en "DMA_LATCH_EN") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DMA_LATCH_EN_obuf))
              (portRef DMA_LATCH_EN)
            )
          )
          (net (rename dbrn "DBRn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DBRn_ibuf))
              (portRef DBRn)
            )
          )
          (net (rename bank1 "BANK1") 
            (joined 
              (portRef PACKAGEPIN (instanceRef BANK1_obuf))
              (portRef BANK1)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_6 "U712_CHIP_RAM.SDRAM_COUNTER_cry[6]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_7))
            )
          )
          (net (rename CLK40_IN_c "CLK40_IN_c") 
            (joined 
              (portRef DIN0 (instanceRef CLK40_IN_ibuf))
              (portRef REFERENCECLK (instanceRef pll))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_2 "U712_CHIP_RAM.REFRESH_COUNTER_s[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_2))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_2 "U712_CHIP_RAM.REFRESH_COUNTER_cry[2]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_3))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_3))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_443 "U712_BYTE_ENABLE.N_443") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CLMBEn_i_0_a2))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_54_i))
            )
          )
          (net (rename dbenn "DBENn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DBENn_obuf))
              (portRef DBENn)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ0Z_0 "U712_REG_SM.STATE_COUNT_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_3))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNT_3))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_0 "U712_CYCLE_TERM.TACK_STATE[0]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_0))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_EN_RNO_0))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD "U712_CHIP_RAM.SDRAM_CMD") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CMD_3))
            )
          )
          (net (rename N_166 "N_166") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.UMBE_i_i))
              (portRef DOUT0 (instanceRef UMBEn_obuf))
            )
          )
          (net (rename U712_CHIP_RAM.un3_DBR_COUNT_cry_5 "U712_CHIP_RAM.un3_DBR_COUNT_cry_5") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_5_c))
              (portRef I3 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_6))
              (portRef CI (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_6_c))
            )
          )
          (net (rename A_c_17 "A_c[17]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_17))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_8))
            )
          )
          (net (rename ras0n "RAS0n") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RAS0n_ibuf))
              (portRef RAS0n)
            )
          )
          (net (rename CLK40_PLL_i "CLK40_PLL_i") 
            (joined 
              (portRef PLLOUTCOREB (instanceRef pll))
              (portRef I0 (instanceRef pll_RNI8MQ3))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_2))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
            )
          )
          (net (rename rnw "RnW") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RnW_ibuf))
              (portRef RnW)
            )
          )
          (net (rename drddir "DRDDIR") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRDDIR_obuf))
              (portRef DRDDIR)
            )
          )
          (net (rename a_10 "A[10]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_10))
              (portRef A_10)
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_3 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_3))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
            )
          )
          (net (rename cma_9 "CMA[9]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_9))
              (portRef CMA_9)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNT "U712_REG_SM.STATE_COUNT") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_4))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNT_4))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_8 "U712_CHIP_RAM.CMA_esr_RNO_0[8]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_8))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
            )
          )
          (net (rename REGSPACEn_c "REGSPACEn_c") 
            (joined 
              (portRef DIN0 (instanceRef REGSPACEn_ibuf))
              (portRef I1 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
            )
          )
          (net (rename dra_3 "DRA[3]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_3))
              (portRef DRA_3)
            )
          )
          (net (rename U712_CHIP_RAM.REFRESHZ0 "U712_CHIP_RAM.REFRESH") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNIIICT))
              (portRef I1 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNIFGNH))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNTZ0Z_6 "U712_CHIP_RAM.DBR_COUNT[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBR_COUNT_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_6_c))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_7 "U712_CHIP_RAM.CMA_esr_RNO_1[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
            )
          )
          (net (rename clk40d_out "CLK40D_OUT") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK40D_OUT_obuf))
              (portRef CLK40D_OUT)
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_5 "U712_CHIP_RAM.REFRESH_COUNTER[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_5))
            )
          )
          (net (rename A_c_0 "A_c[0]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_0))
              (portRef I0 (instanceRef U712_REG_SM.LDSn_RNO_0))
              (portRef I1 (instanceRef U712_REG_SM.UDSn_RNO_0))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.UMBE_i_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.LLBE_i_o2_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0_0))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_389_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_390_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a2))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CLMBEn_i_0_a2))
            )
          )
          (net (rename tackn "TACKn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef TACKn_obuft))
              (portRef TACKn)
            )
          )
          (net (rename U712_CHIP_RAM.un1_CMA25_0_i "U712_CHIP_RAM.un1_CMA25_0_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNIDBLK1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI3LH42_3))
            )
          )
          (net (rename U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa_1 "U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_8))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_6))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_205_i "U712_CHIP_RAM.N_205_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_2))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_7 "U712_CHIP_RAM.CPU_COL_ADDRESS[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_7))
            )
          )
          (net (rename SIZ_c_1 "SIZ_c[1]") 
            (joined 
              (portRef DIN0 (instanceRef SIZ_ibuf_1))
              (portRef I2 (instanceRef U712_REG_SM.UDSn_RNO_0))
              (portRef I3 (instanceRef U712_REG_SM.LDSn_RNO_0))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.UMBE_i_i))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_389_i))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.LLBE_i_o2_i))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0_0))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_390_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_x2))
            )
          )
          (net (rename U712_CHIP_RAM.N_396 "U712_CHIP_RAM.N_396") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_0 "U712_CHIP_RAM.DMA_COL_ADDRESS[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNT_RNOZ0Z_3 "U712_CHIP_RAM.DBR_COUNT_RNO[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.DBR_COUNT_3))
            )
          )
          (net (rename DRA_c_1 "DRA_c[1]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_0_U712_CHIP_RAM.DMA_A1_nesr_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ0Z_3 "U712_CHIP_RAM.SDRAM_CMDZ0Z_3") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CMD_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CRCSn_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNIDBLK1_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0))
            )
          )
          (net (rename cma_3 "CMA[3]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_3))
              (portRef CMA_3)
            )
          )
          (net (rename asn "ASn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef ASn_obuf))
              (portRef ASn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_1_0 "U712_CHIP_RAM.SDRAM_CMDsr_1_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_2))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_1 "U712_CHIP_RAM.REFRESH_COUNTER_cry[1]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_2))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_6 "U712_CHIP_RAM.CMA_esr_RNO_0[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
            )
          )
          (net (rename DBENn_c "DBENn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBENn))
              (portRef DOUT0 (instanceRef DBENn_obuf))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_54_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_0_a2_0))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_168_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.DBENn_RNO))
            )
          )
          (net (rename clmben "CLMBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLMBEn_obuf))
              (portRef CLMBEn)
            )
          )
          (net (rename a_20 "A[20]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_20))
              (portRef A_20)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ0Z_3 "U712_REG_SM.STATE_COUNT[3]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNT_3))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_4))
              (portRef I1 (instanceRef U712_REG_SM.REG_TACK_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_0))
              (portRef I2 (instanceRef U712_REG_SM.REG_TACK_RNO_1))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_3))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_3 "U712_CYCLE_TERM.TACK_STATE[3]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_3))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1_0))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_4))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_EN6_0 "U712_CYCLE_TERM.TACK_EN6_0") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_0))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.RAS_SYNCZ0Z_3 "U712_CHIP_RAM.RAS_SYNC[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.RAS_SYNC_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_4))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_5_i_0_9 "U712_CHIP_RAM.CMA_5_i_0[9]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_9))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNC_RNIEU0TZ0Z_1 "U712_CHIP_RAM.CAS_SYNC_RNIEU0T[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CAS_SYNC_RNIEU0T_1))
              (portRef R (instanceRef U712_CHIP_RAM.DBR_COUNT_3))
              (portRef R (instanceRef U712_CHIP_RAM.DBR_COUNT_4))
              (portRef R (instanceRef U712_CHIP_RAM.DBR_COUNT_5))
              (portRef R (instanceRef U712_CHIP_RAM.DBR_COUNT_6))
              (portRef R (instanceRef U712_CHIP_RAM.DBR_COUNT_7))
              (portRef R (instanceRef U712_CHIP_RAM.DBR_COUNT_0))
              (portRef R (instanceRef U712_CHIP_RAM.DBR_COUNT_1))
              (portRef R (instanceRef U712_CHIP_RAM.DBR_COUNT_2))
            )
          )
          (net (rename a_7 "A[7]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_7))
              (portRef A_7)
            )
          )
          (net (rename U712_CHIP_RAM.N_419 "U712_CHIP_RAM.N_419") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_1 "U712_CHIP_RAM.DMA_ROW_ADDRESS[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNCZ1Z_0 "U712_CHIP_RAM.CAS_SYNC_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.CAS_SYNC_1))
            )
          )
          (net (rename RESETn_c "RESETn_c") 
            (joined 
              (portRef DIN0 (instanceRef RESETn_ibuf))
              (portRef I0 (instanceRef RESETn_ibuf_RNIM9SF))
              (portRef I3 (instanceRef U712_REG_SM.REG_CYCLE_RNO))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_2))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_1))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_3))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_4))
              (portRef I2 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNIEU0T_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_WRITE_CYCLE_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIA8V79))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGB4P1_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIKHPV5))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_4))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_2))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_3))
            )
          )
          (net (rename U712_CHIP_RAM.N_213_i "U712_CHIP_RAM.N_213_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_7))
            )
          )
          (net (rename ras1n "RAS1n") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RAS1n_ibuf))
              (portRef RAS1n)
            )
          )
          (net (rename a_17 "A[17]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_17))
              (portRef A_17)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_2 "U712_CHIP_RAM.SDRAM_COUNTER_lm[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_2))
            )
          )
          (net (rename CMA_c_4 "CMA_c[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_4))
              (portRef DOUT0 (instanceRef CMA_obuf_4))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNT_0_sqmuxa_1 "U712_REG_SM.STATE_COUNT_0_sqmuxa_1") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNI3OIA1_0))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_1))
              (portRef I1 (instanceRef U712_REG_SM.WRITE_CYCLE_RNO))
              (portRef I2 (instanceRef U712_REG_SM.START_RST_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_0 "U712_CHIP_RAM.SDRAM_COUNTER[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNID3LR1_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_2_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNISDRT_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CLK_EN_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIM4DI_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIM4DI))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI5KG83_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_5 "U712_CHIP_RAM.REFRESH_COUNTER_s[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_5))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_5))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNTZ0Z_3 "U712_CHIP_RAM.DBR_COUNT[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBR_COUNT_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_3_c))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_4 "U712_CHIP_RAM.CMA_esr_RNO_1[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
            )
          )
          (net (rename N_168_i "N_168_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_168_i))
              (portRef DOUT0 (instanceRef CUUBEn_obuf))
            )
          )
          (net (rename U712_CHIP_RAM.WRITE_CYCLE_1 "U712_CHIP_RAM.WRITE_CYCLE_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.WRITE_CYCLE))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_2_0 "U712_CHIP_RAM.SDRAM_CMDsr_2_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_2 "U712_CHIP_RAM.REFRESH_COUNTER[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_AZ0Z1 "U712_CHIP_RAM.DMA_A1") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
              (portRef I2 (instanceRef U712_CHIP_RAM.DBENn_RNO))
            )
          )
          (net (rename U712_BYTE_ENABLE.un1_CUMBEn_i_a2Z0Z_0 "U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0_0))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_52_i))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_170_i))
            )
          )
          (net (rename A_c_5 "A_c[5]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_3))
            )
          )
          (net (rename U712_CHIP_RAM.N_534 "U712_CHIP_RAM.N_534") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI8UIP2_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIA8V79))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOBA64))
              (portRef I1 (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_4 "U712_CHIP_RAM.CPU_COL_ADDRESS[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_4))
            )
          )
          (net (rename A_c_10 "A_c[10]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_10))
              (portRef DOUT0 (instanceRef DA_obuf_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_5 "U712_CHIP_RAM.DMA_COL_ADDRESS[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
            )
          )
          (net (rename a_19 "A[19]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_19))
              (portRef A_19)
            )
          )
          (net (rename cma_0 "CMA[0]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_0))
              (portRef CMA_0)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ1Z_1 "U712_CHIP_RAM.SDRAM_CMD_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CMD_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_191 "U712_CHIP_RAM.N_191") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI2MHHA_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESS_en_7 "U712_CHIP_RAM.CPU_COL_ADDRESS_en[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_7))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_7))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_1 "U712_CHIP_RAM.CMA_esr_RNO_0[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1))
            )
          )
          (net (rename U712_REG_SM.N_410 "U712_REG_SM.N_410") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_0))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.RAS_SYNCZ0Z_0 "U712_CHIP_RAM.RAS_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.RAS_SYNC_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_433 "U712_CHIP_RAM.N_433") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOO5O1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_3))
            )
          )
          (net (rename a_4 "A[4]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_4))
              (portRef A_4)
            )
          )
          (net (rename U712_CHIP_RAM.N_327 "U712_CHIP_RAM.N_327") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIC9HD1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI7FAQ2_3))
            )
          )
          (net (rename U712_CHIP_RAM.N_215_i "U712_CHIP_RAM.N_215_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_8))
            )
          )
          (net (rename U712_CHIP_RAM.N_191_0 "U712_CHIP_RAM.N_191_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0_0))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_0))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_2 "U712_CHIP_RAM.DMA_ROW_ADDRESS[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.CLK_EN_5_0 "U712_CHIP_RAM.CLK_EN_5_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIN5DI))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CLK_EN_RNO))
            )
          )
          (net (rename U712_REG_SM.N_131 "U712_REG_SM.N_131") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_TACK_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.REG_TACK_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER41_0_a2_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER41_0_a2_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CLK_EN_RNO_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.CLK_EN_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.RAM_CYCLE_DISABLE_0 "U712_CHIP_RAM.RAM_CYCLE_DISABLE_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE))
            )
          )
          (net (rename U712_CHIP_RAM.N_300 "U712_CHIP_RAM.N_300") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI1DB24_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI7FAQ2_3))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_7 "U712_CHIP_RAM.SDRAM_COUNTER_lm[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_7))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_7))
            )
          )
          (net (rename U712_CHIP_RAM.N_209_i "U712_CHIP_RAM.N_209_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_4))
            )
          )
          (net (rename REG_CYCLEm "REG_CYCLEm") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REG_CYCLE))
              (portRef I1 (instanceRef U712_BUFFERS.un1_VBENn_0_a2))
              (portRef I3 (instanceRef U712_BUFFERS.N_160_i))
              (portRef I2 (instanceRef U712_REG_SM.REG_CYCLE_RNO))
            )
          )
          (net (rename CMA_c_1 "CMA_c[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_1))
              (portRef DOUT0 (instanceRef CMA_obuf_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_2 "U712_CHIP_RAM.SDRAM_COUNTER_cry[2]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_3))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_3))
            )
          )
          (net (rename dra_9 "DRA[9]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_9))
              (portRef DRA_9)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_5 "U712_CHIP_RAM.SDRAM_COUNTER[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_5))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_6 "U712_CHIP_RAM.REFRESH_COUNTER_s[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_6))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_6))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_6 "U712_CHIP_RAM.REFRESH_COUNTER_cry[6]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_7))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESS_en_8 "U712_CHIP_RAM.DMA_COL_ADDRESS_en[8]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_RNO_8))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_8))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNTZ0Z_0 "U712_CHIP_RAM.DBR_COUNT[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBR_COUNT_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_1_c))
              (portRef I0 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_1 "U712_CHIP_RAM.CMA_esr_RNO_1[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ0Z_4 "U712_REG_SM.STATE_COUNT[4]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNT_4))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_4))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNIKVGT_0_4))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_0))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNIVCF31_4))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNIKVGT_4))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_4 "U712_CYCLE_TERM.TACK_STATE[4]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_4))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_EN_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_CYCLE_START_0 "U712_CHIP_RAM.CPU_CYCLE_START_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_CYCLE_START))
            )
          )
          (net (rename DBR_SYNCZ0Z_0 "DBR_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef DBR_SYNC_0))
              (portRef I3 (instanceRef DBR_SYNC_1_THRU_LUT4_0))
            )
          )
          (net (rename A_c_6 "A_c[6]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_4))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ1Z_0 "U712_REG_SM.STATE_COUNT[0]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNT_0))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNI3OIA1_0))
              (portRef I3 (instanceRef U712_REG_SM.REGENn_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.un3_DBR_COUNT_cry_1 "U712_CHIP_RAM.un3_DBR_COUNT_cry_1") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_1_c))
              (portRef I3 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_2))
              (portRef CI (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_2_c))
            )
          )
          (net (rename DBRn_c_i_0_g "DBRn_c_i_0_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef DBRn_c_i_0_g_gb))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
            )
          )
          (net (rename A_c_13 "A_c[13]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_13))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_4))
            )
          )
          (net (rename U712_CHIP_RAM.RAM_CYCLE_DISABLE_5_i_a2_5 "U712_CHIP_RAM.RAM_CYCLE_DISABLE_5_i_a2_5") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.RAS_SYNCZ1Z_1 "U712_CHIP_RAM.RAS_SYNC_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.RAS_SYNC_2))
            )
          )
          (net (rename U712_CHIP_RAM.N_299 "U712_CHIP_RAM.N_299") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIM4DI))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOBA64))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNID3LR1_0))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_7 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_7))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
            )
          )
          (net (rename CLK80_PLL "CLK80_PLL") 
            (joined 
              (portRef PLLOUTGLOBALA (instanceRef pll))
              (portRef I0 (instanceRef CLKRAM_obuf_RNO))
              (portRef C (instanceRef DBR_SYNC_0))
              (portRef C (instanceRef DBR_SYNC_1))
              (portRef C (instanceRef U712_REG_SM.LDSn))
              (portRef C (instanceRef U712_REG_SM.C1_SYNC_1))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNT_3))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNT_0))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNT_2))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNT_1))
              (portRef C (instanceRef U712_REG_SM.STATE_COUNT_4))
              (portRef C (instanceRef U712_REG_SM.ASn_ess))
              (portRef C (instanceRef U712_REG_SM.REG_TACK))
              (portRef C (instanceRef U712_REG_SM.UDSn))
              (portRef C (instanceRef U712_REG_SM.REG_CYCLE))
              (portRef C (instanceRef U712_REG_SM.START_RST))
              (portRef C (instanceRef U712_REG_SM.WRITE_CYCLE))
              (portRef C (instanceRef U712_REG_SM.C3_SYNC_0))
              (portRef C (instanceRef U712_REG_SM.C3_SYNC_1))
              (portRef C (instanceRef U712_REG_SM.REG_CYCLE_START))
              (portRef C (instanceRef U712_REG_SM.REGENn))
              (portRef C (instanceRef U712_REG_SM.C1_SYNC_0))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_5))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_9))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_0))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_7))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_8))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_2))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_0))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_3))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_4))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_6))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_1))
              (portRef C (instanceRef U712_CHIP_RAM.CMA_esr_10))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_5))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_7))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_8))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CMD_2))
              (portRef C (instanceRef U712_CHIP_RAM.DBR_COUNT_5))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_1))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_4))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CMD_1))
              (portRef C (instanceRef U712_CHIP_RAM.WEn))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_5))
              (portRef C (instanceRef U712_CHIP_RAM.CASn))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_CYCLE))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_0))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_3))
              (portRef C (instanceRef U712_CHIP_RAM.DBR_COUNT_2))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_4))
              (portRef C (instanceRef U712_CHIP_RAM.DBR_COUNT_6))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_0))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_6))
              (portRef C (instanceRef U712_CHIP_RAM.DBR_COUNT_4))
              (portRef C (instanceRef U712_CHIP_RAM.DBR_COUNT_7))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_6))
              (portRef C (instanceRef U712_CHIP_RAM.DBR_COUNT_1))
              (portRef C (instanceRef U712_CHIP_RAM.DBR_COUNT_0))
              (portRef C (instanceRef U712_CHIP_RAM.RASn))
              (portRef C (instanceRef U712_CHIP_RAM.CRCSn))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_2))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_3))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_7))
              (portRef C (instanceRef U712_CHIP_RAM.DBR_COUNT_3))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_1))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_2))
              (portRef C (instanceRef U712_CHIP_RAM.CAS_SYNC_1))
              (portRef C (instanceRef U712_CHIP_RAM.CAS_SYNC_0))
              (portRef C (instanceRef U712_CHIP_RAM.RAS_SYNC_1))
              (portRef C (instanceRef U712_CHIP_RAM.RAS_SYNC_5))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_CYCLE_START))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_CYCLE_START))
              (portRef C (instanceRef U712_CHIP_RAM.DBDIR))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_WRITE_CYCLE))
              (portRef C (instanceRef U712_CHIP_RAM.RAS_SYNC_4))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH))
              (portRef C (instanceRef U712_CHIP_RAM.CPU_TACK))
              (portRef C (instanceRef U712_CHIP_RAM.LATCH_CLK))
              (portRef C (instanceRef U712_CHIP_RAM.DBENn))
              (portRef C (instanceRef U712_CHIP_RAM.WRITE_CYCLE))
              (portRef C (instanceRef U712_CHIP_RAM.RAS_SYNC_3))
              (portRef C (instanceRef U712_CHIP_RAM.RAS_SYNC_2))
              (portRef C (instanceRef U712_CHIP_RAM.SDRAM_CMD_3))
              (portRef C (instanceRef U712_CHIP_RAM.RAS_SYNC_0))
              (portRef C (instanceRef U712_CHIP_RAM.CLK_EN))
              (portRef C (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_1))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_EN))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_0))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_2))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_3))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_STATE_4))
              (portRef C (instanceRef U712_CYCLE_TERM.TACK_OUTn))
            )
          )
          (net (rename cma_5 "CMA[5]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_5))
              (portRef CMA_5)
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_EN_0 "U712_CYCLE_TERM.TACK_EN_0") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_EN_RNO))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_EN))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESS_en_0 "U712_CHIP_RAM.CPU_COL_ADDRESS_en[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_0))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_424 "U712_BYTE_ENABLE.N_424") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_52_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.N_170_i))
            )
          )
          (net (rename rasn "RASn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RASn_obuf))
              (portRef RASn)
            )
          )
          (net (rename dra_7 "DRA[7]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_7))
              (portRef DRA_7)
            )
          )
          (net (rename U712_REG_SM.C1_SYNCZ0Z_1 "U712_REG_SM.C1_SYNCZ0Z_1") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C1_SYNC_1))
              (portRef I3 (instanceRef U712_REG_SM.ASn_ess_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_REG_SM.UDSn_RNO))
              (portRef I2 (instanceRef U712_REG_SM.LDSn_RNO))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_3))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_2))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNIKVGT_0_4))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNIVCF31_4))
              (portRef I0 (instanceRef U712_REG_SM.REG_TACK_RNO_1))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNIKVGT_4))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNI3OIA1_0))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_1))
              (portRef I1 (instanceRef U712_REG_SM.REGENn_RNO))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_1_2))
              (portRef I1 (instanceRef U712_REG_SM.REG_CYCLE_RNO_0))
            )
          )
          (net (rename RASn_c "RASn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.RASn))
              (portRef DOUT0 (instanceRef RASn_obuf))
            )
          )
          (net (rename a_1 "A[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_1))
              (portRef A_1)
            )
          )
          (net (rename U712_REG_SM.REGENnZ0 "U712_REG_SM.REGENn") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REGENn_RNO))
              (portRef D (instanceRef U712_REG_SM.REGENn))
            )
          )
          (net (rename U712_REG_SM.N_302 "U712_REG_SM.N_302") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNIKVGT_0_4))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_4))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_OUTn_0 "U712_CYCLE_TERM.TACK_OUTn_0") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_OUTn))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_7 "U712_CHIP_RAM.DMA_ROW_ADDRESS[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_0_4 "U712_CHIP_RAM.SDRAM_CMDsr_0_4") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_471 "U712_CHIP_RAM.N_471") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIKHPV5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5_0))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_3 "U712_CHIP_RAM.CPU_COL_ADDRESS[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_3))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ1Z_1 "U712_CYCLE_TERM.TACK_STATE_1") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_2))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_2))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_4 "U712_CHIP_RAM.SDRAM_COUNTER_lm[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_4))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_4))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_8 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[8]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_8))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNT_RNOZ0Z_7 "U712_CHIP_RAM.DBR_COUNT_RNO[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_7))
              (portRef D (instanceRef U712_CHIP_RAM.DBR_COUNT_7))
            )
          )
          (net (rename U712_CHIP_RAM.CLK_ENZ0 "U712_CHIP_RAM.CLK_EN") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CLK_EN_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.CLK_EN))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNCZ0Z_1 "U712_CHIP_RAM.CAS_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CAS_SYNC_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO))
              (portRef I2 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNIEU0T_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO_0))
            )
          )
          (net (rename DRA_c_5 "DRA_c[5]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_4))
            )
          )
          (net (rename CMA_c_2 "CMA_c[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_2))
              (portRef DOUT0 (instanceRef CMA_obuf_2))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_5 "U712_CHIP_RAM.SDRAM_COUNTER_cry[5]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_6))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_6))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_2Z0Z_1 "U712_CHIP_RAM.CMA_esr_RNO_2[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1))
            )
          )
          (net (rename N_54_i "N_54_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_54_i))
              (portRef DOUT0 (instanceRef CLMBEn_obuf))
            )
          )
          (net (rename DMA_LATCH_EN_c "DMA_LATCH_EN_c") 
            (joined 
              (portRef O (instanceRef U712_BUFFERS.DMA_LATCH_EN_0_a2))
              (portRef DOUT0 (instanceRef DMA_LATCH_EN_obuf))
            )
          )
          (net (rename clk40c_out "CLK40C_OUT") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK40C_OUT_obuf))
              (portRef CLK40C_OUT)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_6 "U712_CHIP_RAM.SDRAM_COUNTER[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_6))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_3 "U712_CHIP_RAM.REFRESH_COUNTER_s[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_5 "U712_CHIP_RAM.REFRESH_COUNTER_cry[5]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_5))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_6))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_6))
            )
          )
          (net (rename U712_CHIP_RAM.N_217_i "U712_CHIP_RAM.N_217_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_9))
            )
          )
          (net (rename DBRn_c_i "DBRn_c_i") 
            (joined 
              (portRef O (instanceRef DBRn_ibuf_RNIBAB))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_RNO_8))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9))
            )
          )
          (net (rename CLK_EN_c "CLK_EN_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CLK_EN))
              (portRef DOUT0 (instanceRef CLK_EN_obuf))
              (portRef I0 (instanceRef U712_CHIP_RAM.CLK_EN_RNO))
            )
          )
          (net (rename C1_c "C1_c") 
            (joined 
              (portRef DIN0 (instanceRef C1_ibuf))
              (portRef I3 (instanceRef U712_REG_SM.C1_SYNC_0_THRU_LUT4_0))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef C1_ibuf_RNIPA2A))
            )
          )
          (net (rename U712_REG_SM.START_RST_1 "U712_REG_SM.START_RST_1") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.START_RST_RNO))
              (portRef D (instanceRef U712_REG_SM.START_RST))
            )
          )
          (net (rename U712_CHIP_RAM.N_353 "U712_CHIP_RAM.N_353") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
            )
          )
          (net (rename U712_CHIP_RAM.un3_DBR_COUNT_cry_6 "U712_CHIP_RAM.un3_DBR_COUNT_cry_6") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_6_c))
              (portRef I3 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_7))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_0_i_1 "U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_0_i_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI1DB24_2))
            )
          )
          (net (rename U712_CHIP_RAM.N_182 "U712_CHIP_RAM.N_182") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIA8V79))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_6))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNC "U712_CHIP_RAM.CAS_SYNC") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.CAS_SYNC_0))
            )
          )
          (net (rename A_c_16 "A_c[16]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_16))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_7))
            )
          )
          (net (rename U712_REG_SM.WRITE_CYCLEZ0 "U712_REG_SM.WRITE_CYCLE") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.WRITE_CYCLE))
              (portRef I2 (instanceRef U712_REG_SM.REG_TACK_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.WRITE_CYCLE_RNO))
            )
          )
          (net (rename U712_REG_SM.N_404 "U712_REG_SM.N_404") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_TACK_RNO_1))
              (portRef I2 (instanceRef U712_REG_SM.REG_TACK_RNO))
            )
          )
          (net (rename U712_REG_SM.C3_SYNCZ0Z_0 "U712_REG_SM.C3_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C3_SYNC_0))
              (portRef I3 (instanceRef U712_REG_SM.C3_SYNC_1_THRU_LUT4_0))
            )
          )
          (net (rename U712_CHIP_RAM.N_309 "U712_CHIP_RAM.N_309") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIE8IL_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
            )
          )
          (net (rename DRA_c_8 "DRA_c[8]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_8))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_8))
            )
          )
          (net (rename a_13 "A[13]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_13))
              (portRef A_13)
            )
          )
          (net (rename U712_REG_SM.START_RSTZ0 "U712_REG_SM.START_RST") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.START_RST))
              (portRef I0 (instanceRef U712_REG_SM.START_RST_RNO))
              (portRef I1 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO_0))
            )
          )
          (net (rename U712_REG_SM.N_367 "U712_REG_SM.N_367") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNIKVGT_4))
              (portRef I0 (instanceRef U712_REG_SM.REG_CYCLE_RNO))
              (portRef I0 (instanceRef U712_REG_SM.REG_TACK_RNO_0))
            )
          )
          (net (rename U712_REG_SM.LDSnZ0 "U712_REG_SM.LDSn") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.LDSn_RNO))
              (portRef D (instanceRef U712_REG_SM.LDSn))
            )
          )
          (net (rename U712_CHIP_RAM.RAS_SYNCZ1Z_4 "U712_CHIP_RAM.RAS_SYNC_4") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_5))
              (portRef D (instanceRef U712_CHIP_RAM.RAS_SYNC_5))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_2 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_2))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
            )
          )
          (net (rename CMA_c_8 "CMA_c[8]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_8))
              (portRef DOUT0 (instanceRef CMA_obuf_8))
            )
          )
          (net (rename N_390_i "N_390_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_390_i))
              (portRef DOUT0 (instanceRef UUBEn_obuf))
            )
          )
          (net (rename dra_0 "DRA[0]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_0))
              (portRef DRA_0)
            )
          )
          (net (rename U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa_1_0_a2_0 "U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa_1_0_a2_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNIFGNH))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5_0))
            )
          )
          (net (rename U712_CHIP_RAM.N_466 "U712_CHIP_RAM.N_466") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI5KG83_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DBENn_RNO_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNTZ0Z_7 "U712_CHIP_RAM.DBR_COUNT[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBR_COUNT_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_7))
            )
          )
          (net (rename U712_REG_SM.UDSnZ0 "U712_REG_SM.UDSn") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.UDSn_RNO))
              (portRef D (instanceRef U712_REG_SM.UDSn))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_6 "U712_CHIP_RAM.REFRESH_COUNTER[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_6))
            )
          )
          (net (rename U712_CHIP_RAM.N_372 "U712_CHIP_RAM.N_372") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_1))
            )
          )
          (net (rename U712_CHIP_RAM.N_359 "U712_CHIP_RAM.N_359") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_8 "U712_CHIP_RAM.DMA_ROW_ADDRESS[8]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_8))
            )
          )
          (net (rename RESETn_c_i "RESETn_c_i") 
            (joined 
              (portRef O (instanceRef RESETn_ibuf_RNIM9SF))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef RESETn_ibuf_RNIM9SF_0))
            )
          )
          (net (rename A_c_1 "A_c[1]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_1))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.LLBE_i_o2_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a2))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_52_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_170_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.UMBE_i_i))
              (portRef I1 (instanceRef U712_BYTE_ENABLE.un1_CLMBEn_i_0_a2))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_390_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.N_389_i))
            )
          )
          (net (rename siz_1 "SIZ[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef SIZ_ibuf_1))
              (portRef SIZ_1)
            )
          )
          (net (rename U712_REG_SM.N_322 "U712_REG_SM.N_322") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNINRSB_2))
              (portRef I1 (instanceRef U712_REG_SM.REG_TACK_RNO))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_0))
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER41_4_i_2 "U712_CHIP_RAM.un1_SDRAM_COUNTER41_4_i_2") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_0 "U712_CHIP_RAM.CPU_COL_ADDRESS[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_0))
            )
          )
          (net (rename SIZ_c_0 "SIZ_c[0]") 
            (joined 
              (portRef DIN0 (instanceRef SIZ_ibuf_0))
              (portRef I3 (instanceRef U712_REG_SM.UDSn_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.LDSn_RNO_0))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.UMBE_i_i))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.LLBE_i_o2_i))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_390_i))
              (portRef I0 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_x2))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_389_i))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_a2_0))
            )
          )
          (net (rename clkram "CLKRAM") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLKRAM_obuf))
              (portRef CLKRAM)
            )
          )
          (net (rename clk40_in "CLK40_IN") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK40_IN_ibuf))
              (portRef CLK40_IN)
            )
          )
          (net (rename casn "CASn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CASn_obuf))
              (portRef CASn)
            )
          )
          (net (rename c3 "C3") 
            (joined 
              (portRef PACKAGEPIN (instanceRef C3_ibuf))
              (portRef C3)
            )
          )
          (net (rename U712_CHIP_RAM.DMA_CYCLE_STARTZ0 "U712_CHIP_RAM.DMA_CYCLE_START") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_CYCLE_START))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIKHPV5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIC9HD1))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_1 "U712_CHIP_RAM.DMA_COL_ADDRESS[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
            )
          )
          (net (rename DRA_c_2 "DRA_c[2]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ0Z_0 "U712_CHIP_RAM.SDRAM_CMD[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.WEn_THRU_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIE8IL_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_9))
            )
          )
          (net (rename U712_REG_SM.un1_REGENn_0_sqmuxa_0_0_0 "U712_REG_SM.un1_REGENn_0_sqmuxa_0_0_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.ASn_ess_RNO))
              (portRef E (instanceRef U712_REG_SM.ASn_ess))
            )
          )
          (net (rename U712_CHIP_RAM.WRITE_CYCLEZ0 "U712_CHIP_RAM.WRITE_CYCLE") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.WRITE_CYCLE))
              (portRef I3 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_2_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIM4DI_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIM4DI))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIN5DI))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_0 "U712_CHIP_RAM.REFRESH_COUNTER_cry[0]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_1))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_1))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ0Z_2 "U712_REG_SM.STATE_COUNT_2") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_1))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNT_1))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEs "U712_CYCLE_TERM.TACK_STATEs") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_0))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_2 "U712_CYCLE_TERM.TACK_STATE_2") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_s_2 "U712_CHIP_RAM.SDRAM_COUNTER_s[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.RAS_SYNCZ0Z_4 "U712_CHIP_RAM.RAS_SYNC[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.RAS_SYNC_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_5))
            )
          )
          (net (rename ramspacen "RAMSPACEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef RAMSPACEn_ibuf))
              (portRef RAMSPACEn)
            )
          )
          (net (rename a_8 "A[8]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_8))
              (portRef A_8)
            )
          )
          (net (rename U712_REG_SM.un1_REGENn_0_sqmuxa_0 "U712_REG_SM.un1_REGENn_0_sqmuxa_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNIVCF31_4))
              (portRef I0 (instanceRef U712_REG_SM.ASn_ess_RNO))
              (portRef I2 (instanceRef U712_REG_SM.UDSn_RNO))
              (portRef I3 (instanceRef U712_REG_SM.LDSn_RNO))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATE_srsts_0_i_a2_0_0_0 "U712_CYCLE_TERM.TACK_STATE_srsts_0_i_a2_0_0[0]") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1_0))
              (portRef I3 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
            )
          )
          (net (rename A_c_19 "A_c[19]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_19))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
            )
          )
          (net (rename ldsn "LDSn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef LDSn_obuf))
              (portRef LDSn)
            )
          )
          (net (rename U712_REG_SM.N_401 "U712_REG_SM.N_401") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CYCLE_START_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATE "U712_CYCLE_TERM.TACK_STATE") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_4))
              (portRef D (instanceRef U712_CYCLE_TERM.TACK_STATE_4))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cnst_ss0 "U712_CHIP_RAM.SDRAM_COUNTER_cnst_ss0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_0_3 "U712_CHIP_RAM.SDRAM_CMDsr_0_3") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1))
            )
          )
          (net (rename a_16 "A[16]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_16))
              (portRef A_16)
            )
          )
          (net (rename U712_REG_SM.REGENn_e_1 "U712_REG_SM.REGENn_e_1") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REGENn_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.REGENn_RNO))
            )
          )
          (net (rename U712_CYCLE_TERM.N_452 "U712_CYCLE_TERM.N_452") 
            (joined 
              (portRef O (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_1))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_3 "U712_CHIP_RAM.SDRAM_COUNTER_lm[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_3))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_1 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_1))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
            )
          )
          (net (rename CMA_c_5 "CMA_c[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_5))
              (portRef DOUT0 (instanceRef CMA_obuf_5))
            )
          )
          (net (rename C3_c_g "C3_c_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef C3_ibuf_RNIRKME))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
            )
          )
          (net (rename AGNUS_REV_c "AGNUS_REV_c") 
            (joined 
              (portRef DIN0 (instanceRef AGNUS_REV_ibuf))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_7_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_4_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_1_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_0_U712_CHIP_RAM.DMA_A1_nesr_REP_LUT4_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_RNO_8))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_8))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_RNO_9))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_8))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_0))
            )
          )
          (net (rename N_389_i "N_389_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_389_i))
              (portRef DOUT0 (instanceRef LMBEn_obuf))
            )
          )
          (net (rename agnus_rev "AGNUS_REV") 
            (joined 
              (portRef PACKAGEPIN (instanceRef AGNUS_REV_ibuf))
              (portRef AGNUS_REV)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_1 "U712_CHIP_RAM.SDRAM_COUNTER[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI8UIP2_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOO5O1_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIRCRT_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNIN5DI))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI5KG83_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNTZ0Z_4 "U712_CHIP_RAM.DBR_COUNT[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBR_COUNT_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_4_c))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_3 "U712_CHIP_RAM.REFRESH_COUNTER[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_3))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_3))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH5lto7_0 "U712_CHIP_RAM.REFRESH5lto7_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.REFRESH_RNO))
            )
          )
          (net (rename A_c_2 "A_c[2]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.N_207_i "U712_CHIP_RAM.N_207_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_3))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_5 "U712_CHIP_RAM.CPU_COL_ADDRESS[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_5))
            )
          )
          (net (rename U712_CHIP_RAM.N_65 "U712_CHIP_RAM.N_65") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_6 "U712_CHIP_RAM.DMA_COL_ADDRESS[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
            )
          )
          (net (rename da_0 "DA[0]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DA_obuf_0))
              (portRef DA_0)
            )
          )
          (net (rename a_18 "A[18]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_18))
              (portRef A_18)
            )
          )
          (net (rename U712_REG_SM.REG_CYCLE_STARTZ0 "U712_REG_SM.REG_CYCLE_START") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.REG_CYCLE_START))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_0))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNI3OIA1_0))
              (portRef I0 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.REGENn_RNO_0))
            )
          )
          (net (rename uuben "UUBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef UUBEn_obuf))
              (portRef UUBEn)
            )
          )
          (net (rename cma_1 "CMA[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_1))
              (portRef CMA_1)
            )
          )
          (net (rename U712_CHIP_RAM.un1_SDRAM_COUNTER41_6_0_0 "U712_CHIP_RAM.un1_SDRAM_COUNTER41_6_0_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNO))
              (portRef E (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ1Z_0 "U712_CHIP_RAM.SDRAM_CMD_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CMD_2))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH5lt7 "U712_CHIP_RAM.REFRESH5lt7") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESS_en_4 "U712_CHIP_RAM.CPU_COL_ADDRESS_en[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_4))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_4))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_8 "U712_CHIP_RAM.CMA_esr_RNO_1[8]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_8))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_8))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_0 "U712_CHIP_RAM.CMA_esr_RNO_0[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
            )
          )
          (net (rename LATCH_CLK_c "LATCH_CLK_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.LATCH_CLK))
              (portRef DOUT0 (instanceRef LATCH_CLK_obuf))
              (portRef I0 (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO))
            )
          )
          (net (rename drdenn "DRDENn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRDENn_obuf))
              (portRef DRDENn)
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_RST "U712_CHIP_RAM.REFRESH_RST") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNIDBLK1_3))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_0))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_1))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_2))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_3))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_4))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_5))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_6))
              (portRef R (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_7))
            )
          )
          (net (rename U712_CHIP_RAM.RAS_SYNCZ0Z_1 "U712_CHIP_RAM.RAS_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.RAS_SYNC_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_2))
            )
          )
          (net (rename RAS1n_c "RAS1n_c") 
            (joined 
              (portRef DIN0 (instanceRef RAS1n_ibuf))
              (portRef I1 (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_0))
            )
          )
          (net (rename CMA_c_10 "CMA_c[10]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_10))
              (portRef DOUT0 (instanceRef CMA_obuf_10))
            )
          )
          (net (rename a_5 "A[5]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_5))
              (portRef A_5)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_2_sqmuxa "U712_CHIP_RAM.SDRAM_COUNTER_2_sqmuxa") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_WRITE_CYCLE_0 "U712_CHIP_RAM.DMA_WRITE_CYCLE_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_WRITE_CYCLE_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_WRITE_CYCLE))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_3 "U712_CHIP_RAM.DMA_ROW_ADDRESS[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
            )
          )
          (net (rename U712_CHIP_RAM.DBENnZ0 "U712_CHIP_RAM.DBENn") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBENn_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.DBENn))
            )
          )
          (net (rename awen "AWEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef AWEn_ibuf))
              (portRef AWEn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_5 "U712_CHIP_RAM.SDRAM_CMDsr_5") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0))
            )
          )
          (net (rename a_15 "A[15]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_15))
              (portRef A_15)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_0 "U712_CHIP_RAM.SDRAM_COUNTER_lm[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_0))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_8 "U712_CHIP_RAM.DMA_COL_ADDRESS[8]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_8))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_8))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_RNO_8))
            )
          )
          (net (rename CMA_c_6 "CMA_c[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_6))
              (portRef DOUT0 (instanceRef CMA_obuf_6))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_1 "U712_CHIP_RAM.SDRAM_COUNTER_cry[1]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_2))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.DBDIRZ0 "U712_CHIP_RAM.DBDIR") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBDIR_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.DBDIR))
            )
          )
          (net (rename N_160_i "N_160_i") 
            (joined 
              (portRef O (instanceRef U712_BUFFERS.N_160_i))
              (portRef DOUT0 (instanceRef DRDENn_obuf))
            )
          )
          (net (rename DBRn_c_i_0 "DBRn_c_i_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9))
              (portRef USERSIGNALTOGLOBALBUFFER (instanceRef DBRn_c_i_0_g_gb))
            )
          )
          (net (rename C1_c_g "C1_c_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef C1_ibuf_RNIPA2A))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_4))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_2))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_7))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_1))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_3))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_8))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_6))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_0))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
              (portRef C (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
              (portRef C (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_5))
            )
          )
          (net (rename tsn "TSn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef TSn_ibuf))
              (portRef TSn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_2 "U712_CHIP_RAM.SDRAM_COUNTER[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4_U712_CHIP_RAM.DMA_CYCLE_esr_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIVSQ24))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBENn_RNO_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIOBA64))
              (portRef I3 (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI1DB24_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNID3LR1_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGB4P1_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNILL5O1_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_2_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIC9HD1))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNISDRT_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIOO5O1_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CLK_EN_RNO_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_4))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNICLGI4))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_2))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_2))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_7 "U712_CHIP_RAM.REFRESH_COUNTER_s[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_7))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_7))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNTZ0Z_1 "U712_CHIP_RAM.DBR_COUNT[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBR_COUNT_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_1_c))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_2 "U712_CHIP_RAM.CMA_esr_RNO_1[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_446 "U712_BYTE_ENABLE.N_446") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CLLBEn_i_0_a2_0))
              (portRef I2 (instanceRef U712_BYTE_ENABLE.N_52_i))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_2_2 "U712_CHIP_RAM.SDRAM_CMDsr_2_2") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_0_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3))
            )
          )
          (net (rename N_52_i "N_52_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_52_i))
              (portRef DOUT0 (instanceRef CLLBEn_obuf))
            )
          )
          (net (rename LDSn_c "LDSn_c") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.LDSn))
              (portRef DOUT0 (instanceRef LDSn_obuf))
              (portRef I0 (instanceRef U712_REG_SM.LDSn_RNO))
            )
          )
          (net (rename A_c_7 "A_c[7]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_7))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_5))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ1Z_1 "U712_REG_SM.STATE_COUNT[1]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.STATE_COUNT_1))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_1))
              (portRef I1 (instanceRef U712_REG_SM.START_RST_RNO))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNIVCF31_4))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNINRSB_2))
              (portRef I3 (instanceRef U712_REG_SM.REGENn_RNO_0))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_1_2))
            )
          )
          (net (rename U712_CHIP_RAM.un3_DBR_COUNT_cry_2 "U712_CHIP_RAM.un3_DBR_COUNT_cry_2") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_2_c))
              (portRef I3 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_3))
              (portRef CI (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_3_c))
            )
          )
          (net (rename A_c_12 "A_c[12]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_12))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_3))
            )
          )
          (net (rename cuuben "CUUBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CUUBEn_obuf))
              (portRef CUUBEn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERe_0_i "U712_CHIP_RAM.SDRAM_COUNTERe_0_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIKHPV5))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_0))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_1))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_2))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_3))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_4))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_5))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_6))
              (portRef E (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_7))
            )
          )
          (net (rename U712_CHIP_RAM.RAS_SYNC "U712_CHIP_RAM.RAS_SYNC") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.RAS_SYNC_0))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_CYCLE_STARTZ0 "U712_CHIP_RAM.CPU_CYCLE_START") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_CYCLE_START))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNIIICT))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO_0))
            )
          )
          (net (rename UDSn_c "UDSn_c") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.UDSn))
              (portRef DOUT0 (instanceRef UDSn_obuf))
              (portRef I3 (instanceRef U712_REG_SM.UDSn_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.RAS_SYNCZ1Z_0 "U712_CHIP_RAM.RAS_SYNC_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.RAS_SYNC_1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_6 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_6))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
            )
          )
          (net (rename TSn_c "TSn_c") 
            (joined 
              (portRef DIN0 (instanceRef TSn_ibuf))
              (portRef I3 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
              (portRef I3 (instanceRef U712_REG_SM.REG_CYCLE_START_RNO))
            )
          )
          (net (rename regspacen "REGSPACEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef REGSPACEn_ibuf))
              (portRef REGSPACEn)
            )
          )
          (net (rename cma_6 "CMA[6]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_6))
              (portRef CMA_6)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_1_5 "U712_CHIP_RAM.SDRAM_CMDsr_1_5") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESS_en_1 "U712_CHIP_RAM.CPU_COL_ADDRESS_en[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_1))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_3 "U712_CHIP_RAM.CMA_esr_RNO_0[3]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3))
            )
          )
          (net (rename dra_4 "DRA[4]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_4))
              (portRef DRA_4)
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTs "U712_REG_SM.STATE_COUNTs") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_0))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNT_0))
            )
          )
          (net (rename U712_CHIP_RAM.N_382 "U712_CHIP_RAM.N_382") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_2_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1_0))
            )
          )
          (net (rename a_2 "A[2]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_2))
              (portRef A_2)
            )
          )
          (net (rename U712_CHIP_RAM.LATCH_CLK_6 "U712_CHIP_RAM.LATCH_CLK_6") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.LATCH_CLK_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_4 "U712_CHIP_RAM.DMA_ROW_ADDRESS[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
            )
          )
          (net (rename U712_BYTE_ENABLE.N_298_i "U712_BYTE_ENABLE.N_298_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CUMBEn_i_x2))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a2))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.un1_CLMBEn_i_0_a2))
            )
          )
          (net (rename CPU_TACKm "CPU_TACKm") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_TACK))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_0))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_EN_RNO_0))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_1))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ1Z_2 "U712_CYCLE_TERM.TACK_STATE[2]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_2))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_1_0))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_3))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_lm_5 "U712_CHIP_RAM.SDRAM_COUNTER_lm[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_5))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_5))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNT_RNOZ0Z_4 "U712_CHIP_RAM.DBR_COUNT_RNO[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_4))
              (portRef D (instanceRef U712_CHIP_RAM.DBR_COUNT_4))
            )
          )
          (net (rename U712_CHIP_RAM.CAS_SYNCZ0Z_0 "U712_CHIP_RAM.CAS_SYNC[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CAS_SYNC_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.CAS_SYNC_RNO_1))
            )
          )
          (net (rename DRA_c_6 "DRA_c[6]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_6_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_5_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_6))
            )
          )
          (net (rename CMA_c_3 "CMA_c[3]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_3))
              (portRef DOUT0 (instanceRef CMA_obuf_3))
            )
          )
          (net (rename crcsn "CRCSn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CRCSn_obuf))
              (portRef CRCSn)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_cry_4 "U712_CHIP_RAM.SDRAM_COUNTER_cry[4]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_5))
              (portRef CI (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_cry_c_5))
            )
          )
          (net (rename TACK_OUTn "TACK_OUTn") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_OUTn))
              (portRef DOUT0 (instanceRef TACKn_obuft))
              (portRef DOUT0 (instanceRef TBIn_obuft))
              (portRef DOUT0 (instanceRef TCIn_obuft))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
            )
          )
          (net (rename cma_10 "CMA[10]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_10))
              (portRef CMA_10)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTERZ0Z_7 "U712_CHIP_RAM.SDRAM_COUNTER[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_7))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIAENR1_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_3_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_3_0))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CONFIGURED_1 "U712_CHIP_RAM.SDRAM_CONFIGURED_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_s_0 "U712_CHIP_RAM.REFRESH_COUNTER_s[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_0))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_4 "U712_CHIP_RAM.REFRESH_COUNTER_cry[4]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_5))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_5))
            )
          )
          (net (rename N_189 "N_189") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.LLBE_i_o2_i))
              (portRef DOUT0 (instanceRef LLBEn_obuf))
            )
          )
          (net (rename DMA_WRITE_CYCLE "DMA_WRITE_CYCLE") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_WRITE_CYCLE))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_WRITE_CYCLE_RNO))
              (portRef I2 (instanceRef U712_BUFFERS.DRDDIR_0_m2))
              (portRef I2 (instanceRef U712_BUFFERS.DMA_LATCH_EN_0_a2))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_0 "U712_CHIP_RAM.REFRESH_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.REFRESH_RNO))
              (portRef D (instanceRef U712_CHIP_RAM.REFRESH))
            )
          )
          (net (rename U712_CHIP_RAM.N_211_i "U712_CHIP_RAM.N_211_i") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_6))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_6))
            )
          )
          (net (rename A_c_8 "A_c[8]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_8))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_6))
            )
          )
          (net (rename U712_REG_SM.REG_TACK_0 "U712_REG_SM.REG_TACK_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_TACK_RNO))
              (portRef D (instanceRef U712_REG_SM.REG_TACK))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_0_i_0 "U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_0_i_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNIGB4P1_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI2MHHA_2))
            )
          )
          (net (rename DBRn_c "DBRn_c") 
            (joined 
              (portRef DIN0 (instanceRef DBRn_ibuf))
              (portRef I3 (instanceRef DBR_SYNC_0_THRU_LUT4_0))
              (portRef I0 (instanceRef DBRn_ibuf_RNIBAB))
            )
          )
          (net (rename A_c_15 "A_c[15]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_15))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_6))
            )
          )
          (net (rename U712_REG_SM.C3_SYNCZ0Z_1 "U712_REG_SM.C3_SYNC[1]") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.C3_SYNC_1))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_3))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNIKVGT_0_4))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNIVCF31_4))
              (portRef I1 (instanceRef U712_REG_SM.REG_TACK_RNO_1))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNIKVGT_4))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNI3OIA1_0))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_1))
              (portRef I1 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_2))
              (portRef I1 (instanceRef U712_REG_SM.REGENn_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_1_2))
              (portRef I2 (instanceRef U712_REG_SM.REG_CYCLE_RNO_0))
              (portRef I2 (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_3))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDsr_2 "U712_CHIP_RAM.SDRAM_CMDsr_2") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_3_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_1_0))
            )
          )
          (net (rename RnW_c "RnW_c") 
            (joined 
              (portRef DIN0 (instanceRef RnW_ibuf))
              (portRef I3 (instanceRef U712_BUFFERS.DRDDIR_0_m2))
              (portRef I1 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.UDSn_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.WRITE_CYCLE_RNO))
              (portRef I1 (instanceRef U712_REG_SM.LDSn_RNO_0))
            )
          )
          (net (rename DRA_c_9 "DRA_c[9]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_9))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_8_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_RNO_9))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_RNO_8))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_8))
            )
          )
          (net (rename a_12 "A[12]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_12))
              (portRef A_12)
            )
          )
          (net (rename U712_CHIP_RAM.RAS_SYNCZ1Z_3 "U712_CHIP_RAM.RAS_SYNC_3") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RAS_SYNC_RNO_4))
              (portRef D (instanceRef U712_CHIP_RAM.RAS_SYNC_4))
            )
          )
          (net (rename U712_CHIP_RAM.N_399 "U712_CHIP_RAM.N_399") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_1_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_5 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[5]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_5))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
            )
          )
          (net (rename CMA_c_9 "CMA_c[9]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_9))
              (portRef DOUT0 (instanceRef CMA_obuf_9))
            )
          )
          (net (rename clk_en "CLK_EN") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CLK_EN_obuf))
              (portRef CLK_EN)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_COUNTER_0_sqmuxa_1 "U712_CHIP_RAM.SDRAM_COUNTER_0_sqmuxa_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNIU7TF5))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_336 "U712_CHIP_RAM.N_336") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESS_en_2 "U712_CHIP_RAM.CPU_COL_ADDRESS_en[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_2))
            )
          )
          (net (rename dra_1 "DRA[1]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_1))
              (portRef DRA_1)
            )
          )
          (net (rename DRDDIR_c "DRDDIR_c") 
            (joined 
              (portRef O (instanceRef U712_BUFFERS.DRDDIR_0_m2))
              (portRef DOUT0 (instanceRef DRDDIR_obuf))
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_7 "U712_CHIP_RAM.REFRESH_COUNTER[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_7))
            )
          )
          (net (rename U712_CHIP_RAM.N_373 "U712_CHIP_RAM.N_373") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_1))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_9 "U712_CHIP_RAM.DMA_ROW_ADDRESS[9]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_9))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNT_i_0 "U712_CHIP_RAM.DBR_COUNT_i[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.DBR_COUNT_0))
            )
          )
          (net (rename siz_0 "SIZ[0]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef SIZ_ibuf_0))
              (portRef SIZ_0)
            )
          )
          (net (rename U712_REG_SM.N_408 "U712_REG_SM.N_408") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.REG_CYCLE_RNO_0))
              (portRef I1 (instanceRef U712_REG_SM.REG_CYCLE_RNO))
            )
          )
          (net (rename U712_REG_SM.N_325 "U712_REG_SM.N_325") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_0_1))
              (portRef I0 (instanceRef U712_REG_SM.STATE_COUNT_RNO_1))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_1 "U712_CHIP_RAM.CPU_COL_ADDRESS[1]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_1))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_1))
            )
          )
          (net (rename CLK40_PLL_i_i "CLK40_PLL_i_i") 
            (joined 
              (portRef O (instanceRef pll_RNI8MQ3))
              (portRef DOUT0 (instanceRef CLK40B_OUT_obuf))
              (portRef DOUT0 (instanceRef CLK40C_OUT_obuf))
              (portRef DOUT0 (instanceRef CLK40D_OUT_obuf))
            )
          )
          (net (rename GNDG0 "GNDG0") 
            (joined 
              (portRef Y (instanceRef GND))
              (portRef DOUT0 (instanceRef BANK1_obuf))
              (portRef DOUT0 (instanceRef BANK0_obuf))
              (portRef DYNAMICDELAY_0 (instanceRef pll))
              (portRef DYNAMICDELAY_1 (instanceRef pll))
              (portRef DYNAMICDELAY_2 (instanceRef pll))
              (portRef DYNAMICDELAY_3 (instanceRef pll))
              (portRef DYNAMICDELAY_4 (instanceRef pll))
              (portRef DYNAMICDELAY_5 (instanceRef pll))
              (portRef DYNAMICDELAY_6 (instanceRef pll))
              (portRef DYNAMICDELAY_7 (instanceRef pll))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_2 "U712_CHIP_RAM.DMA_COL_ADDRESS[2]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNT_RNOZ0Z_1 "U712_CHIP_RAM.DBR_COUNT_RNO[1]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_1))
              (portRef D (instanceRef U712_CHIP_RAM.DBR_COUNT_1))
            )
          )
          (net (rename DRA_c_3 "DRA_c[3]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_3_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2_REP_LUT4_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_2_U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_2))
            )
          )
          (net (rename bank0 "BANK0") 
            (joined 
              (portRef PACKAGEPIN (instanceRef BANK0_obuf))
              (portRef BANK0)
            )
          )
          (net (rename WEn_c "WEn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.WEn))
              (portRef DOUT0 (instanceRef WEn_obuf))
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDZ0Z_1 "U712_CHIP_RAM.SDRAM_CMDZ0Z_1") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.SDRAM_CMD_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CASn_THRU_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNO_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_5))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNIDBLK1_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_2))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_8))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNIK9021_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_3_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_6))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_0))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_2))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_8))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_RNI8NM9))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_1))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_2_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_9))
            )
          )
          (net (rename RAMSPACEn_c "RAMSPACEn_c") 
            (joined 
              (portRef DIN0 (instanceRef RAMSPACEn_ibuf))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_CYCLE_START_RNO))
            )
          )
          (net (rename AWEn_c "AWEn_c") 
            (joined 
              (portRef DIN0 (instanceRef AWEn_ibuf))
              (portRef I0 (instanceRef U712_CHIP_RAM.DBDIR_RNO))
              (portRef I0 (instanceRef U712_CHIP_RAM.WRITE_CYCLE_RNO_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_WRITE_CYCLE_RNO))
            )
          )
          (net (rename lmben "LMBEn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef LMBEn_obuf))
              (portRef LMBEn)
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTER_cry_3 "U712_CHIP_RAM.REFRESH_COUNTER_cry[3]") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_3))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_4))
              (portRef CI (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_4))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4_9 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[9]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_RNO_9))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESS_en_8 "U712_CHIP_RAM.CPU_COL_ADDRESS_en[8]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_8))
              (portRef D (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_8))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_4 "U712_CHIP_RAM.CMA_esr_RNO_0[4]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_4))
            )
          )
          (net (rename CASn_c "CASn_c") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CASn))
              (portRef DOUT0 (instanceRef CASn_obuf))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTZ0Z_1 "U712_REG_SM.STATE_COUNT_1") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_2))
              (portRef D (instanceRef U712_REG_SM.STATE_COUNT_2))
            )
          )
          (net (rename U712_CYCLE_TERM.TACK_STATEZ0Z_1 "U712_CYCLE_TERM.TACK_STATE[1]") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_STATE_1))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_OUTn_RNO))
              (portRef I2 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_2))
              (portRef I0 (instanceRef U712_CYCLE_TERM.TACK_STATE_RNO_0_1))
            )
          )
          (net (rename U712_CHIP_RAM.RAS_SYNCZ0Z_5 "U712_CHIP_RAM.RAS_SYNC[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.RAS_SYNC_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNO_0))
            )
          )
          (net (rename TACK_EN "TACK_EN") 
            (joined 
              (portRef Q (instanceRef U712_CYCLE_TERM.TACK_EN))
              (portRef OUTPUTENABLE (instanceRef TACKn_obuft))
              (portRef OUTPUTENABLE (instanceRef TBIn_obuft))
              (portRef OUTPUTENABLE (instanceRef TCIn_obuft))
              (portRef I1 (instanceRef U712_CYCLE_TERM.TACK_EN_RNO))
            )
          )
          (net (rename a_9 "A[9]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_9))
              (portRef A_9)
            )
          )
          (net (rename U712_CHIP_RAM.un3_DBR_COUNT_cry_4 "U712_CHIP_RAM.un3_DBR_COUNT_cry_4") 
            (joined 
              (portRef CO (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_4_c))
              (portRef I3 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_5))
              (portRef CI (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_5_c))
            )
          )
          (net (rename U712_CHIP_RAM.N_173 "U712_CHIP_RAM.N_173") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO))
            )
          )
          (net (rename A_c_18 "A_c[18]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_18))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_7))
            )
          )
          (net (rename U712_REG_SM.N_402 "U712_REG_SM.N_402") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.LDSn_RNO_0))
              (portRef I1 (instanceRef U712_REG_SM.LDSn_RNO))
            )
          )
          (net (rename U712_CHIP_RAM.N_307 "U712_CHIP_RAM.N_307") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNID3LR1_0))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_CONFIGURED_RNIA8V79))
              (portRef I0 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNO_0_0))
            )
          )
          (net (rename a_11 "A[11]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_11))
              (portRef A_11)
            )
          )
          (net (rename VCCG0 "VCCG0") 
            (joined 
              (portRef Y (instanceRef VCC))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESS_4Z0Z_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS_4[0]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_0))
              (portRef D (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
            )
          )
          (net (rename RESETn_c_i_g "RESETn_c_i_g") 
            (joined 
              (portRef GLOBALBUFFEROUTPUT (instanceRef RESETn_ibuf_RNIM9SF_0))
              (portRef S (instanceRef DBR_SYNC_0))
              (portRef S (instanceRef DBR_SYNC_1))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_5))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_3))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr_RNO))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_1))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_CYCLE_esr))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_6))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_0))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_3))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI3LH42_3))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_6))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_9))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_5))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_6))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_2))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_3))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_7))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_5))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_8))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_4))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_10))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_0))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_2))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_4))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_2))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_A1_nesr))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_4))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
              (portRef R (instanceRef U712_CHIP_RAM.CMA_esr_7))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_1))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_0))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_7))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_3))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_4))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_6))
              (portRef S (instanceRef U712_CHIP_RAM.SDRAM_CMD_2))
              (portRef S (instanceRef U712_CHIP_RAM.DBENn))
              (portRef S (instanceRef U712_CHIP_RAM.CRCSn))
              (portRef S (instanceRef U712_CHIP_RAM.DBDIR))
              (portRef S (instanceRef U712_CHIP_RAM.SDRAM_CMD_1))
              (portRef S (instanceRef U712_CHIP_RAM.CASn))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_CYCLE))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_8))
              (portRef S (instanceRef U712_CHIP_RAM.SDRAM_CMD_3))
              (portRef S (instanceRef U712_CHIP_RAM.CLK_EN))
              (portRef I2 (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0_0))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_8))
              (portRef S (instanceRef U712_CHIP_RAM.WEn))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_8))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_1))
              (portRef I2 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_ctle_9))
              (portRef R (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_9))
              (portRef S (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_0))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_5))
              (portRef S (instanceRef U712_CHIP_RAM.RASn))
              (portRef R (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_2))
              (portRef R (instanceRef U712_CYCLE_TERM.TACK_EN))
              (portRef S (instanceRef U712_CYCLE_TERM.TACK_STATE_0))
              (portRef S (instanceRef U712_CYCLE_TERM.TACK_OUTn))
              (portRef S (instanceRef U712_REG_SM.C1_SYNC_0))
              (portRef S (instanceRef U712_REG_SM.ASn_ess))
              (portRef I1 (instanceRef U712_REG_SM.ASn_ess_RNO))
              (portRef S (instanceRef U712_REG_SM.C1_SYNC_1))
              (portRef S (instanceRef U712_REG_SM.UDSn))
              (portRef S (instanceRef U712_REG_SM.REGENn))
              (portRef S (instanceRef U712_REG_SM.STATE_COUNT_0))
              (portRef R (instanceRef U712_REG_SM.START_RST))
              (portRef S (instanceRef U712_REG_SM.LDSn))
              (portRef S (instanceRef U712_REG_SM.C3_SYNC_0))
              (portRef R (instanceRef U712_REG_SM.WRITE_CYCLE))
              (portRef S (instanceRef U712_REG_SM.C3_SYNC_1))
              (portRef R (instanceRef U712_REG_SM.REG_TACK))
            )
          )
          (net (rename cma_8 "CMA[8]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_8))
              (portRef CMA_8)
            )
          )
          (net (rename casln "CASLn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CASLn_ibuf))
              (portRef CASLn)
            )
          )
          (net (rename U712_BYTE_ENABLE.N_421 "U712_BYTE_ENABLE.N_421") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.un1_CUUBEn_i_a2))
              (portRef I3 (instanceRef U712_BYTE_ENABLE.N_168_i))
            )
          )
          (net (rename dra_2 "DRA[2]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef DRA_ibuf_2))
              (portRef DRA_2)
            )
          )
          (net (rename U712_CHIP_RAM.N_319 "U712_CHIP_RAM.N_319") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNIIICT))
              (portRef I0 (instanceRef U712_CHIP_RAM.DMA_CYCLE_START_RNIKHPV5))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI1DB24_2))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNTZ0Z_5 "U712_CHIP_RAM.DBR_COUNT[5]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DBR_COUNT_5))
              (portRef I2 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_5))
              (portRef I0 (instanceRef U712_CHIP_RAM.un3_DBR_COUNT_cry_5_c))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_6 "U712_CHIP_RAM.CMA_esr_RNO_1[6]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_6))
            )
          )
          (net (rename U712_CHIP_RAM.CMA22 "U712_CHIP_RAM.CMA22") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_10))
              (portRef D (instanceRef U712_CHIP_RAM.CMA_esr_10))
            )
          )
          (net (rename tcin "TCIn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef TCIn_obuft))
              (portRef TCIn)
            )
          )
          (net (rename U712_CHIP_RAM.REFRESH_COUNTERZ0Z_4 "U712_CHIP_RAM.REFRESH_COUNTER[4]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_4))
              (portRef I3 (instanceRef U712_CHIP_RAM.REFRESH_RNO_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_RNO_4))
              (portRef I0 (instanceRef U712_CHIP_RAM.REFRESH_COUNTER_cry_c_4))
            )
          )
          (net (rename U712_CHIP_RAM.N_370 "U712_CHIP_RAM.N_370") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI7FAQ2_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.SDRAM_COUNTER_RNI2MHHA_2))
            )
          )
          (net (rename A_c_3 "A_c[3]") 
            (joined 
              (portRef DIN0 (instanceRef A_ibuf_3))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_1))
            )
          )
          (net (rename U712_REG_SM.WRITE_CYCLE_0 "U712_REG_SM.WRITE_CYCLE_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.WRITE_CYCLE_RNO))
              (portRef D (instanceRef U712_REG_SM.WRITE_CYCLE))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_6 "U712_CHIP_RAM.CPU_COL_ADDRESS[6]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_6))
              (portRef I1 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_1_6))
              (portRef I0 (instanceRef U712_CHIP_RAM.CPU_COL_ADDRESS_RNO_6))
            )
          )
          (net (rename U712_REG_SM.STATE_COUNTc_0_0 "U712_REG_SM.STATE_COUNTc_0_0") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.STATE_COUNT_RNO_1_2))
              (portRef I3 (instanceRef U712_REG_SM.STATE_COUNT_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.RAM_CYCLE_DISABLEZ0 "U712_CHIP_RAM.RAM_CYCLE_DISABLE") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE))
              (portRef I1 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNIIICT))
              (portRef I2 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNO_1))
              (portRef I0 (instanceRef U712_CHIP_RAM.RAM_CYCLE_DISABLE_RNIFGNH))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_7 "U712_CHIP_RAM.DMA_COL_ADDRESS[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_COL_ADDRESS_nesr_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
            )
          )
          (net (rename U712_CHIP_RAM.DBR_COUNT_RNOZ0Z_2 "U712_CHIP_RAM.DBR_COUNT_RNO[2]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.DBR_COUNT_RNO_2))
              (portRef D (instanceRef U712_CHIP_RAM.DBR_COUNT_2))
            )
          )
          (net (rename DRA_c_0 "DRA_c[0]") 
            (joined 
              (portRef DIN0 (instanceRef DRA_ibuf_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_0_U712_CHIP_RAM.DMA_A1_nesr_REP_LUT4_0))
              (portRef I1 (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_4_0))
            )
          )
          (net (rename tbin "TBIn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef TBIn_obuft))
              (portRef TBIn)
            )
          )
          (net (rename cma_2 "CMA[2]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CMA_obuf_2))
              (portRef CMA_2)
            )
          )
          (net (rename U712_CHIP_RAM.N_442 "U712_CHIP_RAM.N_442") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
              (portRef I1 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_7 "U712_CHIP_RAM.CMA_esr_RNO_0[7]") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0_7))
              (portRef I2 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_7))
            )
          )
          (net (rename N_170_i "N_170_i") 
            (joined 
              (portRef O (instanceRef U712_BYTE_ENABLE.N_170_i))
              (portRef DOUT0 (instanceRef CUMBEn_obuf))
            )
          )
          (net (rename U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_0 "U712_CHIP_RAM.DMA_ROW_ADDRESS[0]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.DMA_ROW_ADDRESS_esr_0))
              (portRef I3 (instanceRef U712_CHIP_RAM.CMA_esr_RNO_0))
            )
          )
          (net (rename U712_CHIP_RAM.CPU_TACK_7_iv_i_0_a2_0_1 "U712_CHIP_RAM.CPU_TACK_7_iv_i_0_a2_0_1") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_4))
              (portRef I2 (instanceRef U712_CHIP_RAM.CPU_TACK_RNO_2))
            )
          )
          (net (rename U712_CHIP_RAM.un1_CMA25_0_i_0 "U712_CHIP_RAM.un1_CMA25_0_i_0") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_RNI3LH42_3))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_0))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_1))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_2))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_3))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_4))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_5))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_6))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_7))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_8))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_9))
              (portRef E (instanceRef U712_CHIP_RAM.CMA_esr_10))
            )
          )
          (net (rename a_14 "A[14]") 
            (joined 
              (portRef PACKAGEPIN (instanceRef A_ibuf_14))
              (portRef A_14)
            )
          )
          (net (rename U712_CHIP_RAM.SDRAM_CMDs "U712_CHIP_RAM.SDRAM_CMDs") 
            (joined 
              (portRef O (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_RNO_0))
              (portRef D (instanceRef U712_CHIP_RAM.SDRAM_CMD_ess_0))
            )
          )
          (net (rename CMA_c_7 "CMA_c[7]") 
            (joined 
              (portRef Q (instanceRef U712_CHIP_RAM.CMA_esr_7))
              (portRef DOUT0 (instanceRef CMA_obuf_7))
            )
          )
          (net (rename ASn_c "ASn_c") 
            (joined 
              (portRef Q (instanceRef U712_REG_SM.ASn_ess))
              (portRef DOUT0 (instanceRef ASn_obuf))
            )
          )
          (net (rename casun "CASUn") 
            (joined 
              (portRef PACKAGEPIN (instanceRef CASUn_ibuf))
              (portRef CASUn)
            )
          )
          (net (rename U712_REG_SM.N_459 "U712_REG_SM.N_459") 
            (joined 
              (portRef O (instanceRef U712_REG_SM.UDSn_RNO_0))
              (portRef I0 (instanceRef U712_REG_SM.UDSn_RNO))
            )
          )
        )
      )
    )
  )
  (design (rename U712_TOP "U712_TOP") 
    (cellRef (rename U712_TOP "U712_TOP")  (libraryRef worklib))
    (property PART (string "ice40hx4ktq144"))
    (property OANETLISTVERSION (string "2020.12"))
  )
)
