Release 13.4 par O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

feiran::  Wed Sep 09 18:07:45 2015

par -mt 4 -w -ol high system_map.ncd system.ncd system.pcf 


Constraints file: system.pcf.
Loading device for application Rf_Device from file '5vtx240t.nph' in environment
/opt/Xilinx/13.4/ISE_DS/ISE/:/opt/Xilinx/13.4/ISE_DS/EDK.
   "system" is an NCD, version 3.2, device xc5vtx240t, package ff1759, speed -2

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "PRODUCTION 1.73 2012-01-07".



Device Utilization Summary:

   Number of BUFDSs                          4 out of 24     16%
   Number of BUFGs                          11 out of 32     34%
   Number of FIFO36_72_EXPs                  6 out of 324     1%
   Number of GTX_DUALs                       8 out of 24     33%
      Number of LOCed GTX_DUALs              8 out of 8     100%

   Number of ILOGICs                         3 out of 1280    1%
   Number of External IOBs                   7 out of 680     1%
      Number of LOCed IOBs                   7 out of 7     100%

   Number of External IPADs                 40 out of 826     4%
      Number of LOCed IPADs                  8 out of 40     20%

   Number of OLOGICs                         3 out of 1280    1%
   Number of External OPADs                 32 out of 96     33%
      Number of LOCed OPADs                  0 out of 32      0%

   Number of PLL_ADVs                        1 out of 6      16%
   Number of RAMB18X2s                       6 out of 324     1%
   Number of RAMB18X2SDPs                   10 out of 324     3%
   Number of RAMB36_EXPs                     4 out of 324     1%
   Number of RAMBFIFO18_36s                 16 out of 324     4%
   Number of Slices                       8108 out of 37440  21%
   Number of Slice Registers             15885 out of 149760 10%
      Number used as Flip Flops          15882
      Number used as Latches                 0
      Number used as LatchThrus              3

   Number of Slice LUTS                  14540 out of 149760  9%
   Number of Slice LUT-Flip Flop pairs   21255 out of 149760 14%


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

PAR will use up to 4 processors
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please
   consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<30> has no load.  PAR will not
   attempt to route this signal.
WARNING:Par:288 - The signal microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_Addr<31> has no load.  PAR will not
   attempt to route this signal.
Starting Multi-threaded Router


Phase  1  : 93553 unrouted;      REAL time: 31 secs 

Phase  2  : 81752 unrouted;      REAL time: 33 secs 

Phase  3  : 33721 unrouted;      REAL time: 1 mins 5 secs 

Phase  4  : 33721 unrouted; (Setup:0, Hold:44269, Component Switching Limit:0)     REAL time: 1 mins 13 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:43267, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:43267, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:43267, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:43267, Component Switching Limit:0)     REAL time: 1 mins 27 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 28 secs 

Phase 10  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 1 mins 33 secs 
Total REAL time to Router completion: 1 mins 33 secs 
Total CPU time to Router completion (all processors): 2 mins 11 secs 

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|              mb_clk | BUFGCTRL_X0Y0| No   |  707 |  0.768     |  2.595      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|2/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y29| No   |  205 |  0.224     |  2.440      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            3/clk156 |BUFGCTRL_X0Y30| No   |  975 |  0.810     |  2.604      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            1/clk156 |BUFGCTRL_X0Y25| No   | 1207 |  0.838     |  2.272      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            0/clk156 |BUFGCTRL_X0Y26| No   |  983 |  0.646     |  2.067      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_2 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|            2/clk156 |BUFGCTRL_X0Y28| No   | 1211 |  0.694     |  2.444      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_3 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|3/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y31| No   |  208 |  0.314     |  2.602      |
+---------------------+--------------+------+------+------------+-------------+
|         control_clk | BUFGCTRL_X0Y1| No   |  320 |  0.590     |  2.148      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_0 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|0/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y27| No   |  203 |  0.304     |  2.021      |
+---------------------+--------------+------+------+------------+-------------+
|nf10_10g_interface_1 |              |      |      |            |             |
|/nf10_10g_interface_ |              |      |      |            |             |
|1/xaui_block/rocketi |              |      |      |            |             |
|o_wrapper_i/tile1_rx |              |      |      |            |             |
|           recclk0_i |BUFGCTRL_X0Y24| No   |  203 |  0.346     |  2.269      |
+---------------------+--------------+------+------+------------+-------------+
|            core_clk | BUFGCTRL_X0Y2| No   |  540 |  0.727     |  2.191      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     0.138ns|     4.862ns|       0|           0
  G_PLL0_CLKOUT2 = PERIOD TIMEGRP         " | HOLD        |     0.155ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT2" TS_sys_clk_pin         * 2 H |             |            |            |        |            
  IGH 50%                                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk156_rec = PERIOD TIMEGRP "clk156_re | SETUP       |     0.172ns|     6.228ns|       0|           0
  c" 156.25 MHz HIGH 50%                    | HOLD        |     0.102ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_clk156_top = PERIOD TIMEGRP "clk156_to | SETUP       |     0.176ns|     6.224ns|       0|           0
  p" 156.25 MHz HIGH 50%                    | HOLD        |     0.070ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     0.802ns|     3.698ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     1.637ns|     2.863ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     1.720ns|     2.780ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.206ns|     2.294ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.319ns|     2.181ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.409ns|     2.091ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.525ns|     1.975ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.578ns|     1.922ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_tx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_0/nf10_10 | MAXDELAY    |     2.671ns|     1.829ns|       0|           0
  g_interface_0/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.737ns|     1.763ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_rx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.765ns|     1.735ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_1/nf10_10 | MAXDELAY    |     2.807ns|     1.693ns|       0|           0
  g_interface_1/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_2/nf10_10 | MAXDELAY    |     2.972ns|     1.528ns|       0|           0
  g_interface_2/xgmac/BU2/U0/G_TX_RESET.syn |             |            |            |        |            
  c_flow_ctrl_tx_reset_i/reset_out"         |             |            |            |        |            
   MAXDELAY = 4.5 ns                        |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET         "nf10_10g_interface_3/nf10_10 | MAXDELAY    |     2.979ns|     1.521ns|       0|           0
  g_interface_3/xgmac/BU2/U0/G_RX_RESET.syn |             |            |            |        |            
  c_rx_reset_i/reset_out"         MAXDELAY  |             |            |            |        |            
  = 4.5 ns                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | MINLOWPULSE |     6.000ns|     4.000ns|       0|           0
  pin" 100 MHz HIGH 50%                     |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.235ns|     6.765ns|       0|           0
  G_PLL0_CLKOUT0 = PERIOD TIMEGRP         " | HOLD        |     0.003ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT0" TS_sys_clk_pin         HIGH  |             |            |            |        |            
  50%                                       |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clock_generator_0_clock_generator_0_SI | SETUP       |     3.448ns|    13.104ns|       0|           0
  G_PLL0_CLKOUT1 = PERIOD TIMEGRP         " | HOLD        |     0.064ns|            |       0|           0
  clock_generator_0_clock_generator_0_SIG_P |             |            |            |        |            
  LL0_CLKOUT1" TS_sys_clk_pin         * 0.5 |             |            |            |        |            
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_p | SETUP       |         N/A|     2.059ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_p | SETUP       |         N/A|     1.717ns|     N/A|           0
  ath" TIG                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac0_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.958ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac1_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.429ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac2_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.612ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_mac3_xgmac_ifg_false_paths_thru_ | SETUP       |         N/A|     5.366ns|     N/A|           0
  1_path" TIG                               |             |            |            |        |            
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      9.724ns|            0|            0|            0|       187108|
| TS_clock_generator_0_clock_gen|     10.000ns|      6.765ns|          N/A|            0|            0|       148750|            0|
| erator_0_SIG_PLL0_CLKOUT0     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|     20.000ns|     13.104ns|          N/A|            0|            0|        11720|            0|
| erator_0_SIG_PLL0_CLKOUT1     |             |             |             |             |             |             |             |
| TS_clock_generator_0_clock_gen|      5.000ns|      4.862ns|          N/A|            0|            0|        26638|            0|
| erator_0_SIG_PLL0_CLKOUT2     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 1 mins 51 secs 
Total CPU time to PAR completion (all processors): 2 mins 29 secs 

Peak Memory Usage:  1811 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 4
Number of info messages: 1

Writing design to file system.ncd



PAR done!
