// Seed: 3612914519
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  reg id_3;
  assign id_2 = 1;
  wire id_4;
  id_5(
      .id_0(1'b0), .id_1(1'b0)
  );
  always_latch @(posedge 1) id_3 <= 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    input  tri1 id_2,
    input  wire id_3,
    output tri  id_4,
    output tri  id_5
);
  uwire id_7 = 1'b0;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  wire id_8;
endmodule
