<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg400-3" LaunchTime="1521083648">
  <File Type="ROUTE-PWR" Name="z1top_power_routed.rpt"/>
  <File Type="PA-TCL" Name="z1top.tcl"/>
  <File Type="PWROPT-DCP" Name="z1top_pwropt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="z1top_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="z1top_reports.tcl"/>
  <File Type="BG-DRC" Name="z1top.drc"/>
  <File Type="OPT-HWDEF" Name="z1top.hwdef"/>
  <File Type="OPT-DCP" Name="z1top_opt.dcp"/>
  <File Type="OPT-DRC" Name="z1top_drc_opted.rpt"/>
  <File Type="PLACE-DCP" Name="z1top_placed.dcp"/>
  <File Type="PLACE-IO" Name="z1top_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="z1top_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="z1top_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="z1top_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="z1top_incremental_reuse_pre_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="z1top_postplace_pwropt.dcp"/>
  <File Type="PHYSOPT-DCP" Name="z1top_physopt.dcp"/>
  <File Type="BG-BIT" Name="z1top.bit"/>
  <File Type="ROUTE-ERROR-DCP" Name="z1top_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="z1top_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="z1top_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="z1top_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="z1top_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="z1top_drc_routed.rpx"/>
  <File Type="BITSTR-MSK" Name="z1top.msk"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="z1top_methodology_drc_routed.rpt"/>
  <File Type="BG-BGN" Name="z1top.bgn"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="z1top_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-RBT" Name="z1top.rbt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="z1top_methodology_drc_routed.pb"/>
  <File Type="BG-BIN" Name="z1top.bin"/>
  <File Type="ROUTE-PWR-RPX" Name="z1top_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="z1top_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="z1top_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="z1top_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="z1top_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="z1top_timing_summary_routed.rpx"/>
  <File Type="ROUTE-CLK" Name="z1top_clock_utilization_routed.rpt"/>
  <File Type="RDI-RDI" Name="z1top.vdi"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="z1top_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="z1top_postroute_physopt_bb.dcp"/>
  <File Type="BITSTR-NKY" Name="z1top.nky"/>
  <File Type="BITSTR-BMM" Name="z1top_bd.bmm"/>
  <File Type="BITSTR-MMI" Name="z1top.mmi"/>
  <File Type="BITSTR-LTX" Name="z1top.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="z1top.sysdef"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/button_parser.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/button_parser.v"/>
        <Attr Name="ImportTime" Val="1519136969"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/util.vh">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/util.vh"/>
        <Attr Name="ImportTime" Val="1519136969"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/debouncer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/debouncer.v"/>
        <Attr Name="ImportTime" Val="1519136969"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/edge_detector.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/edge_detector.v"/>
        <Attr Name="ImportTime" Val="1519136969"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/synchronizer.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/synchronizer.v"/>
        <Attr Name="ImportTime" Val="1519136969"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/uart.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/uart.v"/>
        <Attr Name="ImportTime" Val="1519136969"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/uart_receiver.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/uart_receiver.v"/>
        <Attr Name="ImportTime" Val="1519140023"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/uart_transmitter.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/uart_transmitter.v"/>
        <Attr Name="ImportTime" Val="1519136969"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/z1top.v">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/z1top.v"/>
        <Attr Name="ImportTime" Val="1519145734"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/echo_testbench.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/echo_testbench.v"/>
        <Attr Name="ImportTime" Val="1519144909"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/uart_testbench.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab5/lab5/lab5.srcs/sources_1/new/uart_testbench.v"/>
        <Attr Name="ImportTime" Val="1519144935"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/archive_project_summary.txt"/>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="z1top"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../teaching/eecs151-sp18/fpga_labs/staging/lab4/lab4/lab4.srcs/constrs_1/imports/constrs_1/PYNQ-Z1_C.xdc"/>
        <Attr Name="ImportTime" Val="1518543996"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2017"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
