{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524280522736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280522740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:22 2018 " "Processing started: Fri Apr 20 22:15:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280522740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280522740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c System " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280522740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524280523085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524280523085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/control_ranas/sc_cscount.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/control_ranas/sc_cscount.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_CSCOUNT " "Found entity 1: SC_CSCOUNT" {  } { { "rtl/JUEGO/CONTROL_RANAS/SC_CSCOUNT.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/SC_CSCOUNT.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/control_ranas/ctrol_posinirana.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/control_ranas/ctrol_posinirana.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTROL_POSINIRANA " "Found entity 1: CTROL_POSINIRANA" {  } { { "rtl/JUEGO/CONTROL_RANAS/CTROL_POSINIRANA.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CTROL_POSINIRANA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/control_ranas/control_ranas.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/control_ranas/control_ranas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_RANAS " "Found entity 1: CONTROL_RANAS" {  } { { "rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/rana/sc_statemachine_frog_mov.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/rana/sc_statemachine_frog_mov.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_FROG_MOV " "Found entity 1: SC_STATEMACHINE_FROG_MOV" {  } { { "rtl/JUEGO/RANA/SC_STATEMACHINE_FROG_MOV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/SC_STATEMACHINE_FROG_MOV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/rana/rana.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/rana/rana.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANA " "Found entity 1: RANA" {  } { { "rtl/JUEGO/RANA/RANA.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/sc_vel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/sc_vel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_VEL " "Found entity 1: SC_VEL" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_VEL.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_VEL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/sc_statemachine_nve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/sc_statemachine_nve.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_NVE " "Found entity 1: SC_STATEMACHINE_NVE" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/sc_regdi.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/sc_regdi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGDI " "Found entity 1: SC_REGDI" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDI.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDI.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/sc_regdd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/sc_regdd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGDD " "Found entity 1: SC_REGDD" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDD.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDD.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/regdi_nv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/regdi_nv.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGDI_NV " "Found entity 1: REGDI_NV" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/regdd_nv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/regdd_nv.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGDD_NV " "Found entity 1: REGDD_NV" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/nivel_vehiculos.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/nivel_vehiculos.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIVEL_VEHICULOS " "Found entity 1: NIVEL_VEHICULOS" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/muxx21.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/muxx21.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXX21 " "Found entity 1: MUXX21" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/MUXX21.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/MUXX21.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/menu_principal/menu_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/menu_principal/menu_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 MENU_PRINCIPAL " "Found entity 1: MENU_PRINCIPAL" {  } { { "rtl/JUEGO/MENU_PRINCIPAL/MENU_PRINCIPAL.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/MENU_PRINCIPAL/MENU_PRINCIPAL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_matriz/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_matriz/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/control_matriz/shift_reg_start_done.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrix_ctrl.v(128) " "Verilog HDL information at matrix_ctrl.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1524280531087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY matrix_ctrl.v(40) " "Verilog HDL Declaration information at matrix_ctrl.v(40): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524280531087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_matriz/matrix_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_matriz/matrix_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_matriz/imagen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_matriz/imagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imagen " "Found entity 1: imagen" {  } { { "rtl/control_matriz/imagen.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/imagen.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_entradas/filtro.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_entradas/filtro.v" { { "Info" "ISGN_ENTITY_NAME" "1 FILTRO " "Found entity 1: FILTRO" {  } { { "rtl/CONTROL_ENTRADAS/FILTRO.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/FILTRO.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_entradas/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_entradas/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_entradas/control_entradas.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_entradas/control_entradas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_ENTRADAS " "Found entity 1: CONTROL_ENTRADAS" {  } { { "rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_matriz/control_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_matriz/control_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_matriz " "Found entity 1: control_matriz" {  } { { "rtl/control_matriz/control_matriz.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/control_matriz.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/juego.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/juego.v" { { "Info" "ISGN_ENTITY_NAME" "1 JUEGO " "Found entity 1: JUEGO" {  } { { "rtl/JUEGO/JUEGO.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531097 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CODE38Y CODE38Y.v(9) " "Verilog Module Declaration warning at CODE38Y.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CODE38Y\"" {  } { { "rtl/JUEGO/RANA/CODE38Y.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38Y.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/rana/code38y.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/rana/code38y.v" { { "Info" "ISGN_ENTITY_NAME" "1 CODE38Y " "Found entity 1: CODE38Y" {  } { { "rtl/JUEGO/RANA/CODE38Y.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38Y.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531099 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CODE38X CODE38X.v(9) " "Verilog Module Declaration warning at CODE38X.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CODE38X\"" {  } { { "rtl/JUEGO/RANA/CODE38X.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38X.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/rana/code38x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/rana/code38x.v" { { "Info" "ISGN_ENTITY_NAME" "1 CODE38X " "Found entity 1: CODE38X" {  } { { "rtl/JUEGO/RANA/CODE38X.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38X.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/control_casas/control_casas.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/control_casas/control_casas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_CASAS " "Found entity 1: CONTROL_CASAS" {  } { { "rtl/JUEGO/CONTROL_CASAS/CONTROL_CASAS.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_CASAS/CONTROL_CASAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/colision/colision.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/colision/colision.v" { { "Info" "ISGN_ENTITY_NAME" "1 COLISION " "Found entity 1: COLISION" {  } { { "rtl/JUEGO/COLISION/COLISION.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/COLISION.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/colision/muxx81x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/colision/muxx81x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Muxx81X " "Found entity 1: Muxx81X" {  } { { "rtl/JUEGO/COLISION/Muxx81X.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/Muxx81X.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/colision/muxx81y.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/colision/muxx81y.v" { { "Info" "ISGN_ENTITY_NAME" "1 Muxx81Y " "Found entity 1: Muxx81Y" {  } { { "rtl/JUEGO/COLISION/Muxx81Y.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/Muxx81Y.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531106 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "PINTAR_MATRIZ PINTAR_MATRIZ.v(24) " "Verilog Module Declaration warning at PINTAR_MATRIZ.v(24): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"PINTAR_MATRIZ\"" {  } { { "rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" 24 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/pintar_matriz/pintar_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/pintar_matriz/pintar_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINTAR_MATRIZ " "Found entity 1: PINTAR_MATRIZ" {  } { { "rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/pintar_matriz/pintar_data_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/pintar_matriz/pintar_data_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINTAR_DATA_DEMUX " "Found entity 1: PINTAR_DATA_DEMUX" {  } { { "rtl/JUEGO/PINTAR_MATRIZ/PINTAR_DATA_DEMUX.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_DATA_DEMUX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "REGDI_NV_VEL0_HAB REGDI_NV.v(62) " "Verilog HDL Implicit Net warning at REGDI_NV.v(62): created implicit net for \"REGDI_NV_VEL0_HAB\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "REGDD_NV_VEL0_HAB REGDD_NV.v(62) " "Verilog HDL Implicit Net warning at REGDD_NV.v(62): created implicit net for \"REGDD_NV_VEL0_HAB\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(20) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(20): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(21) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(21): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(23) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(23): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(24) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(24): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(25) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(25): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(26) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(26): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(27) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(27): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(28) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(28): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(29) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(29): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(30) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(30): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(31) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(31): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(32) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(32): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(18) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(18): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(19) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(19): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(20) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(20): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(21) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(21): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(22) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(22): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(18) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(18): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(19) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(19): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(20) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(20): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(21) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(21): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(22) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(22): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WSGN_SEARCH_FILE" "system.v 1 1 " "Using design file system.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1524280531158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524280531159 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[5..4\] system.v(49) " "Output port \"LED\[5..4\]\" at system.v(49) has no driver" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524280531165 "|System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_ENTRADAS CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0 " "Elaborating entity \"CONTROL_ENTRADAS\" for hierarchy \"CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\"" {  } { { "system.v" "CONTROL_ENTRADAS_U0" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_1 " "Elaborating entity \"DeBounce\" for hierarchy \"CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_1\"" {  } { { "rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" "DeBounce_1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce.v(80) " "Verilog HDL assignment warning at DeBounce.v(80): truncated value with size 32 to match size of target (11)" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524280531175 "|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|DeBounce:DeBounce_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILTRO CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|FILTRO:FILTRO_0 " "Elaborating entity \"FILTRO\" for hierarchy \"CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|FILTRO:FILTRO_0\"" {  } { { "rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" "FILTRO_0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JUEGO JUEGO:JUEGO_u0 " "Elaborating entity \"JUEGO\" for hierarchy \"JUEGO:JUEGO_u0\"" {  } { { "system.v" "JUEGO_u0" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MENU_PRINCIPAL JUEGO:JUEGO_u0\|MENU_PRINCIPAL:MENU_PRINCIPAL_u0 " "Elaborating entity \"MENU_PRINCIPAL\" for hierarchy \"JUEGO:JUEGO_u0\|MENU_PRINCIPAL:MENU_PRINCIPAL_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "MENU_PRINCIPAL_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIVEL_VEHICULOS JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0 " "Elaborating entity \"NIVEL_VEHICULOS\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "NIVEL_VEHICULOS_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDD_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0 " "Elaborating entity \"REGDD_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDD_NV_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_REGDD JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_REGDD:SC_REGDD_u0 " "Elaborating entity \"SC_REGDD\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_REGDD:SC_REGDD_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_REGDD_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_VEL JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_VEL:SC_VEL_u0 " "Elaborating entity \"SC_VEL\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_VEL:SC_VEL_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_VEL_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_VEL JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_VEL:SC_VEL_u1 " "Elaborating entity \"SC_VEL\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_VEL:SC_VEL_u1\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_VEL_u1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXX21 JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|MUXX21:MUXX21_u0 " "Elaborating entity \"MUXX21\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|MUXX21:MUXX21_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "MUXX21_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDD_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u1 " "Elaborating entity \"REGDD_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u1\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDD_NV_u1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u1\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u1\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDD_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u2 " "Elaborating entity \"REGDD_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u2\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDD_NV_u2" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u2\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u2\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDI_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0 " "Elaborating entity \"REGDI_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDI_NV_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_REGDI JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\|SC_REGDI:SC_REGDI_u0 " "Elaborating entity \"SC_REGDI\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\|SC_REGDI:SC_REGDI_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "SC_REGDI_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDI_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u1 " "Elaborating entity \"REGDI_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u1\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDI_NV_u1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u1\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u1\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDI_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u2 " "Elaborating entity \"REGDI_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u2\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDI_NV_u2" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u2\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u2\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_RANAS JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0 " "Elaborating entity \"CONTROL_RANAS\" for hierarchy \"JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "CONTROL_RANAS_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTROL_POSINIRANA JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\|CTROL_POSINIRANA:CTROL_POSINIRANA_u0 " "Elaborating entity \"CTROL_POSINIRANA\" for hierarchy \"JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\|CTROL_POSINIRANA:CTROL_POSINIRANA_u0\"" {  } { { "rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" "CTROL_POSINIRANA_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_CSCOUNT JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\|SC_CSCOUNT:SC_CSCOUNT_u0 " "Elaborating entity \"SC_CSCOUNT\" for hierarchy \"JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\|SC_CSCOUNT:SC_CSCOUNT_u0\"" {  } { { "rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" "SC_CSCOUNT_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_CASAS JUEGO:JUEGO_u0\|CONTROL_CASAS:CONTROL_CASAS_u0 " "Elaborating entity \"CONTROL_CASAS\" for hierarchy \"JUEGO:JUEGO_u0\|CONTROL_CASAS:CONTROL_CASAS_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "CONTROL_CASAS_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLISION JUEGO:JUEGO_u0\|COLISION:COLISION_u0 " "Elaborating entity \"COLISION\" for hierarchy \"JUEGO:JUEGO_u0\|COLISION:COLISION_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "COLISION_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxx81X JUEGO:JUEGO_u0\|COLISION:COLISION_u0\|Muxx81X:Muxx81X_u0 " "Elaborating entity \"Muxx81X\" for hierarchy \"JUEGO:JUEGO_u0\|COLISION:COLISION_u0\|Muxx81X:Muxx81X_u0\"" {  } { { "rtl/JUEGO/COLISION/COLISION.v" "Muxx81X_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/COLISION.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxx81Y JUEGO:JUEGO_u0\|COLISION:COLISION_u0\|Muxx81Y:Muxx81Y_u0 " "Elaborating entity \"Muxx81Y\" for hierarchy \"JUEGO:JUEGO_u0\|COLISION:COLISION_u0\|Muxx81Y:Muxx81Y_u0\"" {  } { { "rtl/JUEGO/COLISION/COLISION.v" "Muxx81Y_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/COLISION.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANA JUEGO:JUEGO_u0\|RANA:RANA_u0 " "Elaborating entity \"RANA\" for hierarchy \"JUEGO:JUEGO_u0\|RANA:RANA_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "RANA_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_FROG_MOV JUEGO:JUEGO_u0\|RANA:RANA_u0\|SC_STATEMACHINE_FROG_MOV:SC_STATEMACHINE_FROG_MOV_u0 " "Elaborating entity \"SC_STATEMACHINE_FROG_MOV\" for hierarchy \"JUEGO:JUEGO_u0\|RANA:RANA_u0\|SC_STATEMACHINE_FROG_MOV:SC_STATEMACHINE_FROG_MOV_u0\"" {  } { { "rtl/JUEGO/RANA/RANA.v" "SC_STATEMACHINE_FROG_MOV_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CODE38X JUEGO:JUEGO_u0\|RANA:RANA_u0\|CODE38X:CODE38X_u0 " "Elaborating entity \"CODE38X\" for hierarchy \"JUEGO:JUEGO_u0\|RANA:RANA_u0\|CODE38X:CODE38X_u0\"" {  } { { "rtl/JUEGO/RANA/RANA.v" "CODE38X_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CODE38Y JUEGO:JUEGO_u0\|RANA:RANA_u0\|CODE38Y:CODE38Y_u0 " "Elaborating entity \"CODE38Y\" for hierarchy \"JUEGO:JUEGO_u0\|RANA:RANA_u0\|CODE38Y:CODE38Y_u0\"" {  } { { "rtl/JUEGO/RANA/RANA.v" "CODE38Y_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINTAR_MATRIZ JUEGO:JUEGO_u0\|PINTAR_MATRIZ:PINTAR_MATRIZ_u0 " "Elaborating entity \"PINTAR_MATRIZ\" for hierarchy \"JUEGO:JUEGO_u0\|PINTAR_MATRIZ:PINTAR_MATRIZ_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "PINTAR_MATRIZ_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINTAR_DATA_DEMUX JUEGO:JUEGO_u0\|PINTAR_MATRIZ:PINTAR_MATRIZ_u0\|PINTAR_DATA_DEMUX:PINTAR_DATA_DEMUX_u1 " "Elaborating entity \"PINTAR_DATA_DEMUX\" for hierarchy \"JUEGO:JUEGO_u0\|PINTAR_MATRIZ:PINTAR_MATRIZ_u0\|PINTAR_DATA_DEMUX:PINTAR_DATA_DEMUX_u1\"" {  } { { "rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" "PINTAR_DATA_DEMUX_u1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_matriz control_matriz:control_matriz_u0 " "Elaborating entity \"control_matriz\" for hierarchy \"control_matriz:control_matriz_u0\"" {  } { { "system.v" "control_matriz_u0" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "rtl/control_matriz/control_matriz.v" "matrix_ctrl_unit_0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/control_matriz.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(66) " "Verilog HDL assignment warning at matrix_ctrl.v(66): truncated value with size 32 to match size of target (3)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524280531621 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(67) " "Verilog HDL assignment warning at matrix_ctrl.v(67): truncated value with size 32 to match size of target (3)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524280531621 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matrix_ctrl.v(234) " "Verilog HDL assignment warning at matrix_ctrl.v(234): truncated value with size 32 to match size of target (4)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524280531621 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr matrix_ctrl.v(128) " "Verilog HDL Always Construct warning at matrix_ctrl.v(128): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524280531621 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(251) " "Verilog HDL assignment warning at matrix_ctrl.v(251): truncated value with size 32 to match size of target (3)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524280531623 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] matrix_ctrl.v(128) " "Inferred latch for \"ctrl_sr\[0\]\" at matrix_ctrl.v(128)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531623 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] matrix_ctrl.v(128) " "Inferred latch for \"ctrl_sr\[1\]\" at matrix_ctrl.v(128)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531623 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/control_matriz/matrix_ctrl.v" "shift_reg_start_done_unit_0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(68) " "Verilog HDL assignment warning at shift_reg_start_done.v(68): truncated value with size 32 to match size of target (16)" {  } { { "rtl/control_matriz/shift_reg_start_done.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/shift_reg_start_done.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524280531630 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imagen control_matriz:control_matriz_u0\|imagen:imagen_1 " "Elaborating entity \"imagen\" for hierarchy \"control_matriz:control_matriz_u0\|imagen:imagen_1\"" {  } { { "rtl/control_matriz/control_matriz.v" "imagen_1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/control_matriz.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531631 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524280532679 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524280533036 "|System|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524280533036 "|System|LED[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524280533036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524280533122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524280534290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FelipeCueto/git/frogger_excercise/System.map.smsg " "Generated suppressed messages file D:/FelipeCueto/git/frogger_excercise/System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280534380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524280534523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280534523 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "671 " "Implemented 671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524280534628 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524280534628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "653 " "Implemented 653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524280534628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524280534628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280534670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:34 2018 " "Processing ended: Fri Apr 20 22:15:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280534670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280534670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280534670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280534670 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1524280535769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280535773 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:35 2018 " "Processing started: Fri Apr 20 22:15:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280535773 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1524280535773 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off system -c System " "Command: quartus_fit --read_settings_files=off --write_settings_files=off system -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1524280535773 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1524280535868 ""}
{ "Info" "0" "" "Project  = system" {  } {  } 0 0 "Project  = system" 0 0 "Fitter" 0 0 1524280535869 ""}
{ "Info" "0" "" "Revision = System" {  } {  } 0 0 "Revision = System" 0 0 "Fitter" 0 0 1524280535869 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1524280535941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1524280535942 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "System EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"System\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524280535950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524280536006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524280536006 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524280536139 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1524280536144 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524280536304 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524280536304 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524280536304 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524280536304 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1524280536307 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1524280536308 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1524280536861 ""}
{ "Info" "ISTA_SDC_FOUND" "System.sdc " "Reading SDC File: 'System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1524280536861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1524280536865 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280536867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1524280536867 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280536867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1524280536867 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1524280536870 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1524280536870 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524280536871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524280536871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524280536871 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1524280536871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~1 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~1" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~2 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~2" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524280536918 ""}  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524280536918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver  " "Automatically promoted node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAX7219_CLK~output " "Destination node MAX7219_CLK~output" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524280536918 ""}  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524280536918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP  " "Automatically promoted node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector2~0 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector2~0" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector25~1 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector25~1" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector28~0 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector28~0" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector26~1 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector26~1" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524280536919 ""}  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524280536919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_0\|D_Button_Out  " "Automatically promoted node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_0\|D_Button_Out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_4\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_4\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_3\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_3\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_2\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_2\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_1\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_1\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[9\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[9\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[8\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[8\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[7\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[7\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[6\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[6\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[5\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[5\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1524280536919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524280536919 ""}  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524280536919 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1524280537147 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524280537148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524280537148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524280537149 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524280537151 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1524280537152 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1524280537152 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524280537153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524280537177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1524280537178 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524280537178 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1524280537216 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524280537217 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1524280537223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524280537792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524280537918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524280537934 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524280538161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524280538161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524280538439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1524280539244 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524280539244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1524280539340 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1524280539340 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524280539340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524280539342 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524280539481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524280539489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524280539665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524280539665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524280539990 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524280540370 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1524280540633 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Left 3.3-V LVTTL A5 " "Pin B_Left uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Left } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Left" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Right 3.3-V LVTTL B6 " "Pin B_Right uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Right } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Right" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Up 3.3-V LVTTL B7 " "Pin B_Up uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Up } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Up" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Down 3.3-V LVTTL A7 " "Pin B_Down uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Down } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Down" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Start 3.3-V LVTTL B8 " "Pin B_Start uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Start } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Start" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL A8 " "Pin RESET uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1524280540637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FelipeCueto/git/frogger_excercise/System.fit.smsg " "Generated suppressed messages file D:/FelipeCueto/git/frogger_excercise/System.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524280540705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1422 " "Peak virtual memory: 1422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280541114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:41 2018 " "Processing ended: Fri Apr 20 22:15:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280541114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280541114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280541114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524280541114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1524280542087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280542090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:41 2018 " "Processing started: Fri Apr 20 22:15:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280542090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524280542090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off system -c System " "Command: quartus_asm --read_settings_files=off --write_settings_files=off system -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524280542090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1524280542329 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1524280542886 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524280542913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280543118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:43 2018 " "Processing ended: Fri Apr 20 22:15:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280543118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280543118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280543118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524280543118 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1524280543848 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1524280544307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280544310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:44 2018 " "Processing started: Fri Apr 20 22:15:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280544310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta system -c System " "Command: quartus_sta system -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544310 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1524280544406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544659 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544851 ""}
{ "Info" "ISTA_SDC_FOUND" "System.sdc " "Reading SDC File: 'System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544906 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280544912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544912 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280544912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544912 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544914 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1524280544915 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524280544926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.770 " "Worst-case setup slack is 12.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.770               0.000 CLOCK_50  " "   12.770               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLOCK_50  " "    0.357               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.372 " "Worst-case recovery slack is 16.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.372               0.000 CLOCK_50  " "   16.372               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.785 " "Worst-case removal slack is 2.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.785               0.000 CLOCK_50  " "    2.785               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.590 " "Worst-case minimum pulse width slack is 9.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.590               0.000 CLOCK_50  " "    9.590               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545066 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524280545192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545552 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280545606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545606 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280545606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545606 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.482 " "Worst-case setup slack is 13.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.482               0.000 CLOCK_50  " "   13.482               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLOCK_50  " "    0.311               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.795 " "Worst-case recovery slack is 16.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.795               0.000 CLOCK_50  " "   16.795               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.491 " "Worst-case removal slack is 2.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.491               0.000 CLOCK_50  " "    2.491               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.588 " "Worst-case minimum pulse width slack is 9.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 CLOCK_50  " "    9.588               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545678 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524280545773 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280545853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545853 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280545853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545853 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.727 " "Worst-case setup slack is 15.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.727               0.000 CLOCK_50  " "   15.727               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.856 " "Worst-case recovery slack is 17.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.856               0.000 CLOCK_50  " "   17.856               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.612 " "Worst-case removal slack is 1.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.612               0.000 CLOCK_50  " "    1.612               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.270 " "Worst-case minimum pulse width slack is 9.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.270               0.000 CLOCK_50  " "    9.270               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545912 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280546356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280546356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280546458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:46 2018 " "Processing ended: Fri Apr 20 22:15:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280546458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280546458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280546458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280546458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280547495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280547498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:47 2018 " "Processing started: Fri Apr 20 22:15:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280547498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524280547498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off system -c System " "Command: quartus_eda --read_settings_files=off --write_settings_files=off system -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524280547498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1524280547925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_6_1200mv_85c_slow.vo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_6_1200mv_85c_slow.vo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_6_1200mv_0c_slow.vo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_6_1200mv_0c_slow.vo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548214 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_min_1200mv_0c_fast.vo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_min_1200mv_0c_fast.vo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548308 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System.vo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System.vo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548401 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_6_1200mv_85c_v_slow.sdo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_6_1200mv_85c_v_slow.sdo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548506 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_6_1200mv_0c_v_slow.sdo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_6_1200mv_0c_v_slow.sdo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_min_1200mv_0c_v_fast.sdo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_min_1200mv_0c_v_fast.sdo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548708 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_v.sdo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_v.sdo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280548920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:48 2018 " "Processing ended: Fri Apr 20 22:15:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280548920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280548920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280548920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524280548920 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 87 s " "Quartus Prime Full Compilation was successful. 0 errors, 87 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524280549586 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1524280522736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280522740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:22 2018 " "Processing started: Fri Apr 20 22:15:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280522740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280522740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c System " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c System" {  } {  } 0 0 "Command: %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280522740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1524280523085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Analysis & Synthesis" 0 -1 1524280523085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/control_ranas/sc_cscount.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/control_ranas/sc_cscount.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_CSCOUNT " "Found entity 1: SC_CSCOUNT" {  } { { "rtl/JUEGO/CONTROL_RANAS/SC_CSCOUNT.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/SC_CSCOUNT.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/control_ranas/ctrol_posinirana.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/control_ranas/ctrol_posinirana.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTROL_POSINIRANA " "Found entity 1: CTROL_POSINIRANA" {  } { { "rtl/JUEGO/CONTROL_RANAS/CTROL_POSINIRANA.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CTROL_POSINIRANA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/control_ranas/control_ranas.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/control_ranas/control_ranas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_RANAS " "Found entity 1: CONTROL_RANAS" {  } { { "rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/rana/sc_statemachine_frog_mov.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/rana/sc_statemachine_frog_mov.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_FROG_MOV " "Found entity 1: SC_STATEMACHINE_FROG_MOV" {  } { { "rtl/JUEGO/RANA/SC_STATEMACHINE_FROG_MOV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/SC_STATEMACHINE_FROG_MOV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/rana/rana.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/rana/rana.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANA " "Found entity 1: RANA" {  } { { "rtl/JUEGO/RANA/RANA.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/sc_vel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/sc_vel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_VEL " "Found entity 1: SC_VEL" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_VEL.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_VEL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/sc_statemachine_nve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/sc_statemachine_nve.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_NVE " "Found entity 1: SC_STATEMACHINE_NVE" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/sc_regdi.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/sc_regdi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGDI " "Found entity 1: SC_REGDI" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDI.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDI.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/sc_regdd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/sc_regdd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGDD " "Found entity 1: SC_REGDD" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDD.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDD.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/regdi_nv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/regdi_nv.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGDI_NV " "Found entity 1: REGDI_NV" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/regdd_nv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/regdd_nv.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGDD_NV " "Found entity 1: REGDD_NV" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/nivel_vehiculos.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/nivel_vehiculos.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIVEL_VEHICULOS " "Found entity 1: NIVEL_VEHICULOS" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/muxx21.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/muxx21.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXX21 " "Found entity 1: MUXX21" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/MUXX21.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/MUXX21.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/menu_principal/menu_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/menu_principal/menu_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 MENU_PRINCIPAL " "Found entity 1: MENU_PRINCIPAL" {  } { { "rtl/JUEGO/MENU_PRINCIPAL/MENU_PRINCIPAL.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/MENU_PRINCIPAL/MENU_PRINCIPAL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_matriz/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_matriz/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/control_matriz/shift_reg_start_done.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrix_ctrl.v(128) " "Verilog HDL information at matrix_ctrl.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1524280531087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY matrix_ctrl.v(40) " "Verilog HDL Declaration information at matrix_ctrl.v(40): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Analysis & Synthesis" 0 -1 1524280531087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_matriz/matrix_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_matriz/matrix_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_matriz/imagen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_matriz/imagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imagen " "Found entity 1: imagen" {  } { { "rtl/control_matriz/imagen.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/imagen.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_entradas/filtro.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_entradas/filtro.v" { { "Info" "ISGN_ENTITY_NAME" "1 FILTRO " "Found entity 1: FILTRO" {  } { { "rtl/CONTROL_ENTRADAS/FILTRO.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/FILTRO.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_entradas/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_entradas/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_entradas/control_entradas.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_entradas/control_entradas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_ENTRADAS " "Found entity 1: CONTROL_ENTRADAS" {  } { { "rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_matriz/control_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_matriz/control_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_matriz " "Found entity 1: control_matriz" {  } { { "rtl/control_matriz/control_matriz.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/control_matriz.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/juego.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/juego.v" { { "Info" "ISGN_ENTITY_NAME" "1 JUEGO " "Found entity 1: JUEGO" {  } { { "rtl/JUEGO/JUEGO.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531097 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CODE38Y CODE38Y.v(9) " "Verilog Module Declaration warning at CODE38Y.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CODE38Y\"" {  } { { "rtl/JUEGO/RANA/CODE38Y.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38Y.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/rana/code38y.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/rana/code38y.v" { { "Info" "ISGN_ENTITY_NAME" "1 CODE38Y " "Found entity 1: CODE38Y" {  } { { "rtl/JUEGO/RANA/CODE38Y.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38Y.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531099 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CODE38X CODE38X.v(9) " "Verilog Module Declaration warning at CODE38X.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CODE38X\"" {  } { { "rtl/JUEGO/RANA/CODE38X.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38X.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/rana/code38x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/rana/code38x.v" { { "Info" "ISGN_ENTITY_NAME" "1 CODE38X " "Found entity 1: CODE38X" {  } { { "rtl/JUEGO/RANA/CODE38X.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38X.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/control_casas/control_casas.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/control_casas/control_casas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_CASAS " "Found entity 1: CONTROL_CASAS" {  } { { "rtl/JUEGO/CONTROL_CASAS/CONTROL_CASAS.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_CASAS/CONTROL_CASAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/colision/colision.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/colision/colision.v" { { "Info" "ISGN_ENTITY_NAME" "1 COLISION " "Found entity 1: COLISION" {  } { { "rtl/JUEGO/COLISION/COLISION.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/COLISION.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/colision/muxx81x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/colision/muxx81x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Muxx81X " "Found entity 1: Muxx81X" {  } { { "rtl/JUEGO/COLISION/Muxx81X.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/Muxx81X.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/colision/muxx81y.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/colision/muxx81y.v" { { "Info" "ISGN_ENTITY_NAME" "1 Muxx81Y " "Found entity 1: Muxx81Y" {  } { { "rtl/JUEGO/COLISION/Muxx81Y.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/Muxx81Y.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531106 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "PINTAR_MATRIZ PINTAR_MATRIZ.v(24) " "Verilog Module Declaration warning at PINTAR_MATRIZ.v(24): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"PINTAR_MATRIZ\"" {  } { { "rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" 24 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/pintar_matriz/pintar_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/pintar_matriz/pintar_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINTAR_MATRIZ " "Found entity 1: PINTAR_MATRIZ" {  } { { "rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/pintar_matriz/pintar_data_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/pintar_matriz/pintar_data_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINTAR_DATA_DEMUX " "Found entity 1: PINTAR_DATA_DEMUX" {  } { { "rtl/JUEGO/PINTAR_MATRIZ/PINTAR_DATA_DEMUX.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_DATA_DEMUX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "REGDI_NV_VEL0_HAB REGDI_NV.v(62) " "Verilog HDL Implicit Net warning at REGDI_NV.v(62): created implicit net for \"REGDI_NV_VEL0_HAB\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "REGDD_NV_VEL0_HAB REGDD_NV.v(62) " "Verilog HDL Implicit Net warning at REGDD_NV.v(62): created implicit net for \"REGDD_NV_VEL0_HAB\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(20) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(20): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(21) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(21): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(23) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(23): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(24) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(24): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(25) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(25): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(26) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(26): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(27) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(27): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(28) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(28): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(29) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(29): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(30) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(30): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(31) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(31): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(32) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(32): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(18) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(18): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(19) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(19): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(20) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(20): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(21) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(21): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(22) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(22): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(18) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(18): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(19) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(19): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(20) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(20): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(21) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(21): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(22) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(22): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 1 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WSGN_SEARCH_FILE" "system.v 1 1 " "Using design file system.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 1 0 "Analysis & Synthesis" 0 -1 1524280531158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Analysis & Synthesis" 0 -1 1524280531159 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[5..4\] system.v(49) " "Output port \"LED\[5..4\]\" at system.v(49) has no driver" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Analysis & Synthesis" 0 -1 1524280531165 "|System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_ENTRADAS CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0 " "Elaborating entity \"CONTROL_ENTRADAS\" for hierarchy \"CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\"" {  } { { "system.v" "CONTROL_ENTRADAS_U0" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_1 " "Elaborating entity \"DeBounce\" for hierarchy \"CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_1\"" {  } { { "rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" "DeBounce_1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce.v(80) " "Verilog HDL assignment warning at DeBounce.v(80): truncated value with size 32 to match size of target (11)" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1524280531175 "|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|DeBounce:DeBounce_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILTRO CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|FILTRO:FILTRO_0 " "Elaborating entity \"FILTRO\" for hierarchy \"CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|FILTRO:FILTRO_0\"" {  } { { "rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" "FILTRO_0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JUEGO JUEGO:JUEGO_u0 " "Elaborating entity \"JUEGO\" for hierarchy \"JUEGO:JUEGO_u0\"" {  } { { "system.v" "JUEGO_u0" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MENU_PRINCIPAL JUEGO:JUEGO_u0\|MENU_PRINCIPAL:MENU_PRINCIPAL_u0 " "Elaborating entity \"MENU_PRINCIPAL\" for hierarchy \"JUEGO:JUEGO_u0\|MENU_PRINCIPAL:MENU_PRINCIPAL_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "MENU_PRINCIPAL_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIVEL_VEHICULOS JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0 " "Elaborating entity \"NIVEL_VEHICULOS\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "NIVEL_VEHICULOS_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDD_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0 " "Elaborating entity \"REGDD_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDD_NV_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_REGDD JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_REGDD:SC_REGDD_u0 " "Elaborating entity \"SC_REGDD\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_REGDD:SC_REGDD_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_REGDD_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_VEL JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_VEL:SC_VEL_u0 " "Elaborating entity \"SC_VEL\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_VEL:SC_VEL_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_VEL_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_VEL JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_VEL:SC_VEL_u1 " "Elaborating entity \"SC_VEL\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_VEL:SC_VEL_u1\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_VEL_u1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXX21 JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|MUXX21:MUXX21_u0 " "Elaborating entity \"MUXX21\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|MUXX21:MUXX21_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "MUXX21_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDD_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u1 " "Elaborating entity \"REGDD_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u1\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDD_NV_u1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u1\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u1\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDD_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u2 " "Elaborating entity \"REGDD_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u2\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDD_NV_u2" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u2\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u2\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDI_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0 " "Elaborating entity \"REGDI_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDI_NV_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_REGDI JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\|SC_REGDI:SC_REGDI_u0 " "Elaborating entity \"SC_REGDI\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\|SC_REGDI:SC_REGDI_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "SC_REGDI_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDI_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u1 " "Elaborating entity \"REGDI_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u1\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDI_NV_u1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u1\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u1\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDI_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u2 " "Elaborating entity \"REGDI_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u2\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDI_NV_u2" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u2\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u2\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_RANAS JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0 " "Elaborating entity \"CONTROL_RANAS\" for hierarchy \"JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "CONTROL_RANAS_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTROL_POSINIRANA JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\|CTROL_POSINIRANA:CTROL_POSINIRANA_u0 " "Elaborating entity \"CTROL_POSINIRANA\" for hierarchy \"JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\|CTROL_POSINIRANA:CTROL_POSINIRANA_u0\"" {  } { { "rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" "CTROL_POSINIRANA_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_CSCOUNT JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\|SC_CSCOUNT:SC_CSCOUNT_u0 " "Elaborating entity \"SC_CSCOUNT\" for hierarchy \"JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\|SC_CSCOUNT:SC_CSCOUNT_u0\"" {  } { { "rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" "SC_CSCOUNT_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_CASAS JUEGO:JUEGO_u0\|CONTROL_CASAS:CONTROL_CASAS_u0 " "Elaborating entity \"CONTROL_CASAS\" for hierarchy \"JUEGO:JUEGO_u0\|CONTROL_CASAS:CONTROL_CASAS_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "CONTROL_CASAS_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLISION JUEGO:JUEGO_u0\|COLISION:COLISION_u0 " "Elaborating entity \"COLISION\" for hierarchy \"JUEGO:JUEGO_u0\|COLISION:COLISION_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "COLISION_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxx81X JUEGO:JUEGO_u0\|COLISION:COLISION_u0\|Muxx81X:Muxx81X_u0 " "Elaborating entity \"Muxx81X\" for hierarchy \"JUEGO:JUEGO_u0\|COLISION:COLISION_u0\|Muxx81X:Muxx81X_u0\"" {  } { { "rtl/JUEGO/COLISION/COLISION.v" "Muxx81X_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/COLISION.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxx81Y JUEGO:JUEGO_u0\|COLISION:COLISION_u0\|Muxx81Y:Muxx81Y_u0 " "Elaborating entity \"Muxx81Y\" for hierarchy \"JUEGO:JUEGO_u0\|COLISION:COLISION_u0\|Muxx81Y:Muxx81Y_u0\"" {  } { { "rtl/JUEGO/COLISION/COLISION.v" "Muxx81Y_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/COLISION.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANA JUEGO:JUEGO_u0\|RANA:RANA_u0 " "Elaborating entity \"RANA\" for hierarchy \"JUEGO:JUEGO_u0\|RANA:RANA_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "RANA_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_FROG_MOV JUEGO:JUEGO_u0\|RANA:RANA_u0\|SC_STATEMACHINE_FROG_MOV:SC_STATEMACHINE_FROG_MOV_u0 " "Elaborating entity \"SC_STATEMACHINE_FROG_MOV\" for hierarchy \"JUEGO:JUEGO_u0\|RANA:RANA_u0\|SC_STATEMACHINE_FROG_MOV:SC_STATEMACHINE_FROG_MOV_u0\"" {  } { { "rtl/JUEGO/RANA/RANA.v" "SC_STATEMACHINE_FROG_MOV_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CODE38X JUEGO:JUEGO_u0\|RANA:RANA_u0\|CODE38X:CODE38X_u0 " "Elaborating entity \"CODE38X\" for hierarchy \"JUEGO:JUEGO_u0\|RANA:RANA_u0\|CODE38X:CODE38X_u0\"" {  } { { "rtl/JUEGO/RANA/RANA.v" "CODE38X_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CODE38Y JUEGO:JUEGO_u0\|RANA:RANA_u0\|CODE38Y:CODE38Y_u0 " "Elaborating entity \"CODE38Y\" for hierarchy \"JUEGO:JUEGO_u0\|RANA:RANA_u0\|CODE38Y:CODE38Y_u0\"" {  } { { "rtl/JUEGO/RANA/RANA.v" "CODE38Y_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINTAR_MATRIZ JUEGO:JUEGO_u0\|PINTAR_MATRIZ:PINTAR_MATRIZ_u0 " "Elaborating entity \"PINTAR_MATRIZ\" for hierarchy \"JUEGO:JUEGO_u0\|PINTAR_MATRIZ:PINTAR_MATRIZ_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "PINTAR_MATRIZ_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINTAR_DATA_DEMUX JUEGO:JUEGO_u0\|PINTAR_MATRIZ:PINTAR_MATRIZ_u0\|PINTAR_DATA_DEMUX:PINTAR_DATA_DEMUX_u1 " "Elaborating entity \"PINTAR_DATA_DEMUX\" for hierarchy \"JUEGO:JUEGO_u0\|PINTAR_MATRIZ:PINTAR_MATRIZ_u0\|PINTAR_DATA_DEMUX:PINTAR_DATA_DEMUX_u1\"" {  } { { "rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" "PINTAR_DATA_DEMUX_u1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_matriz control_matriz:control_matriz_u0 " "Elaborating entity \"control_matriz\" for hierarchy \"control_matriz:control_matriz_u0\"" {  } { { "system.v" "control_matriz_u0" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "rtl/control_matriz/control_matriz.v" "matrix_ctrl_unit_0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/control_matriz.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(66) " "Verilog HDL assignment warning at matrix_ctrl.v(66): truncated value with size 32 to match size of target (3)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1524280531621 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(67) " "Verilog HDL assignment warning at matrix_ctrl.v(67): truncated value with size 32 to match size of target (3)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1524280531621 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matrix_ctrl.v(234) " "Verilog HDL assignment warning at matrix_ctrl.v(234): truncated value with size 32 to match size of target (4)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1524280531621 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr matrix_ctrl.v(128) " "Verilog HDL Always Construct warning at matrix_ctrl.v(128): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 1 0 "Analysis & Synthesis" 0 -1 1524280531621 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(251) " "Verilog HDL assignment warning at matrix_ctrl.v(251): truncated value with size 32 to match size of target (3)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1524280531623 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] matrix_ctrl.v(128) " "Inferred latch for \"ctrl_sr\[0\]\" at matrix_ctrl.v(128)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531623 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] matrix_ctrl.v(128) " "Inferred latch for \"ctrl_sr\[1\]\" at matrix_ctrl.v(128)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280531623 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/control_matriz/matrix_ctrl.v" "shift_reg_start_done_unit_0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(68) " "Verilog HDL assignment warning at shift_reg_start_done.v(68): truncated value with size 32 to match size of target (16)" {  } { { "rtl/control_matriz/shift_reg_start_done.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/shift_reg_start_done.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 1 0 "Analysis & Synthesis" 0 -1 1524280531630 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imagen control_matriz:control_matriz_u0\|imagen:imagen_1 " "Elaborating entity \"imagen\" for hierarchy \"control_matriz:control_matriz_u0\|imagen:imagen_1\"" {  } { { "rtl/control_matriz/control_matriz.v" "imagen_1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/control_matriz.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280531631 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 1 0 "Analysis & Synthesis" 0 -1 1524280532679 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524280533036 "|System|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524280533036 "|System|LED[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1524280533036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 1 0 "Analysis & Synthesis" 0 -1 1524280533122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 1 0 "Analysis & Synthesis" 0 -1 1524280534290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FelipeCueto/git/frogger_excercise/System.map.smsg " "Generated suppressed messages file D:/FelipeCueto/git/frogger_excercise/System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280534380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524280534523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Analysis & Synthesis" 0 -1 1524280534523 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "671 " "Implemented 671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524280534628 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524280534628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "653 " "Implemented 653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524280534628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Analysis & Synthesis" 0 -1 1524280534628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280534670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:34 2018 " "Processing ended: Fri Apr 20 22:15:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280534670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280534670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280534670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Analysis & Synthesis" 0 -1 1524280534670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Fitter" 0 -1 1524280535941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "Fitter" 0 -1 1524280535942 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "System EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"System\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1524280535950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1524280536006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1524280536006 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 1 0 "Fitter" 0 -1 1524280536139 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1524280536144 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524280536304 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524280536304 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524280536304 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 1 0 "Fitter" 0 -1 1524280536304 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 1 0 "Fitter" 0 -1 1524280536307 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1524280536308 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 1 0 "Fitter" 0 -1 1524280536861 ""}
{ "Info" "ISTA_SDC_FOUND" "System.sdc " "Reading SDC File: 'System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Fitter" 0 -1 1524280536861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 1 0 "Fitter" 0 -1 1524280536865 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280536867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1524280536867 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280536867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1524280536867 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 1 0 "Fitter" 0 -1 1524280536870 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 1 0 "Fitter" 0 -1 1524280536870 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524280536871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524280536871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524280536871 ""}  } {  } 0 332111 "%1!s!" 1 0 "Fitter" 0 -1 1524280536871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~1 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~1" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~2 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~2" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524280536918 ""}  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1524280536918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver  " "Automatically promoted node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAX7219_CLK~output " "Destination node MAX7219_CLK~output" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524280536918 ""}  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1524280536918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP  " "Automatically promoted node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector2~0 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector2~0" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector25~1 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector25~1" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector28~0 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector28~0" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector26~1 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector26~1" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524280536919 ""}  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1524280536919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_0\|D_Button_Out  " "Automatically promoted node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_0\|D_Button_Out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_4\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_4\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_3\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_3\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_2\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_2\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_1\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_1\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[9\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[9\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[8\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[8\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[7\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[7\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[6\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[6\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[5\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[5\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1524280536919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524280536919 ""}  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 1 0 "Fitter" 0 -1 1524280536919 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 1 0 "Fitter" 0 -1 1524280537147 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524280537148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524280537148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524280537149 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524280537151 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1524280537152 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1524280537152 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524280537153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524280537177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1524280537178 ""}  } {  } 0 176235 "Finished register packing" 1 0 "Fitter" 0 -1 1524280537178 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 1 0 "Fitter" 0 -1 1524280537216 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1524280537217 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 1 0 "Fitter" 0 -1 1524280537223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 1 0 "Fitter" 0 -1 1524280537792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1524280537918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 1 0 "Fitter" 0 -1 1524280537934 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 1 0 "Fitter" 0 -1 1524280538161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1524280538161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 1 0 "Fitter" 0 -1 1524280538439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1524280539244 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 1 0 "Fitter" 0 -1 1524280539244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1524280539340 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1524280539340 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 1 0 "Fitter" 0 -1 1524280539340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1524280539342 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 1 0 "Fitter" 0 -1 1524280539481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1524280539489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1524280539665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1524280539665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1524280539990 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1524280540370 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1524280540633 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Left 3.3-V LVTTL A5 " "Pin B_Left uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Left } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Left" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Right 3.3-V LVTTL B6 " "Pin B_Right uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Right } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Right" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Up 3.3-V LVTTL B7 " "Pin B_Up uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Up } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Up" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Down 3.3-V LVTTL A7 " "Pin B_Down uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Down } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Down" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Start 3.3-V LVTTL B8 " "Pin B_Start uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Start } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Start" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL A8 " "Pin RESET uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 1 0 "Fitter" 0 -1 1524280540637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FelipeCueto/git/frogger_excercise/System.fit.smsg " "Generated suppressed messages file D:/FelipeCueto/git/frogger_excercise/System.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 1 0 "Fitter" 0 -1 1524280540705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1422 " "Peak virtual memory: 1422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280541114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:41 2018 " "Processing ended: Fri Apr 20 22:15:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280541114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280541114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280541114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1524280541114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1524280542087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280542090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:41 2018 " "Processing started: Fri Apr 20 22:15:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280542090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Assembler" 0 -1 1524280542090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off system -c System " "Command: quartus_asm --read_settings_files=off --write_settings_files=off system -c System" {  } {  } 0 0 "Command: %1!s!" 1 0 "Assembler" 0 -1 1524280542090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Assembler" 0 -1 1524280542329 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 1 0 "Assembler" 0 -1 1524280542886 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 1 0 "Assembler" 0 -1 1524280542913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280543118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:43 2018 " "Processing ended: Fri Apr 20 22:15:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280543118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280543118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280543118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Assembler" 0 -1 1524280543118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1524280544307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280544310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:44 2018 " "Processing started: Fri Apr 20 22:15:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280544310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280544310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta system -c System " "Command: quartus_sta system -c System" {  } {  } 0 0 "Command: %1!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280544310 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 1 0 "TimeQuest Timing Analyzer" 0 0 1524280544406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280544602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280544602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280544659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280544659 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280544851 ""}
{ "Info" "ISTA_SDC_FOUND" "System.sdc " "Reading SDC File: 'System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280544903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280544906 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280544912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280544912 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280544912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280544912 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280544914 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 1 0 "TimeQuest Timing Analyzer" 0 0 1524280544915 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 1 0 "TimeQuest Timing Analyzer" 0 0 1524280544926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.770 " "Worst-case setup slack is 12.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.770               0.000 CLOCK_50  " "   12.770               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLOCK_50  " "    0.357               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.372 " "Worst-case recovery slack is 16.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.372               0.000 CLOCK_50  " "   16.372               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.785 " "Worst-case removal slack is 2.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.785               0.000 CLOCK_50  " "    2.785               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.590 " "Worst-case minimum pulse width slack is 9.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.590               0.000 CLOCK_50  " "    9.590               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545066 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 1 0 "TimeQuest Timing Analyzer" 0 0 1524280545192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545552 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280545606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545606 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280545606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545606 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.482 " "Worst-case setup slack is 13.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.482               0.000 CLOCK_50  " "   13.482               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLOCK_50  " "    0.311               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.795 " "Worst-case recovery slack is 16.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.795               0.000 CLOCK_50  " "   16.795               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.491 " "Worst-case removal slack is 2.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.491               0.000 CLOCK_50  " "    2.491               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.588 " "Worst-case minimum pulse width slack is 9.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 CLOCK_50  " "    9.588               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545678 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 1 0 "TimeQuest Timing Analyzer" 0 0 1524280545773 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280545853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545853 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280545853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545853 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.727 " "Worst-case setup slack is 15.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.727               0.000 CLOCK_50  " "   15.727               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.856 " "Worst-case recovery slack is 17.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.856               0.000 CLOCK_50  " "   17.856               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.612 " "Worst-case removal slack is 1.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.612               0.000 CLOCK_50  " "    1.612               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.270 " "Worst-case minimum pulse width slack is 9.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.270               0.000 CLOCK_50  " "    9.270               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280545912 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280546356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280546356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280546458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:46 2018 " "Processing ended: Fri Apr 20 22:15:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280546458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280546458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280546458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "TimeQuest Timing Analyzer" 0 -1 1524280546458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Design Software" 0 -1 1524280547495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280547498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:47 2018 " "Processing started: Fri Apr 20 22:15:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280547498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "EDA Netlist Writer" 0 -1 1524280547498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off system -c System " "Command: quartus_eda --read_settings_files=off --write_settings_files=off system -c System" {  } {  } 0 0 "Command: %1!s!" 1 0 "EDA Netlist Writer" 0 -1 1524280547498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "EDA Netlist Writer" 0 -1 1524280547925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_6_1200mv_85c_slow.vo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_6_1200mv_85c_slow.vo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 1 0 "EDA Netlist Writer" 0 -1 1524280548122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_6_1200mv_0c_slow.vo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_6_1200mv_0c_slow.vo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 1 0 "EDA Netlist Writer" 0 -1 1524280548214 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_min_1200mv_0c_fast.vo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_min_1200mv_0c_fast.vo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 1 0 "EDA Netlist Writer" 0 -1 1524280548308 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System.vo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System.vo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 1 0 "EDA Netlist Writer" 0 -1 1524280548401 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_6_1200mv_85c_v_slow.sdo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_6_1200mv_85c_v_slow.sdo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 1 0 "EDA Netlist Writer" 0 -1 1524280548506 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_6_1200mv_0c_v_slow.sdo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_6_1200mv_0c_v_slow.sdo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 1 0 "EDA Netlist Writer" 0 -1 1524280548608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_min_1200mv_0c_v_fast.sdo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_min_1200mv_0c_v_fast.sdo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 1 0 "EDA Netlist Writer" 0 -1 1524280548708 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_v.sdo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_v.sdo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 1 0 "EDA Netlist Writer" 0 -1 1524280548810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280548920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:48 2018 " "Processing ended: Fri Apr 20 22:15:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280548920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280548920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280548920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "EDA Netlist Writer" 0 -1 1524280548920 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524280522736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280522740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:22 2018 " "Processing started: Fri Apr 20 22:15:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280522740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280522740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c System " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280522740 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1524280523085 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1524280523085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/control_ranas/sc_cscount.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/control_ranas/sc_cscount.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_CSCOUNT " "Found entity 1: SC_CSCOUNT" {  } { { "rtl/JUEGO/CONTROL_RANAS/SC_CSCOUNT.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/SC_CSCOUNT.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/control_ranas/ctrol_posinirana.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/control_ranas/ctrol_posinirana.v" { { "Info" "ISGN_ENTITY_NAME" "1 CTROL_POSINIRANA " "Found entity 1: CTROL_POSINIRANA" {  } { { "rtl/JUEGO/CONTROL_RANAS/CTROL_POSINIRANA.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CTROL_POSINIRANA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/control_ranas/control_ranas.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/control_ranas/control_ranas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_RANAS " "Found entity 1: CONTROL_RANAS" {  } { { "rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/rana/sc_statemachine_frog_mov.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/rana/sc_statemachine_frog_mov.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_FROG_MOV " "Found entity 1: SC_STATEMACHINE_FROG_MOV" {  } { { "rtl/JUEGO/RANA/SC_STATEMACHINE_FROG_MOV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/SC_STATEMACHINE_FROG_MOV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/rana/rana.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/rana/rana.v" { { "Info" "ISGN_ENTITY_NAME" "1 RANA " "Found entity 1: RANA" {  } { { "rtl/JUEGO/RANA/RANA.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/sc_vel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/sc_vel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_VEL " "Found entity 1: SC_VEL" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_VEL.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_VEL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/sc_statemachine_nve.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/sc_statemachine_nve.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINE_NVE " "Found entity 1: SC_STATEMACHINE_NVE" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/sc_regdi.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/sc_regdi.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGDI " "Found entity 1: SC_REGDI" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDI.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDI.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/sc_regdd.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/sc_regdd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REGDD " "Found entity 1: SC_REGDD" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDD.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_REGDD.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/regdi_nv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/regdi_nv.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGDI_NV " "Found entity 1: REGDI_NV" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/regdd_nv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/regdd_nv.v" { { "Info" "ISGN_ENTITY_NAME" "1 REGDD_NV " "Found entity 1: REGDD_NV" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/nivel_vehiculos.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/nivel_vehiculos.v" { { "Info" "ISGN_ENTITY_NAME" "1 NIVEL_VEHICULOS " "Found entity 1: NIVEL_VEHICULOS" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/nivel_vehiculos/muxx21.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/nivel_vehiculos/muxx21.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXX21 " "Found entity 1: MUXX21" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/MUXX21.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/MUXX21.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/menu_principal/menu_principal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/menu_principal/menu_principal.v" { { "Info" "ISGN_ENTITY_NAME" "1 MENU_PRINCIPAL " "Found entity 1: MENU_PRINCIPAL" {  } { { "rtl/JUEGO/MENU_PRINCIPAL/MENU_PRINCIPAL.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/MENU_PRINCIPAL/MENU_PRINCIPAL.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_matriz/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_matriz/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/control_matriz/shift_reg_start_done.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531085 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "matrix_ctrl.v(128) " "Verilog HDL information at matrix_ctrl.v(128): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1524280531087 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY matrix_ctrl.v(40) " "Verilog HDL Declaration information at matrix_ctrl.v(40): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1524280531087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_matriz/matrix_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_matriz/matrix_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_matriz/imagen.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_matriz/imagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imagen " "Found entity 1: imagen" {  } { { "rtl/control_matriz/imagen.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/imagen.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_entradas/filtro.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_entradas/filtro.v" { { "Info" "ISGN_ENTITY_NAME" "1 FILTRO " "Found entity 1: FILTRO" {  } { { "rtl/CONTROL_ENTRADAS/FILTRO.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/FILTRO.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_entradas/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_entradas/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 DeBounce " "Found entity 1: DeBounce" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_entradas/control_entradas.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_entradas/control_entradas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_ENTRADAS " "Found entity 1: CONTROL_ENTRADAS" {  } { { "rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/control_matriz/control_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/control_matriz/control_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_matriz " "Found entity 1: control_matriz" {  } { { "rtl/control_matriz/control_matriz.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/control_matriz.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/juego.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/juego.v" { { "Info" "ISGN_ENTITY_NAME" "1 JUEGO " "Found entity 1: JUEGO" {  } { { "rtl/JUEGO/JUEGO.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531097 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CODE38Y CODE38Y.v(9) " "Verilog Module Declaration warning at CODE38Y.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CODE38Y\"" {  } { { "rtl/JUEGO/RANA/CODE38Y.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38Y.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/rana/code38y.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/rana/code38y.v" { { "Info" "ISGN_ENTITY_NAME" "1 CODE38Y " "Found entity 1: CODE38Y" {  } { { "rtl/JUEGO/RANA/CODE38Y.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38Y.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531099 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "CODE38X CODE38X.v(9) " "Verilog Module Declaration warning at CODE38X.v(9): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"CODE38X\"" {  } { { "rtl/JUEGO/RANA/CODE38X.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38X.v" 9 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/rana/code38x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/rana/code38x.v" { { "Info" "ISGN_ENTITY_NAME" "1 CODE38X " "Found entity 1: CODE38X" {  } { { "rtl/JUEGO/RANA/CODE38X.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/CODE38X.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/control_casas/control_casas.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/control_casas/control_casas.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_CASAS " "Found entity 1: CONTROL_CASAS" {  } { { "rtl/JUEGO/CONTROL_CASAS/CONTROL_CASAS.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_CASAS/CONTROL_CASAS.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/colision/colision.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/colision/colision.v" { { "Info" "ISGN_ENTITY_NAME" "1 COLISION " "Found entity 1: COLISION" {  } { { "rtl/JUEGO/COLISION/COLISION.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/COLISION.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/colision/muxx81x.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/colision/muxx81x.v" { { "Info" "ISGN_ENTITY_NAME" "1 Muxx81X " "Found entity 1: Muxx81X" {  } { { "rtl/JUEGO/COLISION/Muxx81X.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/Muxx81X.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/colision/muxx81y.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/colision/muxx81y.v" { { "Info" "ISGN_ENTITY_NAME" "1 Muxx81Y " "Found entity 1: Muxx81Y" {  } { { "rtl/JUEGO/COLISION/Muxx81Y.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/Muxx81Y.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531106 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "PINTAR_MATRIZ PINTAR_MATRIZ.v(24) " "Verilog Module Declaration warning at PINTAR_MATRIZ.v(24): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"PINTAR_MATRIZ\"" {  } { { "rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" 24 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/pintar_matriz/pintar_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/pintar_matriz/pintar_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINTAR_MATRIZ " "Found entity 1: PINTAR_MATRIZ" {  } { { "rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/juego/pintar_matriz/pintar_data_demux.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/juego/pintar_matriz/pintar_data_demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 PINTAR_DATA_DEMUX " "Found entity 1: PINTAR_DATA_DEMUX" {  } { { "rtl/JUEGO/PINTAR_MATRIZ/PINTAR_DATA_DEMUX.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_DATA_DEMUX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531109 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "REGDI_NV_VEL0_HAB REGDI_NV.v(62) " "Verilog HDL Implicit Net warning at REGDI_NV.v(62): created implicit net for \"REGDI_NV_VEL0_HAB\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531110 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "REGDD_NV_VEL0_HAB REGDD_NV.v(62) " "Verilog HDL Implicit Net warning at REGDD_NV.v(62): created implicit net for \"REGDD_NV_VEL0_HAB\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531110 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(20) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(20): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(21) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(21): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(23) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(23): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 23 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(24) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(24): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 24 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(25) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(25): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 25 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(26) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(26): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 26 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(27) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(27): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 27 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(28) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(28): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(29) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(29): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 29 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(30) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(30): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531111 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(31) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(31): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 31 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "SC_STATEMACHINE_NVE SC_STATEMACHINE_NVE.v(32) " "Verilog HDL Parameter Declaration warning at SC_STATEMACHINE_NVE.v(32): Parameter Declaration in module \"SC_STATEMACHINE_NVE\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/SC_STATEMACHINE_NVE.v" 32 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(18) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(18): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531112 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(19) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(19): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(20) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(20): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(21) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(21): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDI_NV REGDI_NV.v(22) " "Verilog HDL Parameter Declaration warning at REGDI_NV.v(22): Parameter Declaration in module \"REGDI_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(18) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(18): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 18 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(19) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(19): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 19 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(20) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(20): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 20 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(21) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(21): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 21 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "REGDD_NV REGDD_NV.v(22) " "Verilog HDL Parameter Declaration warning at REGDD_NV.v(22): Parameter Declaration in module \"REGDD_NV\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 22 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1524280531113 ""}
{ "Warning" "WSGN_SEARCH_FILE" "system.v 1 1 " "Using design file system.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 System " "Found entity 1: System" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1524280531158 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1524280531158 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "System " "Elaborating entity \"System\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1524280531159 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LED\[5..4\] system.v(49) " "Output port \"LED\[5..4\]\" at system.v(49) has no driver" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1524280531165 "|System"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_ENTRADAS CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0 " "Elaborating entity \"CONTROL_ENTRADAS\" for hierarchy \"CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\"" {  } { { "system.v" "CONTROL_ENTRADAS_U0" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DeBounce CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_1 " "Elaborating entity \"DeBounce\" for hierarchy \"CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_1\"" {  } { { "rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" "DeBounce_1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531173 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 DeBounce.v(80) " "Verilog HDL assignment warning at DeBounce.v(80): truncated value with size 32 to match size of target (11)" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524280531175 "|System|CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0|DeBounce:DeBounce_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FILTRO CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|FILTRO:FILTRO_0 " "Elaborating entity \"FILTRO\" for hierarchy \"CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|FILTRO:FILTRO_0\"" {  } { { "rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" "FILTRO_0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/CONTROL_ENTRADAS.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JUEGO JUEGO:JUEGO_u0 " "Elaborating entity \"JUEGO\" for hierarchy \"JUEGO:JUEGO_u0\"" {  } { { "system.v" "JUEGO_u0" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MENU_PRINCIPAL JUEGO:JUEGO_u0\|MENU_PRINCIPAL:MENU_PRINCIPAL_u0 " "Elaborating entity \"MENU_PRINCIPAL\" for hierarchy \"JUEGO:JUEGO_u0\|MENU_PRINCIPAL:MENU_PRINCIPAL_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "MENU_PRINCIPAL_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NIVEL_VEHICULOS JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0 " "Elaborating entity \"NIVEL_VEHICULOS\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "NIVEL_VEHICULOS_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDD_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0 " "Elaborating entity \"REGDD_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDD_NV_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_REGDD JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_REGDD:SC_REGDD_u0 " "Elaborating entity \"SC_REGDD\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_REGDD:SC_REGDD_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_REGDD_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_VEL JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_VEL:SC_VEL_u0 " "Elaborating entity \"SC_VEL\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_VEL:SC_VEL_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_VEL_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_VEL JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_VEL:SC_VEL_u1 " "Elaborating entity \"SC_VEL\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_VEL:SC_VEL_u1\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_VEL_u1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXX21 JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|MUXX21:MUXX21_u0 " "Elaborating entity \"MUXX21\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|MUXX21:MUXX21_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "MUXX21_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u0\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDD_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u1 " "Elaborating entity \"REGDD_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u1\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDD_NV_u1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u1\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u1\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDD_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u2 " "Elaborating entity \"REGDD_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u2\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDD_NV_u2" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u2\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDD_NV:REGDD_NV_u2\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDD_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDI_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0 " "Elaborating entity \"REGDI_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDI_NV_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_REGDI JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\|SC_REGDI:SC_REGDI_u0 " "Elaborating entity \"SC_REGDI\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\|SC_REGDI:SC_REGDI_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "SC_REGDI_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u0\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDI_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u1 " "Elaborating entity \"REGDI_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u1\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDI_NV_u1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u1\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u1\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGDI_NV JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u2 " "Elaborating entity \"REGDI_NV\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u2\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" "REGDI_NV_u2" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/NIVEL_VEHICULOS.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_NVE JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u2\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0 " "Elaborating entity \"SC_STATEMACHINE_NVE\" for hierarchy \"JUEGO:JUEGO_u0\|NIVEL_VEHICULOS:NIVEL_VEHICULOS_u0\|REGDI_NV:REGDI_NV_u2\|SC_STATEMACHINE_NVE:SC_STATEMACHINE_NVE_u0\"" {  } { { "rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" "SC_STATEMACHINE_NVE_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/NIVEL_VEHICULOS/REGDI_NV.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_RANAS JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0 " "Elaborating entity \"CONTROL_RANAS\" for hierarchy \"JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "CONTROL_RANAS_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CTROL_POSINIRANA JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\|CTROL_POSINIRANA:CTROL_POSINIRANA_u0 " "Elaborating entity \"CTROL_POSINIRANA\" for hierarchy \"JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\|CTROL_POSINIRANA:CTROL_POSINIRANA_u0\"" {  } { { "rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" "CTROL_POSINIRANA_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_CSCOUNT JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\|SC_CSCOUNT:SC_CSCOUNT_u0 " "Elaborating entity \"SC_CSCOUNT\" for hierarchy \"JUEGO:JUEGO_u0\|CONTROL_RANAS:CONTROL_RANAS_u0\|SC_CSCOUNT:SC_CSCOUNT_u0\"" {  } { { "rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" "SC_CSCOUNT_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/CONTROL_RANAS/CONTROL_RANAS.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_CASAS JUEGO:JUEGO_u0\|CONTROL_CASAS:CONTROL_CASAS_u0 " "Elaborating entity \"CONTROL_CASAS\" for hierarchy \"JUEGO:JUEGO_u0\|CONTROL_CASAS:CONTROL_CASAS_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "CONTROL_CASAS_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COLISION JUEGO:JUEGO_u0\|COLISION:COLISION_u0 " "Elaborating entity \"COLISION\" for hierarchy \"JUEGO:JUEGO_u0\|COLISION:COLISION_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "COLISION_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxx81X JUEGO:JUEGO_u0\|COLISION:COLISION_u0\|Muxx81X:Muxx81X_u0 " "Elaborating entity \"Muxx81X\" for hierarchy \"JUEGO:JUEGO_u0\|COLISION:COLISION_u0\|Muxx81X:Muxx81X_u0\"" {  } { { "rtl/JUEGO/COLISION/COLISION.v" "Muxx81X_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/COLISION.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxx81Y JUEGO:JUEGO_u0\|COLISION:COLISION_u0\|Muxx81Y:Muxx81Y_u0 " "Elaborating entity \"Muxx81Y\" for hierarchy \"JUEGO:JUEGO_u0\|COLISION:COLISION_u0\|Muxx81Y:Muxx81Y_u0\"" {  } { { "rtl/JUEGO/COLISION/COLISION.v" "Muxx81Y_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/COLISION/COLISION.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RANA JUEGO:JUEGO_u0\|RANA:RANA_u0 " "Elaborating entity \"RANA\" for hierarchy \"JUEGO:JUEGO_u0\|RANA:RANA_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "RANA_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SC_STATEMACHINE_FROG_MOV JUEGO:JUEGO_u0\|RANA:RANA_u0\|SC_STATEMACHINE_FROG_MOV:SC_STATEMACHINE_FROG_MOV_u0 " "Elaborating entity \"SC_STATEMACHINE_FROG_MOV\" for hierarchy \"JUEGO:JUEGO_u0\|RANA:RANA_u0\|SC_STATEMACHINE_FROG_MOV:SC_STATEMACHINE_FROG_MOV_u0\"" {  } { { "rtl/JUEGO/RANA/RANA.v" "SC_STATEMACHINE_FROG_MOV_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CODE38X JUEGO:JUEGO_u0\|RANA:RANA_u0\|CODE38X:CODE38X_u0 " "Elaborating entity \"CODE38X\" for hierarchy \"JUEGO:JUEGO_u0\|RANA:RANA_u0\|CODE38X:CODE38X_u0\"" {  } { { "rtl/JUEGO/RANA/RANA.v" "CODE38X_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CODE38Y JUEGO:JUEGO_u0\|RANA:RANA_u0\|CODE38Y:CODE38Y_u0 " "Elaborating entity \"CODE38Y\" for hierarchy \"JUEGO:JUEGO_u0\|RANA:RANA_u0\|CODE38Y:CODE38Y_u0\"" {  } { { "rtl/JUEGO/RANA/RANA.v" "CODE38Y_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/RANA/RANA.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINTAR_MATRIZ JUEGO:JUEGO_u0\|PINTAR_MATRIZ:PINTAR_MATRIZ_u0 " "Elaborating entity \"PINTAR_MATRIZ\" for hierarchy \"JUEGO:JUEGO_u0\|PINTAR_MATRIZ:PINTAR_MATRIZ_u0\"" {  } { { "rtl/JUEGO/JUEGO.v" "PINTAR_MATRIZ_u0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/JUEGO.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PINTAR_DATA_DEMUX JUEGO:JUEGO_u0\|PINTAR_MATRIZ:PINTAR_MATRIZ_u0\|PINTAR_DATA_DEMUX:PINTAR_DATA_DEMUX_u1 " "Elaborating entity \"PINTAR_DATA_DEMUX\" for hierarchy \"JUEGO:JUEGO_u0\|PINTAR_MATRIZ:PINTAR_MATRIZ_u0\|PINTAR_DATA_DEMUX:PINTAR_DATA_DEMUX_u1\"" {  } { { "rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" "PINTAR_DATA_DEMUX_u1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/JUEGO/PINTAR_MATRIZ/PINTAR_MATRIZ.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_matriz control_matriz:control_matriz_u0 " "Elaborating entity \"control_matriz\" for hierarchy \"control_matriz:control_matriz_u0\"" {  } { { "system.v" "control_matriz_u0" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrix_ctrl control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0 " "Elaborating entity \"matrix_ctrl\" for hierarchy \"control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\"" {  } { { "rtl/control_matriz/control_matriz.v" "matrix_ctrl_unit_0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/control_matriz.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531615 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(66) " "Verilog HDL assignment warning at matrix_ctrl.v(66): truncated value with size 32 to match size of target (3)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524280531621 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(67) " "Verilog HDL assignment warning at matrix_ctrl.v(67): truncated value with size 32 to match size of target (3)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524280531621 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 matrix_ctrl.v(234) " "Verilog HDL assignment warning at matrix_ctrl.v(234): truncated value with size 32 to match size of target (4)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524280531621 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ctrl_sr matrix_ctrl.v(128) " "Verilog HDL Always Construct warning at matrix_ctrl.v(128): inferring latch(es) for variable \"ctrl_sr\", which holds its previous value in one or more paths through the always construct" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 128 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1524280531621 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 matrix_ctrl.v(251) " "Verilog HDL assignment warning at matrix_ctrl.v(251): truncated value with size 32 to match size of target (3)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524280531623 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[0\] matrix_ctrl.v(128) " "Inferred latch for \"ctrl_sr\[0\]\" at matrix_ctrl.v(128)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531623 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ctrl_sr\[1\] matrix_ctrl.v(128) " "Inferred latch for \"ctrl_sr\[1\]\" at matrix_ctrl.v(128)" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280531623 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg_start_done control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0 " "Elaborating entity \"shift_reg_start_done\" for hierarchy \"control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\"" {  } { { "rtl/control_matriz/matrix_ctrl.v" "shift_reg_start_done_unit_0" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531623 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 shift_reg_start_done.v(68) " "Verilog HDL assignment warning at shift_reg_start_done.v(68): truncated value with size 32 to match size of target (16)" {  } { { "rtl/control_matriz/shift_reg_start_done.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/shift_reg_start_done.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1524280531630 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|shift_reg_start_done:shift_reg_start_done_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imagen control_matriz:control_matriz_u0\|imagen:imagen_1 " "Elaborating entity \"imagen\" for hierarchy \"control_matriz:control_matriz_u0\|imagen:imagen_1\"" {  } { { "rtl/control_matriz/control_matriz.v" "imagen_1" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/control_matriz.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280531631 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1524280532679 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[4\] GND " "Pin \"LED\[4\]\" is stuck at GND" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524280533036 "|System|LED[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[5\] GND " "Pin \"LED\[5\]\" is stuck at GND" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1524280533036 "|System|LED[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1524280533036 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1524280533122 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1524280534290 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FelipeCueto/git/frogger_excercise/System.map.smsg " "Generated suppressed messages file D:/FelipeCueto/git/frogger_excercise/System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280534380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1524280534523 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1524280534523 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "671 " "Implemented 671 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1524280534628 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1524280534628 ""} { "Info" "ICUT_CUT_TM_LCELLS" "653 " "Implemented 653 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1524280534628 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1524280534628 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280534670 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:34 2018 " "Processing ended: Fri Apr 20 22:15:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280534670 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280534670 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280534670 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1524280534670 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1524280535941 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1524280535942 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "System EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"System\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1524280535950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524280536006 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1524280536006 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1524280536139 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1524280536144 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524280536304 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524280536304 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1524280536304 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1524280536304 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1524280536307 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1524280536307 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1524280536308 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1524280536861 ""}
{ "Info" "ISTA_SDC_FOUND" "System.sdc " "Reading SDC File: 'System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1524280536861 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1524280536865 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280536867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1524280536867 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280536867 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1524280536867 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1524280536870 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1524280536870 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524280536871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524280536871 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1524280536871 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1524280536871 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node CLOCK_50~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~1 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~1" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~2 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~2" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524280536918 ""}  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524280536918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver  " "Automatically promoted node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MAX7219_CLK~output " "Destination node MAX7219_CLK~output" {  } { { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 1633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536918 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524280536918 ""}  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 64 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524280536918 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP  " "Automatically promoted node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector2~0 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector2~0" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 966 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector25~1 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector25~1" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 969 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector28~0 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector28~0" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 970 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector26~1 " "Destination node control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|Selector26~1" {  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 132 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 972 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524280536919 ""}  } { { "rtl/control_matriz/matrix_ctrl.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/control_matriz/matrix_ctrl.v" 112 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524280536919 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_0\|D_Button_Out  " "Automatically promoted node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_0\|D_Button_Out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_4\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_4\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_3\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_3\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_2\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_2\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_1\|q_reg\[10\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_1\|q_reg\[10\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 486 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[9\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[9\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[8\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[8\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[7\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[7\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[6\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[6\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 648 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[5\] " "Destination node CONTROL_ENTRADAS:CONTROL_ENTRADAS_U0\|DeBounce:DeBounce_5\|q_reg\[5\]" {  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 87 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1524280536919 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1524280536919 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1524280536919 ""}  } { { "rtl/CONTROL_ENTRADAS/DeBounce.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/rtl/CONTROL_ENTRADAS/DeBounce.v" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 593 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1524280536919 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1524280537147 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524280537148 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1524280537148 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524280537149 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1524280537151 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1524280537152 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1524280537152 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1524280537153 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1524280537177 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1524280537178 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1524280537178 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1524280537216 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1524280537216 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524280537217 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1524280537223 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1524280537792 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524280537918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1524280537934 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1524280538161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524280538161 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1524280538439 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X10_Y11 X20_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22" {  } { { "loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X10_Y11 to location X20_Y22"} { { 12 { 0 ""} 10 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1524280539244 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1524280539244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1524280539340 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1524280539340 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1524280539340 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524280539342 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1524280539481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524280539489 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524280539665 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1524280539665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1524280539990 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1524280540370 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1524280540633 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Left 3.3-V LVTTL A5 " "Pin B_Left uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Left } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Left" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Right 3.3-V LVTTL B6 " "Pin B_Right uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Right } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Right" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Up 3.3-V LVTTL B7 " "Pin B_Up uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Up } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Up" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Down 3.3-V LVTTL A7 " "Pin B_Down uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Down } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Down" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "B_Start 3.3-V LVTTL B8 " "Pin B_Start uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { B_Start } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "B_Start" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL R8 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at R8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLOCK_50 } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 39 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL A8 " "Pin RESET uses I/O standard 3.3-V LVTTL at A8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { RESET } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "system.v" "" { Text "D:/FelipeCueto/git/frogger_excercise/system.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "D:/FelipeCueto/git/frogger_excercise/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1524280540637 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1524280540637 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/FelipeCueto/git/frogger_excercise/System.fit.smsg " "Generated suppressed messages file D:/FelipeCueto/git/frogger_excercise/System.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1524280540705 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1422 " "Peak virtual memory: 1422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280541114 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:41 2018 " "Processing ended: Fri Apr 20 22:15:41 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280541114 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280541114 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280541114 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1524280541114 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524280542087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280542090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:41 2018 " "Processing started: Fri Apr 20 22:15:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280542090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1524280542090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off system -c System " "Command: quartus_asm --read_settings_files=off --write_settings_files=off system -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1524280542090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1524280542329 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1524280542886 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1524280542913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "561 " "Peak virtual memory: 561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280543118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:43 2018 " "Processing ended: Fri Apr 20 22:15:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280543118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280543118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280543118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1524280543118 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524280544307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280544310 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:44 2018 " "Processing started: Fri Apr 20 22:15:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280544310 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544310 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta system -c System " "Command: quartus_sta system -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544310 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1524280544406 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544602 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544602 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544659 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544851 ""}
{ "Info" "ISTA_SDC_FOUND" "System.sdc " "Reading SDC File: 'System.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544903 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544906 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280544912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544912 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280544912 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544912 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280544914 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1524280544915 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524280544926 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.770 " "Worst-case setup slack is 12.770" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545027 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.770               0.000 CLOCK_50  " "   12.770               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545027 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545027 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 CLOCK_50  " "    0.357               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.372 " "Worst-case recovery slack is 16.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.372               0.000 CLOCK_50  " "   16.372               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.785 " "Worst-case removal slack is 2.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.785               0.000 CLOCK_50  " "    2.785               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.590 " "Worst-case minimum pulse width slack is 9.590" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.590               0.000 CLOCK_50  " "    9.590               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545066 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524280545192 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545212 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545552 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280545606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545606 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280545606 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545606 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545607 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.482 " "Worst-case setup slack is 13.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545623 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.482               0.000 CLOCK_50  " "   13.482               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545623 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545623 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545634 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 CLOCK_50  " "    0.311               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545634 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545634 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.795 " "Worst-case recovery slack is 16.795" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.795               0.000 CLOCK_50  " "   16.795               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.491 " "Worst-case removal slack is 2.491" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545671 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.491               0.000 CLOCK_50  " "    2.491               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545671 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545671 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.588 " "Worst-case minimum pulse width slack is 9.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 CLOCK_50  " "    9.588               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545678 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1524280545773 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0 " "Register control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|shift_reg_start_done:shift_reg_start_done_unit_0\|r_reg\[14\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|clk_driver_reg~0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280545853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545853 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|clk_driver_reg~0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Node: control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP " "Latch control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|ctrl_sr\[0\] is being clocked by control_matriz:control_matriz_u0\|matrix_ctrl:matrix_ctrl_unit_0\|state_reg.MAIN_LOOP" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1524280545853 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545853 "|System|control_matriz:control_matriz_u0|matrix_ctrl:matrix_ctrl_unit_0|state_reg.MAIN_LOOP"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545854 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 15.727 " "Worst-case setup slack is 15.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.727               0.000 CLOCK_50  " "   15.727               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 CLOCK_50  " "    0.186               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545876 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.856 " "Worst-case recovery slack is 17.856" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.856               0.000 CLOCK_50  " "   17.856               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.612 " "Worst-case removal slack is 1.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.612               0.000 CLOCK_50  " "    1.612               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.270 " "Worst-case minimum pulse width slack is 9.270" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545912 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.270               0.000 CLOCK_50  " "    9.270               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1524280545912 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280545912 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280546356 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280546356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280546458 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:46 2018 " "Processing ended: Fri Apr 20 22:15:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280546458 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280546458 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280546458 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1524280546458 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1524280547495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1524280547498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 20 22:15:47 2018 " "Processing started: Fri Apr 20 22:15:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1524280547498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524280547498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off system -c System " "Command: quartus_eda --read_settings_files=off --write_settings_files=off system -c System" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1524280547498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1524280547925 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_6_1200mv_85c_slow.vo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_6_1200mv_85c_slow.vo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548122 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_6_1200mv_0c_slow.vo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_6_1200mv_0c_slow.vo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548214 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_min_1200mv_0c_fast.vo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_min_1200mv_0c_fast.vo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548308 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System.vo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System.vo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548401 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_6_1200mv_85c_v_slow.sdo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_6_1200mv_85c_v_slow.sdo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548506 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_6_1200mv_0c_v_slow.sdo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_6_1200mv_0c_v_slow.sdo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_min_1200mv_0c_v_fast.sdo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_min_1200mv_0c_v_fast.sdo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548708 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "System_v.sdo D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/ simulation " "Generated file System_v.sdo in folder \"D:/FelipeCueto/git/frogger_excercise/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1524280548810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "536 " "Peak virtual memory: 536 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1524280548920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 20 22:15:48 2018 " "Processing ended: Fri Apr 20 22:15:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1524280548920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1524280548920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1524280548920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1524280548920 ""}
