#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* I2CM_I2C_FF */
#define I2CM_I2C_FF__ADR CYREG_I2C_ADR
#define I2CM_I2C_FF__CFG CYREG_I2C_CFG
#define I2CM_I2C_FF__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define I2CM_I2C_FF__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define I2CM_I2C_FF__CSR CYREG_I2C_CSR
#define I2CM_I2C_FF__D CYREG_I2C_D
#define I2CM_I2C_FF__MCSR CYREG_I2C_MCSR
#define I2CM_I2C_FF__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define I2CM_I2C_FF__PM_ACT_MSK 0x04u
#define I2CM_I2C_FF__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define I2CM_I2C_FF__PM_STBY_MSK 0x04u
#define I2CM_I2C_FF__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define I2CM_I2C_FF__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define I2CM_I2C_FF__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define I2CM_I2C_FF__TMOUT_SR CYREG_I2C_TMOUT_SR
#define I2CM_I2C_FF__XCFG CYREG_I2C_XCFG

/* I2CM_I2C_IRQ */
#define I2CM_I2C_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define I2CM_I2C_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define I2CM_I2C_IRQ__INTC_MASK 0x8000u
#define I2CM_I2C_IRQ__INTC_NUMBER 15u
#define I2CM_I2C_IRQ__INTC_PRIOR_NUM 7u
#define I2CM_I2C_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define I2CM_I2C_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define I2CM_I2C_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* LED_1 */
#define LED_1__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED_1__0__MASK 0x02u
#define LED_1__0__PC CYREG_PRT2_PC1
#define LED_1__0__PORT 2u
#define LED_1__0__SHIFT 1
#define LED_1__AG CYREG_PRT2_AG
#define LED_1__AMUX CYREG_PRT2_AMUX
#define LED_1__BIE CYREG_PRT2_BIE
#define LED_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED_1__BYP CYREG_PRT2_BYP
#define LED_1__CTL CYREG_PRT2_CTL
#define LED_1__DM0 CYREG_PRT2_DM0
#define LED_1__DM1 CYREG_PRT2_DM1
#define LED_1__DM2 CYREG_PRT2_DM2
#define LED_1__DR CYREG_PRT2_DR
#define LED_1__INP_DIS CYREG_PRT2_INP_DIS
#define LED_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED_1__LCD_EN CYREG_PRT2_LCD_EN
#define LED_1__MASK 0x02u
#define LED_1__PORT 2u
#define LED_1__PRT CYREG_PRT2_PRT
#define LED_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED_1__PS CYREG_PRT2_PS
#define LED_1__SHIFT 1
#define LED_1__SLW CYREG_PRT2_SLW

/* SCL_1 */
#define SCL_1__0__INTTYPE CYREG_PICU2_INTTYPE0
#define SCL_1__0__MASK 0x01u
#define SCL_1__0__PC CYREG_PRT2_PC0
#define SCL_1__0__PORT 2u
#define SCL_1__0__SHIFT 0
#define SCL_1__AG CYREG_PRT2_AG
#define SCL_1__AMUX CYREG_PRT2_AMUX
#define SCL_1__BIE CYREG_PRT2_BIE
#define SCL_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SCL_1__BYP CYREG_PRT2_BYP
#define SCL_1__CTL CYREG_PRT2_CTL
#define SCL_1__DM0 CYREG_PRT2_DM0
#define SCL_1__DM1 CYREG_PRT2_DM1
#define SCL_1__DM2 CYREG_PRT2_DM2
#define SCL_1__DR CYREG_PRT2_DR
#define SCL_1__INP_DIS CYREG_PRT2_INP_DIS
#define SCL_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SCL_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SCL_1__LCD_EN CYREG_PRT2_LCD_EN
#define SCL_1__MASK 0x01u
#define SCL_1__PORT 2u
#define SCL_1__PRT CYREG_PRT2_PRT
#define SCL_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SCL_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SCL_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SCL_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SCL_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SCL_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SCL_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SCL_1__PS CYREG_PRT2_PS
#define SCL_1__SHIFT 0
#define SCL_1__SLW CYREG_PRT2_SLW

/* SDA_1 */
#define SDA_1__0__INTTYPE CYREG_PICU2_INTTYPE3
#define SDA_1__0__MASK 0x08u
#define SDA_1__0__PC CYREG_PRT2_PC3
#define SDA_1__0__PORT 2u
#define SDA_1__0__SHIFT 3
#define SDA_1__AG CYREG_PRT2_AG
#define SDA_1__AMUX CYREG_PRT2_AMUX
#define SDA_1__BIE CYREG_PRT2_BIE
#define SDA_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define SDA_1__BYP CYREG_PRT2_BYP
#define SDA_1__CTL CYREG_PRT2_CTL
#define SDA_1__DM0 CYREG_PRT2_DM0
#define SDA_1__DM1 CYREG_PRT2_DM1
#define SDA_1__DM2 CYREG_PRT2_DM2
#define SDA_1__DR CYREG_PRT2_DR
#define SDA_1__INP_DIS CYREG_PRT2_INP_DIS
#define SDA_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define SDA_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define SDA_1__LCD_EN CYREG_PRT2_LCD_EN
#define SDA_1__MASK 0x08u
#define SDA_1__PORT 2u
#define SDA_1__PRT CYREG_PRT2_PRT
#define SDA_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define SDA_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define SDA_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define SDA_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define SDA_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define SDA_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define SDA_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define SDA_1__PS CYREG_PRT2_PS
#define SDA_1__SHIFT 3
#define SDA_1__SLW CYREG_PRT2_SLW

/* UART_1_arb_int */
#define UART_1_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_arb_int__INTC_MASK 0x400000u
#define UART_1_arb_int__INTC_NUMBER 22u
#define UART_1_arb_int__INTC_PRIOR_NUM 7u
#define UART_1_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define UART_1_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_bus_reset */
#define UART_1_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_bus_reset__INTC_MASK 0x800000u
#define UART_1_bus_reset__INTC_NUMBER 23u
#define UART_1_bus_reset__INTC_PRIOR_NUM 7u
#define UART_1_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define UART_1_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_Dm */
#define UART_1_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define UART_1_Dm__0__MASK 0x80u
#define UART_1_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define UART_1_Dm__0__PORT 15u
#define UART_1_Dm__0__SHIFT 7
#define UART_1_Dm__AG CYREG_PRT15_AG
#define UART_1_Dm__AMUX CYREG_PRT15_AMUX
#define UART_1_Dm__BIE CYREG_PRT15_BIE
#define UART_1_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define UART_1_Dm__BYP CYREG_PRT15_BYP
#define UART_1_Dm__CTL CYREG_PRT15_CTL
#define UART_1_Dm__DM0 CYREG_PRT15_DM0
#define UART_1_Dm__DM1 CYREG_PRT15_DM1
#define UART_1_Dm__DM2 CYREG_PRT15_DM2
#define UART_1_Dm__DR CYREG_PRT15_DR
#define UART_1_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define UART_1_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define UART_1_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define UART_1_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define UART_1_Dm__MASK 0x80u
#define UART_1_Dm__PORT 15u
#define UART_1_Dm__PRT CYREG_PRT15_PRT
#define UART_1_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define UART_1_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define UART_1_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define UART_1_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define UART_1_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define UART_1_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define UART_1_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define UART_1_Dm__PS CYREG_PRT15_PS
#define UART_1_Dm__SHIFT 7
#define UART_1_Dm__SLW CYREG_PRT15_SLW

/* UART_1_Dp */
#define UART_1_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define UART_1_Dp__0__MASK 0x40u
#define UART_1_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define UART_1_Dp__0__PORT 15u
#define UART_1_Dp__0__SHIFT 6
#define UART_1_Dp__AG CYREG_PRT15_AG
#define UART_1_Dp__AMUX CYREG_PRT15_AMUX
#define UART_1_Dp__BIE CYREG_PRT15_BIE
#define UART_1_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define UART_1_Dp__BYP CYREG_PRT15_BYP
#define UART_1_Dp__CTL CYREG_PRT15_CTL
#define UART_1_Dp__DM0 CYREG_PRT15_DM0
#define UART_1_Dp__DM1 CYREG_PRT15_DM1
#define UART_1_Dp__DM2 CYREG_PRT15_DM2
#define UART_1_Dp__DR CYREG_PRT15_DR
#define UART_1_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define UART_1_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define UART_1_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define UART_1_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define UART_1_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define UART_1_Dp__MASK 0x40u
#define UART_1_Dp__PORT 15u
#define UART_1_Dp__PRT CYREG_PRT15_PRT
#define UART_1_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define UART_1_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define UART_1_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define UART_1_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define UART_1_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define UART_1_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define UART_1_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define UART_1_Dp__PS CYREG_PRT15_PS
#define UART_1_Dp__SHIFT 6
#define UART_1_Dp__SLW CYREG_PRT15_SLW
#define UART_1_Dp__SNAP CYREG_PICU_15_SNAP_15

/* UART_1_dp_int */
#define UART_1_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_dp_int__INTC_MASK 0x1000u
#define UART_1_dp_int__INTC_NUMBER 12u
#define UART_1_dp_int__INTC_PRIOR_NUM 7u
#define UART_1_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define UART_1_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_ep_0 */
#define UART_1_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_ep_0__INTC_MASK 0x1000000u
#define UART_1_ep_0__INTC_NUMBER 24u
#define UART_1_ep_0__INTC_PRIOR_NUM 7u
#define UART_1_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define UART_1_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_ep_1 */
#define UART_1_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_ep_1__INTC_MASK 0x02u
#define UART_1_ep_1__INTC_NUMBER 1u
#define UART_1_ep_1__INTC_PRIOR_NUM 7u
#define UART_1_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define UART_1_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_ep_2 */
#define UART_1_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_ep_2__INTC_MASK 0x04u
#define UART_1_ep_2__INTC_NUMBER 2u
#define UART_1_ep_2__INTC_PRIOR_NUM 7u
#define UART_1_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define UART_1_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_ep_3 */
#define UART_1_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_ep_3__INTC_MASK 0x08u
#define UART_1_ep_3__INTC_NUMBER 3u
#define UART_1_ep_3__INTC_PRIOR_NUM 7u
#define UART_1_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define UART_1_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_sof_int */
#define UART_1_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_1_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_1_sof_int__INTC_MASK 0x200000u
#define UART_1_sof_int__INTC_NUMBER 21u
#define UART_1_sof_int__INTC_PRIOR_NUM 7u
#define UART_1_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define UART_1_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_1_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* UART_1_USB */
#define UART_1_USB__ARB_CFG CYREG_USB_ARB_CFG
#define UART_1_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define UART_1_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define UART_1_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define UART_1_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define UART_1_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define UART_1_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define UART_1_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define UART_1_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define UART_1_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define UART_1_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define UART_1_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define UART_1_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define UART_1_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define UART_1_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define UART_1_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define UART_1_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define UART_1_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define UART_1_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define UART_1_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define UART_1_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define UART_1_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define UART_1_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define UART_1_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define UART_1_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define UART_1_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define UART_1_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define UART_1_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define UART_1_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define UART_1_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define UART_1_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define UART_1_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define UART_1_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define UART_1_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define UART_1_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define UART_1_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define UART_1_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define UART_1_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define UART_1_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define UART_1_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define UART_1_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define UART_1_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define UART_1_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define UART_1_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define UART_1_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define UART_1_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define UART_1_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define UART_1_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define UART_1_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define UART_1_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define UART_1_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define UART_1_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define UART_1_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define UART_1_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define UART_1_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define UART_1_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define UART_1_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define UART_1_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define UART_1_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define UART_1_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define UART_1_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define UART_1_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define UART_1_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define UART_1_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define UART_1_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define UART_1_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define UART_1_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define UART_1_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define UART_1_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define UART_1_USB__CR0 CYREG_USB_CR0
#define UART_1_USB__CR1 CYREG_USB_CR1
#define UART_1_USB__CWA CYREG_USB_CWA
#define UART_1_USB__CWA_MSB CYREG_USB_CWA_MSB
#define UART_1_USB__DMA_THRES CYREG_USB_DMA_THRES
#define UART_1_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define UART_1_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define UART_1_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define UART_1_USB__EP_TYPE CYREG_USB_EP_TYPE
#define UART_1_USB__EP0_CNT CYREG_USB_EP0_CNT
#define UART_1_USB__EP0_CR CYREG_USB_EP0_CR
#define UART_1_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define UART_1_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define UART_1_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define UART_1_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define UART_1_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define UART_1_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define UART_1_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define UART_1_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define UART_1_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define UART_1_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define UART_1_USB__PM_ACT_MSK 0x01u
#define UART_1_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define UART_1_USB__PM_STBY_MSK 0x01u
#define UART_1_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define UART_1_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define UART_1_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define UART_1_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define UART_1_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define UART_1_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define UART_1_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define UART_1_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define UART_1_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define UART_1_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define UART_1_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define UART_1_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define UART_1_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define UART_1_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define UART_1_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define UART_1_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define UART_1_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define UART_1_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define UART_1_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define UART_1_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define UART_1_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define UART_1_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define UART_1_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define UART_1_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define UART_1_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define UART_1_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define UART_1_USB__SOF0 CYREG_USB_SOF0
#define UART_1_USB__SOF1 CYREG_USB_SOF1
#define UART_1_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define UART_1_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define UART_1_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* CapSense_CSD_BufCH0 */
#define CapSense_CSD_BufCH0__CFG0 CYREG_CAPSR_CFG0
#define CapSense_CSD_BufCH0__CFG1 CYREG_CAPSR_CFG1
#define CapSense_CSD_BufCH0__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define CapSense_CSD_BufCH0__PM_ACT_MSK 0x20u
#define CapSense_CSD_BufCH0__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define CapSense_CSD_BufCH0__PM_STBY_MSK 0x20u

/* CapSense_CSD_ClockGen */
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__A0_REG CYREG_B0_UDB10_A0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__A1_REG CYREG_B0_UDB10_A1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__D0_REG CYREG_B0_UDB10_D0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__D1_REG CYREG_B0_UDB10_D1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__F0_REG CYREG_B0_UDB10_F0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__F1_REG CYREG_B0_UDB10_F1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define CapSense_CSD_ClockGen_sC16_PRSdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__A0_REG CYREG_B0_UDB11_A0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__A1_REG CYREG_B0_UDB11_A1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__D0_REG CYREG_B0_UDB11_D0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__D1_REG CYREG_B0_UDB11_D1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__F0_REG CYREG_B0_UDB11_F0
#define CapSense_CSD_ClockGen_sC16_PRSdp_u1__F1_REG CYREG_B0_UDB11_F1
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define CapSense_CSD_ClockGen_ScanSpeed__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define CapSense_CSD_ClockGen_ScanSpeed__CONTROL_REG CYREG_B0_UDB09_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__COUNT_REG CYREG_B0_UDB09_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define CapSense_CSD_ClockGen_ScanSpeed__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define CapSense_CSD_ClockGen_ScanSpeed__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define CapSense_CSD_ClockGen_ScanSpeed__PERIOD_REG CYREG_B0_UDB09_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__0__MASK 0x01u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__0__POS 0
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__1__MASK 0x02u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__1__POS 1
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__2__MASK 0x04u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__2__POS 2
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__4__MASK 0x10u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__4__POS 4
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_REG CYREG_B0_UDB10_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__COUNT_REG CYREG_B0_UDB10_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__MASK 0x17u
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define CapSense_CSD_ClockGen_SyncCtrl_CtrlReg__PERIOD_REG CYREG_B0_UDB10_MSK
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A0_REG CYREG_B0_UDB09_A0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__A1_REG CYREG_B0_UDB09_A1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D0_REG CYREG_B0_UDB09_D0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__D1_REG CYREG_B0_UDB09_D1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F0_REG CYREG_B0_UDB09_F0
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__F1_REG CYREG_B0_UDB09_F1
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define CapSense_CSD_ClockGen_UDB_PrescalerDp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* CapSense_CSD_CmodCH0 */
#define CapSense_CSD_CmodCH0__0__INTTYPE CYREG_PICU1_INTTYPE4
#define CapSense_CSD_CmodCH0__0__MASK 0x10u
#define CapSense_CSD_CmodCH0__0__PC CYREG_PRT1_PC4
#define CapSense_CSD_CmodCH0__0__PORT 1u
#define CapSense_CSD_CmodCH0__0__SHIFT 4
#define CapSense_CSD_CmodCH0__AG CYREG_PRT1_AG
#define CapSense_CSD_CmodCH0__AMUX CYREG_PRT1_AMUX
#define CapSense_CSD_CmodCH0__BIE CYREG_PRT1_BIE
#define CapSense_CSD_CmodCH0__BIT_MASK CYREG_PRT1_BIT_MASK
#define CapSense_CSD_CmodCH0__BYP CYREG_PRT1_BYP
#define CapSense_CSD_CmodCH0__Cmod_CH0__INTTYPE CYREG_PICU1_INTTYPE4
#define CapSense_CSD_CmodCH0__Cmod_CH0__MASK 0x10u
#define CapSense_CSD_CmodCH0__Cmod_CH0__PC CYREG_PRT1_PC4
#define CapSense_CSD_CmodCH0__Cmod_CH0__PORT 1u
#define CapSense_CSD_CmodCH0__Cmod_CH0__SHIFT 4
#define CapSense_CSD_CmodCH0__CTL CYREG_PRT1_CTL
#define CapSense_CSD_CmodCH0__DM0 CYREG_PRT1_DM0
#define CapSense_CSD_CmodCH0__DM1 CYREG_PRT1_DM1
#define CapSense_CSD_CmodCH0__DM2 CYREG_PRT1_DM2
#define CapSense_CSD_CmodCH0__DR CYREG_PRT1_DR
#define CapSense_CSD_CmodCH0__INP_DIS CYREG_PRT1_INP_DIS
#define CapSense_CSD_CmodCH0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define CapSense_CSD_CmodCH0__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define CapSense_CSD_CmodCH0__LCD_EN CYREG_PRT1_LCD_EN
#define CapSense_CSD_CmodCH0__MASK 0x10u
#define CapSense_CSD_CmodCH0__PORT 1u
#define CapSense_CSD_CmodCH0__PRT CYREG_PRT1_PRT
#define CapSense_CSD_CmodCH0__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define CapSense_CSD_CmodCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define CapSense_CSD_CmodCH0__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define CapSense_CSD_CmodCH0__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define CapSense_CSD_CmodCH0__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define CapSense_CSD_CmodCH0__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define CapSense_CSD_CmodCH0__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define CapSense_CSD_CmodCH0__PS CYREG_PRT1_PS
#define CapSense_CSD_CmodCH0__SHIFT 4
#define CapSense_CSD_CmodCH0__SLW CYREG_PRT1_SLW

/* CapSense_CSD_CompCH0_ctComp */
#define CapSense_CSD_CompCH0_ctComp__CLK CYREG_CMP1_CLK
#define CapSense_CSD_CompCH0_ctComp__CMP_MASK 0x02u
#define CapSense_CSD_CompCH0_ctComp__CMP_NUMBER 1u
#define CapSense_CSD_CompCH0_ctComp__CR CYREG_CMP1_CR
#define CapSense_CSD_CompCH0_ctComp__LUT__CR CYREG_LUT1_CR
#define CapSense_CSD_CompCH0_ctComp__LUT__MSK CYREG_LUT_MSK
#define CapSense_CSD_CompCH0_ctComp__LUT__MSK_MASK 0x02u
#define CapSense_CSD_CompCH0_ctComp__LUT__MSK_SHIFT 1
#define CapSense_CSD_CompCH0_ctComp__LUT__MX CYREG_LUT1_MX
#define CapSense_CSD_CompCH0_ctComp__LUT__SR CYREG_LUT_SR
#define CapSense_CSD_CompCH0_ctComp__LUT__SR_MASK 0x02u
#define CapSense_CSD_CompCH0_ctComp__LUT__SR_SHIFT 1
#define CapSense_CSD_CompCH0_ctComp__PM_ACT_CFG CYREG_PM_ACT_CFG7
#define CapSense_CSD_CompCH0_ctComp__PM_ACT_MSK 0x02u
#define CapSense_CSD_CompCH0_ctComp__PM_STBY_CFG CYREG_PM_STBY_CFG7
#define CapSense_CSD_CompCH0_ctComp__PM_STBY_MSK 0x02u
#define CapSense_CSD_CompCH0_ctComp__SW0 CYREG_CMP1_SW0
#define CapSense_CSD_CompCH0_ctComp__SW2 CYREG_CMP1_SW2
#define CapSense_CSD_CompCH0_ctComp__SW3 CYREG_CMP1_SW3
#define CapSense_CSD_CompCH0_ctComp__SW4 CYREG_CMP1_SW4
#define CapSense_CSD_CompCH0_ctComp__SW6 CYREG_CMP1_SW6
#define CapSense_CSD_CompCH0_ctComp__TR0 CYREG_CMP1_TR0
#define CapSense_CSD_CompCH0_ctComp__TR1 CYREG_CMP1_TR1
#define CapSense_CSD_CompCH0_ctComp__TRIM__TR0 CYREG_FLSHID_MFG_CFG_CMP1_TR0
#define CapSense_CSD_CompCH0_ctComp__TRIM__TR0_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR0_HS
#define CapSense_CSD_CompCH0_ctComp__TRIM__TR1 CYREG_FLSHID_MFG_CFG_CMP1_TR1
#define CapSense_CSD_CompCH0_ctComp__TRIM__TR1_HS CYREG_FLSHID_CUST_TABLES_CMP1_TR1_HS
#define CapSense_CSD_CompCH0_ctComp__WRK CYREG_CMP_WRK
#define CapSense_CSD_CompCH0_ctComp__WRK_MASK 0x02u
#define CapSense_CSD_CompCH0_ctComp__WRK_SHIFT 1

/* CapSense_CSD_IdacCH0_viDAC8 */
#define CapSense_CSD_IdacCH0_viDAC8__CR0 CYREG_DAC3_CR0
#define CapSense_CSD_IdacCH0_viDAC8__CR1 CYREG_DAC3_CR1
#define CapSense_CSD_IdacCH0_viDAC8__D CYREG_DAC3_D
#define CapSense_CSD_IdacCH0_viDAC8__PM_ACT_CFG CYREG_PM_ACT_CFG8
#define CapSense_CSD_IdacCH0_viDAC8__PM_ACT_MSK 0x08u
#define CapSense_CSD_IdacCH0_viDAC8__PM_STBY_CFG CYREG_PM_STBY_CFG8
#define CapSense_CSD_IdacCH0_viDAC8__PM_STBY_MSK 0x08u
#define CapSense_CSD_IdacCH0_viDAC8__STROBE CYREG_DAC3_STROBE
#define CapSense_CSD_IdacCH0_viDAC8__SW0 CYREG_DAC3_SW0
#define CapSense_CSD_IdacCH0_viDAC8__SW2 CYREG_DAC3_SW2
#define CapSense_CSD_IdacCH0_viDAC8__SW3 CYREG_DAC3_SW3
#define CapSense_CSD_IdacCH0_viDAC8__SW4 CYREG_DAC3_SW4
#define CapSense_CSD_IdacCH0_viDAC8__TR CYREG_DAC3_TR
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M1 CYREG_FLSHID_CUST_TABLES_DAC3_M1
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M2 CYREG_FLSHID_CUST_TABLES_DAC3_M2
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M3 CYREG_FLSHID_CUST_TABLES_DAC3_M3
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M4 CYREG_FLSHID_CUST_TABLES_DAC3_M4
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M5 CYREG_FLSHID_CUST_TABLES_DAC3_M5
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M6 CYREG_FLSHID_CUST_TABLES_DAC3_M6
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M7 CYREG_FLSHID_CUST_TABLES_DAC3_M7
#define CapSense_CSD_IdacCH0_viDAC8__TRIM__M8 CYREG_FLSHID_CUST_TABLES_DAC3_M8
#define CapSense_CSD_IdacCH0_viDAC8__TST CYREG_DAC3_TST

/* CapSense_CSD_IntClock */
#define CapSense_CSD_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define CapSense_CSD_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define CapSense_CSD_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define CapSense_CSD_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define CapSense_CSD_IntClock__INDEX 0x00u
#define CapSense_CSD_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define CapSense_CSD_IntClock__PM_ACT_MSK 0x01u
#define CapSense_CSD_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define CapSense_CSD_IntClock__PM_STBY_MSK 0x01u

/* CapSense_CSD_IsrCH0 */
#define CapSense_CSD_IsrCH0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define CapSense_CSD_IsrCH0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define CapSense_CSD_IsrCH0__INTC_MASK 0x01u
#define CapSense_CSD_IsrCH0__INTC_NUMBER 0u
#define CapSense_CSD_IsrCH0__INTC_PRIOR_NUM 7u
#define CapSense_CSD_IsrCH0__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define CapSense_CSD_IsrCH0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define CapSense_CSD_IsrCH0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* CapSense_CSD_MeasureCH0 */
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__A0_REG CYREG_B0_UDB13_A0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__A1_REG CYREG_B0_UDB13_A1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__D0_REG CYREG_B0_UDB13_D0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__D1_REG CYREG_B0_UDB13_D1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__F0_REG CYREG_B0_UDB13_F0
#define CapSense_CSD_MeasureCH0_UDB_Counter_u0__F1_REG CYREG_B0_UDB13_F1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__A0_REG CYREG_B0_UDB12_A0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__A1_REG CYREG_B0_UDB12_A1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__D0_REG CYREG_B0_UDB12_D0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__D1_REG CYREG_B0_UDB12_D1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__F0_REG CYREG_B0_UDB12_F0
#define CapSense_CSD_MeasureCH0_UDB_Window_u0__F1_REG CYREG_B0_UDB12_F1

/* CapSense_CSD_PortCH0 */
#define CapSense_CSD_PortCH0__0__INTTYPE CYREG_PICU3_INTTYPE0
#define CapSense_CSD_PortCH0__0__MASK 0x01u
#define CapSense_CSD_PortCH0__0__PC CYREG_PRT3_PC0
#define CapSense_CSD_PortCH0__0__PORT 3u
#define CapSense_CSD_PortCH0__0__SHIFT 0
#define CapSense_CSD_PortCH0__1__INTTYPE CYREG_PICU3_INTTYPE1
#define CapSense_CSD_PortCH0__1__MASK 0x02u
#define CapSense_CSD_PortCH0__1__PC CYREG_PRT3_PC1
#define CapSense_CSD_PortCH0__1__PORT 3u
#define CapSense_CSD_PortCH0__1__SHIFT 1
#define CapSense_CSD_PortCH0__2__INTTYPE CYREG_PICU3_INTTYPE2
#define CapSense_CSD_PortCH0__2__MASK 0x04u
#define CapSense_CSD_PortCH0__2__PC CYREG_PRT3_PC2
#define CapSense_CSD_PortCH0__2__PORT 3u
#define CapSense_CSD_PortCH0__2__SHIFT 2
#define CapSense_CSD_PortCH0__3__INTTYPE CYREG_PICU3_INTTYPE3
#define CapSense_CSD_PortCH0__3__MASK 0x08u
#define CapSense_CSD_PortCH0__3__PC CYREG_PRT3_PC3
#define CapSense_CSD_PortCH0__3__PORT 3u
#define CapSense_CSD_PortCH0__3__SHIFT 3
#define CapSense_CSD_PortCH0__4__INTTYPE CYREG_PICU3_INTTYPE4
#define CapSense_CSD_PortCH0__4__MASK 0x10u
#define CapSense_CSD_PortCH0__4__PC CYREG_PRT3_PC4
#define CapSense_CSD_PortCH0__4__PORT 3u
#define CapSense_CSD_PortCH0__4__SHIFT 4
#define CapSense_CSD_PortCH0__5__INTTYPE CYREG_PICU3_INTTYPE5
#define CapSense_CSD_PortCH0__5__MASK 0x20u
#define CapSense_CSD_PortCH0__5__PC CYREG_PRT3_PC5
#define CapSense_CSD_PortCH0__5__PORT 3u
#define CapSense_CSD_PortCH0__5__SHIFT 5
#define CapSense_CSD_PortCH0__6__INTTYPE CYREG_PICU3_INTTYPE6
#define CapSense_CSD_PortCH0__6__MASK 0x40u
#define CapSense_CSD_PortCH0__6__PC CYREG_PRT3_PC6
#define CapSense_CSD_PortCH0__6__PORT 3u
#define CapSense_CSD_PortCH0__6__SHIFT 6
#define CapSense_CSD_PortCH0__7__INTTYPE CYREG_PICU3_INTTYPE7
#define CapSense_CSD_PortCH0__7__MASK 0x80u
#define CapSense_CSD_PortCH0__7__PC CYREG_PRT3_PC7
#define CapSense_CSD_PortCH0__7__PORT 3u
#define CapSense_CSD_PortCH0__7__SHIFT 7
#define CapSense_CSD_PortCH0__AG CYREG_PRT3_AG
#define CapSense_CSD_PortCH0__AMUX CYREG_PRT3_AMUX
#define CapSense_CSD_PortCH0__BIE CYREG_PRT3_BIE
#define CapSense_CSD_PortCH0__BIT_MASK CYREG_PRT3_BIT_MASK
#define CapSense_CSD_PortCH0__BYP CYREG_PRT3_BYP
#define CapSense_CSD_PortCH0__CTL CYREG_PRT3_CTL
#define CapSense_CSD_PortCH0__DM0 CYREG_PRT3_DM0
#define CapSense_CSD_PortCH0__DM1 CYREG_PRT3_DM1
#define CapSense_CSD_PortCH0__DM2 CYREG_PRT3_DM2
#define CapSense_CSD_PortCH0__DR CYREG_PRT3_DR
#define CapSense_CSD_PortCH0__INP_DIS CYREG_PRT3_INP_DIS
#define CapSense_CSD_PortCH0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define CapSense_CSD_PortCH0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define CapSense_CSD_PortCH0__LCD_EN CYREG_PRT3_LCD_EN
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__INTTYPE CYREG_PICU3_INTTYPE0
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__MASK 0x01u
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__PC CYREG_PRT3_PC0
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__PORT 3u
#define CapSense_CSD_PortCH0__LinearSlider0_e0__LS__SHIFT 0
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__INTTYPE CYREG_PICU3_INTTYPE1
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__MASK 0x02u
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__PC CYREG_PRT3_PC1
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__PORT 3u
#define CapSense_CSD_PortCH0__LinearSlider0_e1__LS__SHIFT 1
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__INTTYPE CYREG_PICU3_INTTYPE2
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__MASK 0x04u
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__PC CYREG_PRT3_PC2
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__PORT 3u
#define CapSense_CSD_PortCH0__LinearSlider0_e2__LS__SHIFT 2
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__INTTYPE CYREG_PICU3_INTTYPE3
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__MASK 0x08u
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__PC CYREG_PRT3_PC3
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__PORT 3u
#define CapSense_CSD_PortCH0__LinearSlider0_e3__LS__SHIFT 3
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__INTTYPE CYREG_PICU3_INTTYPE4
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__MASK 0x10u
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__PC CYREG_PRT3_PC4
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__PORT 3u
#define CapSense_CSD_PortCH0__LinearSlider0_e4__LS__SHIFT 4
#define CapSense_CSD_PortCH0__LinearSlider0_e5__LS__INTTYPE CYREG_PICU3_INTTYPE5
#define CapSense_CSD_PortCH0__LinearSlider0_e5__LS__MASK 0x20u
#define CapSense_CSD_PortCH0__LinearSlider0_e5__LS__PC CYREG_PRT3_PC5
#define CapSense_CSD_PortCH0__LinearSlider0_e5__LS__PORT 3u
#define CapSense_CSD_PortCH0__LinearSlider0_e5__LS__SHIFT 5
#define CapSense_CSD_PortCH0__LinearSlider0_e6__LS__INTTYPE CYREG_PICU3_INTTYPE6
#define CapSense_CSD_PortCH0__LinearSlider0_e6__LS__MASK 0x40u
#define CapSense_CSD_PortCH0__LinearSlider0_e6__LS__PC CYREG_PRT3_PC6
#define CapSense_CSD_PortCH0__LinearSlider0_e6__LS__PORT 3u
#define CapSense_CSD_PortCH0__LinearSlider0_e6__LS__SHIFT 6
#define CapSense_CSD_PortCH0__LinearSlider0_e7__LS__INTTYPE CYREG_PICU3_INTTYPE7
#define CapSense_CSD_PortCH0__LinearSlider0_e7__LS__MASK 0x80u
#define CapSense_CSD_PortCH0__LinearSlider0_e7__LS__PC CYREG_PRT3_PC7
#define CapSense_CSD_PortCH0__LinearSlider0_e7__LS__PORT 3u
#define CapSense_CSD_PortCH0__LinearSlider0_e7__LS__SHIFT 7
#define CapSense_CSD_PortCH0__PORT 3u
#define CapSense_CSD_PortCH0__PRT CYREG_PRT3_PRT
#define CapSense_CSD_PortCH0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define CapSense_CSD_PortCH0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define CapSense_CSD_PortCH0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define CapSense_CSD_PortCH0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define CapSense_CSD_PortCH0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define CapSense_CSD_PortCH0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define CapSense_CSD_PortCH0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define CapSense_CSD_PortCH0__PS CYREG_PRT3_PS
#define CapSense_CSD_PortCH0__SLW CYREG_PRT3_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "CapSense PSoC5LE"
#define CY_VERSION "PSoC Creator  3.3 SP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E123069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
