Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Tue Nov 23 22:12:02 2021
| Host         : kent-ThinkPad-T580 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file Shell_timing_summary_routed.rpt -pb Shell_timing_summary_routed.pb -rpx Shell_timing_summary_routed.rpx -warn_on_violation
| Design       : Shell
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.823        0.000                      0                  839        0.103        0.000                      0                  839        3.750        0.000                       0                   305  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.823        0.000                      0                  839        0.103        0.000                      0                  839        3.750        0.000                       0                   305  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.823ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 uartComp/UartRxComp/s_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartComp/tx_interface/w_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.662ns (24.049%)  route 5.249ns (75.951%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    uartComp/UartRxComp/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  uartComp/UartRxComp/s_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  uartComp/UartRxComp/s_reg_reg[15]/Q
                         net (fo=2, routed)           1.008     6.603    uartComp/UartRxComp/s_reg_reg_n_0_[15]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.755 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=3, routed)           0.634     7.389    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.715 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=7, routed)           0.826     8.541    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.153     8.694 f  uartComp/UartRxComp/cnt0_carry_i_7/O
                         net (fo=2, routed)           0.457     9.151    uartComp/UartRxComp/cnt0_carry_i_7_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.327     9.478 r  uartComp/UartRxComp/memory_reg_0_255_0_0_i_3/O
                         net (fo=3, routed)           0.742    10.221    control/cnt_reg[7]
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  control/reg_file[0][7]_i_3/O
                         net (fo=20, routed)          0.832    11.176    uartComp/UartTxComp/r_reg_reg[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  uartComp/UartTxComp/w_reg[3]_i_1/O
                         net (fo=4, routed)           0.750    12.050    uartComp/tx_interface/w_reg_reg[0]_0[0]
    SLICE_X59Y15         FDCE                                         r  uartComp/tx_interface/w_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.512    14.853    uartComp/tx_interface/clk_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  uartComp/tx_interface/w_reg_reg[2]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X59Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.873    uartComp/tx_interface/w_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.823ns  (required time - arrival time)
  Source:                 uartComp/UartRxComp/s_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartComp/tx_interface/w_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 1.662ns (24.049%)  route 5.249ns (75.951%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    uartComp/UartRxComp/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  uartComp/UartRxComp/s_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  uartComp/UartRxComp/s_reg_reg[15]/Q
                         net (fo=2, routed)           1.008     6.603    uartComp/UartRxComp/s_reg_reg_n_0_[15]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.755 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=3, routed)           0.634     7.389    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.715 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=7, routed)           0.826     8.541    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.153     8.694 f  uartComp/UartRxComp/cnt0_carry_i_7/O
                         net (fo=2, routed)           0.457     9.151    uartComp/UartRxComp/cnt0_carry_i_7_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.327     9.478 r  uartComp/UartRxComp/memory_reg_0_255_0_0_i_3/O
                         net (fo=3, routed)           0.742    10.221    control/cnt_reg[7]
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  control/reg_file[0][7]_i_3/O
                         net (fo=20, routed)          0.832    11.176    uartComp/UartTxComp/r_reg_reg[0]
    SLICE_X54Y15         LUT6 (Prop_lut6_I0_O)        0.124    11.300 r  uartComp/UartTxComp/w_reg[3]_i_1/O
                         net (fo=4, routed)           0.750    12.050    uartComp/tx_interface/w_reg_reg[0]_0[0]
    SLICE_X59Y15         FDCE                                         r  uartComp/tx_interface/w_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.512    14.853    uartComp/tx_interface/clk_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  uartComp/tx_interface/w_reg_reg[3]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X59Y15         FDCE (Setup_fdce_C_CE)      -0.205    14.873    uartComp/tx_interface/w_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                         -12.050    
  -------------------------------------------------------------------
                         slack                                  2.823    

Slack (MET) :             2.879ns  (required time - arrival time)
  Source:                 addr_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartComp/tx_interface/reg_file_reg[5][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.932ns  (logic 2.076ns (29.950%)  route 4.856ns (70.050%))
  Logic Levels:           7  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.626     5.147    addr_counter/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  addr_counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addr_counter/cnt_reg[1]/Q
                         net (fo=34, routed)          1.401     7.005    writeMemory/memory_reg_0_255_6_6/A1
    SLICE_X60Y16         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.129 f  writeMemory/memory_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.129    writeMemory/memory_reg_0_255_6_6/OD
    SLICE_X60Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     7.370 f  writeMemory/memory_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     7.370    writeMemory/memory_reg_0_255_6_6/O0
    SLICE_X60Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     7.468 f  writeMemory/memory_reg_0_255_6_6/F8/O
                         net (fo=4, routed)           1.020     8.488    writeMemory/sel0[6]
    SLICE_X61Y16         LUT4 (Prop_lut4_I1_O)        0.347     8.835 r  writeMemory/reg_file[0][5]_i_7/O
                         net (fo=2, routed)           0.669     9.504    control/reg_file_reg[15][5]_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I2_O)        0.360     9.864 r  control/reg_file[0][1]_i_2/O
                         net (fo=2, routed)           0.323    10.186    control/reg_file[0][1]_i_2_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I0_O)        0.326    10.512 f  control/reg_file[0][3]_i_4/O
                         net (fo=1, routed)           0.452    10.964    control/reg_file[0][3]_i_4_n_0
    SLICE_X60Y15         LUT6 (Prop_lut6_I2_O)        0.124    11.088 r  control/reg_file[0][3]_i_1/O
                         net (fo=17, routed)          0.991    12.079    uartComp/tx_interface/reg_file_reg[15][7]_0[3]
    SLICE_X57Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[5][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.450    14.791    uartComp/tx_interface/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[5][3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X57Y11         FDCE (Setup_fdce_C_D)       -0.058    14.958    uartComp/tx_interface/reg_file_reg[5][3]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -12.079    
  -------------------------------------------------------------------
                         slack                                  2.879    

Slack (MET) :             2.923ns  (required time - arrival time)
  Source:                 addr_counter/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartComp/tx_interface/reg_file_reg[3][1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.866ns  (logic 1.952ns (28.429%)  route 4.914ns (71.571%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.626     5.147    addr_counter/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  addr_counter/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  addr_counter/cnt_reg[1]/Q
                         net (fo=34, routed)          1.401     7.005    writeMemory/memory_reg_0_255_6_6/A1
    SLICE_X60Y16         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     7.129 f  writeMemory/memory_reg_0_255_6_6/RAMS64E_D/O
                         net (fo=1, routed)           0.000     7.129    writeMemory/memory_reg_0_255_6_6/OD
    SLICE_X60Y16         MUXF7 (Prop_muxf7_I0_O)      0.241     7.370 f  writeMemory/memory_reg_0_255_6_6/F7.B/O
                         net (fo=1, routed)           0.000     7.370    writeMemory/memory_reg_0_255_6_6/O0
    SLICE_X60Y16         MUXF8 (Prop_muxf8_I0_O)      0.098     7.468 f  writeMemory/memory_reg_0_255_6_6/F8/O
                         net (fo=4, routed)           1.020     8.488    writeMemory/sel0[6]
    SLICE_X61Y16         LUT4 (Prop_lut4_I1_O)        0.347     8.835 r  writeMemory/reg_file[0][5]_i_7/O
                         net (fo=2, routed)           0.669     9.504    control/reg_file_reg[15][5]_0
    SLICE_X61Y16         LUT5 (Prop_lut5_I2_O)        0.360     9.864 r  control/reg_file[0][1]_i_2/O
                         net (fo=2, routed)           0.818    10.681    control/reg_file[0][1]_i_2_n_0
    SLICE_X59Y16         LUT6 (Prop_lut6_I0_O)        0.326    11.007 r  control/reg_file[0][1]_i_1/O
                         net (fo=17, routed)          1.006    12.013    uartComp/tx_interface/reg_file_reg[15][7]_0[1]
    SLICE_X57Y10         FDCE                                         r  uartComp/tx_interface/reg_file_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.451    14.792    uartComp/tx_interface/clk_IBUF_BUFG
    SLICE_X57Y10         FDCE                                         r  uartComp/tx_interface/reg_file_reg[3][1]/C
                         clock pessimism              0.260    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X57Y10         FDCE (Setup_fdce_C_D)       -0.081    14.936    uartComp/tx_interface/reg_file_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.936    
                         arrival time                         -12.013    
  -------------------------------------------------------------------
                         slack                                  2.923    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 uartComp/UartRxComp/s_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartComp/tx_interface/reg_file_reg[5][0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.662ns (24.639%)  route 5.083ns (75.361%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    uartComp/UartRxComp/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  uartComp/UartRxComp/s_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  uartComp/UartRxComp/s_reg_reg[15]/Q
                         net (fo=2, routed)           1.008     6.603    uartComp/UartRxComp/s_reg_reg_n_0_[15]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.755 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=3, routed)           0.634     7.389    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.715 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=7, routed)           0.826     8.541    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.153     8.694 f  uartComp/UartRxComp/cnt0_carry_i_7/O
                         net (fo=2, routed)           0.457     9.151    uartComp/UartRxComp/cnt0_carry_i_7_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.327     9.478 r  uartComp/UartRxComp/memory_reg_0_255_0_0_i_3/O
                         net (fo=3, routed)           0.742    10.221    control/cnt_reg[7]
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  control/reg_file[0][7]_i_3/O
                         net (fo=20, routed)          0.888    11.232    uartComp/tx_interface/reg_file_reg[0][0]_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I1_O)        0.124    11.356 r  uartComp/tx_interface/reg_file[5][7]_i_1/O
                         net (fo=8, routed)           0.528    11.885    uartComp/tx_interface/reg_file[5]_10
    SLICE_X57Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[5][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.450    14.791    uartComp/tx_interface/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[5][0]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X57Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.811    uartComp/tx_interface/reg_file_reg[5][0]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 uartComp/UartRxComp/s_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartComp/tx_interface/reg_file_reg[5][1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.662ns (24.639%)  route 5.083ns (75.361%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    uartComp/UartRxComp/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  uartComp/UartRxComp/s_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  uartComp/UartRxComp/s_reg_reg[15]/Q
                         net (fo=2, routed)           1.008     6.603    uartComp/UartRxComp/s_reg_reg_n_0_[15]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.755 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=3, routed)           0.634     7.389    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.715 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=7, routed)           0.826     8.541    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.153     8.694 f  uartComp/UartRxComp/cnt0_carry_i_7/O
                         net (fo=2, routed)           0.457     9.151    uartComp/UartRxComp/cnt0_carry_i_7_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.327     9.478 r  uartComp/UartRxComp/memory_reg_0_255_0_0_i_3/O
                         net (fo=3, routed)           0.742    10.221    control/cnt_reg[7]
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  control/reg_file[0][7]_i_3/O
                         net (fo=20, routed)          0.888    11.232    uartComp/tx_interface/reg_file_reg[0][0]_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I1_O)        0.124    11.356 r  uartComp/tx_interface/reg_file[5][7]_i_1/O
                         net (fo=8, routed)           0.528    11.885    uartComp/tx_interface/reg_file[5]_10
    SLICE_X57Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.450    14.791    uartComp/tx_interface/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[5][1]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X57Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.811    uartComp/tx_interface/reg_file_reg[5][1]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 uartComp/UartRxComp/s_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartComp/tx_interface/reg_file_reg[5][2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.662ns (24.639%)  route 5.083ns (75.361%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    uartComp/UartRxComp/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  uartComp/UartRxComp/s_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  uartComp/UartRxComp/s_reg_reg[15]/Q
                         net (fo=2, routed)           1.008     6.603    uartComp/UartRxComp/s_reg_reg_n_0_[15]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.755 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=3, routed)           0.634     7.389    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.715 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=7, routed)           0.826     8.541    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.153     8.694 f  uartComp/UartRxComp/cnt0_carry_i_7/O
                         net (fo=2, routed)           0.457     9.151    uartComp/UartRxComp/cnt0_carry_i_7_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.327     9.478 r  uartComp/UartRxComp/memory_reg_0_255_0_0_i_3/O
                         net (fo=3, routed)           0.742    10.221    control/cnt_reg[7]
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  control/reg_file[0][7]_i_3/O
                         net (fo=20, routed)          0.888    11.232    uartComp/tx_interface/reg_file_reg[0][0]_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I1_O)        0.124    11.356 r  uartComp/tx_interface/reg_file[5][7]_i_1/O
                         net (fo=8, routed)           0.528    11.885    uartComp/tx_interface/reg_file[5]_10
    SLICE_X57Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[5][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.450    14.791    uartComp/tx_interface/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[5][2]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X57Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.811    uartComp/tx_interface/reg_file_reg[5][2]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 uartComp/UartRxComp/s_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartComp/tx_interface/reg_file_reg[5][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.745ns  (logic 1.662ns (24.639%)  route 5.083ns (75.361%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    uartComp/UartRxComp/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  uartComp/UartRxComp/s_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  uartComp/UartRxComp/s_reg_reg[15]/Q
                         net (fo=2, routed)           1.008     6.603    uartComp/UartRxComp/s_reg_reg_n_0_[15]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.755 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=3, routed)           0.634     7.389    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.715 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=7, routed)           0.826     8.541    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.153     8.694 f  uartComp/UartRxComp/cnt0_carry_i_7/O
                         net (fo=2, routed)           0.457     9.151    uartComp/UartRxComp/cnt0_carry_i_7_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.327     9.478 r  uartComp/UartRxComp/memory_reg_0_255_0_0_i_3/O
                         net (fo=3, routed)           0.742    10.221    control/cnt_reg[7]
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  control/reg_file[0][7]_i_3/O
                         net (fo=20, routed)          0.888    11.232    uartComp/tx_interface/reg_file_reg[0][0]_0
    SLICE_X57Y11         LUT6 (Prop_lut6_I1_O)        0.124    11.356 r  uartComp/tx_interface/reg_file[5][7]_i_1/O
                         net (fo=8, routed)           0.528    11.885    uartComp/tx_interface/reg_file[5]_10
    SLICE_X57Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[5][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.450    14.791    uartComp/tx_interface/clk_IBUF_BUFG
    SLICE_X57Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[5][3]/C
                         clock pessimism              0.260    15.051    
                         clock uncertainty           -0.035    15.016    
    SLICE_X57Y11         FDCE (Setup_fdce_C_CE)      -0.205    14.811    uartComp/tx_interface/reg_file_reg[5][3]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 uartComp/UartRxComp/s_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartComp/tx_interface/reg_file_reg[1][3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 1.662ns (24.570%)  route 5.102ns (75.430%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    uartComp/UartRxComp/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  uartComp/UartRxComp/s_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  uartComp/UartRxComp/s_reg_reg[15]/Q
                         net (fo=2, routed)           1.008     6.603    uartComp/UartRxComp/s_reg_reg_n_0_[15]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.755 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=3, routed)           0.634     7.389    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.715 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=7, routed)           0.826     8.541    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.153     8.694 f  uartComp/UartRxComp/cnt0_carry_i_7/O
                         net (fo=2, routed)           0.457     9.151    uartComp/UartRxComp/cnt0_carry_i_7_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.327     9.478 r  uartComp/UartRxComp/memory_reg_0_255_0_0_i_3/O
                         net (fo=3, routed)           0.742    10.221    control/cnt_reg[7]
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  control/reg_file[0][7]_i_3/O
                         net (fo=20, routed)          0.741    11.085    uartComp/tx_interface/reg_file_reg[0][0]_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.124    11.209 r  uartComp/tx_interface/reg_file[1][7]_i_1/O
                         net (fo=8, routed)           0.694    11.904    uartComp/tx_interface/reg_file[1]_14
    SLICE_X54Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.449    14.790    uartComp/tx_interface/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[1][3]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y11         FDCE (Setup_fdce_C_CE)      -0.169    14.846    uartComp/tx_interface/reg_file_reg[1][3]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 uartComp/UartRxComp/s_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartComp/tx_interface/reg_file_reg[1][4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.764ns  (logic 1.662ns (24.570%)  route 5.102ns (75.430%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.618     5.139    uartComp/UartRxComp/clk_IBUF_BUFG
    SLICE_X62Y25         FDCE                                         r  uartComp/UartRxComp/s_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y25         FDCE (Prop_fdce_C_Q)         0.456     5.595 f  uartComp/UartRxComp/s_reg_reg[15]/Q
                         net (fo=2, routed)           1.008     6.603    uartComp/UartRxComp/s_reg_reg_n_0_[15]
    SLICE_X62Y23         LUT4 (Prop_lut4_I2_O)        0.152     6.755 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5/O
                         net (fo=3, routed)           0.634     7.389    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_5_n_0
    SLICE_X60Y22         LUT5 (Prop_lut5_I3_O)        0.326     7.715 f  uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2/O
                         net (fo=7, routed)           0.826     8.541    uartComp/UartRxComp/FSM_sequential_state_reg[0]_i_2_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.153     8.694 f  uartComp/UartRxComp/cnt0_carry_i_7/O
                         net (fo=2, routed)           0.457     9.151    uartComp/UartRxComp/cnt0_carry_i_7_n_0
    SLICE_X62Y18         LUT6 (Prop_lut6_I5_O)        0.327     9.478 r  uartComp/UartRxComp/memory_reg_0_255_0_0_i_3/O
                         net (fo=3, routed)           0.742    10.221    control/cnt_reg[7]
    SLICE_X60Y14         LUT5 (Prop_lut5_I0_O)        0.124    10.345 r  control/reg_file[0][7]_i_3/O
                         net (fo=20, routed)          0.741    11.085    uartComp/tx_interface/reg_file_reg[0][0]_0
    SLICE_X56Y13         LUT6 (Prop_lut6_I1_O)        0.124    11.209 r  uartComp/tx_interface/reg_file[1][7]_i_1/O
                         net (fo=8, routed)           0.694    11.904    uartComp/tx_interface/reg_file[1]_14
    SLICE_X54Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         1.449    14.790    uartComp/tx_interface/clk_IBUF_BUFG
    SLICE_X54Y11         FDCE                                         r  uartComp/tx_interface/reg_file_reg[1][4]/C
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X54Y11         FDCE (Setup_fdce_C_CE)      -0.169    14.846    uartComp/tx_interface/reg_file_reg[1][4]
  -------------------------------------------------------------------
                         required time                         14.846    
                         arrival time                         -11.904    
  -------------------------------------------------------------------
                         slack                                  2.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 addr_counter/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeMemory/memory_reg_0_255_2_2/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.576%)  route 0.175ns (55.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.587     1.470    addr_counter/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  addr_counter/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addr_counter/cnt_reg[4]/Q
                         net (fo=36, routed)          0.175     1.786    writeMemory/memory_reg_0_255_2_2/A4
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.855     1.982    writeMemory/memory_reg_0_255_2_2/WCLK
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.683    writeMemory/memory_reg_0_255_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 addr_counter/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeMemory/memory_reg_0_255_2_2/RAMS64E_B/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.576%)  route 0.175ns (55.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.587     1.470    addr_counter/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  addr_counter/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addr_counter/cnt_reg[4]/Q
                         net (fo=36, routed)          0.175     1.786    writeMemory/memory_reg_0_255_2_2/A4
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.855     1.982    writeMemory/memory_reg_0_255_2_2/WCLK
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.683    writeMemory/memory_reg_0_255_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 addr_counter/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeMemory/memory_reg_0_255_2_2/RAMS64E_C/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.576%)  route 0.175ns (55.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.587     1.470    addr_counter/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  addr_counter/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addr_counter/cnt_reg[4]/Q
                         net (fo=36, routed)          0.175     1.786    writeMemory/memory_reg_0_255_2_2/A4
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_C/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.855     1.982    writeMemory/memory_reg_0_255_2_2/WCLK
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.683    writeMemory/memory_reg_0_255_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 addr_counter/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeMemory/memory_reg_0_255_2_2/RAMS64E_D/ADR4
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.576%)  route 0.175ns (55.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.587     1.470    addr_counter/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  addr_counter/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addr_counter/cnt_reg[4]/Q
                         net (fo=36, routed)          0.175     1.786    writeMemory/memory_reg_0_255_2_2/A4
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_D/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.855     1.982    writeMemory/memory_reg_0_255_2_2/WCLK
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200     1.683    writeMemory/memory_reg_0_255_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 uartComp/UartTxComp/b_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uartComp/UartTxComp/b_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.565     1.448    uartComp/UartTxComp/clk_IBUF_BUFG
    SLICE_X57Y12         FDCE                                         r  uartComp/UartTxComp/b_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y12         FDCE (Prop_fdce_C_Q)         0.141     1.589 r  uartComp/UartTxComp/b_reg_reg[4]/Q
                         net (fo=1, routed)           0.052     1.641    uartComp/tx_interface/Q[3]
    SLICE_X56Y12         LUT5 (Prop_lut5_I0_O)        0.045     1.686 r  uartComp/tx_interface/b_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.686    uartComp/UartTxComp/D[3]
    SLICE_X56Y12         FDCE                                         r  uartComp/UartTxComp/b_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.833     1.960    uartComp/UartTxComp/clk_IBUF_BUFG
    SLICE_X56Y12         FDCE                                         r  uartComp/UartTxComp/b_reg_reg[3]/C
                         clock pessimism             -0.499     1.461    
    SLICE_X56Y12         FDCE (Hold_fdce_C_D)         0.121     1.582    uartComp/UartTxComp/b_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.686    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 addr_counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeMemory/memory_reg_0_255_2_2/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.458%)  route 0.216ns (60.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.587     1.470    addr_counter/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  addr_counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addr_counter/cnt_reg[3]/Q
                         net (fo=36, routed)          0.216     1.827    writeMemory/memory_reg_0_255_2_2/A3
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.855     1.982    writeMemory/memory_reg_0_255_2_2/WCLK
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_A/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.723    writeMemory/memory_reg_0_255_2_2/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 addr_counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeMemory/memory_reg_0_255_2_2/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.458%)  route 0.216ns (60.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.587     1.470    addr_counter/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  addr_counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addr_counter/cnt_reg[3]/Q
                         net (fo=36, routed)          0.216     1.827    writeMemory/memory_reg_0_255_2_2/A3
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.855     1.982    writeMemory/memory_reg_0_255_2_2/WCLK
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_B/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.723    writeMemory/memory_reg_0_255_2_2/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 addr_counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeMemory/memory_reg_0_255_2_2/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.458%)  route 0.216ns (60.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.587     1.470    addr_counter/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  addr_counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addr_counter/cnt_reg[3]/Q
                         net (fo=36, routed)          0.216     1.827    writeMemory/memory_reg_0_255_2_2/A3
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.855     1.982    writeMemory/memory_reg_0_255_2_2/WCLK
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_C/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.723    writeMemory/memory_reg_0_255_2_2/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 addr_counter/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeMemory/memory_reg_0_255_2_2/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.458%)  route 0.216ns (60.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.587     1.470    addr_counter/clk_IBUF_BUFG
    SLICE_X61Y18         FDRE                                         r  addr_counter/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addr_counter/cnt_reg[3]/Q
                         net (fo=36, routed)          0.216     1.827    writeMemory/memory_reg_0_255_2_2/A3
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.855     1.982    writeMemory/memory_reg_0_255_2_2/WCLK
    SLICE_X60Y18         RAMS64E                                      r  writeMemory/memory_reg_0_255_2_2/RAMS64E_D/CLK
                         clock pessimism             -0.499     1.483    
    SLICE_X60Y18         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240     1.723    writeMemory/memory_reg_0_255_2_2/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -1.723    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 addr_counter/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            writeMemory/memory_reg_0_255_1_1/RAMS64E_A/ADR0
                            (rising edge-triggered cell RAMS64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.141ns (29.788%)  route 0.332ns (70.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.587     1.470    addr_counter/clk_IBUF_BUFG
    SLICE_X58Y18         FDRE                                         r  addr_counter/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  addr_counter/cnt_reg[0]/Q
                         net (fo=36, routed)          0.332     1.943    writeMemory/memory_reg_0_255_1_1/A0
    SLICE_X60Y17         RAMS64E                                      r  writeMemory/memory_reg_0_255_1_1/RAMS64E_A/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=304, routed)         0.856     1.983    writeMemory/memory_reg_0_255_1_1/WCLK
    SLICE_X60Y17         RAMS64E                                      r  writeMemory/memory_reg_0_255_1_1/RAMS64E_A/CLK
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y17         RAMS64E (Hold_rams64e_CLK_ADR0)
                                                      0.310     1.795    writeMemory/memory_reg_0_255_1_1/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X58Y18   addr_counter/cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y18   addr_counter/cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y18   addr_counter/cnt_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y18   addr_counter/cnt_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y18   addr_counter/cnt_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y19   addr_counter/cnt_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y19   addr_counter/cnt_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X61Y19   addr_counter/cnt_reg[7]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X61Y15   control/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y17   writeMemory/memory_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y17   writeMemory/memory_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y20   writeMemory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y17   writeMemory/memory_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y17   writeMemory/memory_reg_0_255_1_1/RAMS64E_A/CLK



