 
****************************************
Report : timing
        -path full_clock_expanded
        -delay min
        -max_paths 50
        -sort_by slack
Design : Booth2SmallArea
Version: L-2016.03-SP1
Date   : Thu Dec 16 23:55:46 2021
****************************************

Operating Conditions: ssg0p81v125c   Library: tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
Wire Load Model Mode: segmented

  Startpoint: cal_cnt_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cal_cnt_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cal_cnt_reg_0_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  cal_cnt_reg_0_/Q (DFCNQD1BWP7T35P140)                   0.14       2.14 r
  U65/ZN (NR2D1BWP7T35P140)                               0.01       2.15 f
  cal_cnt_reg_0_/D (DFCNQD1BWP7T35P140)                   0.00       2.15 f
  data arrival time                                                  2.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cal_cnt_reg_0_/CP (DFCNQD1BWP7T35P140)                  0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.92


  Startpoint: cal_en_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cal_en_regNext_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cal_en_reg/CP (DFCND1BWP7T35P140)                       0.00       2.00 r
  cal_en_reg/Q (DFCND1BWP7T35P140)                        0.14       2.14 f
  cal_en_regNext_reg/D (DFQD1BWP7T35P140)                 0.00       2.14 f
  data arrival time                                                  2.14

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cal_en_regNext_reg/CP (DFQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.06       3.06
  data required time                                                 3.06
  --------------------------------------------------------------------------
  data required time                                                 3.06
  data arrival time                                                 -2.14
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.92


  Startpoint: cal_cnt_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cal_cnt_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cal_cnt_reg_2_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  cal_cnt_reg_2_/Q (DFCNQD1BWP7T35P140)                   0.13       2.13 f
  U133/Z (OA21D0BWP7T35P140)                              0.03       2.17 f
  cal_cnt_reg_2_/D (DFCNQD1BWP7T35P140)                   0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cal_cnt_reg_2_/CP (DFCNQD1BWP7T35P140)                  0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.91


  Startpoint: cal_en_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cal_cnt_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cal_en_reg/CP (DFCND1BWP7T35P140)                       0.00       2.00 r
  cal_en_reg/Q (DFCND1BWP7T35P140)                        0.14       2.14 f
  U131/Z (OA211D0BWP7T35P140)                             0.03       2.18 f
  cal_cnt_reg_1_/D (DFCNQD1BWP7T35P140)                   0.00       2.18 f
  data arrival time                                                  2.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cal_cnt_reg_1_/CP (DFCNQD1BWP7T35P140)                  0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.90


  Startpoint: shiftReg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_0_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_0_/Q (DFCNQD1BWP7T35P140)                  0.14       2.14 r
  U74/Z (AO21D1BWP7T35P140)                               0.03       2.17 r
  U145/ZN (AOI22D1BWP7T35P140)                            0.02       2.19 f
  shiftReg_reg_15_/D (DFCNQD1BWP7T35P140)                 0.00       2.19 f
  data arrival time                                                  2.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_15_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: cal_cnt_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: cal_en_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cal_cnt_reg_2_/CP (DFCNQD1BWP7T35P140)                  0.00       2.00 r
  cal_cnt_reg_2_/Q (DFCNQD1BWP7T35P140)                   0.13       2.13 r
  U66/ZN (AOI31D1BWP7T35P140)                             0.03       2.17 f
  U67/ZN (IND2D1BWP7T35P140)                              0.03       2.19 f
  cal_en_reg/D (DFCND1BWP7T35P140)                        0.00       2.19 f
  data arrival time                                                  2.19

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  cal_en_reg/CP (DFCND1BWP7T35P140)                       0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.88


  Startpoint: shiftReg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_0_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_0_/Q (DFCNQD1BWP7T35P140)                  0.14       2.14 r
  U74/Z (AO21D1BWP7T35P140)                               0.03       2.17 r
  U75/ZN (INVD1BWP7T35P140)                               0.02       2.19 f
  U128/ZN (NR2D1BWP7T35P140)                              0.02       2.21 r
  U129/ZN (MUX2ND1BWP7T35P140)                            0.02       2.23 f
  shiftReg_reg_16_/D (DFCNQD1BWP7T35P140)                 0.00       2.23 f
  data arrival time                                                  2.23

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_16_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.23
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.84


  Startpoint: cal_en_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_gate_shiftReg_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cal_en_reg/CP (DFCND1BWP7T35P140)                       0.00       2.00 r
  cal_en_reg/QN (DFCND1BWP7T35P140)                       0.16       2.16 r
  U79/ZN (NR2D1BWP7T35P140)                               0.01       2.17 f
  clk_gate_shiftReg_reg/EN (SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1)     0.00     2.17 f
  clk_gate_shiftReg_reg/latch/E (CKLNQD1BWP7T35P140)      0.00       2.17 f
  data arrival time                                                  2.17

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  clk_gate_shiftReg_reg/latch/CP (CKLNQD1BWP7T35P140)     0.00       3.00 r
  clock gating hold time                                  0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.17
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.83


  Startpoint: cal_en_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_gate_cal_cnt_reg/latch
            (gating element for clock clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cal_en_reg/CP (DFCND1BWP7T35P140)                       0.00       2.00 r
  cal_en_reg/QN (DFCND1BWP7T35P140)                       0.16       2.16 r
  U146/ZN (ND2D1BWP7T35P140)                              0.02       2.18 f
  clk_gate_cal_cnt_reg/EN (SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0)     0.00     2.18 f
  clk_gate_cal_cnt_reg/latch/E (CKLNQD1BWP7T35P140)       0.00       2.18 f
  data arrival time                                                  2.18

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  clk_gate_cal_cnt_reg/latch/CP (CKLNQD1BWP7T35P140)      0.00       3.00 r
  clock gating hold time                                  0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -2.18
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: shiftReg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_0_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_0_/Q (DFCNQD1BWP7T35P140)                  0.14       2.14 f
  U74/Z (AO21D1BWP7T35P140)                               0.03       2.16 f
  U75/ZN (INVD1BWP7T35P140)                               0.03       2.19 r
  U77/ZN (AOI211D0BWP7T35P140)                            0.02       2.22 f
  U78/ZN (MUX2ND1BWP7T35P140)                             0.03       2.25 f
  shiftReg_reg_9_/D (DFCNQD1BWP7T35P140)                  0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_9_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: shiftReg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_0_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_0_/Q (DFCNQD1BWP7T35P140)                  0.14       2.14 f
  U74/Z (AO21D1BWP7T35P140)                               0.03       2.16 f
  U75/ZN (INVD1BWP7T35P140)                               0.03       2.19 r
  U111/ZN (AOI211D0BWP7T35P140)                           0.02       2.22 f
  U112/ZN (MUX2ND1BWP7T35P140)                            0.03       2.25 f
  shiftReg_reg_13_/D (DFCNQD1BWP7T35P140)                 0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_13_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: shiftReg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_0_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_0_/Q (DFCNQD1BWP7T35P140)                  0.14       2.14 f
  U74/Z (AO21D1BWP7T35P140)                               0.03       2.16 f
  U75/ZN (INVD1BWP7T35P140)                               0.03       2.19 r
  U95/ZN (AOI211D0BWP7T35P140)                            0.02       2.22 f
  U96/ZN (MUX2ND1BWP7T35P140)                             0.03       2.25 f
  shiftReg_reg_11_/D (DFCNQD1BWP7T35P140)                 0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_11_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: shiftReg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_0_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_0_/Q (DFCNQD1BWP7T35P140)                  0.14       2.14 f
  U74/Z (AO21D1BWP7T35P140)                               0.03       2.16 f
  U75/ZN (INVD1BWP7T35P140)                               0.03       2.19 r
  U87/ZN (AOI211D0BWP7T35P140)                            0.02       2.22 f
  U88/ZN (MUX2ND1BWP7T35P140)                             0.03       2.25 f
  shiftReg_reg_10_/D (DFCNQD1BWP7T35P140)                 0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_10_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: shiftReg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_0_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_0_/Q (DFCNQD1BWP7T35P140)                  0.14       2.14 f
  U74/Z (AO21D1BWP7T35P140)                               0.03       2.16 f
  U75/ZN (INVD1BWP7T35P140)                               0.03       2.19 r
  U103/ZN (AOI211D0BWP7T35P140)                           0.02       2.22 f
  U104/ZN (MUX2ND1BWP7T35P140)                            0.03       2.25 f
  shiftReg_reg_12_/D (DFCNQD1BWP7T35P140)                 0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_12_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: shiftReg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_0_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_0_/Q (DFCNQD1BWP7T35P140)                  0.14       2.14 f
  U74/Z (AO21D1BWP7T35P140)                               0.03       2.16 f
  U75/ZN (INVD1BWP7T35P140)                               0.03       2.19 r
  U119/ZN (AOI211D0BWP7T35P140)                           0.02       2.22 f
  U120/ZN (MUX2ND1BWP7T35P140)                            0.03       2.25 f
  shiftReg_reg_14_/D (DFCNQD1BWP7T35P140)                 0.00       2.25 f
  data arrival time                                                  2.25

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_14_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -2.25
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: shiftReg_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_0_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_0_/Q (DFCNQD1BWP7T35P140)                  0.14       2.14 f
  U74/Z (AO21D1BWP7T35P140)                               0.03       2.16 f
  U134/Z (AN2D0BWP7T35P140)                               0.03       2.19 f
  U135/ZN (NR2D1BWP7T35P140)                              0.02       2.21 r
  U136/ZN (AOI211D0BWP7T35P140)                           0.02       2.23 f
  U137/Z (AO21D1BWP7T35P140)                              0.03       2.26 f
  shiftReg_reg_8_/D (DFCNQD1BWP7T35P140)                  0.00       2.26 f
  data arrival time                                                  2.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_8_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.82


  Startpoint: shiftReg_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_1_/Q (DFCNQD1BWP7T35P140)                  0.35       2.35 f
  shiftReg_reg_0_/D (DFCNQD1BWP7T35P140)                  0.00       2.35 f
  data arrival time                                                  2.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_0_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.04       3.04
  data required time                                                 3.04
  --------------------------------------------------------------------------
  data required time                                                 3.04
  data arrival time                                                 -2.35
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.69


  Startpoint: shiftReg_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_8_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_8_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  U138/Z (MUX2D1BWP7T35P140)                              0.13       2.47 f
  shiftReg_reg_7_/D (DFCNQD1BWP7T35P140)                  0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_7_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: shiftReg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_7_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_7_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  U139/Z (MUX2D1BWP7T35P140)                              0.13       2.47 f
  shiftReg_reg_6_/D (DFCNQD1BWP7T35P140)                  0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_6_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: shiftReg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_6_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_6_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  U140/Z (MUX2D1BWP7T35P140)                              0.13       2.47 f
  shiftReg_reg_5_/D (DFCNQD1BWP7T35P140)                  0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_5_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: shiftReg_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_5_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_5_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  U141/Z (MUX2D1BWP7T35P140)                              0.13       2.47 f
  shiftReg_reg_4_/D (DFCNQD1BWP7T35P140)                  0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_4_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: shiftReg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_4_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_4_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  U142/Z (MUX2D1BWP7T35P140)                              0.13       2.47 f
  shiftReg_reg_3_/D (DFCNQD1BWP7T35P140)                  0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_3_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: shiftReg_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_3_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_3_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  U143/Z (MUX2D1BWP7T35P140)                              0.13       2.47 f
  shiftReg_reg_2_/D (DFCNQD1BWP7T35P140)                  0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_2_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: shiftReg_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: shiftReg_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_2_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_2_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  U144/Z (MUX2D1BWP7T35P140)                              0.13       2.47 f
  shiftReg_reg_1_/D (DFCNQD1BWP7T35P140)                  0.00       2.47 f
  data arrival time                                                  2.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.60


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: shiftReg_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_din_vld (in)                                         0.00       6.00 r
  U58/ZN (INVD1BWP7T35P140)                               0.00       6.00 f
  U59/ZN (INVD1BWP7T35P140)                               0.05       6.05 r
  U128/ZN (NR2D1BWP7T35P140)                              0.02       6.07 f
  U129/ZN (MUX2ND1BWP7T35P140)                            0.03       6.10 f
  shiftReg_reg_16_/D (DFCNQD1BWP7T35P140)                 0.00       6.10 f
  data arrival time                                                  6.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_16_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -6.10
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: shiftReg_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_din_vld (in)                                         0.00       6.00 r
  U58/ZN (INVD1BWP7T35P140)                               0.00       6.00 f
  U59/ZN (INVD1BWP7T35P140)                               0.05       6.05 r
  U136/ZN (AOI211D0BWP7T35P140)                           0.03       6.07 f
  U137/Z (AO21D1BWP7T35P140)                              0.03       6.10 f
  shiftReg_reg_8_/D (DFCNQD1BWP7T35P140)                  0.00       6.10 f
  data arrival time                                                  6.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_8_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.08       3.08
  data required time                                                 3.08
  --------------------------------------------------------------------------
  data required time                                                 3.08
  data arrival time                                                 -6.10
  --------------------------------------------------------------------------
  slack (MET)                                                        3.03


  Startpoint: io_dinB[7] (input port clocked by clk)
  Endpoint: shiftReg_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinB[7] (in)                                         0.00       6.00 r
  U125/Z (XOR2D0BWP7T35P140)                              0.01       6.01 f
  U126/ZN (XNR2D0BWP7T35P140)                             0.05       6.06 f
  U127/ZN (MUX2ND1BWP7T35P140)                            0.03       6.09 r
  U145/ZN (AOI22D1BWP7T35P140)                            0.03       6.11 f
  shiftReg_reg_15_/D (DFCNQD1BWP7T35P140)                 0.00       6.11 f
  data arrival time                                                  6.11

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_15_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -6.11
  --------------------------------------------------------------------------
  slack (MET)                                                        3.04


  Startpoint: io_dinA[6] (input port clocked by clk)
  Endpoint: shiftReg_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinA[6] (in)                                         0.00       6.00 r
  U138/Z (MUX2D1BWP7T35P140)                              0.04       6.04 r
  shiftReg_reg_7_/D (DFCNQD1BWP7T35P140)                  0.00       6.04 r
  data arrival time                                                  6.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_7_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                      -0.02       2.98
  data required time                                                 2.98
  --------------------------------------------------------------------------
  data required time                                                 2.98
  data arrival time                                                 -6.04
  --------------------------------------------------------------------------
  slack (MET)                                                        3.06


  Startpoint: io_dinA[5] (input port clocked by clk)
  Endpoint: shiftReg_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinA[5] (in)                                         0.00       6.00 r
  U139/Z (MUX2D1BWP7T35P140)                              0.04       6.04 r
  shiftReg_reg_6_/D (DFCNQD1BWP7T35P140)                  0.00       6.04 r
  data arrival time                                                  6.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_6_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                      -0.02       2.98
  data required time                                                 2.98
  --------------------------------------------------------------------------
  data required time                                                 2.98
  data arrival time                                                 -6.04
  --------------------------------------------------------------------------
  slack (MET)                                                        3.06


  Startpoint: io_dinA[4] (input port clocked by clk)
  Endpoint: shiftReg_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinA[4] (in)                                         0.00       6.00 r
  U140/Z (MUX2D1BWP7T35P140)                              0.04       6.04 r
  shiftReg_reg_5_/D (DFCNQD1BWP7T35P140)                  0.00       6.04 r
  data arrival time                                                  6.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_5_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                      -0.02       2.98
  data required time                                                 2.98
  --------------------------------------------------------------------------
  data required time                                                 2.98
  data arrival time                                                 -6.04
  --------------------------------------------------------------------------
  slack (MET)                                                        3.06


  Startpoint: io_dinA[3] (input port clocked by clk)
  Endpoint: shiftReg_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinA[3] (in)                                         0.00       6.00 r
  U141/Z (MUX2D1BWP7T35P140)                              0.04       6.04 r
  shiftReg_reg_4_/D (DFCNQD1BWP7T35P140)                  0.00       6.04 r
  data arrival time                                                  6.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_4_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                      -0.02       2.98
  data required time                                                 2.98
  --------------------------------------------------------------------------
  data required time                                                 2.98
  data arrival time                                                 -6.04
  --------------------------------------------------------------------------
  slack (MET)                                                        3.06


  Startpoint: io_dinA[2] (input port clocked by clk)
  Endpoint: shiftReg_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinA[2] (in)                                         0.00       6.00 r
  U142/Z (MUX2D1BWP7T35P140)                              0.04       6.04 r
  shiftReg_reg_3_/D (DFCNQD1BWP7T35P140)                  0.00       6.04 r
  data arrival time                                                  6.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_3_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                      -0.02       2.98
  data required time                                                 2.98
  --------------------------------------------------------------------------
  data required time                                                 2.98
  data arrival time                                                 -6.04
  --------------------------------------------------------------------------
  slack (MET)                                                        3.06


  Startpoint: io_dinA[1] (input port clocked by clk)
  Endpoint: shiftReg_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinA[1] (in)                                         0.00       6.00 r
  U143/Z (MUX2D1BWP7T35P140)                              0.04       6.04 r
  shiftReg_reg_2_/D (DFCNQD1BWP7T35P140)                  0.00       6.04 r
  data arrival time                                                  6.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_2_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                      -0.02       2.98
  data required time                                                 2.98
  --------------------------------------------------------------------------
  data required time                                                 2.98
  data arrival time                                                 -6.04
  --------------------------------------------------------------------------
  slack (MET)                                                        3.06


  Startpoint: io_dinA[0] (input port clocked by clk)
  Endpoint: shiftReg_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinA[0] (in)                                         0.00       6.00 r
  U144/Z (MUX2D1BWP7T35P140)                              0.04       6.04 r
  shiftReg_reg_1_/D (DFCNQD1BWP7T35P140)                  0.00       6.04 r
  data arrival time                                                  6.04

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_1_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                      -0.02       2.98
  data required time                                                 2.98
  --------------------------------------------------------------------------
  data required time                                                 2.98
  data arrival time                                                 -6.04
  --------------------------------------------------------------------------
  slack (MET)                                                        3.06


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: clk_gate_shiftReg_reg/latch
            (gating element for clock clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_din_vld (in)                                         0.00       6.00 r
  U58/ZN (INVD1BWP7T35P140)                               0.00       6.00 f
  U59/ZN (INVD1BWP7T35P140)                               0.05       6.05 r
  U79/ZN (NR2D1BWP7T35P140)                               0.02       6.06 f
  clk_gate_shiftReg_reg/EN (SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1)     0.00     6.06 f
  clk_gate_shiftReg_reg/latch/E (CKLNQD1BWP7T35P140)      0.00       6.06 f
  data arrival time                                                  6.06

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  clk_gate_shiftReg_reg/latch/CP (CKLNQD1BWP7T35P140)     0.00       3.00 r
  clock gating hold time                                  0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -6.06
  --------------------------------------------------------------------------
  slack (MET)                                                        3.06


  Startpoint: io_dinB[2] (input port clocked by clk)
  Endpoint: shiftReg_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinB[2] (in)                                         0.00       6.00 r
  U44/ZN (INVD1BWP7T35P140)                               0.00       6.00 f
  U45/ZN (INVD1BWP7T35P140)                               0.04       6.04 r
  U84/Z (XOR2D0BWP7T35P140)                               0.04       6.08 f
  U87/ZN (AOI211D0BWP7T35P140)                            0.05       6.13 r
  U88/ZN (MUX2ND1BWP7T35P140)                             0.03       6.15 f
  shiftReg_reg_10_/D (DFCNQD1BWP7T35P140)                 0.00       6.15 f
  data arrival time                                                  6.15

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_10_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -6.15
  --------------------------------------------------------------------------
  slack (MET)                                                        3.08


  Startpoint: io_dinB[4] (input port clocked by clk)
  Endpoint: shiftReg_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinB[4] (in)                                         0.00       6.00 r
  U48/ZN (INVD1BWP7T35P140)                               0.00       6.00 f
  U49/ZN (INVD1BWP7T35P140)                               0.04       6.04 r
  U100/Z (XOR2D0BWP7T35P140)                              0.04       6.08 f
  U103/ZN (AOI211D0BWP7T35P140)                           0.05       6.13 r
  U104/ZN (MUX2ND1BWP7T35P140)                            0.03       6.16 f
  shiftReg_reg_12_/D (DFCNQD1BWP7T35P140)                 0.00       6.16 f
  data arrival time                                                  6.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_12_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -6.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.08


  Startpoint: io_dinB[6] (input port clocked by clk)
  Endpoint: shiftReg_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinB[6] (in)                                         0.00       6.00 r
  U52/ZN (INVD1BWP7T35P140)                               0.00       6.00 f
  U53/ZN (INVD1BWP7T35P140)                               0.04       6.04 r
  U116/Z (XOR2D0BWP7T35P140)                              0.04       6.08 f
  U119/ZN (AOI211D0BWP7T35P140)                           0.05       6.13 r
  U120/ZN (MUX2ND1BWP7T35P140)                            0.03       6.16 f
  shiftReg_reg_14_/D (DFCNQD1BWP7T35P140)                 0.00       6.16 f
  data arrival time                                                  6.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_14_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -6.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.08


  Startpoint: io_dinB[0] (input port clocked by clk)
  Endpoint: shiftReg_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinB[0] (in)                                         0.00       6.00 r
  U56/ZN (INVD1BWP7T35P140)                               0.00       6.00 f
  U57/ZN (INVD1BWP7T35P140)                               0.05       6.05 r
  U73/ZN (ND2D1BWP7T35P140)                               0.03       6.08 f
  U76/ZN (NR2D1BWP7T35P140)                               0.02       6.10 r
  U77/ZN (AOI211D0BWP7T35P140)                            0.02       6.12 f
  U78/ZN (MUX2ND1BWP7T35P140)                             0.03       6.16 f
  shiftReg_reg_9_/D (DFCNQD1BWP7T35P140)                  0.00       6.16 f
  data arrival time                                                  6.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_9_/CP (DFCNQD1BWP7T35P140)                 0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -6.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.08


  Startpoint: io_dinB[3] (input port clocked by clk)
  Endpoint: shiftReg_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinB[3] (in)                                         0.00       6.00 r
  U46/ZN (INVD1BWP7T35P140)                               0.00       6.00 f
  U47/ZN (INVD1BWP7T35P140)                               0.04       6.03 r
  U93/ZN (XNR2D0BWP7T35P140)                              0.04       6.08 f
  U94/ZN (NR2D1BWP7T35P140)                               0.03       6.10 r
  U95/ZN (AOI211D0BWP7T35P140)                            0.02       6.13 f
  U96/ZN (MUX2ND1BWP7T35P140)                             0.03       6.16 f
  shiftReg_reg_11_/D (DFCNQD1BWP7T35P140)                 0.00       6.16 f
  data arrival time                                                  6.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_11_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -6.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.09


  Startpoint: io_dinB[5] (input port clocked by clk)
  Endpoint: shiftReg_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_dinB[5] (in)                                         0.00       6.00 r
  U50/ZN (INVD1BWP7T35P140)                               0.00       6.00 f
  U51/ZN (INVD1BWP7T35P140)                               0.04       6.04 r
  U109/ZN (XNR2D0BWP7T35P140)                             0.04       6.08 f
  U110/ZN (NR2D1BWP7T35P140)                              0.03       6.11 r
  U111/ZN (AOI211D0BWP7T35P140)                           0.02       6.13 f
  U112/ZN (MUX2ND1BWP7T35P140)                            0.03       6.16 f
  shiftReg_reg_13_/D (DFCNQD1BWP7T35P140)                 0.00       6.16 f
  data arrival time                                                  6.16

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  shiftReg_reg_13_/CP (DFCNQD1BWP7T35P140)                0.00       3.00 r
  library hold time                                       0.07       3.07
  data required time                                                 3.07
  --------------------------------------------------------------------------
  data required time                                                 3.07
  data arrival time                                                 -6.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.09


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: clk_gate_cal_cnt_reg/latch
            (gating element for clock clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  input external delay                                    4.00       6.00 r
  io_din_vld (in)                                         0.00       6.00 r
  U58/ZN (INVD1BWP7T35P140)                               0.00       6.00 f
  U59/ZN (INVD1BWP7T35P140)                               0.05       6.05 r
  U63/ZN (INVD1BWP7T35P140)                               0.05       6.10 f
  U146/ZN (ND2D1BWP7T35P140)                              0.02       6.12 r
  clk_gate_cal_cnt_reg/EN (SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0)     0.00     6.12 r
  clk_gate_cal_cnt_reg/latch/E (CKLNQD1BWP7T35P140)       0.00       6.12 r
  data arrival time                                                  6.12

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  clk_gate_cal_cnt_reg/latch/CP (CKLNQD1BWP7T35P140)      0.00       3.00 r
  clock gating hold time                                  0.00       3.00
  data required time                                                 3.00
  --------------------------------------------------------------------------
  data required time                                                 3.00
  data arrival time                                                 -6.12
  --------------------------------------------------------------------------
  slack (MET)                                                        3.12


  Startpoint: io_din_vld (input port clocked by clk)
  Endpoint: cal_en_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: INPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  input external delay                     4.00       6.00 r
  io_din_vld (in)                          0.00       6.00 r
  U58/ZN (INVD1BWP7T35P140)                0.00       6.00 f
  U59/ZN (INVD1BWP7T35P140)                0.05       6.05 r
  U63/ZN (INVD1BWP7T35P140)                0.05       6.10 f
  U67/ZN (IND2D1BWP7T35P140)               0.02       6.12 r
  cal_en_reg/D (DFCND1BWP7T35P140)         0.00       6.12 r
  data arrival time                                   6.12

  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              2.00       2.00
  clock uncertainty                        1.00       3.00
  cal_en_reg/CP (DFCND1BWP7T35P140)        0.00       3.00 r
  library hold time                       -0.03       2.97
  data required time                                  2.97
  -----------------------------------------------------------
  data required time                                  2.97
  data arrival time                                  -6.12
  -----------------------------------------------------------
  slack (MET)                                         3.15


  Startpoint: cal_en_regNext_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout_vld
            (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_1 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  cal_en_regNext_reg/CP (DFQD1BWP7T35P140)                0.00       2.00 r
  cal_en_regNext_reg/Q (DFQD1BWP7T35P140)                 0.13       2.13 f
  U62/ZN (INR2D2BWP7T35P140)                              0.13       2.26 f
  io_dout_vld (out)                                       0.00       2.26 f
  data arrival time                                                  2.26

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  output external delay                                  -6.00      -3.00
  data required time                                                -3.00
  --------------------------------------------------------------------------
  data required time                                                -3.00
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                        5.26


  Startpoint: shiftReg_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[7] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_8_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_8_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  io_dout[7] (out)                                        0.00       2.34 f
  data arrival time                                                  2.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  output external delay                                  -6.00      -3.00
  data required time                                                -3.00
  --------------------------------------------------------------------------
  data required time                                                -3.00
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                        5.34


  Startpoint: shiftReg_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[6] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_7_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_7_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  io_dout[6] (out)                                        0.00       2.34 f
  data arrival time                                                  2.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  output external delay                                  -6.00      -3.00
  data required time                                                -3.00
  --------------------------------------------------------------------------
  data required time                                                -3.00
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                        5.34


  Startpoint: shiftReg_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[5] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_6_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_6_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  io_dout[5] (out)                                        0.00       2.34 f
  data arrival time                                                  2.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  output external delay                                  -6.00      -3.00
  data required time                                                -3.00
  --------------------------------------------------------------------------
  data required time                                                -3.00
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                        5.34


  Startpoint: shiftReg_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[4] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_5_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_5_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  io_dout[4] (out)                                        0.00       2.34 f
  data arrival time                                                  2.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  output external delay                                  -6.00      -3.00
  data required time                                                -3.00
  --------------------------------------------------------------------------
  data required time                                                -3.00
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                        5.34


  Startpoint: shiftReg_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[3] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_4_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_4_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  io_dout[3] (out)                                        0.00       2.34 f
  data arrival time                                                  2.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  output external delay                                  -6.00      -3.00
  data required time                                                -3.00
  --------------------------------------------------------------------------
  data required time                                                -3.00
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                        5.34


  Startpoint: shiftReg_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: io_dout[2] (output port clocked by clk)
  Path Group: OUTPUT_GROUP
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SNPS_CLOCK_GATE_HIGH_Booth2SmallArea_0 ZeroWireload tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs
  Booth2SmallArea    ZeroWireload          tcbn28hpcplusbwp7t35p140ssg0p81v125c_ccs

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  shiftReg_reg_3_/CP (DFCNQD1BWP7T35P140)                 0.00       2.00 r
  shiftReg_reg_3_/Q (DFCNQD1BWP7T35P140)                  0.34       2.34 f
  io_dout[2] (out)                                        0.00       2.34 f
  data arrival time                                                  2.34

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             2.00       2.00
  clock uncertainty                                       1.00       3.00
  output external delay                                  -6.00      -3.00
  data required time                                                -3.00
  --------------------------------------------------------------------------
  data required time                                                -3.00
  data arrival time                                                 -2.34
  --------------------------------------------------------------------------
  slack (MET)                                                        5.34


1
