Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 14:54:49 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.509ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum18_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.830ns (24.505%)  route 2.557ns (75.495%))
  Logic Levels:           9  (CARRY8=2 LUT3=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.220ns = ( 6.220 - 4.000 ) 
    Source Clock Delay      (SCD):    2.724ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.773ns (routing 0.711ns, distribution 1.062ns)
  Clock Net Delay (Destination): 1.560ns (routing 0.646ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=13677, routed)       1.773     2.724    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X127Y449       FDCE                                         r  Delay1No13_instance/Y_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y449       FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     2.803 r  Delay1No13_instance/Y_reg[29]/Q
                         net (fo=6, routed)           0.662     3.465    Delay1No12_instance/Y_reg[33]_0[29]
    SLICE_X121Y443       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.090     3.555 r  Delay1No12_instance/geqOp_carry__0_i_10__0/O
                         net (fo=1, routed)           0.016     3.571    Sum18_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[6]
    SLICE_X121Y443       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     3.688 r  Sum18_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.714    Sum18_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X121Y444       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.766 r  Sum18_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.358     4.124    Delay1No13_instance/CO[0]
    SLICE_X119Y447       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.066     4.190 f  Delay1No13_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.244     4.434    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X121Y447       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.586 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.293     4.879    Delay1No12_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X119Y447       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     4.914 r  Delay1No12_instance/shiftedFracY_d1[49]_i_7__0/O
                         net (fo=32, routed)          0.356     5.270    Delay1No13_instance/Y_reg[23]_0
    SLICE_X121Y441       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     5.370 r  Delay1No13_instance/shiftedFracY_d1[35]_i_2__0/O
                         net (fo=4, routed)           0.348     5.718    Delay1No13_instance/Sum18_1_impl_instance/level2[12]
    SLICE_X119Y444       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.089     5.807 r  Delay1No13_instance/shiftedFracY_d1[35]_i_1__0/O
                         net (fo=2, routed)           0.204     6.011    Delay1No12_instance/Y_reg[26]_0[12]
    SLICE_X117Y441       LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     6.061 r  Delay1No12_instance/shiftedFracY_d1[19]_i_1__0/O
                         net (fo=1, routed)           0.050     6.111    Sum18_1_impl_instance/FPAddSubOp_instance/D[8]
    SLICE_X117Y441       FDRE                                         r  Sum18_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=13677, routed)       1.560     6.220    Sum18_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X117Y441       FDRE                                         r  Sum18_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.410     6.630    
                         clock uncertainty           -0.035     6.595    
    SLICE_X117Y441       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025     6.620    Sum18_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -6.111    
  -------------------------------------------------------------------
                         slack                                  0.509    




