#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_000001c48c7e5540 .scope module, "or_gate_tb" "or_gate_tb" 2 3;
 .timescale -9 -12;
v000001c48c799b80_0 .var "A", 0 0;
v000001c48c7e5860_0 .var "B", 0 0;
v000001c48c7e5900_0 .net "Y", 0 0, L_000001c48c799c20;  1 drivers
S_000001c48c7e56d0 .scope module, "DUT" "or_gate" 2 9, 3 1 0, S_000001c48c7e5540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
L_000001c48c799c20 .functor OR 1, v000001c48c799b80_0, v000001c48c7e5860_0, C4<0>, C4<0>;
v000001c48c796920_0 .net "A", 0 0, v000001c48c799b80_0;  1 drivers
v000001c48c7964a0_0 .net "B", 0 0, v000001c48c7e5860_0;  1 drivers
v000001c48c796b40_0 .net "Y", 0 0, L_000001c48c799c20;  alias, 1 drivers
    .scope S_000001c48c7e5540;
T_0 ;
    %vpi_call 2 16 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 17 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001c48c7e56d0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_000001c48c7e5540;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c48c799b80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c48c7e5860_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %vpi_func 2 25 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v000001c48c799b80_0, 0, 1;
    %vpi_func 2 26 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v000001c48c7e5860_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v000001c48c7e5900_0;
    %load/vec4 v000001c48c799b80_0;
    %load/vec4 v000001c48c7e5860_0;
    %or;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call 2 28 "$display", "ERROR: Assertion failed at inputs..." {0 0 0};
T_1.2 ;
    %delay 9000, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 50000, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "C:/Users/chinn/OneDrive/Desktop/Verilog_Testbench_Generator\or_gate_tb.v";
    "C:/Users/chinn/OneDrive/Desktop/Verilog_Testbench_Generator/or_gate.v";
