#--------------------------------------------------------------
# CACE circuit characterization file
#--------------------------------------------------------------

name: sky130_ef_ip__biasgen3
description: An array of bias source and sink currents for driving other analog IP.
PDK: sky130A

cace_format: 5.2

authorship:
  designer: Tim Edwards 
  company: Efabless
  creation_date: May 23, 2024
  license: Apache 2.0

paths:
  root: ..
  documentation: docs
  schematic: xschem
  magic: mag
  layout: gds
  netlist: netlist

parameters:
  magic_area:
    spec:
      area:
        display: Area
        description: Total circuit layout area
        unit: µm²
        maximum:
          value: any
      width:
        display: Width
        description: Total circuit layout width
        unit: µm
        maximum:
          value: any
      height:
        display: Height
        description: Total circuit layout height
        unit: µm
        maximum:
          value: any
    tool:
      magic_area

  magic_drc:
    description: Magic DRC
    display: Magic DRC
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
      magic_drc

  netgen_lvs:
    description: Netgen LVS
    display: Netgen LVS
    spec:
      lvs_errors:
        maximum:
          value: 0
    tool:
      netgen_lvs:
        script: run_lvs_biasgen3.tcl

  klayout_drc_full:
    description: KLayout DRC full
    display: KLayout DRC full
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
        klayout_drc:
            args: ['-rd', 'feol=true', '-rd', 'beol=true', '-rd', 'offgrid=true']
