-- ==============================================================
-- Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.1 (64-bit)
-- Tool Version Limit: 2023.05
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- 
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.NUMERIC_STD.all;

entity fft32_mux_32_5_16_1_1 is
generic (
    ID            :integer := 0;
    NUM_STAGE     :integer := 1;
    din0_WIDTH       :integer := 32;
    din1_WIDTH       :integer := 32;
    din2_WIDTH       :integer := 32;
    din3_WIDTH       :integer := 32;
    din4_WIDTH       :integer := 32;
    din5_WIDTH       :integer := 32;
    din6_WIDTH       :integer := 32;
    din7_WIDTH       :integer := 32;
    din8_WIDTH       :integer := 32;
    din9_WIDTH       :integer := 32;
    din10_WIDTH       :integer := 32;
    din11_WIDTH       :integer := 32;
    din12_WIDTH       :integer := 32;
    din13_WIDTH       :integer := 32;
    din14_WIDTH       :integer := 32;
    din15_WIDTH       :integer := 32;
    din16_WIDTH       :integer := 32;
    din17_WIDTH       :integer := 32;
    din18_WIDTH       :integer := 32;
    din19_WIDTH       :integer := 32;
    din20_WIDTH       :integer := 32;
    din21_WIDTH       :integer := 32;
    din22_WIDTH       :integer := 32;
    din23_WIDTH       :integer := 32;
    din24_WIDTH       :integer := 32;
    din25_WIDTH       :integer := 32;
    din26_WIDTH       :integer := 32;
    din27_WIDTH       :integer := 32;
    din28_WIDTH       :integer := 32;
    din29_WIDTH       :integer := 32;
    din30_WIDTH       :integer := 32;
    din31_WIDTH       :integer := 32;
    din32_WIDTH       :integer := 32;
    dout_WIDTH        :integer := 32);
port (
    din0   :in  std_logic_vector(15 downto 0);
    din1   :in  std_logic_vector(15 downto 0);
    din2   :in  std_logic_vector(15 downto 0);
    din3   :in  std_logic_vector(15 downto 0);
    din4   :in  std_logic_vector(15 downto 0);
    din5   :in  std_logic_vector(15 downto 0);
    din6   :in  std_logic_vector(15 downto 0);
    din7   :in  std_logic_vector(15 downto 0);
    din8   :in  std_logic_vector(15 downto 0);
    din9   :in  std_logic_vector(15 downto 0);
    din10   :in  std_logic_vector(15 downto 0);
    din11   :in  std_logic_vector(15 downto 0);
    din12   :in  std_logic_vector(15 downto 0);
    din13   :in  std_logic_vector(15 downto 0);
    din14   :in  std_logic_vector(15 downto 0);
    din15   :in  std_logic_vector(15 downto 0);
    din16   :in  std_logic_vector(15 downto 0);
    din17   :in  std_logic_vector(15 downto 0);
    din18   :in  std_logic_vector(15 downto 0);
    din19   :in  std_logic_vector(15 downto 0);
    din20   :in  std_logic_vector(15 downto 0);
    din21   :in  std_logic_vector(15 downto 0);
    din22   :in  std_logic_vector(15 downto 0);
    din23   :in  std_logic_vector(15 downto 0);
    din24   :in  std_logic_vector(15 downto 0);
    din25   :in  std_logic_vector(15 downto 0);
    din26   :in  std_logic_vector(15 downto 0);
    din27   :in  std_logic_vector(15 downto 0);
    din28   :in  std_logic_vector(15 downto 0);
    din29   :in  std_logic_vector(15 downto 0);
    din30   :in  std_logic_vector(15 downto 0);
    din31   :in  std_logic_vector(15 downto 0);
    din32   :in  std_logic_vector(4 downto 0);
    dout     :out std_logic_vector(15 downto 0));
end entity;

architecture rtl of fft32_mux_32_5_16_1_1 is
    -- puts internal signals
    signal sel    : std_logic_vector(4 downto 0);
    -- level 1 signals
    signal mux_1_0    : std_logic_vector(15 downto 0);
    signal mux_1_1    : std_logic_vector(15 downto 0);
    signal mux_1_2    : std_logic_vector(15 downto 0);
    signal mux_1_3    : std_logic_vector(15 downto 0);
    signal mux_1_4    : std_logic_vector(15 downto 0);
    signal mux_1_5    : std_logic_vector(15 downto 0);
    signal mux_1_6    : std_logic_vector(15 downto 0);
    signal mux_1_7    : std_logic_vector(15 downto 0);
    signal mux_1_8    : std_logic_vector(15 downto 0);
    signal mux_1_9    : std_logic_vector(15 downto 0);
    signal mux_1_10    : std_logic_vector(15 downto 0);
    signal mux_1_11    : std_logic_vector(15 downto 0);
    signal mux_1_12    : std_logic_vector(15 downto 0);
    signal mux_1_13    : std_logic_vector(15 downto 0);
    signal mux_1_14    : std_logic_vector(15 downto 0);
    signal mux_1_15    : std_logic_vector(15 downto 0);
    -- level 2 signals
    signal mux_2_0    : std_logic_vector(15 downto 0);
    signal mux_2_1    : std_logic_vector(15 downto 0);
    signal mux_2_2    : std_logic_vector(15 downto 0);
    signal mux_2_3    : std_logic_vector(15 downto 0);
    signal mux_2_4    : std_logic_vector(15 downto 0);
    signal mux_2_5    : std_logic_vector(15 downto 0);
    signal mux_2_6    : std_logic_vector(15 downto 0);
    signal mux_2_7    : std_logic_vector(15 downto 0);
    -- level 3 signals
    signal mux_3_0    : std_logic_vector(15 downto 0);
    signal mux_3_1    : std_logic_vector(15 downto 0);
    signal mux_3_2    : std_logic_vector(15 downto 0);
    signal mux_3_3    : std_logic_vector(15 downto 0);
    -- level 4 signals
    signal mux_4_0    : std_logic_vector(15 downto 0);
    signal mux_4_1    : std_logic_vector(15 downto 0);
    -- level 5 signals
    signal mux_5_0    : std_logic_vector(15 downto 0);
begin

sel <= din32;

-- Generate level 1 logic
mux_1_0 <= din0 when sel(0) = '0' else din1;
mux_1_1 <= din2 when sel(0) = '0' else din3;
mux_1_2 <= din4 when sel(0) = '0' else din5;
mux_1_3 <= din6 when sel(0) = '0' else din7;
mux_1_4 <= din8 when sel(0) = '0' else din9;
mux_1_5 <= din10 when sel(0) = '0' else din11;
mux_1_6 <= din12 when sel(0) = '0' else din13;
mux_1_7 <= din14 when sel(0) = '0' else din15;
mux_1_8 <= din16 when sel(0) = '0' else din17;
mux_1_9 <= din18 when sel(0) = '0' else din19;
mux_1_10 <= din20 when sel(0) = '0' else din21;
mux_1_11 <= din22 when sel(0) = '0' else din23;
mux_1_12 <= din24 when sel(0) = '0' else din25;
mux_1_13 <= din26 when sel(0) = '0' else din27;
mux_1_14 <= din28 when sel(0) = '0' else din29;
mux_1_15 <= din30 when sel(0) = '0' else din31;

-- Generate level 2 logic
mux_2_0 <= mux_1_0 when sel(1) = '0' else mux_1_1;
mux_2_1 <= mux_1_2 when sel(1) = '0' else mux_1_3;
mux_2_2 <= mux_1_4 when sel(1) = '0' else mux_1_5;
mux_2_3 <= mux_1_6 when sel(1) = '0' else mux_1_7;
mux_2_4 <= mux_1_8 when sel(1) = '0' else mux_1_9;
mux_2_5 <= mux_1_10 when sel(1) = '0' else mux_1_11;
mux_2_6 <= mux_1_12 when sel(1) = '0' else mux_1_13;
mux_2_7 <= mux_1_14 when sel(1) = '0' else mux_1_15;

-- Generate level 3 logic
mux_3_0 <= mux_2_0 when sel(2) = '0' else mux_2_1;
mux_3_1 <= mux_2_2 when sel(2) = '0' else mux_2_3;
mux_3_2 <= mux_2_4 when sel(2) = '0' else mux_2_5;
mux_3_3 <= mux_2_6 when sel(2) = '0' else mux_2_7;

-- Generate level 4 logic
mux_4_0 <= mux_3_0 when sel(3) = '0' else mux_3_1;
mux_4_1 <= mux_3_2 when sel(3) = '0' else mux_3_3;

-- Generate level 5 logic
mux_5_0 <= mux_4_0 when sel(4) = '0' else mux_4_1;

-- output logic
dout <= mux_5_0;

end architecture;
