// Seed: 1690791138
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output wor id_3,
    output wire id_4
);
  logic id_6;
  ;
  module_2 modCall_1 ();
  assign module_1.id_3 = 0;
  assign id_3 = id_2;
endmodule
module module_1 (
    input tri id_0,
    output tri id_1,
    input uwire id_2,
    output tri0 id_3,
    output tri1 id_4,
    input tri0 id_5,
    input tri0 id_6,
    output supply1 id_7
);
  assign id_1 = id_2;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_1,
      id_3
  );
endmodule
module module_2;
  wire id_1;
endmodule
