Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date              : Thu Jun 13 18:12:55 2024
| Host              : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
| Command           : report_timing_summary -max_paths 10 -file mopshub_readout_bd_wrapper_timing_summary_routed.rpt -pb mopshub_readout_bd_wrapper_timing_summary_routed.pb -rpx mopshub_readout_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : mopshub_readout_bd_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (5276)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15900)
5. checking no_input_delay (11)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5276)
---------------------------
 There are 3745 register/latch pins with no clock driven by root clock pin: gtrefclk_in_0_clk_p (HIGH)

 There are 1531 register/latch pins with no clock driven by root clock pin: sysclk_p_0 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15900)
----------------------------------------------------
 There are 15900 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.126     -202.525                    158                13751       -0.022       -0.060                      4                13735        0.500        0.000                       0                  4665  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                                                                                                                                                                                                                                                                                                                                                    ------------         ----------      --------------
clk_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                            {0.000 1.666}        3.333           300.030         
  clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                               {0.000 12.499}       24.997          40.004          
  clk_m_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                   {0.000 6.249}        12.499          80.008          
  clk_rx_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                  {0.000 3.125}        6.249           160.016         
  clk_tx_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                  {0.000 6.249}        12.499          80.008          
  clkfbout_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                {0.000 24.997}       49.995          20.002          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                      {0.000 25.000}       50.000          20.000          
mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                              {0.000 6.250}        12.500          80.000          
  clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                {0.000 12.500}       25.000          40.000          
  clk_uart_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                              {0.000 43.333}       86.667          11.538          
  clkfbout_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                              {0.000 6.250}        12.500          80.000          
mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                                                                                                                                                                                                                                                                                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                                                                                                                                                                                                                                                                                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_sys_clk_p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              0.500        0.000                       0                     1  
  clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                    21.284        0.000                      0                  445        0.024        0.000                      0                  445       11.967        0.000                       0                   211  
  clk_m_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                        11.168        0.000                      0                    8        0.067        0.000                      0                    8        5.974        0.000                       0                    11  
  clk_rx_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                        4.926        0.000                      0                    8        0.067        0.000                      0                    8        2.274        0.000                       0                    13  
  clk_tx_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                       10.320        0.000                      0                    8        0.067        0.000                      0                    8        5.529        0.000                       0                    12  
  clkfbout_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 48.705        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                           17.163        0.000                      0                 1050        0.021        0.000                      0                 1050       24.468        0.000                       0                   491  
mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                2.500        0.000                       0                     1  
  clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                      8.657        0.000                      0                11341        0.010        0.000                      0                11341       11.958        0.000                       0                  3766  
  clk_uart_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                   84.714        0.000                      0                  245        0.017        0.000                      0                  245       42.801        0.000                       0                   122  
  clkfbout_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               11.210        0.000                       0                     3  
mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O       15.165        0.000                      0                   50        0.045        0.000                      0                   50        7.725        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                           To Clock                                                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                           --------                                                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_rx_mopshub_readout_bd_clk_wiz_0_0                                                                clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                                   1.054        0.000                      0                    2        0.633        0.000                      0                    2  
clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                              clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                                  17.011        0.000                      0                  150        0.659        0.000                      0                  150  
clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                             clk_tx_mopshub_readout_bd_clk_wiz_0_0                                                                     10.519        0.000                      0                    2        0.155        0.000                      0                    2  
clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                              dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK       24.629        0.000                      0                    8                                                                        
clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                             clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                   -2.126     -202.224                    156                  156       -0.022       -0.060                      4                  156  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                   49.619        0.000                      0                    8                                                                        
clk_uart_mopshub_readout_bd_clk_wiz_1_0_1                                                            clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                   -0.024       -0.024                      1                   28        0.081        0.000                      0                   28  
clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                              clk_uart_mopshub_readout_bd_clk_wiz_1_0_1                                                                  0.002        0.000                      0                  109        0.052        0.000                      0                  109  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                                                                                                                                                                                                                                                                                                                                                               From Clock                                                                                                                                                                                                                                                                                                                                                                                                                               To Clock                                                                                                                                                                                                                                                                                                                                                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                                                                                                                                                                                                                                                                                                                                                               ----------                                                                                                                                                                                                                                                                                                                                                                                                                               --------                                                                                                                                                                                                                                                                                                                                                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                        clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                  clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                       21.191        0.000                      0                  170        0.113        0.000                      0                  170  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                        clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                  clk_elink_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                      18.030        0.000                      0                   11        1.982        0.000                      0                   11  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                        clk_40_mopshub_readout_bd_clk_wiz_1_0_1                                                                                                                                                                                                                                                                                                                                                                                                  clk_rx_mopshub_readout_bd_clk_wiz_0_0                                                                                                                                                                                                                                                                                                                                                                                                         -0.276       -0.276                      1                    1        0.616        0.000                      0                    1  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                        dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK                                                                                                                                                                                                                                                                                                                                           48.261        0.000                      0                  100        0.108        0.000                      0                  100  
**async_default**                                                                                                                                                                                                                                                                                                                                                                                                                        mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O       15.443        0.000                      0                   18        0.160        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_p
  To Clock:  clk_sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_p
Waveform(ns):       { 0.000 1.666 }
Period(ns):         3.333
Sources:            { clk_sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         3.333       2.262      MMCM_X0Y0  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       3.333       96.667     MMCM_X0Y0  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            1.167         1.666       0.500      MMCM_X0Y0  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            1.167         1.667       0.500      MMCM_X0Y0  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       21.284ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.967ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.284ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.604ns  (logic 0.539ns (14.956%)  route 3.065ns (85.044%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.282ns = ( 24.715 - 24.997 ) 
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.820ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.447ns (routing 0.747ns, distribution 0.700ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.638    -0.348    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X76Y112        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    -0.270 f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/Q
                         net (fo=27, routed)          2.534     2.264    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/registered_read.rdata_r_reg[9]
    SLICE_X76Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.354 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/rptr[4]_i_2__2/O
                         net (fo=5, routed)           0.163     2.517    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]_0
    SLICE_X77Y113        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.652 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin[4]_i_1__2/O
                         net (fo=2, routed)           0.252     2.904    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbinnext__0[4]
    SLICE_X76Y112        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.148     3.052 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_i_4__2/O
                         net (fo=1, routed)           0.044     3.096    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_i_4__2_n_0
    SLICE_X76Y112        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     3.184 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_i_1__2/O
                         net (fo=1, routed)           0.072     3.256    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_val
    SLICE_X76Y112        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.447    24.715    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X76Y112        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
                         clock pessimism             -0.074    24.641    
                         clock uncertainty           -0.126    24.515    
    SLICE_X76Y112        FDSE (Setup_DFF_SLICEM_C_D)
                                                      0.025    24.540    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg
  -------------------------------------------------------------------
                         required time                         24.540    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                 21.284    

Slack (MET) :             21.455ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 0.303ns (8.870%)  route 3.113ns (91.130%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.283ns = ( 24.714 - 24.997 ) 
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    -0.089ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.820ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.446ns (routing 0.747ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.638    -0.348    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X76Y112        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    -0.270 f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/Q
                         net (fo=27, routed)          2.534     2.264    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/registered_read.rdata_r_reg[9]
    SLICE_X76Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.354 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/rptr[4]_i_2__2/O
                         net (fo=5, routed)           0.163     2.517    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]_0
    SLICE_X77Y113        LUT5 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.135     2.652 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin[4]_i_1__2/O
                         net (fo=2, routed)           0.416     3.068    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbinnext__0[4]
    SLICE_X76Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.446    24.714    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X76Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[4]/C
                         clock pessimism             -0.089    24.625    
                         clock uncertainty           -0.126    24.499    
    SLICE_X76Y112        FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    24.524    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[4]
  -------------------------------------------------------------------
                         required time                         24.524    
                         arrival time                          -3.068    
  -------------------------------------------------------------------
                         slack                                 21.455    

Slack (MET) :             21.639ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.173ns  (logic 0.214ns (6.744%)  route 2.959ns (93.256%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.142ns = ( 24.855 - 24.997 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.820ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.747ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.785    -0.201    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/clk_elink
    SLICE_X94Y114        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.122 f  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/Q
                         net (fo=9, routed)           2.762     2.640    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/Q[1]
    SLICE_X92Y116        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.676 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg[7]_i_5/O
                         net (fo=2, routed)           0.148     2.824    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg[7]_i_5_n_0
    SLICE_X92Y117        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.923 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg[6]_i_1__2/O
                         net (fo=1, routed)           0.049     2.972    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/p_0_in__2[6]
    SLICE_X92Y117        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.587    24.855    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/clk_elink
    SLICE_X92Y117        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/C
                         clock pessimism             -0.142    24.713    
                         clock uncertainty           -0.126    24.587    
    SLICE_X92Y117        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    24.612    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.612    
                         arrival time                          -2.972    
  -------------------------------------------------------------------
                         slack                                 21.639    

Slack (MET) :             21.656ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.156ns  (logic 0.225ns (7.129%)  route 2.931ns (92.871%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.142ns = ( 24.855 - 24.997 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.820ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.747ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.785    -0.201    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/clk_elink
    SLICE_X94Y114        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.122 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/Q
                         net (fo=9, routed)           2.882     2.760    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/Q[1]
    SLICE_X92Y116        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.146     2.906 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg[5]_i_1__2/O
                         net (fo=1, routed)           0.049     2.955    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/p_0_in__2[5]
    SLICE_X92Y116        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.587    24.855    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/clk_elink
    SLICE_X92Y116        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[5]/C
                         clock pessimism             -0.142    24.713    
                         clock uncertainty           -0.126    24.587    
    SLICE_X92Y116        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    24.612    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.612    
                         arrival time                          -2.955    
  -------------------------------------------------------------------
                         slack                                 21.656    

Slack (MET) :             21.662ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.150ns  (logic 0.225ns (7.143%)  route 2.925ns (92.857%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.142ns = ( 24.855 - 24.997 ) 
    Source Clock Delay      (SCD):    -0.201ns
    Clock Pessimism Removal (CPR):    -0.142ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.785ns (routing 0.820ns, distribution 0.965ns)
  Clock Net Delay (Destination): 1.587ns (routing 0.747ns, distribution 0.840ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.785    -0.201    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/clk_elink
    SLICE_X94Y114        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y114        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    -0.122 f  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[1]/Q
                         net (fo=9, routed)           2.762     2.640    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/Q[1]
    SLICE_X92Y116        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.036     2.676 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg[7]_i_5/O
                         net (fo=2, routed)           0.148     2.824    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg[7]_i_5_n_0
    SLICE_X92Y117        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.934 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg[7]_i_2__2/O
                         net (fo=1, routed)           0.015     2.949    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/p_0_in__2[7]
    SLICE_X92Y117        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.587    24.855    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/clk_elink
    SLICE_X92Y117        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]/C
                         clock pessimism             -0.142    24.713    
                         clock uncertainty           -0.126    24.587    
    SLICE_X92Y117        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    24.612    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.612    
                         arrival time                          -2.949    
  -------------------------------------------------------------------
                         slack                                 21.662    

Slack (MET) :             21.722ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.099ns  (logic 0.219ns (7.067%)  route 2.880ns (92.933%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.128ns = ( 24.869 - 24.997 ) 
    Source Clock Delay      (SCD):    -0.196ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.820ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.747ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.790    -0.196    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/clk_elink
    SLICE_X95Y111        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080    -0.116 f  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/Q
                         net (fo=6, routed)           2.690     2.574    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/Q[4]
    SLICE_X92Y115        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.663 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg[7]_i_4__0/O
                         net (fo=2, routed)           0.141     2.804    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg[7]_i_4__0_n_0
    SLICE_X92Y115        LUT2 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     2.854 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.049     2.903    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/p_0_in__0[6]
    SLICE_X92Y115        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.601    24.869    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/clk_elink
    SLICE_X92Y115        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]/C
                         clock pessimism             -0.143    24.727    
                         clock uncertainty           -0.126    24.601    
    SLICE_X92Y115        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    24.626    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.626    
                         arrival time                          -2.903    
  -------------------------------------------------------------------
                         slack                                 21.722    

Slack (MET) :             21.740ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.081ns  (logic 0.235ns (7.627%)  route 2.846ns (92.373%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.128ns = ( 24.869 - 24.997 ) 
    Source Clock Delay      (SCD):    -0.196ns
    Clock Pessimism Removal (CPR):    -0.143ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.790ns (routing 0.820ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.601ns (routing 0.747ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.790    -0.196    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/clk_elink
    SLICE_X95Y111        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080    -0.116 f  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[4]/Q
                         net (fo=6, routed)           2.690     2.574    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/Q[4]
    SLICE_X92Y115        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.089     2.663 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg[7]_i_4__0/O
                         net (fo=2, routed)           0.141     2.804    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg[7]_i_4__0_n_0
    SLICE_X92Y115        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     2.870 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.015     2.885    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/p_0_in__0[7]
    SLICE_X92Y115        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.601    24.869    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/clk_elink
    SLICE_X92Y115        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]/C
                         clock pessimism             -0.143    24.727    
                         clock uncertainty           -0.126    24.601    
    SLICE_X92Y115        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    24.626    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.626    
                         arrival time                          -2.885    
  -------------------------------------------------------------------
                         slack                                 21.740    

Slack (MET) :             21.743ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 0.205ns (6.560%)  route 2.920ns (93.440%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.230ns = ( 24.767 - 24.997 ) 
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.820ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.499ns (routing 0.747ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.638    -0.348    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X76Y112        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    -0.270 f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/Q
                         net (fo=27, routed)          2.534     2.264    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/registered_read.rdata_r_reg[9]
    SLICE_X76Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.354 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/rptr[4]_i_2__2/O
                         net (fo=5, routed)           0.052     2.406    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]_0
    SLICE_X76Y112        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.443 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin[5]_i_1__2/O
                         net (fo=2, routed)           0.334     2.777    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbinnext[5]
    SLICE_X78Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.499    24.767    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X78Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[5]/C
                         clock pessimism             -0.145    24.622    
                         clock uncertainty           -0.126    24.496    
    SLICE_X78Y113        FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    24.521    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[5]
  -------------------------------------------------------------------
                         required time                         24.521    
                         arrival time                          -2.777    
  -------------------------------------------------------------------
                         slack                                 21.743    

Slack (MET) :             21.815ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.057ns  (logic 0.290ns (9.486%)  route 2.767ns (90.514%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.226ns = ( 24.771 - 24.997 ) 
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.820ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.747ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.638    -0.348    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X76Y112        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    -0.270 f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/Q
                         net (fo=27, routed)          2.534     2.264    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/registered_read.rdata_r_reg[9]
    SLICE_X76Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.354 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/rptr[4]_i_2__2/O
                         net (fo=5, routed)           0.163     2.517    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]_0
    SLICE_X77Y113        LUT5 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.122     2.639 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr[3]_i_1__4/O
                         net (fo=1, routed)           0.070     2.709    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rgraynext[3]
    SLICE_X77Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.503    24.771    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X77Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[3]/C
                         clock pessimism             -0.145    24.626    
                         clock uncertainty           -0.126    24.500    
    SLICE_X77Y113        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    24.525    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         24.525    
                         arrival time                          -2.709    
  -------------------------------------------------------------------
                         slack                                 21.815    

Slack (MET) :             21.817ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            24.997ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.291ns (9.525%)  route 2.764ns (90.475%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.226ns = ( 24.771 - 24.997 ) 
    Source Clock Delay      (SCD):    -0.348ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.638ns (routing 0.820ns, distribution 0.818ns)
  Clock Net Delay (Destination): 1.503ns (routing 0.747ns, distribution 0.756ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.638    -0.348    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X76Y112        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    -0.270 f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/Q
                         net (fo=27, routed)          2.534     2.264    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/registered_read.rdata_r_reg[9]
    SLICE_X76Y112        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     2.354 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/triger_counter1/rptr[4]_i_2__2/O
                         net (fo=5, routed)           0.164     2.518    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]_0
    SLICE_X77Y113        LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.123     2.641 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr[4]_i_1__2/O
                         net (fo=1, routed)           0.066     2.707    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rgraynext[4]
    SLICE_X77Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.503    24.771    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X77Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]/C
                         clock pessimism             -0.145    24.626    
                         clock uncertainty           -0.126    24.500    
    SLICE_X77Y113        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    24.525    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         24.525    
                         arrival time                          -2.707    
  -------------------------------------------------------------------
                         slack                                 21.817    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.217ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Net Delay (Source):      0.933ns (routing 0.448ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.498ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.933    -0.217    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X77Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038    -0.179 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/Q
                         net (fo=1, routed)           0.039    -0.140    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr[1]
    SLICE_X77Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.056    -0.222    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X77Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[1]/C
                         clock pessimism              0.010    -0.211    
    SLICE_X77Y112        FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047    -0.164    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    -0.217ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Net Delay (Source):      0.933ns (routing 0.448ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.498ns, distribution 0.558ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.933    -0.217    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X77Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038    -0.179 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/Q
                         net (fo=1, routed)           0.041    -0.138    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr[4]
    SLICE_X77Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.056    -0.222    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X77Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[4]/C
                         clock pessimism              0.010    -0.211    
    SLICE_X77Y112        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047    -0.164    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq2_wptr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.164    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.217ns
    Clock Pessimism Removal (CPR):    -0.017ns
  Clock Net Delay (Source):      0.933ns (routing 0.448ns, distribution 0.485ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.498ns, distribution 0.560ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.933    -0.217    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y107        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039    -0.178 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/Q
                         net (fo=1, routed)           0.060    -0.118    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/dataout_r[8]
    SLICE_X78Y107        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.058    -0.220    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/clk_elink
    SLICE_X78Y107        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[8]/C
                         clock pessimism              0.017    -0.203    
    SLICE_X78Y107        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046    -0.157    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc10bit_r_reg[8]
  -------------------------------------------------------------------
                         required time                          0.157    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.124ns (50.202%)  route 0.123ns (49.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.283ns
    Clock Pessimism Removal (CPR):    -0.145ns
  Clock Net Delay (Source):      1.446ns (routing 0.747ns, distribution 0.699ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.820ns, distribution 0.880ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.446    -0.283    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X76Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058    -0.225 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[3]/Q
                         net (fo=21, routed)          0.090    -0.135    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[4]_0[3]
    SLICE_X77Y113        LUT5 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.066    -0.069 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr[3]_i_1__4/O
                         net (fo=1, routed)           0.033    -0.036    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rgraynext[3]
    SLICE_X77Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.700    -0.286    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X77Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[3]/C
                         clock pessimism              0.145    -0.140    
    SLICE_X77Y113        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061    -0.079    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.079    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.174ns  (logic 0.078ns (44.828%)  route 0.096ns (55.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    -0.248ns
    Clock Pessimism Removal (CPR):    -0.052ns
  Clock Net Delay (Source):      0.902ns (routing 0.448ns, distribution 0.454ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.498ns, distribution 0.563ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         0.902    -0.248    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X76Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    -0.210 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[3]/Q
                         net (fo=21, routed)          0.072    -0.138    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rbin_reg[4]_0[3]
    SLICE_X77Y113        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.040    -0.098 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr[4]_i_1__2/O
                         net (fo=1, routed)           0.024    -0.074    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rgraynext[4]
    SLICE_X77Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.061    -0.217    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X77Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]/C
                         clock pessimism              0.052    -0.164    
    SLICE_X77Y113        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046    -0.118    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rptr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.118    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.727%)  route 0.081ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.127ns
    Source Clock Delay      (SCD):    -0.080ns
    Clock Pessimism Removal (CPR):    -0.081ns
  Clock Net Delay (Source):      1.649ns (routing 0.747ns, distribution 0.902ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.820ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.649    -0.080    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X95Y124        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y124        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.022 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[4]/Q
                         net (fo=7, routed)           0.081     0.059    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/bitstream_align1[3]
    SLICE_X95Y123        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.859    -0.127    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X95Y123        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[2]/C
                         clock pessimism              0.081    -0.046    
    SLICE_X95Y123        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     0.014    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.060ns (23.622%)  route 0.194ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.095ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Net Delay (Source):      1.634ns (routing 0.747ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.820ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.634    -0.095    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X90Y121        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060    -0.035 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]/Q
                         net (fo=20, routed)          0.194     0.159    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/ADDRH4
    SLICE_X88Y121        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.869    -0.117    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/WCLK
    SLICE_X88Y121        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA/CLK
                         clock pessimism              0.138     0.022    
    SLICE_X88Y121        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR4)
                                                      0.090     0.112    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.060ns (23.622%)  route 0.194ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.095ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Net Delay (Source):      1.634ns (routing 0.747ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.820ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.634    -0.095    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X90Y121        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060    -0.035 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]/Q
                         net (fo=20, routed)          0.194     0.159    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/ADDRH4
    SLICE_X88Y121        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.869    -0.117    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/WCLK
    SLICE_X88Y121        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA_D1/CLK
                         clock pessimism              0.138     0.022    
    SLICE_X88Y121        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR4)
                                                      0.090     0.112    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.060ns (23.622%)  route 0.194ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.095ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Net Delay (Source):      1.634ns (routing 0.747ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.820ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.634    -0.095    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X90Y121        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060    -0.035 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]/Q
                         net (fo=20, routed)          0.194     0.159    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/ADDRH4
    SLICE_X88Y121        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.869    -0.117    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/WCLK
    SLICE_X88Y121        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB/CLK
                         clock pessimism              0.138     0.022    
    SLICE_X88Y121        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR4)
                                                      0.090     0.112    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.060ns (23.622%)  route 0.194ns (76.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.117ns
    Source Clock Delay      (SCD):    -0.095ns
    Clock Pessimism Removal (CPR):    -0.138ns
  Clock Net Delay (Source):      1.634ns (routing 0.747ns, distribution 0.887ns)
  Clock Net Delay (Destination): 1.869ns (routing 0.820ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.634    -0.095    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X90Y121        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y121        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060    -0.035 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wbin_reg[4]/Q
                         net (fo=20, routed)          0.194     0.159    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/ADDRH4
    SLICE_X88Y121        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.869    -0.117    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/WCLK
    SLICE_X88Y121        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB_D1/CLK
                         clock pessimism              0.138     0.022    
    SLICE_X88Y121        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR4)
                                                      0.090     0.112    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.112    
                         arrival time                           0.159    
  -------------------------------------------------------------------
                         slack                                  0.047    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_elink_mopshub_readout_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 12.499 }
Period(ns):         24.997
Sources:            { mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         24.997      23.707     BUFGCE_X0Y18   mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     BUFGCE/I            n/a            1.290         24.997      23.707     BUFGCE_X0Y9    mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf_en/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         24.997      23.926     MMCM_X0Y0      mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     RAMD32/CLK          n/a            1.064         24.997      23.933     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         24.997      23.933     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         24.997      23.933     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         24.997      23.933     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         24.997      23.933     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         24.997      23.933     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         24.997      23.933     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.532         12.499      11.967     SLICE_X88Y121  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_m_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_m_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       11.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.974ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.168ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.079ns (21.011%)  route 0.297ns (78.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.746ns = ( 10.752 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.735    -1.243    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    -1.164 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/Q
                         net (fo=1, routed)           0.297    -0.867    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[7]
    BUFGCE_X0Y16         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/I
                         clock pessimism             -0.277    10.475    
                         clock uncertainty           -0.115    10.360    
    BUFGCE_X0Y16         BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.059    10.301    mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf
  -------------------------------------------------------------------
                         required time                         10.301    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                 11.168    

Slack (MET) :             12.009ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.080ns (20.460%)  route 0.311ns (79.540%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 11.413 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.737ns (routing 0.001ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.001ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.737    -1.241    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080    -1.161 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/Q
                         net (fo=1, routed)           0.311    -0.850    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[1]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.637    11.413    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
                         clock pessimism             -0.164    11.249    
                         clock uncertainty           -0.115    11.134    
    SLICE_X96Y30         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.159    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                           0.850    
  -------------------------------------------------------------------
                         slack                                 12.009    

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.080ns (20.566%)  route 0.309ns (79.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 11.413 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.737ns (routing 0.001ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.001ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.737    -1.241    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    -1.161 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/Q
                         net (fo=1, routed)           0.309    -0.852    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[2]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.637    11.413    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
                         clock pessimism             -0.164    11.249    
                         clock uncertainty           -0.115    11.134    
    SLICE_X96Y30         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.159    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                 12.011    

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.079ns (20.308%)  route 0.310ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 11.412 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.001ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.735    -1.243    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -1.164 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/Q
                         net (fo=1, routed)           0.310    -0.854    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[6]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.636    11.412    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
                         clock pessimism             -0.165    11.247    
                         clock uncertainty           -0.115    11.132    
    SLICE_X96Y30         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.157    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]
  -------------------------------------------------------------------
                         required time                         11.157    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                 12.011    

Slack (MET) :             12.045ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.078ns (22.874%)  route 0.263ns (77.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 11.413 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.001ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.735    -1.243    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    -1.165 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/Q
                         net (fo=1, routed)           0.263    -0.902    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[0]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.637    11.413    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
                         clock pessimism             -0.179    11.234    
                         clock uncertainty           -0.115    11.119    
    SLICE_X96Y30         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    11.144    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                 12.045    

Slack (MET) :             12.069ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.080ns (25.478%)  route 0.234ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 11.412 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.737ns (routing 0.001ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.001ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.737    -1.241    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    -1.161 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/Q
                         net (fo=1, routed)           0.234    -0.927    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[4]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.636    11.412    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
                         clock pessimism             -0.179    11.233    
                         clock uncertainty           -0.115    11.118    
    SLICE_X96Y30         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    11.143    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                 12.069    

Slack (MET) :             12.087ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.077ns (24.601%)  route 0.236ns (75.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 11.413 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.737ns (routing 0.001ns, distribution 0.736ns)
  Clock Net Delay (Destination): 0.637ns (routing 0.001ns, distribution 0.636ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.737    -1.241    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    -1.164 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.928    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[3]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.637    11.413    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
                         clock pessimism             -0.164    11.249    
                         clock uncertainty           -0.115    11.134    
    SLICE_X96Y30         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.159    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]
  -------------------------------------------------------------------
                         required time                         11.159    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                 12.087    

Slack (MET) :             12.102ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.079ns (26.510%)  route 0.219ns (73.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.086ns = ( 11.412 - 12.499 ) 
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.735ns (routing 0.001ns, distribution 0.734ns)
  Clock Net Delay (Destination): 0.636ns (routing 0.001ns, distribution 0.635ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.256    -2.006    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.978 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.735    -1.243    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    -1.164 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/Q
                         net (fo=1, routed)           0.219    -0.945    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[5]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.224    10.752    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.776 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.636    11.412    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
                         clock pessimism             -0.165    11.247    
                         clock uncertainty           -0.115    11.132    
    SLICE_X96Y30         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.157    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]
  -------------------------------------------------------------------
                         required time                         11.157    
                         arrival time                           0.945    
  -------------------------------------------------------------------
                         slack                                 12.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.414    -0.731    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039    -0.692 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.603    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[0]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.475    -0.797    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
                         clock pessimism              0.079    -0.718    
    SLICE_X96Y30         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047    -0.671    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.039ns (30.709%)  route 0.088ns (69.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.414    -0.731    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.692 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/Q
                         net (fo=1, routed)           0.088    -0.604    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[5]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.473    -0.799    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
                         clock pessimism              0.073    -0.725    
    SLICE_X96Y30         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047    -0.678    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.604    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.415    -0.730    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039    -0.691 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/Q
                         net (fo=1, routed)           0.092    -0.599    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[3]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.475    -0.797    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
                         clock pessimism              0.072    -0.724    
    SLICE_X96Y30         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047    -0.677    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.041ns (29.927%)  route 0.096ns (70.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.079ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.415    -0.730    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041    -0.689 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/Q
                         net (fo=1, routed)           0.096    -0.593    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[4]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.473    -0.799    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
                         clock pessimism              0.079    -0.720    
    SLICE_X96Y30         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047    -0.673    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.039ns (26.174%)  route 0.110ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.415    -0.730    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.691 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/Q
                         net (fo=1, routed)           0.110    -0.581    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[1]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.475    -0.797    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
                         clock pessimism              0.072    -0.724    
    SLICE_X96Y30         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047    -0.677    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.040ns (26.667%)  route 0.110ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)
  Clock Net Delay (Destination): 0.473ns (routing 0.001ns, distribution 0.472ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.414    -0.731    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040    -0.691 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.581    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[6]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.473    -0.799    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
                         clock pessimism              0.073    -0.725    
    SLICE_X96Y30         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047    -0.678    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.490%)  route 0.111ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.797ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.072ns
  Clock Net Delay (Source):      0.415ns (routing 0.000ns, distribution 0.415ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.415    -0.730    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.690 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/Q
                         net (fo=1, routed)           0.111    -0.579    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[2]
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.272 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.475    -0.797    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
                         clock pessimism              0.072    -0.724    
    SLICE_X96Y30         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047    -0.677    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_m_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_m_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_m_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.039ns (18.932%)  route 0.167ns (81.068%))
  Logic Levels:           0  
  Clock Path Skew:        -0.419ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.291ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Net Delay (Source):      0.414ns (routing 0.000ns, distribution 0.414ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.152    -1.162    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y15         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.145 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.414    -0.731    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y30         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y30         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039    -0.692 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/Q
                         net (fo=1, routed)           0.167    -0.525    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4[7]
    BUFGCE_X0Y16         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_m_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT3)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
                         net (fo=2, routed)           0.173    -1.291    mopshub_readout_bd_i/clk_wiz_0/inst/clk_m_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y16         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/I
                         clock pessimism              0.140    -1.150    
    BUFGCE_X0Y16         BUFGCE (Hold_BUFCE_BUFGCE_I_CE)
                                                      0.122    -1.028    mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf
  -------------------------------------------------------------------
                         required time                          1.028    
                         arrival time                          -0.525    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_m_mopshub_readout_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 6.249 }
Period(ns):         12.499
Sources:            { mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         12.499      11.209     BUFGCE_X0Y16  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/I
Min Period        n/a     BUFGCE/I            n/a            1.290         12.499      11.209     BUFGCE_X0Y15  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf_en/I
Min Period        n/a     MMCME4_ADV/CLKOUT3  n/a            1.071         12.499      11.428     MMCM_X0Y0     mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y30  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg4_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_rx_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.926ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.926ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.079ns (21.237%)  route 0.293ns (78.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.751ns = ( 4.498 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.278ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.741ns (routing 0.001ns, distribution 0.740ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.741    -1.243    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    -1.164 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.293    -0.871    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[7]
    BUFGCE_X0Y20         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.219     4.498    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/I
                         clock pessimism             -0.278     4.220    
                         clock uncertainty           -0.106     4.114    
    BUFGCE_X0Y20         BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.059     4.055    mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          4.055    
                         arrival time                           0.871    
  -------------------------------------------------------------------
                         slack                                  4.926    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.080ns (20.513%)  route 0.310ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 5.165 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.743ns (routing 0.001ns, distribution 0.742ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.743    -1.241    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080    -1.161 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.310    -0.851    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[1]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.642     5.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                         clock pessimism             -0.165     5.000    
                         clock uncertainty           -0.106     4.894    
    SLICE_X96Y31         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025     4.919    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                           0.851    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.079ns (20.308%)  route 0.310ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 5.164 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.741ns (routing 0.001ns, distribution 0.740ns)
  Clock Net Delay (Destination): 0.641ns (routing 0.001ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.741    -1.243    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -1.164 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.310    -0.854    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.641     5.164    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism             -0.166     4.998    
                         clock uncertainty           -0.106     4.892    
    SLICE_X96Y31         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025     4.917    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          4.917    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.771ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.080ns (20.566%)  route 0.309ns (79.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 5.165 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.743ns (routing 0.001ns, distribution 0.742ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.743    -1.241    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    -1.161 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.309    -0.852    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[2]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.642     5.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                         clock pessimism             -0.165     5.000    
                         clock uncertainty           -0.106     4.894    
    SLICE_X96Y31         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     4.919    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  5.771    

Slack (MET) :             5.805ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.078ns (22.874%)  route 0.263ns (77.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 5.165 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.741ns (routing 0.001ns, distribution 0.740ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.741    -1.243    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    -1.165 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.263    -0.902    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[0]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.642     5.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism             -0.180     4.984    
                         clock uncertainty           -0.106     4.879    
    SLICE_X96Y31         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025     4.904    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          4.904    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  5.805    

Slack (MET) :             5.829ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.080ns (25.478%)  route 0.234ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 5.164 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.180ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.743ns (routing 0.001ns, distribution 0.742ns)
  Clock Net Delay (Destination): 0.641ns (routing 0.001ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.743    -1.241    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    -1.161 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.234    -0.927    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[4]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.641     5.164    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                         clock pessimism             -0.180     4.983    
                         clock uncertainty           -0.106     4.878    
    SLICE_X96Y31         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     4.903    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          4.903    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  5.829    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.077ns (24.601%)  route 0.236ns (75.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.084ns = ( 5.165 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.241ns
    Clock Pessimism Removal (CPR):    -0.165ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.743ns (routing 0.001ns, distribution 0.742ns)
  Clock Net Delay (Destination): 0.642ns (routing 0.001ns, distribution 0.641ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.743    -1.241    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    -1.164 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.928    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[3]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.642     5.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                         clock pessimism             -0.165     5.000    
                         clock uncertainty           -0.106     4.894    
    SLICE_X96Y31         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025     4.919    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          4.919    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             5.856ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@6.249ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.079ns (25.987%)  route 0.225ns (74.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.085ns = ( 5.164 - 6.249 ) 
    Source Clock Delay      (SCD):    -1.243ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.741ns (routing 0.001ns, distribution 0.740ns)
  Clock Net Delay (Destination): 0.641ns (routing 0.001ns, distribution 0.640ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    -2.012    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.984 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.741    -1.243    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    -1.164 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.225    -0.939    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[5]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      6.249     6.249 r  
    AL8                                               0.000     6.249 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     6.249    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     6.640 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     6.680    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.680 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     7.024    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745     4.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.220     4.499    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.523 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.641     5.164    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                         clock pessimism             -0.166     4.998    
                         clock uncertainty           -0.106     4.892    
    SLICE_X96Y31         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025     4.917    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          4.917    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  5.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.417    -0.731    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039    -0.692 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.603    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[0]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.477    -0.798    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.080    -0.718    
    SLICE_X96Y31         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047    -0.671    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.671    
                         arrival time                          -0.603    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.417    -0.731    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.692 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.090    -0.602    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[5]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.475    -0.800    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                         clock pessimism              0.074    -0.725    
    SLICE_X96Y31         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047    -0.678    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.602    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.418    -0.730    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039    -0.691 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.092    -0.599    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[3]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.477    -0.798    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                         clock pessimism              0.073    -0.724    
    SLICE_X96Y31         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047    -0.677    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.599    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.041ns (29.927%)  route 0.096ns (70.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.080ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.418    -0.730    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041    -0.689 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.096    -0.593    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[4]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.475    -0.800    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]/C
                         clock pessimism              0.080    -0.720    
    SLICE_X96Y31         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047    -0.673    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.040ns (26.667%)  route 0.110ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.074ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)
  Clock Net Delay (Destination): 0.475ns (routing 0.001ns, distribution 0.474ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.417    -0.731    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040    -0.691 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.581    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[6]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.475    -0.800    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.074    -0.725    
    SLICE_X96Y31         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047    -0.678    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.678    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.490%)  route 0.111ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.418    -0.730    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.690 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.111    -0.579    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[2]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.477    -0.798    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
                         clock pessimism              0.073    -0.724    
    SLICE_X96Y31         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047    -0.677    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.579    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.730ns
    Clock Pessimism Removal (CPR):    -0.073ns
  Clock Net Delay (Source):      0.418ns (routing 0.000ns, distribution 0.418ns)
  Clock Net Delay (Destination): 0.477ns (routing 0.001ns, distribution 0.476ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.418    -0.730    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.691 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.575    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[1]
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.170    -1.294    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.477    -0.798    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
                         clock pessimism              0.073    -0.724    
    SLICE_X96Y31         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047    -0.677    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.677    
                         arrival time                          -0.575    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             clk_rx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.039ns (19.307%)  route 0.163ns (80.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.295ns
    Source Clock Delay      (SCD):    -0.731ns
    Clock Pessimism Removal (CPR):    -0.140ns
  Clock Net Delay (Source):      0.417ns (routing 0.000ns, distribution 0.417ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.149    -1.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y19         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.148 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/O
    X3Y0 (CLOCK_ROOT)    net (fo=8, routed)           0.417    -0.731    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y31         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y31         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039    -0.692 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.163    -0.529    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2[7]
    BUFGCE_X0Y20         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.169    -1.295    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/I
                         clock pessimism              0.140    -1.154    
    BUFGCE_X0Y20         BUFGCE (Hold_BUFCE_BUFGCE_I_CE)
                                                      0.122    -1.032    mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf
  -------------------------------------------------------------------
                         required time                          1.032    
                         arrival time                          -0.529    
  -------------------------------------------------------------------
                         slack                                  0.503    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_rx_mopshub_readout_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.249
Sources:            { mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     IDDRE1/C            n/a            1.600         6.249       4.649      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
Min Period        n/a     IDDRE1/CB           n/a            1.600         6.249       4.649      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
Min Period        n/a     BUFGCE/I            n/a            1.290         6.249       4.959      BUFGCE_X0Y20           mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     BUFGCE/I            n/a            1.290         6.249       4.959      BUFGCE_X0Y19           mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf_en/I
Min Period        n/a     MMCME4_ADV/CLKOUT1  n/a            1.071         6.249       5.178      MMCM_X0Y0              mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            0.550         6.249       5.699      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.249       5.699      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.249       5.699      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.249       5.699      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         6.249       5.699      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    IDDRE1/C            n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
Low Pulse Width   Slow    IDDRE1/CB           n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
Low Pulse Width   Fast    IDDRE1/CB           n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
Low Pulse Width   Fast    IDDRE1/C            n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    IDDRE1/CB           n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
High Pulse Width  Slow    IDDRE1/C            n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
High Pulse Width  Fast    IDDRE1/C            n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
High Pulse Width  Slow    IDDRE1/CB           n/a            0.720         3.125       2.405      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
High Pulse Width  Slow    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         3.125       2.850      SLICE_X96Y31           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg2_reg[4]/C
Max Skew          Slow    IDDRE1/C            IDDRE1/CB      2.639         0.364       2.274      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
Max Skew          Fast    IDDRE1/CB           IDDRE1/C       2.625         0.340       2.285      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
Max Skew          Slow    IDDRE1/CB           IDDRE1/C       2.850         0.362       2.487      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
Max Skew          Fast    IDDRE1/C            IDDRE1/CB      2.906         0.342       2.564      BITSLICE_RX_TX_X0Y171  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_tx_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_tx_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.529ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.320ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.079ns (21.180%)  route 0.294ns (78.820%))
  Logic Levels:           0  
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.755ns = ( 10.743 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.564ns, distribution 1.022ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.586    -0.403    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.079    -0.324 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.294    -0.030    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[7]
    BUFGCE_X0Y22         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y22         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/I
                         clock pessimism             -0.279    10.464    
                         clock uncertainty           -0.115    10.349    
    BUFGCE_X0Y22         BUFGCE (Setup_BUFCE_BUFGCE_I_CE)
                                                     -0.059    10.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                         10.290    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                 10.320    

Slack (MET) :             12.010ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.080ns (20.513%)  route 0.310ns (79.487%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 12.165 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.564ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.513ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.587    -0.402    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080    -0.322 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.310    -0.012    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.398    12.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism             -0.077    12.088    
                         clock uncertainty           -0.115    11.973    
    SLICE_X96Y33         FDRE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    11.998    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.998    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                 12.010    

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.080ns (20.566%)  route 0.309ns (79.434%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 12.165 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.564ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.513ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.587    -0.402    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    -0.322 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.309    -0.013    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[2]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.398    12.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism             -0.077    12.088    
                         clock uncertainty           -0.115    11.973    
    SLICE_X96Y33         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    11.998    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.998    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                 12.011    

Slack (MET) :             12.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.079ns (20.308%)  route 0.310ns (79.692%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 12.164 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.564ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.513ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.586    -0.403    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079    -0.324 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.310    -0.014    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.397    12.164    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism             -0.077    12.087    
                         clock uncertainty           -0.115    11.972    
    SLICE_X96Y33         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    11.997    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                           0.014    
  -------------------------------------------------------------------
                         slack                                 12.011    

Slack (MET) :             12.043ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.078ns (22.874%)  route 0.263ns (77.126%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 12.165 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.564ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.513ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.586    -0.403    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078    -0.325 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.263    -0.062    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.398    12.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism             -0.094    12.072    
                         clock uncertainty           -0.115    11.957    
    SLICE_X96Y33         FDRE (Setup_AFF2_SLICEM_C_D)
                                                      0.025    11.982    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.982    
                         arrival time                           0.062    
  -------------------------------------------------------------------
                         slack                                 12.043    

Slack (MET) :             12.068ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.080ns (25.478%)  route 0.234ns (74.522%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 12.164 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.094ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.564ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.513ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.587    -0.402    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    -0.322 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.234    -0.088    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[4]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.397    12.164    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism             -0.094    12.071    
                         clock uncertainty           -0.115    11.956    
    SLICE_X96Y33         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025    11.981    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         11.981    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                 12.068    

Slack (MET) :             12.087ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.077ns (24.601%)  route 0.236ns (75.399%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.333ns = ( 12.165 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.587ns (routing 0.564ns, distribution 1.023ns)
  Clock Net Delay (Destination): 1.398ns (routing 0.513ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.587    -0.402    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    -0.325 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.236    -0.089    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[3]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.398    12.165    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism             -0.077    12.088    
                         clock uncertainty           -0.115    11.973    
    SLICE_X96Y33         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    11.998    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.998    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                 12.087    

Slack (MET) :             12.096ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.079ns (25.987%)  route 0.225ns (74.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.334ns = ( 12.164 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.403ns
    Clock Pessimism Removal (CPR):    -0.077ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.586ns (routing 0.564ns, distribution 1.022ns)
  Clock Net Delay (Destination): 1.397ns (routing 0.513ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.245    -2.017    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.989 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.586    -0.403    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    -0.324 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.225    -0.099    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[5]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           1.397    12.164    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism             -0.077    12.087    
                         clock uncertainty           -0.115    11.972    
    SLICE_X96Y33         FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    11.997    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         11.997    
                         arrival time                           0.099    
  -------------------------------------------------------------------
                         slack                                 12.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.039ns (30.469%)  route 0.089ns (69.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Net Delay (Source):      0.879ns (routing 0.312ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.348ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.879    -0.272    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039    -0.233 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.089    -0.144    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[0]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.999    -0.280    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.021    -0.258    
    SLICE_X96Y33         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.047    -0.211    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.039ns (30.233%)  route 0.090ns (69.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Net Delay (Source):      0.879ns (routing 0.312ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.348ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.879    -0.272    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.233 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.090    -0.143    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[5]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.998    -0.281    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.014    -0.266    
    SLICE_X96Y33         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047    -0.219    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.041ns (29.927%)  route 0.096ns (70.073%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.271ns
    Clock Pessimism Removal (CPR):    -0.021ns
  Clock Net Delay (Source):      0.880ns (routing 0.312ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.348ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.880    -0.271    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041    -0.230 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.096    -0.134    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[4]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.998    -0.281    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.021    -0.259    
    SLICE_X96Y33         FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047    -0.212    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.039ns (29.771%)  route 0.092ns (70.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.271ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Net Delay (Source):      0.880ns (routing 0.312ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.348ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.880    -0.271    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.039    -0.232 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.092    -0.140    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[3]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.999    -0.280    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.014    -0.265    
    SLICE_X96Y33         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.047    -0.218    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.150ns  (logic 0.040ns (26.667%)  route 0.110ns (73.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.281ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Net Delay (Source):      0.879ns (routing 0.312ns, distribution 0.567ns)
  Clock Net Delay (Destination): 0.998ns (routing 0.348ns, distribution 0.650ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.879    -0.272    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040    -0.232 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.110    -0.122    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[6]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.998    -0.281    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.014    -0.266    
    SLICE_X96Y33         FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.047    -0.219    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.219    
                         arrival time                          -0.122    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.040ns (26.490%)  route 0.111ns (73.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.271ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Net Delay (Source):      0.880ns (routing 0.312ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.348ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.880    -0.271    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040    -0.231 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.111    -0.120    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[2]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.999    -0.280    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.014    -0.265    
    SLICE_X96Y33         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047    -0.218    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.039ns (25.161%)  route 0.116ns (74.839%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.271ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Net Delay (Source):      0.880ns (routing 0.312ns, distribution 0.568ns)
  Clock Net Delay (Destination): 0.999ns (routing 0.348ns, distribution 0.651ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.880    -0.271    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039    -0.232 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.116    -0.116    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[1]
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.999    -0.280    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.014    -0.265    
    SLICE_X96Y33         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047    -0.218    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.971ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Destination:            mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/CE
                            (rising edge-triggered cell BUFGCE clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.039ns (18.660%)  route 0.170ns (81.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.884ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.298ns
    Source Clock Delay      (SCD):    -0.272ns
    Clock Pessimism Removal (CPR):    -0.141ns
  Clock Net Delay (Source):      0.879ns (routing 0.312ns, distribution 0.567ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.146    -1.168    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y21         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.151 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/O
    X3Y1 (CLOCK_ROOT)    net (fo=8, routed)           0.879    -0.272    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0_en_clk
    SLICE_X96Y33         FDRE                                         r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039    -0.233 r  mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.170    -0.063    mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1[7]
    BUFGCE_X0Y22         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y22         BUFGCE                                       r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/I
                         clock pessimism              0.141    -1.156    
    BUFGCE_X0Y22         BUFGCE (Hold_BUFCE_BUFGCE_I_CE)
                                                      0.122    -1.034    mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf
  -------------------------------------------------------------------
                         required time                          1.034    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.971    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tx_mopshub_readout_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 6.249 }
Period(ns):         12.499
Sources:            { mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     OSERDESE3/CLK       n/a            1.600         12.499      10.899     BITSLICE_RX_TX_X0Y173  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         12.499      11.209     BUFGCE_X0Y22           mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     BUFGCE/I            n/a            1.290         12.499      11.209     BUFGCE_X0Y21           mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf_en/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         12.499      11.428     MMCM_X0Y0              mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.550         12.499      11.949     SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
Low Pulse Width   Slow    OSERDESE3/CLK       n/a            0.720         6.249       5.529      BITSLICE_RX_TX_X0Y173  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
Low Pulse Width   Fast    OSERDESE3/CLK       n/a            0.720         6.249       5.529      BITSLICE_RX_TX_X0Y173  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    OSERDESE3/CLK       n/a            0.720         6.249       5.529      BITSLICE_RX_TX_X0Y173  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
High Pulse Width  Fast    OSERDESE3/CLK       n/a            0.720         6.249       5.529      BITSLICE_RX_TX_X0Y173  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.275         6.249       5.974      SLICE_X96Y33           mopshub_readout_bd_i/clk_wiz_0/inst/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clkfbout_mopshub_readout_bd_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.705ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_readout_bd_clk_wiz_0_0
Waveform(ns):       { 0.000 24.997 }
Period(ns):         49.995
Sources:            { mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         49.995      48.705     BUFGCE_X0Y23  mopshub_readout_bd_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         49.995      48.924     MMCM_X0Y0     mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         49.995      48.924     MMCM_X0Y0     mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       49.995      50.005     MMCM_X0Y0     mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       17.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       24.468ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.163ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.545ns  (logic 0.376ns (24.337%)  route 1.169ns (75.663%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -6.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 25.000 - 25.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.794     6.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.327     6.463    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X83Y95         LUT5 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.098     6.561 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_bscanid_en_INST_0/O
                         net (fo=35, routed)          0.143     6.704    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid_en_int
    SLICE_X84Y95         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.050     6.754 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch_i_1/O
                         net (fo=2, routed)           0.157     6.911    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X83Y95         LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149     7.060 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.542     7.602    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tdo
    CONFIG_SITE_X0Y0     BSCANE2                                      r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TDO
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                         clock pessimism              0.000    25.000    
                         clock uncertainty           -0.235    24.765    
    CONFIG_SITE_X0Y0     BSCANE2 (Setup_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TDO)
                                                      0.000    24.765    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst
  -------------------------------------------------------------------
                         required time                         24.765    
                         arrival time                          -7.602    
  -------------------------------------------------------------------
                         slack                                 17.163    

Slack (MET) :             19.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.955ns  (logic 5.290ns (76.060%)  route 1.665ns (23.940%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 51.836 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.873    30.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y92         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.446    31.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y83         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    31.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.089    31.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y83         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    31.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.257    31.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X84Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.692    51.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X84Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.000    51.836    
                         clock uncertainty           -0.235    51.601    
    SLICE_X84Y86         FDRE (Setup_BFF2_SLICEL_C_R)
                                                     -0.074    51.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         51.527    
                         arrival time                         -31.955    
  -------------------------------------------------------------------
                         slack                                 19.572    

Slack (MET) :             19.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.955ns  (logic 5.290ns (76.060%)  route 1.665ns (23.940%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 51.836 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.873    30.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y92         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.446    31.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y83         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    31.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.089    31.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y83         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    31.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.257    31.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X84Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.692    51.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X84Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.000    51.836    
                         clock uncertainty           -0.235    51.601    
    SLICE_X84Y86         FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    51.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         51.527    
                         arrival time                         -31.955    
  -------------------------------------------------------------------
                         slack                                 19.572    

Slack (MET) :             19.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.955ns  (logic 5.290ns (76.060%)  route 1.665ns (23.940%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 51.836 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.873    30.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y92         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.446    31.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y83         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    31.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.089    31.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y83         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    31.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.257    31.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X84Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.692    51.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X84Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.000    51.836    
                         clock uncertainty           -0.235    51.601    
    SLICE_X84Y86         FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    51.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         51.527    
                         arrival time                         -31.955    
  -------------------------------------------------------------------
                         slack                                 19.572    

Slack (MET) :             19.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.955ns  (logic 5.290ns (76.060%)  route 1.665ns (23.940%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 51.836 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.873    30.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y92         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.446    31.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y83         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    31.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.089    31.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y83         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    31.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.257    31.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X84Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.692    51.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X84Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.000    51.836    
                         clock uncertainty           -0.235    51.601    
    SLICE_X84Y86         FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    51.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         51.527    
                         arrival time                         -31.955    
  -------------------------------------------------------------------
                         slack                                 19.572    

Slack (MET) :             19.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.955ns  (logic 5.290ns (76.060%)  route 1.665ns (23.940%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 51.836 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.873    30.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y92         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.446    31.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y83         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    31.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.089    31.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y83         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    31.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.257    31.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X84Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.692    51.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X84Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.000    51.836    
                         clock uncertainty           -0.235    51.601    
    SLICE_X84Y86         FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    51.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         51.527    
                         arrival time                         -31.955    
  -------------------------------------------------------------------
                         slack                                 19.572    

Slack (MET) :             19.572ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.955ns  (logic 5.290ns (76.060%)  route 1.665ns (23.940%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        1.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.836ns = ( 51.836 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.692ns (routing 0.001ns, distribution 0.691ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.873    30.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y92         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.446    31.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y83         LUT4 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050    31.520 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.089    31.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X84Y83         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    31.698 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.257    31.955    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X84Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.692    51.836    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X84Y86         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.000    51.836    
                         clock uncertainty           -0.235    51.601    
    SLICE_X84Y86         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    51.527    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         51.527    
                         arrival time                         -31.955    
  -------------------------------------------------------------------
                         slack                                 19.572    

Slack (MET) :             19.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.773ns  (logic 5.219ns (77.056%)  route 1.554ns (22.944%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 51.841 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.697ns (routing 0.001ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.873    30.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y92         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.446    31.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y83         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068    31.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.235    31.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X84Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.697    51.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X84Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.000    51.841    
                         clock uncertainty           -0.235    51.606    
    SLICE_X84Y82         FDRE (Setup_AFF_SLICEL_C_R)
                                                     -0.074    51.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         51.532    
                         arrival time                         -31.773    
  -------------------------------------------------------------------
                         slack                                 19.759    

Slack (MET) :             19.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.773ns  (logic 5.219ns (77.056%)  route 1.554ns (22.944%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 51.841 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.697ns (routing 0.001ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.873    30.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y92         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.446    31.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y83         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068    31.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.235    31.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X84Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.697    51.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X84Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.000    51.841    
                         clock uncertainty           -0.235    51.606    
    SLICE_X84Y82         FDRE (Setup_AFF2_SLICEL_C_R)
                                                     -0.074    51.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         51.532    
                         arrival time                         -31.773    
  -------------------------------------------------------------------
                         slack                                 19.759    

Slack (MET) :             19.759ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
                            (falling edge-triggered cell BSCANE2 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall@25.000ns)
  Data Path Delay:        6.773ns  (logic 5.219ns (77.056%)  route 1.554ns (22.944%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        1.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.841ns = ( 51.841 - 50.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 25.000 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Destination): 0.697ns (routing 0.001ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK fall edge)
                                                     25.000    25.000 f  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    25.000 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  -------------------------------------------------------------------    -------------------
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_SHIFT)
                                                      5.100    30.100 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/SHIFT
                         net (fo=36, routed)          0.873    30.973    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X84Y92         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051    31.024 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.446    31.470    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X84Y83         LUT4 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068    31.538 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.235    31.773    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X84Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.697    51.841    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X84Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                         clock pessimism              0.000    51.841    
                         clock uncertainty           -0.235    51.606    
    SLICE_X84Y82         FDRE (Setup_BFF_SLICEL_C_R)
                                                     -0.074    51.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]
  -------------------------------------------------------------------
                         required time                         51.532    
                         arrival time                         -31.773    
  -------------------------------------------------------------------
                         slack                                 19.759    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.074ns  (logic 0.039ns (52.703%)  route 0.035ns (47.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.505ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    4.063ns
  Clock Net Delay (Source):      0.458ns (routing 0.000ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.522ns (routing 0.001ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.458     1.436    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.475 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[31]/Q
                         net (fo=2, routed)           0.035     1.510    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]
    SLICE_X83Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.522     5.505    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]/C
                         clock pessimism             -4.063     1.442    
    SLICE_X83Y94         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.489    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.489    
                         arrival time                           1.510    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.066ns
    Source Clock Delay      (SCD):    1.850ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Net Delay (Source):      0.706ns (routing 0.001ns, distribution 0.705ns)
  Clock Net Delay (Destination): 0.803ns (routing 0.001ns, distribution 0.802ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.706     1.850    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X83Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y95         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     1.908 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[26]/Q
                         net (fo=2, routed)           0.106     2.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[26]
    SLICE_X81Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.803     6.066    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]/C
                         clock pessimism             -4.137     1.929    
    SLICE_X81Y94         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.991    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    4.061ns
  Clock Net Delay (Source):      0.435ns (routing 0.000ns, distribution 0.435ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.435     1.413    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X88Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y82         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.452 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[10]/Q
                         net (fo=1, routed)           0.038     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[10]
    SLICE_X88Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.497     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/rd_clk
    SLICE_X88Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism             -4.061     1.419    
    SLICE_X88Y82         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.466    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.078ns  (logic 0.039ns (50.000%)  route 0.039ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.497ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    4.061ns
  Clock Net Delay (Source):      0.452ns (routing 0.000ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.514ns (routing 0.001ns, distribution 0.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.452     1.430    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y94         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.469 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[20]/Q
                         net (fo=2, routed)           0.039     1.508    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[20]
    SLICE_X81Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.514     5.497    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X81Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]/C
                         clock pessimism             -4.061     1.436    
    SLICE_X81Y94         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.483    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.058ns (41.429%)  route 0.082ns (58.571%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.051ns
    Source Clock Delay      (SCD):    1.806ns
    Clock Pessimism Removal (CPR):    4.190ns
  Clock Net Delay (Source):      0.662ns (routing 0.001ns, distribution 0.661ns)
  Clock Net Delay (Destination): 0.788ns (routing 0.001ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655     1.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.662     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X88Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y88         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     1.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.082     1.946    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DID1
    SLICE_X88Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.788     6.051    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X88Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
                         clock pessimism             -4.190     1.861    
    SLICE_X88Y87         RAMD32 (Hold_D6LUT_SLICEM_CLK_I)
                                                      0.059     1.920    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.061ns (46.565%)  route 0.070ns (53.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.494ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    4.017ns
  Clock Net Delay (Source):      0.451ns (routing 0.000ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.511ns (routing 0.001ns, distribution 0.510ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.451     1.429    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X85Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y101        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.468 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[12]/Q
                         net (fo=2, routed)           0.053     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/bscanid[12]
    SLICE_X84Y101        LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.022     1.543 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid[11]_i_1/O
                         net (fo=1, routed)           0.017     1.560    dbg_hub/inst/BSCANID.u_xsdbm_id/p_2_in[11]
    SLICE_X84Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.511     5.494    dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i
    SLICE_X84Y101        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]/C
                         clock pessimism             -4.017     1.477    
    SLICE_X84Y101        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     1.523    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscanid_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.614%)  route 0.062ns (61.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.489ns
    Source Clock Delay      (SCD):    1.424ns
    Clock Pessimism Removal (CPR):    4.050ns
  Clock Net Delay (Source):      0.446ns (routing 0.000ns, distribution 0.446ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.001ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.446     1.424    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y95         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y95         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.463 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/Q
                         net (fo=2, routed)           0.062     1.525    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]
    SLICE_X84Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.506     5.489    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]/C
                         clock pessimism             -4.050     1.439    
    SLICE_X84Y94         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.486    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.475ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    4.062ns
  Clock Net Delay (Source):      0.429ns (routing 0.000ns, distribution 0.429ns)
  Clock Net Delay (Destination): 0.492ns (routing 0.001ns, distribution 0.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.429     1.407    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X93Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y77         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.444 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[25]/Q
                         net (fo=2, routed)           0.055     1.499    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in[25]
    SLICE_X93Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.492     5.475    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/m_bscan_tck[0]
    SLICE_X93Y77         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]/C
                         clock pessimism             -4.062     1.413    
    SLICE_X93Y77         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.459    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.479ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    4.061ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.496ns (routing 0.001ns, distribution 0.495ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.434     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X88Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y83         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.449 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.055     1.504    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in[7]
    SLICE_X88Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.496     5.479    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/m_bscan_tck[0]
    SLICE_X88Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]/C
                         clock pessimism             -4.061     1.418    
    SLICE_X88Y83         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.464    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.464    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.095ns  (logic 0.039ns (41.053%)  route 0.056ns (58.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.489ns
    Source Clock Delay      (SCD):    1.426ns
    Clock Pessimism Removal (CPR):    4.055ns
  Clock Net Delay (Source):      0.448ns (routing 0.000ns, distribution 0.448ns)
  Clock Net Delay (Destination): 0.506ns (routing 0.001ns, distribution 0.505ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.448     1.426    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y94         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/Q
                         net (fo=2, routed)           0.056     1.521    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]
    SLICE_X84Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.506     5.489    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X84Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]/C
                         clock pessimism             -4.055     1.434    
    SLICE_X84Y94         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.481    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.481    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.040    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     BUFGCE/I    n/a            1.290         50.000      48.710     BUFGCE_X0Y29  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Min Period        n/a     RAMD32/CLK  n/a            1.064         50.000      48.936     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.532         25.000      24.468     SLICE_X88Y87  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
  To Clock:  mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         12.500      11.429     MMCM_X0Y1  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       12.500      87.500     MMCM_X0Y1  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.750         6.250       2.500      MMCM_X0Y1  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.750         6.250       2.500      MMCM_X0Y1  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.750         6.250       2.500      MMCM_X0Y1  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.750         6.250       2.500      MMCM_X0Y1  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        8.657ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.958ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.657ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.232ns  (logic 0.577ns (17.853%)  route 2.655ns (82.147%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 13.832 - 12.500 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.609ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.783     3.214    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y130        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.364 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2/O
                         net (fo=2, routed)           0.133     3.497    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X79Y127        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.563 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7/O
                         net (fo=3, routed)           0.360     3.923    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/count_reg[6]_0
    SLICE_X76Y118        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     4.046 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/edged_i_3/O
                         net (fo=33, routed)          0.364     4.410    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/SS[0]
    SLICE_X75Y116        LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.158     4.568 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/edged_i_1__5/O
                         net (fo=1, routed)           0.015     4.583    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg_0
    SLICE_X75Y116        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    12.087 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    12.307    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.331 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.501    13.832    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X75Y116        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism             -0.336    13.496    
                         clock uncertainty           -0.281    13.215    
    SLICE_X75Y116        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.240    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/edged_reg
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -4.583    
  -------------------------------------------------------------------
                         slack                                  8.657    

Slack (MET) :             8.738ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.151ns  (logic 0.554ns (17.582%)  route 2.597ns (82.418%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 13.832 - 12.500 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.609ns, distribution 0.892ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.783     3.214    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y130        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.150     3.364 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/edged_i_2/O
                         net (fo=2, routed)           0.133     3.497    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/MediumAccessControl/sync_reset_i
    SLICE_X79Y127        LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     3.563 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/count[6]_i_7/O
                         net (fo=3, routed)           0.360     3.923    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/count_reg[6]_0
    SLICE_X76Y118        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.123     4.046 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/edged_i_3/O
                         net (fo=33, routed)          0.305     4.351    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/resrmlensig
    SLICE_X75Y116        LUT4 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.135     4.486 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1/O
                         net (fo=1, routed)           0.016     4.502    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_i_1_n_0
    SLICE_X75Y116        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    12.087 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    12.307    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.331 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.501    13.832    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/clk_40
    SLICE_X75Y116        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism             -0.336    13.496    
                         clock uncertainty           -0.281    13.215    
    SLICE_X75Y116        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    13.240    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/receivecrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         13.240    
                         arrival time                          -4.502    
  -------------------------------------------------------------------
                         slack                                  8.738    

Slack (MET) :             9.244ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.690ns  (logic 0.207ns (7.695%)  route 2.483ns (92.305%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.310ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.369ns = ( 13.869 - 12.500 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.538ns (routing 0.609ns, distribution 0.929ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.717     3.148    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y131        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.236 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_3/O
                         net (fo=125, routed)         0.574     3.810    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/active_reg_2
    SLICE_X73Y130        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     3.849 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_i_1__0/O
                         net (fo=1, routed)           0.192     4.041    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg_0
    SLICE_X73Y130        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    12.087 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    12.307    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.331 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.538    13.869    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X73Y130        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism             -0.328    13.541    
                         clock uncertainty           -0.281    13.260    
    SLICE_X73Y130        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    13.285    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg
  -------------------------------------------------------------------
                         required time                         13.285    
                         arrival time                          -4.041    
  -------------------------------------------------------------------
                         slack                                  9.244    

Slack (MET) :             9.255ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.168ns (6.514%)  route 2.411ns (93.486%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.311ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 13.868 - 12.500 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.609ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.717     3.148    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y131        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.236 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_3/O
                         net (fo=125, routed)         0.694     3.930    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/q_i_reg_1
    SLICE_X73Y130        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    12.087 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    12.307    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.331 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.537    13.868    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X73Y130        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg/C  (IS_INVERTED)
                         clock pessimism             -0.328    13.540    
                         clock uncertainty           -0.281    13.259    
    SLICE_X73Y130        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    13.185    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg
  -------------------------------------------------------------------
                         required time                         13.185    
                         arrival time                          -3.930    
  -------------------------------------------------------------------
                         slack                                  9.255    

Slack (MET) :             9.715ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg/R
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.189ns  (logic 0.168ns (7.675%)  route 2.021ns (92.325%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 13.938 - 12.500 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.609ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.717     3.148    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y131        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.236 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_3/O
                         net (fo=125, routed)         0.304     3.540    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/q_i_reg
    SLICE_X77Y129        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    12.087 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    12.307    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.331 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.607    13.938    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X77Y129        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism             -0.328    13.610    
                         clock uncertainty           -0.281    13.329    
    SLICE_X77Y129        FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    13.255    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                          -3.540    
  -------------------------------------------------------------------
                         slack                                  9.715    

Slack (MET) :             9.821ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.267ns (12.231%)  route 1.916ns (87.769%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 13.939 - 12.500 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.608ns (routing 0.609ns, distribution 0.999ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.717     3.148    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y131        LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.088     3.236 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_3/O
                         net (fo=125, routed)         0.172     3.408    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/active_reg_2
    SLICE_X77Y129        LUT5 (Prop_C5LUT_SLICEM_I3_O)
                                                      0.099     3.507 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_i_1__2/O
                         net (fo=1, routed)           0.027     3.534    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg_0
    SLICE_X77Y129        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    12.087 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    12.307    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.331 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.608    13.939    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X77Y129        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg/C  (IS_INVERTED)
                         clock pessimism             -0.328    13.611    
                         clock uncertainty           -0.281    13.330    
    SLICE_X77Y129        FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    13.355    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/enable_i_reg
  -------------------------------------------------------------------
                         required time                         13.355    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  9.821    

Slack (MET) :             9.836ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 0.492ns (20.569%)  route 1.900ns (79.431%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 13.938 - 12.500 ) 
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.736ns (routing 0.666ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.607ns (routing 0.609ns, distribution 0.998ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.736     1.174    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X76Y123        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y123        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.252 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/Q
                         net (fo=98, routed)          1.020     2.272    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep_0
    SLICE_X77Y128        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     2.371 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/q_i_i_12/O
                         net (fo=1, routed)           0.206     2.577    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/q_i_i_12_n_0
    SLICE_X77Y128        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     2.677 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/q_i_i_8/O
                         net (fo=1, routed)           0.202     2.879    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_reg_3
    SLICE_X77Y128        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     3.004 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_4/O
                         net (fo=19, routed)          0.222     3.226    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/edged_reg_0
    SLICE_X77Y129        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     3.316 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/edged_i_2__0/O
                         net (fo=2, routed)           0.250     3.566    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/activ_i
    SLICE_X77Y129        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    12.087 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    12.307    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.331 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.607    13.938    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/clk_40
    SLICE_X77Y129        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg/C  (IS_INVERTED)
                         clock pessimism             -0.281    13.657    
                         clock uncertainty           -0.281    13.377    
    SLICE_X77Y129        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    13.402    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transmitcrc/edged_reg
  -------------------------------------------------------------------
                         required time                         13.402    
                         arrival time                          -3.566    
  -------------------------------------------------------------------
                         slack                                  9.836    

Slack (MET) :             9.904ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        2.251ns  (logic 0.402ns (17.859%)  route 1.849ns (82.141%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 13.868 - 12.500 ) 
    Source Clock Delay      (SCD):    1.174ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.736ns (routing 0.666ns, distribution 1.070ns)
  Clock Net Delay (Destination): 1.537ns (routing 0.609ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.736     1.174    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X76Y123        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y123        FDCE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     1.252 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/Q
                         net (fo=98, routed)          1.020     2.272    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep_0
    SLICE_X77Y128        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     2.371 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/q_i_i_12/O
                         net (fo=1, routed)           0.206     2.577    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/q_i_i_12_n_0
    SLICE_X77Y128        LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     2.677 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/q_i_i_8/O
                         net (fo=1, routed)           0.202     2.879    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/enable_i_reg_3
    SLICE_X77Y128        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.125     3.004 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/q_i_i_4/O
                         net (fo=19, routed)          0.421     3.425    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/actvtsftsig
    SLICE_X73Y130        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    13.614    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    12.087 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    12.307    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.331 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.537    13.868    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X73Y130        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg/C  (IS_INVERTED)
                         clock pessimism             -0.283    13.585    
                         clock uncertainty           -0.281    13.304    
    SLICE_X73Y130        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    13.329    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/edged_reg
  -------------------------------------------------------------------
                         required time                         13.329    
                         arrival time                          -3.425    
  -------------------------------------------------------------------
                         slack                                  9.904    

Slack (MET) :             11.068ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[85].reg_i/q_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns)
  Data Path Delay:        0.997ns  (logic 0.077ns (7.723%)  route 0.920ns (92.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.361ns = ( 26.361 - 25.000 ) 
    Source Clock Delay      (SCD):    1.172ns = ( 13.672 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.734ns (routing 0.666ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.530ns (routing 0.609ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249    13.749    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    11.660 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    11.910    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.938 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.734    13.672    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X73Y130        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    13.749 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/Q
                         net (fo=103, routed)         0.920    14.669    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[85].reg_i/enable_i
    SLICE_X71Y131        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[85].reg_i/q_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.530    26.361    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[85].reg_i/clk_40
    SLICE_X71Y131        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[85].reg_i/q_i_reg/C
                         clock pessimism             -0.283    26.078    
                         clock uncertainty           -0.281    25.797    
    SLICE_X71Y131        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    25.737    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[85].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                         25.737    
                         arrival time                         -14.669    
  -------------------------------------------------------------------
                         slack                                 11.068    

Slack (MET) :             11.080ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[11].reg_i/q_i_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall@12.500ns)
  Data Path Delay:        1.062ns  (logic 0.077ns (7.250%)  route 0.985ns (92.750%))
  Logic Levels:           0  
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 26.435 - 25.000 ) 
    Source Clock Delay      (SCD):    1.172ns = ( 13.672 - 12.500 ) 
    Clock Pessimism Removal (CPR):    -0.281ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      1.734ns (routing 0.666ns, distribution 1.068ns)
  Clock Net Delay (Destination): 1.604ns (routing 0.609ns, distribution 0.995ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 fall edge)
                                                     12.500    12.500 f  
    BUFGCE_X0Y16         BUFGCE                       0.000    12.500 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249    13.749    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    11.660 f  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    11.910    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    11.938 f  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.734    13.672    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/clk_40
    SLICE_X73Y130        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y130        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    13.749 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/enable_i_reg/Q
                         net (fo=103, routed)         0.985    14.734    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[11].reg_i/enable_i
    SLICE_X81Y134        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[11].reg_i/q_i_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.604    26.435    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[11].reg_i/clk_40
    SLICE_X81Y134        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[11].reg_i/q_i_reg/C
                         clock pessimism             -0.281    26.154    
                         clock uncertainty           -0.281    25.874    
    SLICE_X81Y134        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    25.814    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[11].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                         25.814    
                         arrival time                         -14.734    
  -------------------------------------------------------------------
                         slack                                 11.080    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.059ns (34.706%)  route 0.111ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      1.607ns (routing 0.609ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.819ns (routing 0.666ns, distribution 1.153ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -0.193    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.169 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.607     1.438    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/rd_clk
    SLICE_X89Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y87         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.497 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[4]/Q
                         net (fo=2, routed)           0.111     1.608    <hidden>
    SLICE_X90Y86         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.819     1.257    <hidden>
    SLICE_X90Y86         FDRE                                         r  <hidden>
                         clock pessimism              0.279     1.536    
    SLICE_X90Y86         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     1.598    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/tdata78/register_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[3].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.082ns (44.324%)  route 0.103ns (55.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.278ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      1.608ns (routing 0.609ns, distribution 0.999ns)
  Clock Net Delay (Destination): 1.840ns (routing 0.666ns, distribution 1.174ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -0.193    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.169 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.608     1.439    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/tdata78/clk_40
    SLICE_X81Y132        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/tdata78/register_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y132        FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.499 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/tdata78/register_i_reg[3]/Q
                         net (fo=2, routed)           0.068     1.567    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[2].reg_i/q_i_reg_4[0]
    SLICE_X82Y132        LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.022     1.589 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[2].reg_i/q_i_i_1__96/O
                         net (fo=1, routed)           0.035     1.624    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[3].reg_i/q_i_reg_2
    SLICE_X82Y132        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[3].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.840     1.278    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[3].reg_i/clk_40
    SLICE_X82Y132        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[3].reg_i/q_i_reg/C
                         clock pessimism              0.275     1.553    
    SLICE_X82Y132        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.060     1.613    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/transhift/genblk1[3].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/b6_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.157ns  (logic 0.059ns (37.580%)  route 0.098ns (62.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.166ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      1.534ns (routing 0.609ns, distribution 0.925ns)
  Clock Net Delay (Destination): 1.728ns (routing 0.666ns, distribution 1.062ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -0.193    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.169 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.534     1.365    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/clk_40
    SLICE_X71Y127        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/b6_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y127        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.424 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/b6_reg[5]/Q
                         net (fo=2, routed)           0.098     1.522    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[74]_0[25]
    SLICE_X72Y127        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.728     1.166    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/clk_40
    SLICE_X72Y127        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[25]/C
                         clock pessimism              0.283     1.449    
    SLICE_X72Y127        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.511    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[56].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[57].reg_i/q_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.060ns (42.857%)  route 0.080ns (57.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.241ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      1.620ns (routing 0.609ns, distribution 1.011ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.666ns, distribution 1.137ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -0.193    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.169 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.620     1.451    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[56].reg_i/clk_40
    SLICE_X82Y136        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[56].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y136        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.060     1.511 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[56].reg_i/q_i_reg/Q
                         net (fo=2, routed)           0.080     1.591    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[57].reg_i/q_i_reg_2[0]
    SLICE_X81Y136        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[57].reg_i/q_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.803     1.241    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[57].reg_i/clk_40
    SLICE_X81Y136        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[57].reg_i/q_i_reg/C
                         clock pessimism              0.275     1.516    
    SLICE_X81Y136        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.578    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[57].reg_i/q_i_reg
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.591    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/b8_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.058ns (34.118%)  route 0.112ns (65.882%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    1.370ns
    Clock Pessimism Removal (CPR):    -0.283ns
  Clock Net Delay (Source):      1.539ns (routing 0.609ns, distribution 0.930ns)
  Clock Net Delay (Destination): 1.744ns (routing 0.666ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -0.193    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.169 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.539     1.370    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/clk_40
    SLICE_X73Y126        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/b8_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y126        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     1.428 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/b8_reg[6]/Q
                         net (fo=2, routed)           0.112     1.540    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[74]_0[10]
    SLICE_X72Y126        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.744     1.182    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/clk_40
    SLICE_X72Y126        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[10]/C
                         clock pessimism              0.283     1.465    
    SLICE_X72Y126        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.525    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.058ns (30.208%)  route 0.134ns (69.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      1.609ns (routing 0.609ns, distribution 1.000ns)
  Clock Net Delay (Destination): 1.837ns (routing 0.666ns, distribution 1.171ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -0.193    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.169 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.609     1.440    <hidden>
    SLICE_X90Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y92         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     1.498 r  <hidden>
                         net (fo=2, routed)           0.134     1.632    <hidden>
    SLICE_X91Y92         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.837     1.275    <hidden>
    SLICE_X91Y92         FDRE                                         r  <hidden>
                         clock pessimism              0.279     1.554    
    SLICE_X91Y92         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     1.614    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.632    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      1.613ns (routing 0.609ns, distribution 1.004ns)
  Clock Net Delay (Destination): 1.839ns (routing 0.666ns, distribution 1.173ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -0.193    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.169 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.613     1.444    <hidden>
    SLICE_X90Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y87         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.502 r  <hidden>
                         net (fo=24, routed)          0.135     1.637    <hidden>
    SLICE_X94Y87         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.839     1.277    <hidden>
    SLICE_X94Y87         FDRE                                         r  <hidden>
                         clock pessimism              0.279     1.556    
    SLICE_X94Y87         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     1.618    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[54].reg_i/q_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/rdata12/register_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.060ns (45.113%)  route 0.073ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    -0.224ns
  Clock Net Delay (Source):      1.618ns (routing 0.609ns, distribution 1.009ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.666ns, distribution 1.172ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -0.193    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.169 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.618     1.449    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[54].reg_i/clk_40
    SLICE_X83Y135        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[54].reg_i/q_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y135        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     1.509 r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/recshift/genblk1[54].reg_i/q_i_reg/Q
                         net (fo=2, routed)           0.073     1.582    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/rdata12/register_i_reg[15]_1[6]
    SLICE_X83Y133        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/rdata12/register_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.838     1.276    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/rdata12/clk_40
    SLICE_X83Y133        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/rdata12/register_i_reg[6]/C
                         clock pessimism              0.224     1.500    
    SLICE_X83Y133        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     1.562    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/IOControl/rdata12/register_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/b3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.058ns (29.293%)  route 0.140ns (70.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.279ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      1.607ns (routing 0.609ns, distribution 0.998ns)
  Clock Net Delay (Destination): 1.841ns (routing 0.666ns, distribution 1.175ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -0.193    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.169 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.607     1.438    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/clk_40
    SLICE_X81Y128        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/b3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.496 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/tra_elink_buf0/b3_reg[7]/Q
                         net (fo=2, routed)           0.140     1.636    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[74]_0[51]
    SLICE_X82Y127        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.841     1.279    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/clk_40
    SLICE_X82Y127        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[51]/C
                         clock pessimism              0.275     1.554    
    SLICE_X82Y127        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.616    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/tra_data_buf0/data_tra_reg_reg[51]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.169ns  (logic 0.058ns (34.320%)  route 0.111ns (65.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    -0.230ns
  Clock Net Delay (Source):      1.552ns (routing 0.609ns, distribution 0.943ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.666ns, distribution 1.109ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    -0.193    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.169 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.552     1.383    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X77Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.441 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wbin_reg[1]/Q
                         net (fo=27, routed)          0.111     1.552    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/ADDRH1
    SLICE_X77Y111        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.775     1.213    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/WCLK
    SLICE_X77Y111        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA/CLK
                         clock pessimism              0.230     1.443    
    SLICE_X77Y111        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.531    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.552    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_mopshub_readout_bd_clk_wiz_1_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         25.000      23.431     RAMB18_X12Y44  <hidden>
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         25.000      23.431     RAMB18_X12Y44  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         25.000      23.431     RAMB36_X12Y23  <hidden>
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         25.000      23.431     RAMB36_X12Y23  <hidden>
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         25.000      23.645     RAMB36_X12Y27  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         25.000      23.645     RAMB36_X9Y25   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         25.000      23.645     RAMB36_X10Y21  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_46/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         25.000      23.645     RAMB36_X7Y20   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_62/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         25.000      23.645     RAMB36_X12Y8   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_14/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.355         25.000      23.645     RAMB36_X11Y16  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_30/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X12Y27  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_13/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X9Y25   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_3/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X10Y21  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_46/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X7Y20   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_62/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X12Y8   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_14/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X11Y16  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_30/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X10Y14  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_47/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X9Y12   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_63/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X10Y22  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_47/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X11Y17  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_31/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X12Y27  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_13/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X9Y25   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_3/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X7Y28   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_30/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X10Y22  mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_47/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X7Y21   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_63/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X12Y9   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_15/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         12.500      11.958     RAMB36_X9Y14   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async1/fifomem/fifo_storage_reg_bram_65/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X9Y27   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_5/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X9Y16   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_34/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         12.500      11.958     RAMB36_X8Y16   mopshub_readout_bd_i/mopshub_readout_0/inst/ethernet_core0/fifo_async0/fifomem/fifo_storage_reg_bram_50/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_uart_mopshub_readout_bd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       84.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       42.801ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             84.714ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.791ns  (logic 0.197ns (10.999%)  route 1.594ns (89.001%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.390ns = ( 88.057 - 86.667 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.664ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.564ns (routing 0.604ns, distribution 0.960ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.747     1.180    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X94Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y196        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.261 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[5]/Q
                         net (fo=4, routed)           1.153     2.414    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/D[5]
    SLICE_X93Y202        LUT3 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.116     2.530 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr[4]_i_1__3/O
                         net (fo=1, routed)           0.441     2.971    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr[4]_i_1__3_n_0
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    86.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.564    88.057    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[4]/C
                         clock pessimism             -0.280    87.777    
                         clock uncertainty           -0.117    87.660    
    SLICE_X95Y198        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    87.685    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         87.685    
                         arrival time                          -2.971    
  -------------------------------------------------------------------
                         slack                                 84.714    

Slack (MET) :             84.834ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.669ns  (logic 0.232ns (13.901%)  route 1.437ns (86.099%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.388ns = ( 88.055 - 86.667 ) 
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.747ns (routing 0.664ns, distribution 1.083ns)
  Clock Net Delay (Destination): 1.562ns (routing 0.604ns, distribution 0.958ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.747     1.180    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X94Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y196        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     1.261 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[5]/Q
                         net (fo=4, routed)           1.153     2.414    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/D[5]
    SLICE_X93Y202        LUT5 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.100     2.514 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_inv_i_3/O
                         net (fo=1, routed)           0.235     2.749    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_inv_i_3_n_0
    SLICE_X95Y200        LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     2.800 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_inv_i_1/O
                         net (fo=1, routed)           0.049     2.849    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_inv_i_1_n_0
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    86.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.562    88.055    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
                         clock pessimism             -0.280    87.775    
                         clock uncertainty           -0.117    87.658    
    SLICE_X95Y200        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    87.683    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv
  -------------------------------------------------------------------
                         required time                         87.683    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                 84.834    

Slack (MET) :             84.939ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.562ns  (logic 0.518ns (33.163%)  route 1.044ns (66.837%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 88.068 - 86.667 ) 
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.664ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.604ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.762     1.195    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X93Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y199        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.273 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/Q
                         net (fo=8, routed)           0.241     1.514    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[7]
    SLICE_X93Y199        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     1.637 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.049     1.686    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X93Y199        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     1.825 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.238     2.063    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X95Y199        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     2.204 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_2/O
                         net (fo=12, routed)          0.449     2.653    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_2_n_0
    SLICE_X96Y195        LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     2.690 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[0]_i_1/O
                         net (fo=1, routed)           0.067     2.757    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[0]_i_1_n_0
    SLICE_X96Y195        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    86.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.575    88.068    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X96Y195        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[0]/C
                         clock pessimism             -0.280    87.788    
                         clock uncertainty           -0.117    87.671    
    SLICE_X96Y195        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.025    87.696    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         87.696    
                         arrival time                          -2.757    
  -------------------------------------------------------------------
                         slack                                 84.939    

Slack (MET) :             84.941ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.571ns (36.603%)  route 0.989ns (63.397%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 88.068 - 86.667 ) 
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.664ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.604ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.762     1.195    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X93Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y199        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.273 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/Q
                         net (fo=8, routed)           0.241     1.514    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[7]
    SLICE_X93Y199        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     1.637 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.049     1.686    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X93Y199        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     1.825 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.238     2.063    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X95Y199        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     2.204 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_2/O
                         net (fo=12, routed)          0.402     2.606    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_2_n_0
    SLICE_X96Y195        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.090     2.696 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[4]_i_1/O
                         net (fo=1, routed)           0.059     2.755    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[4]_i_1_n_0
    SLICE_X96Y195        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    86.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.575    88.068    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X96Y195        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[4]/C
                         clock pessimism             -0.280    87.788    
                         clock uncertainty           -0.117    87.671    
    SLICE_X96Y195        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    87.696    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         87.696    
                         arrival time                          -2.755    
  -------------------------------------------------------------------
                         slack                                 84.941    

Slack (MET) :             84.949ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.540ns  (logic 0.631ns (40.974%)  route 0.909ns (59.026%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 88.056 - 86.667 ) 
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.664ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.604ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.762     1.195    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X93Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y199        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.273 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/Q
                         net (fo=8, routed)           0.241     1.514    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[7]
    SLICE_X93Y199        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     1.637 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.049     1.686    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X93Y199        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     1.825 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.238     2.063    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X95Y199        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     2.204 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_2/O
                         net (fo=12, routed)          0.328     2.532    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_2_n_0
    SLICE_X96Y203        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.150     2.682 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[7]_i_1/O
                         net (fo=1, routed)           0.053     2.735    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[7]_i_1_n_0
    SLICE_X96Y203        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    86.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.563    88.056    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X96Y203        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[7]/C
                         clock pessimism             -0.280    87.776    
                         clock uncertainty           -0.117    87.659    
    SLICE_X96Y203        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    87.684    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         87.684    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                 84.949    

Slack (MET) :             84.981ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.521ns  (logic 0.579ns (38.067%)  route 0.942ns (61.933%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 88.069 - 86.667 ) 
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.664ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.604ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.762     1.195    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X93Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y199        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.273 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/Q
                         net (fo=8, routed)           0.241     1.514    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[7]
    SLICE_X93Y199        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     1.637 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.049     1.686    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X93Y199        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     1.825 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.238     2.063    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X95Y199        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     2.204 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_2/O
                         net (fo=12, routed)          0.348     2.552    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_2_n_0
    SLICE_X96Y195        LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     2.650 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[3]_i_1/O
                         net (fo=1, routed)           0.066     2.716    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[3]_i_1_n_0
    SLICE_X96Y195        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    86.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.576    88.069    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X96Y195        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[3]/C
                         clock pessimism             -0.280    87.789    
                         clock uncertainty           -0.117    87.672    
    SLICE_X96Y195        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    87.697    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[3]
  -------------------------------------------------------------------
                         required time                         87.697    
                         arrival time                          -2.716    
  -------------------------------------------------------------------
                         slack                                 84.981    

Slack (MET) :             84.986ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.516ns  (logic 0.581ns (38.325%)  route 0.935ns (61.675%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 88.069 - 86.667 ) 
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.664ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.604ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.762     1.195    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X93Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y199        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.273 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/Q
                         net (fo=8, routed)           0.241     1.514    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[7]
    SLICE_X93Y199        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     1.637 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.049     1.686    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X93Y199        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     1.825 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.238     2.063    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X95Y199        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     2.204 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_2/O
                         net (fo=12, routed)          0.348     2.552    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_2_n_0
    SLICE_X96Y195        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     2.652 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[5]_i_1/O
                         net (fo=1, routed)           0.059     2.711    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[5]_i_1_n_0
    SLICE_X96Y195        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    86.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.576    88.069    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X96Y195        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]/C
                         clock pessimism             -0.280    87.789    
                         clock uncertainty           -0.117    87.672    
    SLICE_X96Y195        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    87.697    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[5]
  -------------------------------------------------------------------
                         required time                         87.697    
                         arrival time                          -2.711    
  -------------------------------------------------------------------
                         slack                                 84.986    

Slack (MET) :             85.025ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.443ns  (logic 0.327ns (22.661%)  route 1.116ns (77.339%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.382ns = ( 88.049 - 86.667 ) 
    Source Clock Delay      (SCD):    1.209ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.776ns (routing 0.664ns, distribution 1.112ns)
  Clock Net Delay (Destination): 1.556ns (routing 0.604ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.776     1.209    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X96Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.286 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[3]/Q
                         net (fo=20, routed)          0.709     1.995    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/Q[3]
    SLICE_X95Y202        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.145 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr[4]_i_2/O
                         net (fo=3, routed)           0.390     2.535    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr[4]_i_2_n_0
    SLICE_X94Y196        LUT3 (Prop_A5LUT_SLICEL_I0_O)
                                                      0.100     2.635 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin[5]_i_1/O
                         net (fo=1, routed)           0.017     2.652    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbinnext[5]
    SLICE_X94Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    86.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.556    88.049    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X94Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[5]/C
                         clock pessimism             -0.280    87.769    
                         clock uncertainty           -0.117    87.652    
    SLICE_X94Y196        FDRE (Setup_AFF2_SLICEL_C_D)
                                                      0.025    87.677    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rbin_reg[5]
  -------------------------------------------------------------------
                         required time                         87.677    
                         arrival time                          -2.652    
  -------------------------------------------------------------------
                         slack                                 85.025    

Slack (MET) :             85.053ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.519ns (35.818%)  route 0.930ns (64.182%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.402ns = ( 88.069 - 86.667 ) 
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.664ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.576ns (routing 0.604ns, distribution 0.972ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.762     1.195    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X93Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y199        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.273 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/Q
                         net (fo=8, routed)           0.241     1.514    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[7]
    SLICE_X93Y199        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     1.637 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.049     1.686    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X93Y199        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     1.825 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.238     2.063    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X95Y199        LUT4 (Prop_B5LUT_SLICEL_I0_O)
                                                      0.141     2.204 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_2/O
                         net (fo=12, routed)          0.349     2.553    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Bit_Index[2]_i_2_n_0
    SLICE_X96Y195        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.038     2.591 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[6]_i_1/O
                         net (fo=1, routed)           0.053     2.644    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte[6]_i_1_n_0
    SLICE_X96Y195        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    86.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.576    88.069    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X96Y195        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]/C
                         clock pessimism             -0.280    87.789    
                         clock uncertainty           -0.117    87.672    
    SLICE_X96Y195        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    87.697    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Rx_Byte_reg[6]
  -------------------------------------------------------------------
                         required time                         87.697    
                         arrival time                          -2.644    
  -------------------------------------------------------------------
                         slack                                 85.053    

Slack (MET) :             85.067ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            86.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@86.667ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.411ns  (logic 0.635ns (45.004%)  route 0.776ns (54.996%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.378ns = ( 88.045 - 86.667 ) 
    Source Clock Delay      (SCD):    1.195ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.117ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.223ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.762ns (routing 0.664ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.552ns (routing 0.604ns, distribution 0.948ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.762     1.195    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X93Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y199        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     1.273 f  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[7]/Q
                         net (fo=8, routed)           0.241     1.514    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg_n_0_[7]
    SLICE_X93Y199        LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     1.637 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.049     1.686    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_3_n_0
    SLICE_X93Y199        LUT4 (Prop_A5LUT_SLICEM_I3_O)
                                                      0.139     1.825 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.192     2.017    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_SM_Main[2]_i_2_n_0
    SLICE_X93Y199        LUT5 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.166 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_4/O
                         net (fo=8, routed)           0.117     2.283    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[7]_i_4_n_0
    SLICE_X92Y199        LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.146     2.429 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[0]_i_1/O
                         net (fo=1, routed)           0.177     2.606    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count[0]_i_1_n_0
    SLICE_X92Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     86.667    86.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    86.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    87.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    86.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    86.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    86.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.552    88.045    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/clk_uart
    SLICE_X92Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]/C
                         clock pessimism             -0.280    87.765    
                         clock uncertainty           -0.117    87.648    
    SLICE_X92Y199        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    87.673    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/r_Clock_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         87.673    
                         arrival time                          -2.606    
  -------------------------------------------------------------------
                         slack                                 85.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.059ns (33.333%)  route 0.118ns (66.667%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    1.390ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.564ns (routing 0.604ns, distribution 0.960ns)
  Clock Net Delay (Destination): 1.776ns (routing 0.664ns, distribution 1.112ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.198    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.174 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.564     1.390    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y198        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.449 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[5]/Q
                         net (fo=1, routed)           0.118     1.567    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg_n_0_[5]
    SLICE_X96Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.776     1.209    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X96Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[5]/C
                         clock pessimism              0.280     1.489    
    SLICE_X96Y196        FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     1.550    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.567    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.080ns  (logic 0.039ns (48.750%)  route 0.041ns (51.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    0.840ns
    Clock Pessimism Removal (CPR):    -0.160ns
  Clock Net Delay (Source):      0.968ns (routing 0.366ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.406ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.145    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.128 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         0.968     0.840    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y200        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.879 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[3]/Q
                         net (fo=1, routed)           0.041     0.920    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg_n_0_[3]
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.423    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.404 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.090     0.686    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[3]/C
                         clock pessimism              0.160     0.846    
    SLICE_X95Y200        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.892    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq2_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.059ns (19.799%)  route 0.239ns (80.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.560ns (routing 0.604ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.664ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.198    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.174 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.560     1.386    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.445 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/Q
                         net (fo=30, routed)          0.239     1.684    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/ADDRH1
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.851     1.284    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA/CLK
                         clock pessimism              0.280     1.564    
    SLICE_X96Y197        RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.652    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.059ns (19.799%)  route 0.239ns (80.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.560ns (routing 0.604ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.664ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.198    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.174 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.560     1.386    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.445 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/Q
                         net (fo=30, routed)          0.239     1.684    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/ADDRH1
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.851     1.284    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/CLK
                         clock pessimism              0.280     1.564    
    SLICE_X96Y197        RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.652    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.059ns (19.799%)  route 0.239ns (80.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.560ns (routing 0.604ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.664ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.198    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.174 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.560     1.386    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.445 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/Q
                         net (fo=30, routed)          0.239     1.684    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/ADDRH1
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.851     1.284    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/CLK
                         clock pessimism              0.280     1.564    
    SLICE_X96Y197        RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.652    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.059ns (19.799%)  route 0.239ns (80.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.560ns (routing 0.604ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.664ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.198    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.174 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.560     1.386    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.445 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/Q
                         net (fo=30, routed)          0.239     1.684    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/ADDRH1
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.851     1.284    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/CLK
                         clock pessimism              0.280     1.564    
    SLICE_X96Y197        RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.652    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.059ns (19.799%)  route 0.239ns (80.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.560ns (routing 0.604ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.664ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.198    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.174 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.560     1.386    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.445 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/Q
                         net (fo=30, routed)          0.239     1.684    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/ADDRH1
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.851     1.284    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC/CLK
                         clock pessimism              0.280     1.564    
    SLICE_X96Y197        RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.652    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.059ns (19.799%)  route 0.239ns (80.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.560ns (routing 0.604ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.664ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.198    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.174 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.560     1.386    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.445 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/Q
                         net (fo=30, routed)          0.239     1.684    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/ADDRH1
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.851     1.284    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/CLK
                         clock pessimism              0.280     1.564    
    SLICE_X96Y197        RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.652    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.059ns (19.799%)  route 0.239ns (80.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.560ns (routing 0.604ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.664ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.198    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.174 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.560     1.386    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.445 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/Q
                         net (fo=30, routed)          0.239     1.684    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/ADDRH1
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.851     1.284    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD/CLK
                         clock pessimism              0.280     1.564    
    SLICE_X96Y197        RAMD32 (Hold_D5LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.652    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.059ns (19.799%)  route 0.239ns (80.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.178ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.284ns
    Source Clock Delay      (SCD):    1.386ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      1.560ns (routing 0.604ns, distribution 0.956ns)
  Clock Net Delay (Destination): 1.851ns (routing 0.664ns, distribution 1.187ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114     1.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527    -0.413 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215    -0.198    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -0.174 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.560     1.386    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y197        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     1.445 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[1]/Q
                         net (fo=30, routed)          0.239     1.684    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/ADDRH1
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245    -0.595    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.567 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.851     1.284    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1/CLK
                         clock pessimism              0.280     1.564    
    SLICE_X96Y197        RAMD32 (Hold_D6LUT_SLICEM_CLK_WADR1)
                                                      0.088     1.652    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
Waveform(ns):       { 0.000 43.333 }
Period(ns):         86.667
Sources:            { mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I            n/a            1.290         86.667      85.377     BUFGCE_X0Y34   mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         86.667      85.596     MMCM_X0Y1      mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
Min Period        n/a     RAMD32/CLK          n/a            1.064         86.667      85.603     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         86.667      85.603     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         86.667      85.603     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         86.667      85.603     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         86.667      85.603     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         86.667      85.603     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         86.667      85.603     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         86.667      85.603     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAME/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAME_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAME/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.532         43.333      42.801     SLICE_X96Y197  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAME_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clkfbout_mopshub_readout_bd_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.210ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mopshub_readout_bd_clk_wiz_1_0_1
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period  n/a     BUFGCE/I             n/a            1.290         12.500      11.210     BUFGCE_X0Y24  mopshub_readout_bd_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME4_ADV/CLKFBOUT  n/a            1.071         12.500      11.429     MMCM_X0Y1     mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBOUT
Min Period  n/a     MMCME4_ADV/CLKFBIN   n/a            1.071         12.500      11.429     MMCM_X0Y1     mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBIN
Max Period  n/a     MMCME4_ADV/CLKFBIN   n/a            100.000       12.500      87.500     MMCM_X0Y1     mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack       15.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.165ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.231ns (33.673%)  route 0.455ns (66.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 17.359 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.660ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y305        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y305        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.636 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.841    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y305        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.991 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.250     2.241    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y309        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.359    17.359    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y309        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.154    17.513    
                         clock uncertainty           -0.046    17.466    
    SLICE_X84Y309        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    17.406    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         17.406    
                         arrival time                          -2.241    
  -------------------------------------------------------------------
                         slack                                 15.165    

Slack (MET) :             15.165ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.231ns (33.673%)  route 0.455ns (66.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 17.359 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.660ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y305        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y305        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.636 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.841    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y305        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.991 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.250     2.241    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y309        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.359    17.359    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y309        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.154    17.513    
                         clock uncertainty           -0.046    17.466    
    SLICE_X84Y309        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    17.406    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         17.406    
                         arrival time                          -2.241    
  -------------------------------------------------------------------
                         slack                                 15.165    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.231ns (33.382%)  route 0.461ns (66.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 17.366 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.660ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y305        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y305        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.636 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.841    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y305        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.991 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.256     2.247    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.366    17.366    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism              0.154    17.520    
                         clock uncertainty           -0.046    17.473    
    SLICE_X84Y308        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    17.413    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                          -2.247    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.231ns (33.382%)  route 0.461ns (66.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 17.366 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.660ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y305        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y305        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.636 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.841    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y305        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.991 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.256     2.247    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.366    17.366    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism              0.154    17.520    
                         clock uncertainty           -0.046    17.473    
    SLICE_X84Y308        FDCE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    17.413    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                          -2.247    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.231ns (33.382%)  route 0.461ns (66.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 17.366 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.660ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y305        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y305        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.636 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.841    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y305        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.991 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.256     2.247    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.366    17.366    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism              0.154    17.520    
                         clock uncertainty           -0.046    17.473    
    SLICE_X84Y308        FDCE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    17.413    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                          -2.247    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.166ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.231ns (33.382%)  route 0.461ns (66.619%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.366ns = ( 17.366 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.366ns (routing 0.660ns, distribution 0.706ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y305        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y305        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.636 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.841    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y305        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.991 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.256     2.247    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.366    17.366    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism              0.154    17.520    
                         clock uncertainty           -0.046    17.473    
    SLICE_X84Y308        FDCE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    17.413    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         17.413    
                         arrival time                          -2.247    
  -------------------------------------------------------------------
                         slack                                 15.166    

Slack (MET) :             15.169ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.231ns (33.624%)  route 0.456ns (66.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 17.364 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.660ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y305        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y305        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.636 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.841    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y305        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.991 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.251     2.242    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.364    17.364    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism              0.154    17.518    
                         clock uncertainty           -0.046    17.471    
    SLICE_X84Y308        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060    17.411    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 15.169    

Slack (MET) :             15.169ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.231ns (33.624%)  route 0.456ns (66.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 17.364 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.660ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y305        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y305        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.636 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.841    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y305        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.991 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.251     2.242    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.364    17.364    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism              0.154    17.518    
                         clock uncertainty           -0.046    17.471    
    SLICE_X84Y308        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060    17.411    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 15.169    

Slack (MET) :             15.169ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.231ns (33.624%)  route 0.456ns (66.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 17.364 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.660ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y305        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y305        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.636 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.841    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y305        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.991 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.251     2.242    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.364    17.364    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
                         clock pessimism              0.154    17.518    
                         clock uncertainty           -0.046    17.471    
    SLICE_X84Y308        FDCE (Setup_AFF_SLICEL_C_CE)
                                                     -0.060    17.411    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 15.169    

Slack (MET) :             15.169ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.231ns (33.624%)  route 0.456ns (66.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 17.364 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.364ns (routing 0.660ns, distribution 0.704ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y305        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y305        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     1.636 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[3]/Q
                         net (fo=2, routed)           0.205     1.841    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[3]
    SLICE_X84Y305        LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     1.991 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0/O
                         net (fo=18, routed)          0.251     2.242    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt0_n_0
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.364    17.364    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism              0.154    17.518    
                         clock uncertainty           -0.046    17.471    
    SLICE_X84Y308        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060    17.411    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         17.411    
                         arrival time                          -2.242    
  -------------------------------------------------------------------
                         slack                                 15.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.857ns (routing 0.398ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.443ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y305        FDSE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y305        FDSE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.896 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[0]/Q
                         net (fo=2, routed)           0.059     0.955    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4[0]
    SLICE_X84Y305        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y305        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]/C
                         clock pessimism             -0.109     0.863    
    SLICE_X84Y305        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.910    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_div4_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.111ns  (logic 0.056ns (50.450%)  route 0.055ns (49.550%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.853ns (routing 0.398ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.443ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.853     0.853    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y308        FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.892 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/Q
                         net (fo=2, routed)           0.048     0.940    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
    SLICE_X84Y308        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.017     0.957 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry__0/O[3]
                         net (fo=1, routed)           0.007     0.964    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]_0[3]
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.968     0.968    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
                         clock pessimism             -0.109     0.859    
    SLICE_X84Y308        FDCE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.905    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.964    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.964ns
    Source Clock Delay      (SCD):    0.849ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.849ns (routing 0.398ns, distribution 0.451ns)
  Clock Net Delay (Destination): 0.964ns (routing 0.443ns, distribution 0.521ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.849     0.849    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y309        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y309        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.888 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/Q
                         net (fo=2, routed)           0.049     0.937    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
    SLICE_X84Y309        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.954 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry__1/O[1]
                         net (fo=1, routed)           0.007     0.961    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]_0[1]
    SLICE_X84Y309        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.964     0.964    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y309        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism             -0.109     0.855    
    SLICE_X84Y309        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.901    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.854ns (routing 0.398ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.443ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.854     0.854    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y307        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.893 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/Q
                         net (fo=2, routed)           0.049     0.942    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
    SLICE_X84Y307        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.959 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry/O[1]
                         net (fo=1, routed)           0.007     0.966    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/O[1]
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.968     0.968    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.108     0.860    
    SLICE_X84Y307        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.906    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.056ns (50.000%)  route 0.056ns (50.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.853ns (routing 0.398ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.443ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.853     0.853    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y308        FDCE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.892 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/Q
                         net (fo=2, routed)           0.049     0.941    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
    SLICE_X84Y308        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[1])
                                                      0.017     0.958 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry__0/O[1]
                         net (fo=1, routed)           0.007     0.965    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]_0[1]
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.968     0.968    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
                         clock pessimism             -0.109     0.859    
    SLICE_X84Y308        FDCE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.905    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.965    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.856ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Net Delay (Source):      0.856ns (routing 0.398ns, distribution 0.458ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.443ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.856     0.856    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y308        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.895 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/Q
                         net (fo=2, routed)           0.050     0.945    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
    SLICE_X84Y308        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.962 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry__0/O[7]
                         net (fo=1, routed)           0.007     0.969    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]_0[7]
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.110     0.862    
    SLICE_X84Y308        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.908    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.908    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Net Delay (Source):      0.854ns (routing 0.398ns, distribution 0.456ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.443ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.854     0.854    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y307        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.893 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/Q
                         net (fo=2, routed)           0.050     0.943    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
    SLICE_X84Y307        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.960 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry/O[2]
                         net (fo=1, routed)           0.007     0.967    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/O[2]
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.968     0.968    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism             -0.108     0.860    
    SLICE_X84Y307        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.906    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.906    
                         arrival time                           0.967    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.857ns (routing 0.398ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.443ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y307        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.896 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/Q
                         net (fo=2, routed)           0.050     0.946    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
    SLICE_X84Y307        CARRY8 (Prop_CARRY8_SLICEL_S[7]_O[7])
                                                      0.017     0.963 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry/O[7]
                         net (fo=1, routed)           0.007     0.970    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/O[7]
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.109     0.863    
    SLICE_X84Y307        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.909    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.056ns (49.558%)  route 0.057ns (50.443%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.853ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.853ns (routing 0.398ns, distribution 0.455ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.443ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.853     0.853    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y308        FDCE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.892 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/Q
                         net (fo=2, routed)           0.050     0.942    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
    SLICE_X84Y308        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.017     0.959 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/i_/i_/i__carry__0/O[2]
                         net (fo=1, routed)           0.007     0.966    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]_0[2]
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.968     0.968    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
                         clock pessimism             -0.109     0.859    
    SLICE_X84Y308        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.905    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.905    
                         arrival time                           0.966    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/D
                            (rising edge-triggered cell FDRE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.119ns  (logic 0.041ns (34.454%)  route 0.078ns (65.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.965ns
    Source Clock Delay      (SCD):    0.850ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      0.850ns (routing 0.398ns, distribution 0.452ns)
  Clock Net Delay (Destination): 0.965ns (routing 0.443ns, distribution 0.522ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.850     0.850    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y304        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y304        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.891 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/Q
                         net (fo=1, routed)           0.078     0.969    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1
    SLICE_X84Y304        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.965     0.965    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y304        FDRE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
                         clock pessimism             -0.109     0.856    
    SLICE_X84Y304        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.903    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.969    
  -------------------------------------------------------------------
                         slack                                  0.066    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C   n/a            0.550         16.000      15.450     SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         16.000      15.450     SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         16.000      15.450     SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         16.000      15.450     SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync2_reg/C
Min Period        n/a     FDPE/C   n/a            0.550         16.000      15.450     SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync3_reg/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X84Y307  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X84Y308  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X84Y308  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X84Y308  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            0.550         16.000      15.450     SLICE_X84Y308  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X84Y308  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X84Y308  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X84Y308  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X84Y308  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X84Y308  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X84Y308  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X84Y308  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[8]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X84Y308  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[9]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X84Y309  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.275         8.000       7.725      SLICE_X84Y309  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X84Y304  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.275         8.000       7.725      SLICE_X84Y304  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_en_dly2_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_meta_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.275         8.000       7.725      SLICE_X84Y306  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_sync1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_rx_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.054ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.054ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
                            (falling edge-triggered cell IDDRE1 clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 fall@21.873ns)
  Data Path Delay:        1.414ns  (logic 0.471ns (33.310%)  route 0.943ns (66.690%))
  Logic Levels:           0  
  Clock Path Skew:        -0.436ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.098ns = ( 24.899 - 24.997 ) 
    Source Clock Delay      (SCD):    0.046ns = ( 21.919 - 21.873 ) 
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.030ns (routing 0.171ns, distribution 1.859ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.747ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 fall edge)
                                                     21.873    21.873 f  
    AL8                                               0.000    21.873 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    21.873    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    22.349 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    22.399    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    22.399 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    22.796    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    19.611 f  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    19.861    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    19.889 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=2, routed)           2.030    21.919    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_rx
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       f  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q2)
                                                      0.471    22.390 r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/Q2
                         net (fo=1, routed)           0.943    23.333    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/rx_elink2bit[1]
    SLICE_X96Y147        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.631    24.899    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X96Y147        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/C
                         clock pessimism             -0.291    24.608    
                         clock uncertainty           -0.246    24.362    
    SLICE_X96Y147        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    24.387    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         24.387    
                         arrival time                         -23.333    
  -------------------------------------------------------------------
                         slack                                  1.054    

Slack (MET) :             3.670ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
                            (rising edge-triggered cell IDDRE1 clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.249ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@18.748ns)
  Data Path Delay:        1.929ns  (logic 0.485ns (25.143%)  route 1.444ns (74.857%))
  Logic Levels:           0  
  Clock Path Skew:        -0.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.092ns = ( 24.905 - 24.997 ) 
    Source Clock Delay      (SCD):    0.046ns = ( 18.795 - 18.748 ) 
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.030ns (routing 0.171ns, distribution 1.859ns)
  Clock Net Delay (Destination): 1.637ns (routing 0.747ns, distribution 0.890ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     18.748    18.748 r  
    AL8                                               0.000    18.748 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    18.748    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    19.225 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    19.275    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    19.275 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    19.672    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -3.185    16.487 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.250    16.737    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    16.765 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=2, routed)           2.030    18.795    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_rx
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/C
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_C_Q1)
                                                      0.485    19.280 r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/Q1
                         net (fo=1, routed)           1.444    20.724    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/rx_elink2bit[0]
    SLICE_X95Y137        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    25.388 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    25.428    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.428 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    25.772    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    23.027 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    23.244    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    23.268 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.637    24.905    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X95Y137        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
                         clock pessimism             -0.291    24.614    
                         clock uncertainty           -0.246    24.368    
    SLICE_X95Y137        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025    24.393    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         24.393    
                         arrival time                         -20.724    
  -------------------------------------------------------------------
                         slack                                  3.670    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
                            (rising edge-triggered cell IDDRE1 clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.924ns  (logic 0.205ns (22.186%)  route 0.719ns (77.814%))
  Logic Levels:           0  
  Clock Path Skew:        -0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.131ns
    Source Clock Delay      (SCD):    0.020ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.169ns (routing 0.097ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.147ns (routing 0.498ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.148    -1.166    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.149 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=2, routed)           1.169     0.020    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_rx
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       f  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q1)
                                                      0.205     0.225 r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/Q1
                         net (fo=1, routed)           0.719     0.944    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/rx_elink2bit[0]
    SLICE_X95Y137        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.147    -0.131    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X95Y137        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]/C
                         clock pessimism              0.149     0.019    
                         clock uncertainty            0.246     0.264    
    SLICE_X95Y137        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.310    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.310    
                         arrival time                           0.944    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             3.505ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB
                            (falling edge-triggered cell IDDRE1 clocked by clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -3.125ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_rx_mopshub_readout_bd_clk_wiz_0_0 fall@3.125ns)
  Data Path Delay:        0.667ns  (logic 0.189ns (28.336%)  route 0.478ns (71.664%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.135ns
    Source Clock Delay      (SCD):    0.020ns = ( 3.144 - 3.125 ) 
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.169ns (routing 0.097ns, distribution 1.072ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.498ns, distribution 0.645ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 fall edge)
                                                      3.125     3.125 f  
    AL8                                               0.000     3.125 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     3.125    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     3.374 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     3.414    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.414 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     3.617    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.807     1.810 f  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.148     1.958    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.975 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=2, routed)           1.169     3.144    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_rx
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    BITSLICE_RX_TX_X0Y171
                         IDDRE1 (Prop_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_Q2)
                                                      0.189     3.333 r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/Q2
                         net (fo=1, routed)           0.478     3.811    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/rx_elink2bit[1]
    SLICE_X96Y147        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.143    -0.135    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/clk_elink
    SLICE_X96Y147        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]/C
                         clock pessimism              0.149     0.015    
                         clock uncertainty            0.246     0.260    
    SLICE_X96Y147        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.306    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/bitstream_deserializer00/dout_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.306    
                         arrival time                           3.811    
  -------------------------------------------------------------------
                         slack                                  3.505    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.659ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.406ns  (logic 0.080ns (2.349%)  route 3.326ns (97.651%))
  Logic Levels:           0  
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.216ns = ( 24972.285 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.747ns, distribution 0.766ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         3.326 24954.754    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/reset
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.513 24972.285    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]/C
                         clock pessimism              0.000 24972.285    
                         clock uncertainty           -0.443 24971.842    
    SLICE_X79Y109        FDSE (Setup_BFF_SLICEM_C_S)
                                                     -0.074 24971.768    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]
  -------------------------------------------------------------------
                         required time                      24971.770    
                         arrival time                       -24954.758    
  -------------------------------------------------------------------
                         slack                                 17.011    

Slack (MET) :             17.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.406ns  (logic 0.080ns (2.349%)  route 3.326ns (97.651%))
  Logic Levels:           0  
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.216ns = ( 24972.285 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.747ns, distribution 0.766ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         3.326 24954.754    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/reset
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.513 24972.285    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/C
                         clock pessimism              0.000 24972.285    
                         clock uncertainty           -0.443 24971.842    
    SLICE_X79Y109        FDSE (Setup_BFF2_SLICEM_C_S)
                                                     -0.074 24971.768    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]
  -------------------------------------------------------------------
                         required time                      24971.770    
                         arrival time                       -24954.758    
  -------------------------------------------------------------------
                         slack                                 17.011    

Slack (MET) :             17.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.406ns  (logic 0.080ns (2.349%)  route 3.326ns (97.651%))
  Logic Levels:           0  
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.216ns = ( 24972.285 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.747ns, distribution 0.766ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         3.326 24954.754    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/reset
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.513 24972.285    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/C
                         clock pessimism              0.000 24972.285    
                         clock uncertainty           -0.443 24971.842    
    SLICE_X79Y109        FDSE (Setup_AFF_SLICEM_C_S)
                                                     -0.074 24971.768    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                      24971.770    
                         arrival time                       -24954.758    
  -------------------------------------------------------------------
                         slack                                 17.011    

Slack (MET) :             17.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.406ns  (logic 0.080ns (2.349%)  route 3.326ns (97.651%))
  Logic Levels:           0  
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.216ns = ( 24972.285 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.747ns, distribution 0.766ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         3.326 24954.754    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/reset
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.513 24972.285    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]/C
                         clock pessimism              0.000 24972.285    
                         clock uncertainty           -0.443 24971.842    
    SLICE_X79Y109        FDSE (Setup_AFF2_SLICEM_C_S)
                                                     -0.074 24971.768    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[5]
  -------------------------------------------------------------------
                         required time                      24971.770    
                         arrival time                       -24954.758    
  -------------------------------------------------------------------
                         slack                                 17.011    

Slack (MET) :             17.025ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/rd_en_data_tx_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        3.390ns  (logic 0.080ns (2.360%)  route 3.310ns (97.640%))
  Logic Levels:           0  
  Clock Path Skew:        -1.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.218ns = ( 24972.283 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.747ns, distribution 0.764ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         3.310 24954.738    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/reset
    SLICE_X80Y109        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/rd_en_data_tx_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.511 24972.283    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X80Y109        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/rd_en_data_tx_reg/C
                         clock pessimism              0.000 24972.283    
                         clock uncertainty           -0.443 24971.840    
    SLICE_X80Y109        FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.074 24971.766    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/rd_en_data_tx_reg
  -------------------------------------------------------------------
                         required time                      24971.768    
                         arrival time                       -24954.740    
  -------------------------------------------------------------------
                         slack                                 17.025    

Slack (MET) :             17.456ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.969ns  (logic 0.204ns (6.871%)  route 2.765ns (93.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.222ns = ( 24972.279 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.747ns, distribution 0.760ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.338 24953.766    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/reset
    SLICE_X78Y110        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124 24953.889 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/dout_async_fifo_reg[6]_i_1/O
                         net (fo=10, routed)          0.427 24954.316    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0_n_6
    SLICE_X78Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.507 24972.279    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X78Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[7]/C
                         clock pessimism              0.000 24972.279    
                         clock uncertainty           -0.443 24971.836    
    SLICE_X78Y109        FDSE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060 24971.775    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[7]
  -------------------------------------------------------------------
                         required time                      24971.775    
                         arrival time                       -24954.320    
  -------------------------------------------------------------------
                         slack                                 17.456    

Slack (MET) :             17.456ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/CE
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.970ns  (logic 0.204ns (6.869%)  route 2.766ns (93.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.573ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.222ns = ( 24972.279 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.747ns, distribution 0.760ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.338 24953.766    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/reset
    SLICE_X78Y110        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124 24953.889 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/dout_async_fifo_reg[6]_i_1/O
                         net (fo=10, routed)          0.428 24954.316    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0_n_6
    SLICE_X78Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.507 24972.279    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X78Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]/C
                         clock pessimism              0.000 24972.279    
                         clock uncertainty           -0.443 24971.836    
    SLICE_X78Y109        FDSE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059 24971.777    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[8]
  -------------------------------------------------------------------
                         required time                      24971.777    
                         arrival time                       -24954.320    
  -------------------------------------------------------------------
                         slack                                 17.456    

Slack (MET) :             17.574ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]/CE
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.856ns  (logic 0.204ns (7.143%)  route 2.652ns (92.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.216ns = ( 24972.285 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.747ns, distribution 0.766ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.338 24953.766    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/reset
    SLICE_X78Y110        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124 24953.889 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/dout_async_fifo_reg[6]_i_1/O
                         net (fo=10, routed)          0.314 24954.203    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0_n_6
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.513 24972.285    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]/C
                         clock pessimism              0.000 24972.285    
                         clock uncertainty           -0.443 24971.842    
    SLICE_X79Y109        FDSE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061 24971.781    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[2]
  -------------------------------------------------------------------
                         required time                      24971.781    
                         arrival time                       -24954.209    
  -------------------------------------------------------------------
                         slack                                 17.574    

Slack (MET) :             17.574ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.856ns  (logic 0.204ns (7.143%)  route 2.652ns (92.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.216ns = ( 24972.285 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.747ns, distribution 0.766ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.338 24953.766    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/reset
    SLICE_X78Y110        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124 24953.889 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/dout_async_fifo_reg[6]_i_1/O
                         net (fo=10, routed)          0.314 24954.203    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0_n_6
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.513 24972.285    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]/C
                         clock pessimism              0.000 24972.285    
                         clock uncertainty           -0.443 24971.842    
    SLICE_X79Y109        FDSE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061 24971.781    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[4]
  -------------------------------------------------------------------
                         required time                      24971.781    
                         arrival time                       -24954.209    
  -------------------------------------------------------------------
                         slack                                 17.574    

Slack (MET) :             17.575ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.856ns  (logic 0.204ns (7.143%)  route 2.652ns (92.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -1.567ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.216ns = ( 24972.285 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.513ns (routing 0.747ns, distribution 0.766ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.338 24953.766    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/reset
    SLICE_X78Y110        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124 24953.889 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/dout_async_fifo_reg[6]_i_1/O
                         net (fo=10, routed)          0.314 24954.203    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0_n_6
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.513 24972.285    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/clk_elink
    SLICE_X79Y109        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]/C
                         clock pessimism              0.000 24972.285    
                         clock uncertainty           -0.443 24971.842    
    SLICE_X79Y109        FDSE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060 24971.781    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/dout_async_fifo_reg_reg[3]
  -------------------------------------------------------------------
                         required time                      24971.783    
                         arrival time                       -24954.209    
  -------------------------------------------------------------------
                         slack                                 17.575    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.102ns  (logic 0.039ns (38.235%)  route 0.063ns (61.765%))
  Logic Levels:           0  
  Clock Path Skew:        -1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.132ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.040ns (routing 0.364ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.498ns, distribution 0.648ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.040     0.915    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X89Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.954 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[2]/Q
                         net (fo=1, routed)           0.063     1.017    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[2]
    SLICE_X90Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.146    -0.132    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X90Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]/C
                         clock pessimism              0.000    -0.132    
                         clock uncertainty            0.443     0.311    
    SLICE_X90Y120        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.047     0.358    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.039ns (33.913%)  route 0.076ns (66.087%))
  Logic Levels:           0  
  Clock Path Skew:        -1.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.132ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.040ns (routing 0.364ns, distribution 0.676ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.498ns, distribution 0.648ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.040     0.915    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X89Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y120        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.954 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[0]/Q
                         net (fo=1, routed)           0.076     1.030    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[0]
    SLICE_X90Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.146    -0.132    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X90Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[0]/C
                         clock pessimism              0.000    -0.132    
                         clock uncertainty            0.443     0.311    
    SLICE_X90Y120        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     0.357    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.698ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rbin_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.039ns (25.828%)  route 0.112ns (74.172%))
  Logic Levels:           0  
  Clock Path Skew:        -1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.132ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.030ns (routing 0.364ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.498ns, distribution 0.648ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.030     0.905    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X89Y121        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rbin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.944 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rbin_reg[5]/Q
                         net (fo=3, routed)           0.112     1.056    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[5]
    SLICE_X90Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.146    -0.132    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X90Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[5]/C
                         clock pessimism              0.000    -0.132    
                         clock uncertainty            0.443     0.311    
    SLICE_X90Y120        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.047     0.358    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.698    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.037ns (24.183%)  route 0.116ns (75.817%))
  Logic Levels:           0  
  Clock Path Skew:        -1.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.142ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.032ns (routing 0.364ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.498ns, distribution 0.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.032     0.907    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X88Y122        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.944 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[3]/Q
                         net (fo=1, routed)           0.116     1.060    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[3]
    SLICE_X86Y121        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.136    -0.142    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X86Y121        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]/C
                         clock pessimism              0.000    -0.142    
                         clock uncertainty            0.443     0.301    
    SLICE_X86Y121        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.348    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.348    
                         arrival time                           1.060    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.723ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        -1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    0.834ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      0.959ns (routing 0.364ns, distribution 0.595ns)
  Clock Net Delay (Destination): 1.058ns (routing 0.498ns, distribution 0.560ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.959     0.834    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X78Y111        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y111        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     0.873 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[3]/Q
                         net (fo=1, routed)           0.119     0.992    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[3]
    SLICE_X79Y111        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.058    -0.220    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X79Y111        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[3]/C
                         clock pessimism              0.000    -0.220    
                         clock uncertainty            0.443     0.223    
    SLICE_X79Y111        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.269    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.269    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.723    

Slack (MET) :             0.732ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.039ns (23.353%)  route 0.128ns (76.647%))
  Logic Levels:           0  
  Clock Path Skew:        -1.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.217ns
    Source Clock Delay      (SCD):    0.837ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      0.962ns (routing 0.364ns, distribution 0.598ns)
  Clock Net Delay (Destination): 1.061ns (routing 0.498ns, distribution 0.563ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.962     0.837    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X77Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y113        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.876 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[0]/Q
                         net (fo=1, routed)           0.128     1.004    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[0]
    SLICE_X77Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.061    -0.217    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X77Y113        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[0]/C
                         clock pessimism              0.000    -0.217    
                         clock uncertainty            0.443     0.226    
    SLICE_X77Y113        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     0.272    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.272    
                         arrival time                           1.004    
  -------------------------------------------------------------------
                         slack                                  0.732    

Slack (MET) :             0.738ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.041ns (21.579%)  route 0.149ns (78.421%))
  Logic Levels:           0  
  Clock Path Skew:        -1.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.132ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.030ns (routing 0.364ns, distribution 0.666ns)
  Clock Net Delay (Destination): 1.146ns (routing 0.498ns, distribution 0.648ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.030     0.905    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X89Y121        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y121        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.946 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[4]/Q
                         net (fo=1, routed)           0.149     1.095    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[4]
    SLICE_X90Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.146    -0.132    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X90Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.000    -0.132    
                         clock uncertainty            0.443     0.311    
    SLICE_X90Y120        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     0.357    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.357    
                         arrival time                           1.095    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.739ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.039ns (21.788%)  route 0.140ns (78.212%))
  Logic Levels:           0  
  Clock Path Skew:        -1.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.142ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.032ns (routing 0.364ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.136ns (routing 0.498ns, distribution 0.638ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.032     0.907    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/clk_40
    SLICE_X88Y122        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y122        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     0.946 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/rptr_empty/rptr_reg[1]/Q
                         net (fo=1, routed)           0.140     1.086    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/D[1]
    SLICE_X86Y121        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.136    -0.142    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/clk_elink
    SLICE_X86Y121        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.000    -0.142    
                         clock uncertainty            0.443     0.301    
    SLICE_X86Y121        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.347    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.039ns (19.598%)  route 0.160ns (80.402%))
  Logic Levels:           0  
  Clock Path Skew:        -1.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.222ns
    Source Clock Delay      (SCD):    0.840ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      0.965ns (routing 0.364ns, distribution 0.601ns)
  Clock Net Delay (Destination): 1.056ns (routing 0.498ns, distribution 0.558ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.965     0.840    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/clk_40
    SLICE_X77Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y112        FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     0.879 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/wptr_full/wptr_reg[4]/Q
                         net (fo=1, routed)           0.160     1.039    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/D[4]
    SLICE_X77Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.056    -0.222    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/clk_elink
    SLICE_X77Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]/C
                         clock pessimism              0.000    -0.222    
                         clock uncertainty            0.443     0.221    
    SLICE_X77Y112        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.267    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/sync_w2r/rq1_wptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.267    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.778ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/registered_read.rdata_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             clk_elink_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.111ns (56.061%)  route 0.087ns (43.939%))
  Logic Levels:           0  
  Clock Path Skew:        -1.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    0.854ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      0.979ns (routing 0.364ns, distribution 0.615ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.498ns, distribution 0.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.979     0.854    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/WCLK
    SLICE_X77Y111        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y111        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.111     0.965 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMA_D1/O
                         net (fo=1, routed)           0.087     1.052    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/rdata_r0__0[1]
    SLICE_X78Y110        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/registered_read.rdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.063    -0.215    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/clk_elink
    SLICE_X78Y110        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/registered_read.rdata_r_reg[1]/C
                         clock pessimism              0.000    -0.215    
                         clock uncertainty            0.443     0.228    
    SLICE_X78Y110        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     0.274    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/fifomem/registered_read.rdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.274    
                         arrival time                           1.052    
  -------------------------------------------------------------------
                         slack                                  0.778    





---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_tx_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       10.519ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.519ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.076ns (6.349%)  route 1.121ns (93.651%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.305ns = ( 12.193 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.160ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.826ns (routing 0.820ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.513ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.826    -0.160    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X91Y143        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y143        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076    -0.084 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/Q
                         net (fo=1, routed)           1.121     1.037    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/tx_elink2bit[0]
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.426    12.193    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_tx
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
                         clock pessimism             -0.291    11.902    
                         clock uncertainty           -0.246    11.656    
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_D[0])
                                                     -0.100    11.556    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst
  -------------------------------------------------------------------
                         required time                         11.556    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                 10.519    

Slack (MET) :             10.560ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.499ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@12.499ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.079ns (7.041%)  route 1.043ns (92.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.437ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.305ns = ( 12.193 - 12.499 ) 
    Source Clock Delay      (SCD):    -0.160ns
    Clock Pessimism Removal (CPR):    -0.291ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.826ns (routing 0.820ns, distribution 1.006ns)
  Clock Net Delay (Destination): 1.426ns (routing 0.513ns, distribution 0.913ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476     0.476 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.526    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.526 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     0.923    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    -2.262 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    -2.014    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -1.986 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.826    -0.160    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X91Y143        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y143        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079    -0.081 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/Q
                         net (fo=1, routed)           1.043     0.962    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/tx_elink2bit[1]
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     12.499    12.499 r  
    AL8                                               0.000    12.499 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    12.499    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391    12.889 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    12.929    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    12.929 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    13.273    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.745    10.528 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.215    10.743    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    10.767 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.426    12.193    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_tx
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
                         clock pessimism             -0.291    11.902    
                         clock uncertainty           -0.246    11.656    
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3 (Setup_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_D[4])
                                                     -0.134    11.522    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst
  -------------------------------------------------------------------
                         required time                         11.522    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                 10.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[0]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.038ns (6.474%)  route 0.549ns (93.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.143ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.007ns (routing 0.448ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.348ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.007    -0.143    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X91Y143        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y143        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038    -0.105 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[0]/Q
                         net (fo=1, routed)           0.549     0.444    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/tx_elink2bit[0]
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.093    -0.186    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_tx
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
                         clock pessimism              0.149    -0.036    
                         clock uncertainty            0.246     0.209    
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_D[0])
                                                      0.079     0.288    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst
  -------------------------------------------------------------------
                         required time                         -0.288    
                         arrival time                           0.444    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[4]
                            (rising edge-triggered cell OSERDESE3 clocked by clk_tx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@6.249ns period=12.499ns})
  Path Group:             clk_tx_mopshub_readout_bd_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.039ns (6.500%)  route 0.561ns (93.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.186ns
    Source Clock Delay      (SCD):    -0.143ns
    Clock Pessimism Removal (CPR):    -0.149ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.007ns (routing 0.448ns, distribution 0.559ns)
  Clock Net Delay (Destination): 1.093ns (routing 0.348ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.250     0.250 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.290    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.290 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.493    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -1.807    -1.314 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.147    -1.167    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -1.150 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.007    -0.143    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/clk_elink
    SLICE_X91Y143        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y143        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039    -0.104 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/mux8_Nbit0/data_out_r_reg[1]/Q
                         net (fo=1, routed)           0.561     0.457    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/tx_elink2bit[1]
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/D[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_tx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.166    -1.298    mopshub_readout_bd_i/clk_wiz_0/inst/clk_tx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y22         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.279 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout1_buf/O
    X3Y1 (CLOCK_ROOT)    net (fo=1, routed)           1.093    -0.186    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_tx
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3                                    r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst/CLK
                         clock pessimism              0.149    -0.036    
                         clock uncertainty            0.246     0.209    
    BITSLICE_RX_TX_X0Y173
                         OSERDESE3 (Hold_OSERDES_BITSLICE_COMPONENT_RX_TX_CLK_D[4])
                                                      0.051     0.260    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/ODDRE1_inst
  -------------------------------------------------------------------
                         required time                         -0.260    
                         arrival time                           0.457    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       24.629ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.629ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.396ns  (logic 0.079ns (19.949%)  route 0.317ns (80.051%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X86Y88         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.317     0.396    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X86Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X86Y88         FDCE (Setup_CFF2_SLICEL_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                 24.629    

Slack (MET) :             24.656ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.369ns  (logic 0.080ns (21.680%)  route 0.289ns (78.320%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X88Y80         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.289     0.369    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X88Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X88Y80         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.369    
  -------------------------------------------------------------------
                         slack                                 24.656    

Slack (MET) :             24.690ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.335ns  (logic 0.076ns (22.687%)  route 0.259ns (77.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X87Y87         FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.259     0.335    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X87Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X87Y89         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                 24.690    

Slack (MET) :             24.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.303ns  (logic 0.076ns (25.083%)  route 0.227ns (74.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X87Y87         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.227     0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X87Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X87Y87         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 24.722    

Slack (MET) :             24.724ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.301ns  (logic 0.080ns (26.578%)  route 0.221ns (73.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X86Y88         FDCE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.221     0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X86Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X86Y88         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                 24.724    

Slack (MET) :             24.725ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.300ns  (logic 0.076ns (25.333%)  route 0.224ns (74.667%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X88Y79         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.224     0.300    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X88Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X88Y79         FDCE (Setup_BFF2_SLICEM_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                 24.725    

Slack (MET) :             24.736ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.289ns  (logic 0.078ns (26.990%)  route 0.211ns (73.010%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X88Y80         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.211     0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X88Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X88Y80         FDCE (Setup_HFF2_SLICEM_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                 24.736    

Slack (MET) :             24.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.278ns  (logic 0.079ns (28.417%)  route 0.199ns (71.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X89Y80         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.199     0.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X89Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X89Y80         FDCE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    25.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         25.025    
                         arrival time                          -0.278    
  -------------------------------------------------------------------
                         slack                                 24.747    





---------------------------------------------------------------------------------------------------
From Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0
  To Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1

Setup :          156  Failing Endpoints,  Worst Slack       -2.126ns,  Total Violation     -202.224ns
Hold  :            4  Failing Endpoints,  Worst Slack       -0.022ns,  Total Violation       -0.060ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.126ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        3.544ns  (logic 0.202ns (5.700%)  route 3.342ns (94.300%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.628ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 26.463 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.165ns = ( 24.833 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.821ns (routing 0.820ns, distribution 1.001ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.821    24.833    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/clk_elink
    SLICE_X92Y115        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y115        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079    24.912 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.709    26.621    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/counter_code_err[5]
    SLICE_X92Y115        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.036    26.657 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[5]_i_10/O
                         net (fo=1, routed)           0.797    27.454    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[5]_i_10_n_0
    SLICE_X92Y119        LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050    27.504 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[5]_i_4/O
                         net (fo=1, routed)           0.777    28.281    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[5]_i_4_n_0
    SLICE_X91Y119        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037    28.318 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[5]_i_1/O
                         net (fo=1, routed)           0.059    28.377    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[5]_i_1_n_0
    SLICE_X91Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.632    26.463    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X91Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]/C
                         clock pessimism              0.000    26.463    
                         clock uncertainty           -0.237    26.226    
    SLICE_X91Y119        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    26.251    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]
  -------------------------------------------------------------------
                         required time                         26.251    
                         arrival time                         -28.377    
  -------------------------------------------------------------------
                         slack                                 -2.126    

Slack (VIOLATED) :        -2.106ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        3.552ns  (logic 0.374ns (10.529%)  route 3.178ns (89.471%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.460ns = ( 26.460 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.196ns = ( 24.802 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.790ns (routing 0.820ns, distribution 0.970ns)
  Clock Net Delay (Destination): 1.629ns (routing 0.609ns, distribution 1.020ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.790    24.802    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/clk_elink
    SLICE_X95Y111        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y111        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    24.881 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_dec10b_in_rdy/send_count_reg_reg[3]/Q
                         net (fo=7, routed)           1.759    26.640    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/counter_dec10b_in_rdy[3]
    SLICE_X93Y111        LUT6 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.091    26.731 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[3]_i_7/O
                         net (fo=1, routed)           0.717    27.448    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[3]_i_7_n_0
    SLICE_X93Y117        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152    27.600 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[3]_i_4/O
                         net (fo=1, routed)           0.643    28.243    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[3]_i_4_n_0
    SLICE_X93Y119        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.052    28.295 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[3]_i_1/O
                         net (fo=1, routed)           0.059    28.354    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[3]_i_1_n_0
    SLICE_X93Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.629    26.460    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X93Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/C
                         clock pessimism              0.000    26.460    
                         clock uncertainty           -0.237    26.223    
    SLICE_X93Y119        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    26.248    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         26.248    
                         arrival time                         -28.354    
  -------------------------------------------------------------------
                         slack                                 -2.106    

Slack (VIOLATED) :        -2.057ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        3.494ns  (logic 0.329ns (9.416%)  route 3.165ns (90.584%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 26.461 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.186ns = ( 24.812 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.800ns (routing 0.820ns, distribution 0.980ns)
  Clock Net Delay (Destination): 1.630ns (routing 0.609ns, distribution 1.021ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.800    24.812    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/clk_elink
    SLICE_X91Y111        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y111        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078    24.890 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_code_err/send_count_reg_reg[1]/Q
                         net (fo=9, routed)           1.702    26.592    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/counter_code_err[1]
    SLICE_X94Y111        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.098    26.690 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[1]_i_8/O
                         net (fo=1, routed)           0.825    27.515    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[1]_i_8_n_0
    SLICE_X91Y111        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053    27.568 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[1]_i_4/O
                         net (fo=1, routed)           0.583    28.151    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[1]_i_4_n_0
    SLICE_X91Y111        LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.100    28.251 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[1]_i_1/O
                         net (fo=1, routed)           0.055    28.306    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[1]_i_1_n_0
    SLICE_X91Y111        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.630    26.461    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X91Y111        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]/C
                         clock pessimism              0.000    26.461    
                         clock uncertainty           -0.237    26.224    
    SLICE_X91Y111        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025    26.249    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[1]
  -------------------------------------------------------------------
                         required time                         26.249    
                         arrival time                         -28.306    
  -------------------------------------------------------------------
                         slack                                 -2.057    

Slack (VIOLATED) :        -1.616ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        3.071ns  (logic 0.204ns (6.643%)  route 2.867ns (93.357%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.665ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.463ns = ( 26.463 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.202ns = ( 24.796 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.784ns (routing 0.820ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.632ns (routing 0.609ns, distribution 1.023ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.784    24.796    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/clk_elink
    SLICE_X92Y117        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079    24.875 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[0]/Q
                         net (fo=10, routed)          2.080    26.955    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/counter_enc10b_out_rdy[0]
    SLICE_X92Y119        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035    26.990 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[0]_i_4/O
                         net (fo=1, routed)           0.734    27.724    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[0]_i_4_n_0
    SLICE_X91Y119        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090    27.814 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[0]_i_1/O
                         net (fo=1, routed)           0.053    27.867    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[0]_i_1_n_0
    SLICE_X91Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.632    26.463    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X91Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]/C
                         clock pessimism              0.000    26.463    
                         clock uncertainty           -0.237    26.226    
    SLICE_X91Y119        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025    26.251    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[0]
  -------------------------------------------------------------------
                         required time                         26.251    
                         arrival time                         -27.867    
  -------------------------------------------------------------------
                         slack                                 -1.616    

Slack (VIOLATED) :        -1.464ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_disp_err/send_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.812ns  (logic 0.080ns (2.845%)  route 2.732ns (97.155%))
  Logic Levels:           0  
  Clock Path Skew:        1.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 26.494 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.163ns = ( 24.835 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.823ns (routing 0.820ns, distribution 1.003ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.609ns, distribution 1.054ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.823    24.835    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_disp_err/clk_elink
    SLICE_X91Y115        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_disp_err/send_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y115        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080    24.915 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_disp_err/send_count_reg_reg[0]/Q
                         net (fo=10, routed)          2.732    27.647    <hidden>
    SLICE_X96Y111        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.663    26.494    <hidden>
    SLICE_X96Y111        SRL16E                                       r  <hidden>
                         clock pessimism              0.000    26.494    
                         clock uncertainty           -0.237    26.257    
    SLICE_X96Y111        SRL16E (Setup_A5LUT_SLICEM_CLK_D)
                                                     -0.074    26.183    <hidden>
  -------------------------------------------------------------------
                         required time                         26.183    
                         arrival time                         -27.647    
  -------------------------------------------------------------------
                         slack                                 -1.464    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.787ns  (logic 0.188ns (6.746%)  route 2.599ns (93.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 26.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.146ns = ( 24.852 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.840ns (routing 0.820ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.609ns, distribution 1.075ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.840    24.852    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X92Y122        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y122        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    24.931 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/Q
                         net (fo=27, routed)          1.967    26.898    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/Q[0]
    SLICE_X92Y122        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109    27.007 r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer[21]_i_1__2/O
                         net (fo=4, routed)           0.632    27.639    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer[21]_i_1__2_n_0
    SLICE_X92Y124        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.684    26.515    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/clk_40
    SLICE_X92Y124        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[10]/C
                         clock pessimism              0.000    26.515    
                         clock uncertainty           -0.237    26.278    
    SLICE_X92Y124        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    26.204    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         26.204    
                         arrival time                         -27.639    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.787ns  (logic 0.188ns (6.746%)  route 2.599ns (93.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 26.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.146ns = ( 24.852 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.840ns (routing 0.820ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.609ns, distribution 1.075ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.840    24.852    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X92Y122        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y122        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    24.931 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/Q
                         net (fo=27, routed)          1.967    26.898    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/Q[0]
    SLICE_X92Y122        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109    27.007 r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer[21]_i_1__2/O
                         net (fo=4, routed)           0.632    27.639    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer[21]_i_1__2_n_0
    SLICE_X92Y124        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.684    26.515    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/clk_40
    SLICE_X92Y124        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[15]/C
                         clock pessimism              0.000    26.515    
                         clock uncertainty           -0.237    26.278    
    SLICE_X92Y124        FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074    26.204    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[15]
  -------------------------------------------------------------------
                         required time                         26.204    
                         arrival time                         -27.639    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.787ns  (logic 0.188ns (6.746%)  route 2.599ns (93.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 26.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.146ns = ( 24.852 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.840ns (routing 0.820ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.609ns, distribution 1.075ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.840    24.852    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X92Y122        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y122        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    24.931 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/Q
                         net (fo=27, routed)          1.967    26.898    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/Q[0]
    SLICE_X92Y122        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109    27.007 r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer[21]_i_1__2/O
                         net (fo=4, routed)           0.632    27.639    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer[21]_i_1__2_n_0
    SLICE_X92Y124        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.684    26.515    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/clk_40
    SLICE_X92Y124        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[21]/C
                         clock pessimism              0.000    26.515    
                         clock uncertainty           -0.237    26.278    
    SLICE_X92Y124        FDRE (Setup_CFF2_SLICEL_C_R)
                                                     -0.074    26.204    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[21]
  -------------------------------------------------------------------
                         required time                         26.204    
                         arrival time                         -27.639    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.435ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.787ns  (logic 0.188ns (6.746%)  route 2.599ns (93.254%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.661ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 26.515 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.146ns = ( 24.852 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.840ns (routing 0.820ns, distribution 1.020ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.609ns, distribution 1.075ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.840    24.852    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X92Y122        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y122        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    24.931 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/Q
                         net (fo=27, routed)          1.967    26.898    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/Q[0]
    SLICE_X92Y122        LUT4 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.109    27.007 r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer[21]_i_1__2/O
                         net (fo=4, routed)           0.632    27.639    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer[21]_i_1__2_n_0
    SLICE_X92Y124        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.684    26.515    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/clk_40
    SLICE_X92Y124        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[7]/C
                         clock pessimism              0.000    26.515    
                         clock uncertainty           -0.237    26.278    
    SLICE_X92Y124        FDRE (Setup_DFF2_SLICEL_C_R)
                                                     -0.074    26.204    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         26.204    
                         arrival time                         -27.639    
  -------------------------------------------------------------------
                         slack                                 -1.435    

Slack (VIOLATED) :        -1.429ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.003ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24.997ns)
  Data Path Delay:        2.802ns  (logic 0.079ns (2.819%)  route 2.723ns (97.181%))
  Logic Levels:           0  
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 26.488 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.202ns = ( 24.796 - 24.997 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.784ns (routing 0.820ns, distribution 0.964ns)
  Clock Net Delay (Destination): 1.657ns (routing 0.609ns, distribution 1.048ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                     24.997    24.997 r  
    AL8                                               0.000    24.997 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000    24.997    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.476    25.474 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050    25.524    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    25.524 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397    25.921    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -3.185    22.736 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.248    22.984    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    23.012 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.784    24.796    mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/clk_elink
    SLICE_X92Y117        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y117        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079    24.875 r  mopshub_readout_bd_i/mopshub_readout_0/inst/counter_enable_enc10b_out_rdy/send_count_reg_reg[6]/Q
                         net (fo=5, routed)           2.723    27.598    <hidden>
    SLICE_X93Y115        SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.657    26.488    <hidden>
    SLICE_X93Y115        SRL16E                                       r  <hidden>
                         clock pessimism              0.000    26.488    
                         clock uncertainty           -0.237    26.251    
    SLICE_X93Y115        SRL16E (Setup_G5LUT_SLICEM_CLK_D)
                                                     -0.082    26.169    <hidden>
  -------------------------------------------------------------------
                         required time                         26.169    
                         arrival time                         -27.598    
  -------------------------------------------------------------------
                         slack                                 -1.429    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.140ns (8.610%)  route 1.486ns (91.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.447ns (routing 0.747ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.666ns, distribution 1.039ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.447    -0.282    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X76Y112        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    -0.224 f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/Q
                         net (fo=27, routed)          1.257     1.033    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/tx_fifo_empty
    SLICE_X74Y112        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     1.115 r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer[21]_i_1__3/O
                         net (fo=4, routed)           0.229     1.344    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer[21]_i_1__3_n_0
    SLICE_X74Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.705     1.143    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/clk_40
    SLICE_X74Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[10]/C
                         clock pessimism              0.000     1.143    
                         clock uncertainty            0.237     1.380    
    SLICE_X74Y112        FDRE (Hold_HFF_SLICEM_C_R)
                                                     -0.015     1.365    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.140ns (8.610%)  route 1.486ns (91.390%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.425ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.143ns
    Source Clock Delay      (SCD):    -0.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.447ns (routing 0.747ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.705ns (routing 0.666ns, distribution 1.039ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.447    -0.282    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/clk_elink
    SLICE_X76Y112        FDSE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y112        FDSE (Prop_DFF_SLICEM_C_Q)
                                                      0.058    -0.224 f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/fifo_core_wrap_tx/fifo_async0/rptr_empty/rempty_reg/Q
                         net (fo=27, routed)          1.257     1.033    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/tx_fifo_empty
    SLICE_X74Y112        LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.082     1.115 r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer[21]_i_1__3/O
                         net (fo=4, routed)           0.229     1.344    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer[21]_i_1__3_n_0
    SLICE_X74Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.705     1.143    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/clk_40
    SLICE_X74Y112        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[7]/C
                         clock pessimism              0.000     1.143    
                         clock uncertainty            0.237     1.380    
    SLICE_X74Y112        FDRE (Hold_HFF2_SLICEM_C_R)
                                                     -0.015     1.365    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM7/csm_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.365    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.014ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.694ns  (logic 0.149ns (8.796%)  route 1.545ns (91.204%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    -0.136ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.593ns (routing 0.747ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.836ns (routing 0.666ns, distribution 1.170ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.593    -0.136    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X93Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    -0.079 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[2]/Q
                         net (fo=5, routed)           1.332     1.253    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]_0[2]
    SLICE_X92Y119        LUT5 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.057     1.310 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/data_out_r[2]_i_3/O
                         net (fo=1, routed)           0.193     1.503    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[2]_1
    SLICE_X92Y119        LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.035     1.538 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[2]_i_1/O
                         net (fo=1, routed)           0.020     1.558    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[2]_i_1_n_0
    SLICE_X92Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.836     1.274    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X92Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[2]/C
                         clock pessimism              0.000     1.274    
                         clock uncertainty            0.237     1.511    
    SLICE_X92Y119        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.571    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                 -0.014    

Slack (VIOLATED) :        -0.003ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.059ns (3.471%)  route 1.641ns (96.529%))
  Logic Levels:           0  
  Clock Path Skew:        1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.313ns
    Source Clock Delay      (SCD):    -0.090ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.639ns (routing 0.747ns, distribution 0.892ns)
  Clock Net Delay (Destination): 1.875ns (routing 0.666ns, distribution 1.209ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.639    -0.090    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/clk_elink
    SLICE_X90Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y120        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059    -0.031 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/wptr_full/wptr_reg[1]/Q
                         net (fo=1, routed)           1.641     1.610    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_w2r/D[1]
    SLICE_X89Y121        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.875     1.313    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_w2r/clk_40
    SLICE_X89Y121        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[1]/C
                         clock pessimism              0.000     1.313    
                         clock uncertainty            0.237     1.550    
    SLICE_X89Y121        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.612    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/sync_w2r/rq1_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                 -0.003    

Slack (MET) :             0.001ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.714ns  (logic 0.208ns (12.135%)  route 1.506ns (87.865%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    -0.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.590ns (routing 0.747ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.838ns (routing 0.666ns, distribution 1.172ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.590    -0.139    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X91Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058    -0.081 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[5]/Q
                         net (fo=5, routed)           0.740     0.659    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]_0[5]
    SLICE_X91Y119        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.068     0.727 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/data_out_r[5]_i_3/O
                         net (fo=1, routed)           0.737     1.464    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]_1
    SLICE_X91Y119        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.082     1.546 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[5]_i_1/O
                         net (fo=1, routed)           0.029     1.575    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[5]_i_1_n_0
    SLICE_X91Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.838     1.276    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X91Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]/C
                         clock pessimism              0.000     1.276    
                         clock uncertainty            0.237     1.513    
    SLICE_X91Y119        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.573    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.575    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.002ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAME_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/registered_read.rdata_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.712ns  (logic 0.163ns (9.521%)  route 1.549ns (90.479%))
  Logic Levels:           0  
  Clock Path Skew:        1.410ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.340ns
    Source Clock Delay      (SCD):    -0.070ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.659ns (routing 0.747ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.902ns (routing 0.666ns, distribution 1.236ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.659    -0.070    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/WCLK
    SLICE_X88Y121        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAME_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        RAMD32 (Prop_E6LUT_SLICEM_CLK_O)
                                                      0.163     0.093 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAME_D1/O
                         net (fo=1, routed)           1.549     1.642    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/rdata_r0[9]
    SLICE_X88Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/registered_read.rdata_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.902     1.340    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_40
    SLICE_X88Y120        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/registered_read.rdata_r_reg[9]/C
                         clock pessimism              0.000     1.340    
                         clock uncertainty            0.237     1.577    
    SLICE_X88Y120        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     1.639    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/registered_read.rdata_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.003ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.115ns (6.636%)  route 1.618ns (93.364%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.293ns
    Source Clock Delay      (SCD):    -0.139ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.590ns (routing 0.747ns, distribution 0.843ns)
  Clock Net Delay (Destination): 1.855ns (routing 0.666ns, distribution 1.189ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.590    -0.139    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X91Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y119        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057    -0.082 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[4]/Q
                         net (fo=5, routed)           0.740     0.658    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]_0[4]
    SLICE_X91Y118        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.681 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/data_out_r[4]_i_3/O
                         net (fo=1, routed)           0.855     1.536    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[4]_0
    SLICE_X94Y116        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.035     1.571 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[4]_i_1/O
                         net (fo=1, routed)           0.023     1.594    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[4]_i_1_n_0
    SLICE_X94Y116        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.855     1.293    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X94Y116        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[4]/C
                         clock pessimism              0.000     1.293    
                         clock uncertainty            0.237     1.530    
    SLICE_X94Y116        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     1.590    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.594    
  -------------------------------------------------------------------
                         slack                                  0.003    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.733ns  (logic 0.124ns (7.155%)  route 1.609ns (92.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.423ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.330ns
    Source Clock Delay      (SCD):    -0.093ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.636ns (routing 0.747ns, distribution 0.889ns)
  Clock Net Delay (Destination): 1.892ns (routing 0.666ns, distribution 1.226ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.636    -0.093    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/clk_elink
    SLICE_X92Y122        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y122        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058    -0.035 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/sync_detector0/alignment_reg_reg[4]/Q
                         net (fo=27, routed)          0.745     0.710    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/Q[0]
    SLICE_X92Y123        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.066     0.776 r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer[2]_i_1__6/O
                         net (fo=1, routed)           0.864     1.640    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_next_timer[2]
    SLICE_X91Y122        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.892     1.330    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/clk_40
    SLICE_X91Y122        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[2]/C
                         clock pessimism              0.000     1.330    
                         clock uncertainty            0.237     1.567    
    SLICE_X91Y122        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.627    mopshub_readout_bd_i/mopshub_readout_0/inst/top_led_for_synth0/top_led_enable_SM4/csm_timer_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.718ns  (logic 0.138ns (8.033%)  route 1.580ns (91.967%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.403ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.267ns
    Source Clock Delay      (SCD):    -0.136ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.593ns (routing 0.747ns, distribution 0.846ns)
  Clock Net Delay (Destination): 1.829ns (routing 0.666ns, distribution 1.163ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.593    -0.136    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/clk_elink
    SLICE_X93Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y119        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058    -0.078 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[3]/Q
                         net (fo=5, routed)           0.809     0.731    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/dec8b_data_r_reg[7]_0[3]
    SLICE_X93Y119        LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.754 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/elink_proc_in_dec8b10b0/data_out_r[3]_i_3/O
                         net (fo=1, routed)           0.742     1.496    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]_1
    SLICE_X93Y119        LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.057     1.553 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[3]_i_1/O
                         net (fo=1, routed)           0.029     1.582    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r[3]_i_1_n_0
    SLICE_X93Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.829     1.267    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/clk_40
    SLICE_X93Y119        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]/C
                         clock pessimism              0.000     1.267    
                         clock uncertainty            0.237     1.504    
    SLICE_X93Y119        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.060     1.564    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/mux8_1_8bit0/data_out_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/registered_read.rdata_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.703ns  (logic 0.164ns (9.630%)  route 1.539ns (90.370%))
  Logic Levels:           0  
  Clock Path Skew:        1.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.318ns
    Source Clock Delay      (SCD):    -0.070ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.151ns
  Clock Net Delay (Source):      1.659ns (routing 0.747ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.880ns (routing 0.666ns, distribution 1.214ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391     0.391 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.431    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.431 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     0.775    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745    -1.970 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217    -1.753    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    -1.729 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.659    -0.070    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/WCLK
    SLICE_X88Y121        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y121        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.164     0.094 r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/fifo_storage_reg_0_31_0_9/RAMB/O
                         net (fo=1, routed)           1.539     1.633    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/rdata_r0[2]
    SLICE_X88Y123        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/registered_read.rdata_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.880     1.318    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/clk_40
    SLICE_X88Y123        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/registered_read.rdata_r_reg[2]/C
                         clock pessimism              0.000     1.318    
                         clock uncertainty            0.237     1.555    
    SLICE_X88Y123        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     1.615    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_receiver0/fifo_core_wrap_rx/fifo_async0/fifomem/registered_read.rdata_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.017    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       49.619ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.619ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.406ns  (logic 0.080ns (19.704%)  route 0.326ns (80.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X88Y79         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.326     0.406    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X88Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X88Y79         FDCE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.406    
  -------------------------------------------------------------------
                         slack                                 49.619    

Slack (MET) :             49.655ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.370ns  (logic 0.079ns (21.351%)  route 0.291ns (78.649%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X86Y88         FDCE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.291     0.370    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X86Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X86Y88         FDCE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.370    
  -------------------------------------------------------------------
                         slack                                 49.655    

Slack (MET) :             49.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.364ns  (logic 0.080ns (21.978%)  route 0.284ns (78.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X90Y79         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.284     0.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X86Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X86Y79         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 49.661    

Slack (MET) :             49.661ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.364ns  (logic 0.080ns (21.978%)  route 0.284ns (78.022%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X87Y87         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.080 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.284     0.364    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X87Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X87Y86         FDCE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                 49.661    

Slack (MET) :             49.722ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.303ns  (logic 0.076ns (25.083%)  route 0.227ns (74.917%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X88Y80         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.227     0.303    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X88Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X88Y80         FDCE (Setup_CFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.303    
  -------------------------------------------------------------------
                         slack                                 49.722    

Slack (MET) :             49.730ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.295ns  (logic 0.078ns (26.441%)  route 0.217ns (73.559%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y87                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X87Y87         FDCE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.217     0.295    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X87Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X87Y87         FDCE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                 49.730    

Slack (MET) :             49.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.283ns  (logic 0.079ns (27.915%)  route 0.204ns (72.085%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y80                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X89Y80         FDCE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.204     0.283    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X89Y80         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X89Y80         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                 49.742    

Slack (MET) :             49.744ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (MaxDelay Path 50.000ns)
  Data Path Delay:        0.281ns  (logic 0.079ns (28.114%)  route 0.202ns (71.886%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 50.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88                                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X86Y88         FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     0.079 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.202     0.281    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X86Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   50.000    50.000    
    SLICE_X86Y88         FDCE (Setup_GFF2_SLICEL_C_D)
                                                      0.025    50.025    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         50.025    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                 49.744    





---------------------------------------------------------------------------------------------------
From Clock:  clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1

Setup :            1  Failing Endpoint ,  Worst Slack       -0.024ns,  Total Violation       -0.024ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        1.313ns  (logic 0.301ns (22.925%)  route 1.012ns (77.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 176.532 - 175.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 174.617 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.851ns (routing 0.664ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.609ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089   172.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.738    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.766 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.851   174.617    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.301   174.918 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1/O
                         net (fo=1, routed)           1.012   175.930    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/rdata_r0__0[7]
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527   174.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   174.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.701   176.532    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_40
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[7]/C
                         clock pessimism             -0.427   176.105    
                         clock uncertainty           -0.224   175.881    
    SLICE_X95Y194        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025   175.906    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[7]
  -------------------------------------------------------------------
                         required time                        175.906    
                         arrival time                        -175.930    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        1.279ns  (logic 0.307ns (24.003%)  route 0.972ns (75.997%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 176.532 - 175.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 174.617 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.851ns (routing 0.664ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.609ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089   172.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.738    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.766 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.851   174.617    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.307   174.924 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/O
                         net (fo=1, routed)           0.972   175.896    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/rdata_r0__0[5]
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527   174.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   174.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.701   176.532    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_40
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[5]/C
                         clock pessimism             -0.427   176.105    
                         clock uncertainty           -0.224   175.881    
    SLICE_X95Y194        FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025   175.906    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[5]
  -------------------------------------------------------------------
                         required time                        175.906    
                         arrival time                        -175.896    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        1.304ns  (logic 0.079ns (6.058%)  route 1.225ns (93.942%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.525ns = ( 176.525 - 175.000 ) 
    Source Clock Delay      (SCD):    1.195ns = ( 174.528 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.762ns (routing 0.664ns, distribution 1.098ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.609ns, distribution 1.085ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089   172.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.738    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.766 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.762   174.528    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y198        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079   174.607 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wbin_reg[5]/Q
                         net (fo=4, routed)           1.225   175.832    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/D[5]
    SLICE_X95Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527   174.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   174.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.694   176.525    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X95Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[5]/C
                         clock pessimism             -0.427   176.098    
                         clock uncertainty           -0.224   175.874    
    SLICE_X95Y197        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025   175.899    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[5]
  -------------------------------------------------------------------
                         required time                        175.899    
                         arrival time                        -175.832    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        1.219ns  (logic 0.305ns (25.021%)  route 0.914ns (74.979%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.530ns = ( 176.530 - 175.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 174.617 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.851ns (routing 0.664ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.609ns, distribution 1.090ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089   172.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.738    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.766 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.851   174.617    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.305   174.922 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/O
                         net (fo=1, routed)           0.914   175.836    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/rdata_r0__0[1]
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527   174.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   174.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.699   176.530    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_40
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[1]/C
                         clock pessimism             -0.427   176.103    
                         clock uncertainty           -0.224   175.879    
    SLICE_X95Y194        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025   175.904    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                        175.904    
                         arrival time                        -175.836    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        1.295ns  (logic 0.129ns (9.961%)  route 1.166ns (90.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 176.518 - 175.000 ) 
    Source Clock Delay      (SCD):    1.193ns = ( 174.526 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.760ns (routing 0.664ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.609ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089   172.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.738    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.766 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.760   174.526    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y200        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079   174.605 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/Q
                         net (fo=25, routed)          1.116   175.721    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/rd_en_s_tx
    SLICE_X94Y202        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050   175.771 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer[0]_i_1__1/O
                         net (fo=1, routed)           0.050   175.821    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_next_timer[0]
    SLICE_X94Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527   174.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   174.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.687   176.518    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X94Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[0]/C
                         clock pessimism             -0.427   176.091    
                         clock uncertainty           -0.224   175.867    
    SLICE_X94Y202        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025   175.892    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[0]
  -------------------------------------------------------------------
                         required time                        175.892    
                         arrival time                        -175.821    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        1.293ns  (logic 0.129ns (9.977%)  route 1.164ns (90.023%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 176.518 - 175.000 ) 
    Source Clock Delay      (SCD):    1.193ns = ( 174.526 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.760ns (routing 0.664ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.609ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089   172.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.738    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.766 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.760   174.526    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y200        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079   174.605 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/Q
                         net (fo=25, routed)          1.115   175.720    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/rd_en_s_tx
    SLICE_X94Y202        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050   175.770 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[3]_i_1/O
                         net (fo=1, routed)           0.049   175.819    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state[3]_i_1_n_0
    SLICE_X94Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527   174.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   174.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.687   176.518    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X94Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[3]/C
                         clock pessimism             -0.427   176.091    
                         clock uncertainty           -0.224   175.867    
    SLICE_X94Y202        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025   175.892    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                        175.892    
                         arrival time                        -175.819    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        1.292ns  (logic 0.130ns (10.062%)  route 1.162ns (89.938%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 176.518 - 175.000 ) 
    Source Clock Delay      (SCD):    1.193ns = ( 174.526 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.760ns (routing 0.664ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.609ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089   172.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.738    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.766 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.760   174.526    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y200        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079   174.605 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/Q
                         net (fo=25, routed)          1.113   175.718    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/rd_en_s_tx
    SLICE_X94Y202        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.051   175.769 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer[2]_i_1__2/O
                         net (fo=1, routed)           0.049   175.818    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_next_timer[2]
    SLICE_X94Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527   174.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   174.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.687   176.518    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X94Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[2]/C
                         clock pessimism             -0.427   176.091    
                         clock uncertainty           -0.224   175.867    
    SLICE_X94Y202        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025   175.892    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[2]
  -------------------------------------------------------------------
                         required time                        175.892    
                         arrival time                        -175.818    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        1.212ns  (logic 0.287ns (23.680%)  route 0.925ns (76.320%))
  Logic Levels:           0  
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.532ns = ( 176.532 - 175.000 ) 
    Source Clock Delay      (SCD):    1.284ns = ( 174.617 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.851ns (routing 0.664ns, distribution 1.187ns)
  Clock Net Delay (Destination): 1.701ns (routing 0.609ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089   172.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.738    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.766 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.851   174.617    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.287   174.904 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD/O
                         net (fo=1, routed)           0.925   175.829    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/rdata_r0__0[6]
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527   174.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   174.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.701   176.532    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_40
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[6]/C
                         clock pessimism             -0.427   176.105    
                         clock uncertainty           -0.224   175.881    
    SLICE_X95Y194        FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025   175.906    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[6]
  -------------------------------------------------------------------
                         required time                        175.906    
                         arrival time                        -175.829    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        1.279ns  (logic 0.147ns (11.493%)  route 1.132ns (88.507%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 176.518 - 175.000 ) 
    Source Clock Delay      (SCD):    1.193ns = ( 174.526 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.760ns (routing 0.664ns, distribution 1.096ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.609ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089   172.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.738    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.766 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.760   174.526    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y200        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079   174.605 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rempty_reg_inv/Q
                         net (fo=25, routed)          1.116   175.721    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/rd_en_s_tx
    SLICE_X94Y202        LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.068   175.789 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer[1]_i_1__1/O
                         net (fo=1, routed)           0.016   175.805    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_next_timer[1]
    SLICE_X94Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527   174.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   174.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.687   176.518    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X94Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[1]/C
                         clock pessimism             -0.427   176.091    
                         clock uncertainty           -0.224   175.867    
    SLICE_X94Y202        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025   175.892    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/csm_timer_reg[1]
  -------------------------------------------------------------------
                         required time                        175.892    
                         arrival time                        -175.805    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@175.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@173.333ns)
  Data Path Delay:        1.293ns  (logic 0.080ns (6.187%)  route 1.213ns (93.813%))
  Logic Levels:           0  
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 176.526 - 175.000 ) 
    Source Clock Delay      (SCD):    1.185ns = ( 174.518 - 173.333 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.752ns (routing 0.664ns, distribution 1.088ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.609ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    173.333   173.333 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   173.333 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249   174.582    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -2.089   172.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.245   172.738    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028   172.766 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.752   174.518    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y197        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.080   174.598 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[1]/Q
                         net (fo=1, routed)           1.213   175.811    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/D[1]
    SLICE_X95Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                    175.000   175.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000   175.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114   176.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527   174.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220   174.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024   174.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.695   176.526    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X95Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[1]/C
                         clock pessimism             -0.427   176.099    
                         clock uncertainty           -0.224   175.875    
    SLICE_X95Y196        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025   175.900    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[1]
  -------------------------------------------------------------------
                         required time                        175.900    
                         arrival time                        -175.811    
  -------------------------------------------------------------------
                         slack                                  0.089    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.110ns (20.147%)  route 0.436ns (79.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.017ns (routing 0.366ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.402ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.145    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.128 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.017     0.889    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.110     0.999 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/O
                         net (fo=1, routed)           0.436     1.435    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/rdata_r0__0[3]
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.185     0.785    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_40
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[3]/C
                         clock pessimism              0.298     1.083    
                         clock uncertainty            0.224     1.307    
    SLICE_X95Y194        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.354    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.435    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.041ns (6.879%)  route 0.555ns (93.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.838ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.966ns (routing 0.366ns, distribution 0.600ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.402ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.145    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.128 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         0.966     0.838    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/clk_uart
    SLICE_X95Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y196        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     0.879 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/wptr_full/wptr_reg[3]/Q
                         net (fo=1, routed)           0.555     1.434    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/D[3]
    SLICE_X95Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.184     0.784    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/clk_40
    SLICE_X95Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]/C
                         clock pessimism              0.298     1.082    
                         clock uncertainty            0.224     1.306    
    SLICE_X95Y196        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.353    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_w2r/rq1_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.109ns (20.000%)  route 0.436ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.017ns (routing 0.366ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.402ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.145    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.128 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.017     0.889    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        RAMD32 (Prop_A5LUT_SLICEM_CLK_O)
                                                      0.109     0.998 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA/O
                         net (fo=1, routed)           0.436     1.434    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/rdata_r0__0[0]
    SLICE_X94Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.184     0.784    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_40
    SLICE_X94Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[0]/C
                         clock pessimism              0.298     1.082    
                         clock uncertainty            0.224     1.306    
    SLICE_X94Y197        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.353    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.434    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.582ns  (logic 0.038ns (6.529%)  route 0.544ns (93.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.227ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.848ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.976ns (routing 0.366ns, distribution 0.610ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.402ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.145    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.128 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         0.976     0.848    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X96Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y196        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.886 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[3]/Q
                         net (fo=1, routed)           0.544     1.430    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]_0[3]
    SLICE_X95Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.177     0.777    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X95Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[3]/C
                         clock pessimism              0.298     1.075    
                         clock uncertainty            0.224     1.299    
    SLICE_X95Y202        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.346    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.110ns (19.678%)  route 0.449ns (80.322%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.017ns (routing 0.366ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.402ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.145    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.128 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.017     0.889    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.110     0.999 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/O
                         net (fo=1, routed)           0.449     1.448    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/rdata_r0__0[2]
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.185     0.785    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_40
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[2]/C
                         clock pessimism              0.298     1.083    
                         clock uncertainty            0.224     1.307    
    SLICE_X95Y194        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.354    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.112ns (19.893%)  route 0.451ns (80.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.017ns (routing 0.366ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.402ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.145    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.128 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.017     0.889    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        RAMD32 (Prop_C5LUT_SLICEM_CLK_O)
                                                      0.112     1.001 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC/O
                         net (fo=1, routed)           0.451     1.452    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/rdata_r0__0[4]
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.189     0.789    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_40
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[4]/C
                         clock pessimism              0.298     1.087    
                         clock uncertainty            0.224     1.311    
    SLICE_X95Y194        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.358    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.452    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.039ns (6.414%)  route 0.569ns (93.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.784ns
    Source Clock Delay      (SCD):    0.841ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.969ns (routing 0.366ns, distribution 0.603ns)
  Clock Net Delay (Destination): 1.184ns (routing 0.402ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.145    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.128 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         0.969     0.841    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y198        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.880 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[4]/Q
                         net (fo=1, routed)           0.569     1.449    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]_0[4]
    SLICE_X96Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.184     0.784    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X96Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[4]/C
                         clock pessimism              0.298     1.082    
                         clock uncertainty            0.224     1.306    
    SLICE_X96Y202        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.352    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.111ns (19.474%)  route 0.459ns (80.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.785ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.017ns (routing 0.366ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.185ns (routing 0.402ns, distribution 0.783ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.145    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.128 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.017     0.889    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.111     1.000 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/O
                         net (fo=1, routed)           0.459     1.459    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/rdata_r0__0[1]
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.185     0.785    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_40
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[1]/C
                         clock pessimism              0.298     1.083    
                         clock uncertainty            0.224     1.307    
    SLICE_X95Y194        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.354    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.040ns (6.525%)  route 0.573ns (93.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.777ns
    Source Clock Delay      (SCD):    0.840ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      0.968ns (routing 0.366ns, distribution 0.602ns)
  Clock Net Delay (Destination): 1.177ns (routing 0.402ns, distribution 0.775ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.145    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.128 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         0.968     0.840    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/clk_uart
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y200        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.880 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/rptr_empty/rptr_reg[1]/Q
                         net (fo=1, routed)           0.573     1.453    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[5]_0[1]
    SLICE_X95Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.177     0.777    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/clk_40
    SLICE_X95Y202        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]/C
                         clock pessimism              0.298     1.075    
                         clock uncertainty            0.224     1.299    
    SLICE_X95Y202        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.346    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_r2w/wq1_rptr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.113ns (19.584%)  route 0.464ns (80.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.789ns
    Source Clock Delay      (SCD):    0.889ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.017ns (routing 0.366ns, distribution 0.651ns)
  Clock Net Delay (Destination): 1.189ns (routing 0.402ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.146    -0.145    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.128 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.017     0.889    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y197        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.113     1.002 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMD/O
                         net (fo=1, routed)           0.464     1.466    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/rdata_r0__0[6]
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.189     0.789    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/clk_40
    SLICE_X95Y194        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[6]/C
                         clock pessimism              0.298     1.087    
                         clock uncertainty            0.224     1.311    
    SLICE_X95Y194        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.047     1.358    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/registered_read.rdata_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.466    
  -------------------------------------------------------------------
                         slack                                  0.108    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_uart_mopshub_readout_bd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        1.086ns  (logic 0.079ns (7.274%)  route 1.007ns (92.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.401ns = ( 1128.068 - 1126.667 ) 
    Source Clock Delay      (SCD):    1.354ns = ( 1126.354 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.916ns (routing 0.666ns, distribution 1.250ns)
  Clock Net Delay (Destination): 1.575ns (routing 0.604ns, distribution 0.971ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089  1124.160 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.410    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.438 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.916  1126.354    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/clk_40
    SLICE_X94Y197        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y197        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079  1126.433 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/rptr_empty/rptr_reg[3]/Q
                         net (fo=1, routed)           1.007  1127.440    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_r2w/D[3]
    SLICE_X96Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527  1126.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.575  1128.068    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_r2w/clk_uart
    SLICE_X96Y196        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[3]/C
                         clock pessimism             -0.427  1127.641    
                         clock uncertainty           -0.224  1127.417    
    SLICE_X96Y196        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025  1127.442    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/sync_r2w/wq1_rptr_reg[3]
  -------------------------------------------------------------------
                         required time                       1127.442    
                         arrival time                       -1127.440    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        1.009ns  (logic 0.201ns (19.921%)  route 0.808ns (80.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 1128.056 - 1126.667 ) 
    Source Clock Delay      (SCD):    1.328ns = ( 1126.328 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.666ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.604ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089  1124.160 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.410    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.438 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.890  1126.328    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X93Y203        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y203        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  1126.406 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=4, routed)           0.458  1126.864    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/Q[0]
    SLICE_X94Y203        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123  1126.987 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data[7]_i_1/O
                         net (fo=8, routed)           0.350  1127.337    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_0
    SLICE_X94Y204        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527  1126.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.563  1128.056    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X94Y204        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[1]/C
                         clock pessimism             -0.427  1127.629    
                         clock uncertainty           -0.224  1127.405    
    SLICE_X94Y204        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060  1127.345    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[1]
  -------------------------------------------------------------------
                         required time                       1127.345    
                         arrival time                       -1127.337    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        1.009ns  (logic 0.201ns (19.921%)  route 0.808ns (80.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 1128.056 - 1126.667 ) 
    Source Clock Delay      (SCD):    1.328ns = ( 1126.328 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.666ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.604ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089  1124.160 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.410    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.438 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.890  1126.328    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X93Y203        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y203        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  1126.406 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=4, routed)           0.458  1126.864    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/Q[0]
    SLICE_X94Y203        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123  1126.987 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data[7]_i_1/O
                         net (fo=8, routed)           0.350  1127.337    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_0
    SLICE_X94Y204        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527  1126.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.563  1128.056    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X94Y204        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[3]/C
                         clock pessimism             -0.427  1127.629    
                         clock uncertainty           -0.224  1127.405    
    SLICE_X94Y204        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060  1127.345    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[3]
  -------------------------------------------------------------------
                         required time                       1127.345    
                         arrival time                       -1127.337    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        1.009ns  (logic 0.201ns (19.921%)  route 0.808ns (80.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 1128.056 - 1126.667 ) 
    Source Clock Delay      (SCD):    1.328ns = ( 1126.328 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.666ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.604ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089  1124.160 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.410    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.438 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.890  1126.328    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X93Y203        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y203        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  1126.406 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=4, routed)           0.458  1126.864    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/Q[0]
    SLICE_X94Y203        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123  1126.987 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data[7]_i_1/O
                         net (fo=8, routed)           0.350  1127.337    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_0
    SLICE_X94Y204        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527  1126.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.563  1128.056    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X94Y204        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[5]/C
                         clock pessimism             -0.427  1127.629    
                         clock uncertainty           -0.224  1127.405    
    SLICE_X94Y204        FDRE (Setup_EFF2_SLICEL_C_CE)
                                                     -0.060  1127.345    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[5]
  -------------------------------------------------------------------
                         required time                       1127.345    
                         arrival time                       -1127.337    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.008ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        1.009ns  (logic 0.201ns (19.921%)  route 0.808ns (80.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.366ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.389ns = ( 1128.056 - 1126.667 ) 
    Source Clock Delay      (SCD):    1.328ns = ( 1126.328 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.890ns (routing 0.666ns, distribution 1.224ns)
  Clock Net Delay (Destination): 1.563ns (routing 0.604ns, distribution 0.959ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089  1124.160 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.410    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.438 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.890  1126.328    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/clk_40
    SLICE_X93Y203        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y203        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078  1126.406 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/dbg_uart_sm0/FSM_onehot_current_state_reg[5]/Q
                         net (fo=4, routed)           0.458  1126.864    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/Q[0]
    SLICE_X94Y203        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123  1126.987 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data[7]_i_1/O
                         net (fo=8, routed)           0.350  1127.337    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_0
    SLICE_X94Y204        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527  1126.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.563  1128.056    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/clk_uart
    SLICE_X94Y204        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[7]/C
                         clock pessimism             -0.427  1127.629    
                         clock uncertainty           -0.224  1127.405    
    SLICE_X94Y204        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060  1127.345    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_transmitter0/r_Tx_Data_reg[7]
  -------------------------------------------------------------------
                         required time                       1127.345    
                         arrival time                       -1127.337    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        1.043ns  (logic 0.133ns (12.752%)  route 0.910ns (87.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 1128.136 - 1126.667 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 1126.351 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.604ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089  1124.160 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.410    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.438 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913  1126.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080  1126.431 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         0.519  1126.950    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/reset
    SLICE_X96Y195        LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053  1127.003 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/fifo_storage_reg_0_31_0_7_i_4__0/O
                         net (fo=1, routed)           0.391  1127.394    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/DIB1
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527  1126.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.643  1128.136    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/CLK
                         clock pessimism             -0.427  1127.709    
                         clock uncertainty           -0.224  1127.485    
    SLICE_X96Y197        RAMD32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.080  1127.405    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                       1127.405    
                         arrival time                       -1127.394    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.933ns  (logic 0.130ns (13.934%)  route 0.803ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 1128.136 - 1126.667 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 1126.351 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.604ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089  1124.160 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.410    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.438 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913  1126.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080  1126.431 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         0.496  1126.927    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/reset
    SLICE_X95Y197        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050  1126.977 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/fifo_storage_reg_0_31_0_7_i_1__0/O
                         net (fo=16, routed)          0.307  1127.284    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WE
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527  1126.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.643  1128.136    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA/CLK
                         clock pessimism             -0.427  1127.709    
                         clock uncertainty           -0.224  1127.485    
    SLICE_X96Y197        RAMD32 (Setup_A5LUT_SLICEM_CLK_WE)
                                                     -0.180  1127.305    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA
  -------------------------------------------------------------------
                         required time                       1127.305    
                         arrival time                       -1127.284    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.933ns  (logic 0.130ns (13.934%)  route 0.803ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 1128.136 - 1126.667 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 1126.351 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.604ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089  1124.160 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.410    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.438 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913  1126.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080  1126.431 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         0.496  1126.927    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/reset
    SLICE_X95Y197        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050  1126.977 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/fifo_storage_reg_0_31_0_7_i_1__0/O
                         net (fo=16, routed)          0.307  1127.284    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WE
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527  1126.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.643  1128.136    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/CLK
                         clock pessimism             -0.427  1127.709    
                         clock uncertainty           -0.224  1127.485    
    SLICE_X96Y197        RAMD32 (Setup_A6LUT_SLICEM_CLK_WE)
                                                     -0.180  1127.305    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                       1127.305    
                         arrival time                       -1127.284    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.933ns  (logic 0.130ns (13.934%)  route 0.803ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 1128.136 - 1126.667 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 1126.351 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.604ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089  1124.160 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.410    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.438 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913  1126.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080  1126.431 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         0.496  1126.927    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/reset
    SLICE_X95Y197        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050  1126.977 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/fifo_storage_reg_0_31_0_7_i_1__0/O
                         net (fo=16, routed)          0.307  1127.284    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WE
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527  1126.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.643  1128.136    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/CLK
                         clock pessimism             -0.427  1127.709    
                         clock uncertainty           -0.224  1127.485    
    SLICE_X96Y197        RAMD32 (Setup_B5LUT_SLICEM_CLK_WE)
                                                     -0.180  1127.305    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB
  -------------------------------------------------------------------
                         required time                       1127.305    
                         arrival time                       -1127.284    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.667ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@1126.667ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@1125.000ns)
  Data Path Delay:        0.933ns  (logic 0.130ns (13.934%)  route 0.803ns (86.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 1128.136 - 1126.667 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 1126.351 - 1125.000 ) 
    Clock Pessimism Removal (CPR):    -0.427ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.643ns (routing 0.604ns, distribution 1.039ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1125.000  1125.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1125.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  1126.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089  1124.160 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  1124.410    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  1124.438 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913  1126.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080  1126.431 r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         0.496  1126.927    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/reset
    SLICE_X95Y197        LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050  1126.977 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/fifo_storage_reg_0_31_0_7_i_1__0/O
                         net (fo=16, routed)          0.307  1127.284    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WE
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   1126.667  1126.667 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  1126.667 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114  1127.781    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.527  1126.254 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.215  1126.469    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  1126.493 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.643  1128.136    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/CLK
                         clock pessimism             -0.427  1127.709    
                         clock uncertainty           -0.224  1127.485    
    SLICE_X96Y197        RAMD32 (Setup_B6LUT_SLICEM_CLK_WE)
                                                     -0.180  1127.305    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                       1127.305    
                         arrival time                       -1127.284    
  -------------------------------------------------------------------
                         slack                                  0.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMD/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.113ns (31.129%)  route 0.250ns (68.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.070ns (routing 0.364ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.406ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.070     0.945    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y200        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMD/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y200        RAMD32 (Prop_D5LUT_SLICEM_CLK_O)
                                                      0.113     1.058 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMD/O
                         net (fo=1, routed)           0.250     1.308    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/rdata_r0[6]
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.423    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.404 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.091     0.687    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[6]/C
                         clock pessimism              0.298     0.985    
                         clock uncertainty            0.224     1.209    
    SLICE_X95Y198        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.256    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.110ns (29.491%)  route 0.263ns (70.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.690ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.070ns (routing 0.364ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.094ns (routing 0.406ns, distribution 0.688ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.070     0.945    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y200        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y200        RAMD32 (Prop_B6LUT_SLICEM_CLK_O)
                                                      0.110     1.055 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMB_D1/O
                         net (fo=1, routed)           0.263     1.318    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/rdata_r0[3]
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.423    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.404 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.094     0.690    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[3]/C
                         clock pessimism              0.298     0.988    
                         clock uncertainty            0.224     1.212    
    SLICE_X95Y200        FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     1.259    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.074ns (16.157%)  route 0.384ns (83.843%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.406ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         0.214     1.183    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/reset
    SLICE_X95Y198        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.035     1.218 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/fifo_storage_reg_0_31_0_7_i_7__0/O
                         net (fo=1, routed)           0.170     1.388    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/DIC0
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.423    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.404 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.148     0.744    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC/CLK
                         clock pessimism              0.298     1.042    
                         clock uncertainty            0.224     1.266    
    SLICE_X96Y197        RAMD32 (Hold_C5LUT_SLICEM_CLK_I)
                                                      0.055     1.321    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC
  -------------------------------------------------------------------
                         required time                         -1.321    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.110ns (28.133%)  route 0.281ns (71.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.695ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.070ns (routing 0.364ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.099ns (routing 0.406ns, distribution 0.693ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.070     0.945    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y200        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMB/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y200        RAMD32 (Prop_B5LUT_SLICEM_CLK_O)
                                                      0.110     1.055 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMB/O
                         net (fo=1, routed)           0.281     1.336    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/rdata_r0[2]
    SLICE_X96Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.423    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.404 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.099     0.695    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    SLICE_X96Y199        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[2]/C
                         clock pessimism              0.298     0.993    
                         clock uncertainty            0.224     1.217    
    SLICE_X96Y199        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.263    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.080ns (17.621%)  route 0.374ns (82.379%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.406ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         0.225     1.194    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/reset
    SLICE_X95Y197        LUT2 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.041     1.235 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/fifo_storage_reg_0_31_0_7_i_6__0/O
                         net (fo=1, routed)           0.149     1.384    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/DIC1
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.423    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.404 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.148     0.744    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/CLK
                         clock pessimism              0.298     1.042    
                         clock uncertainty            0.224     1.266    
    SLICE_X96Y197        RAMD32 (Hold_C6LUT_SLICEM_CLK_I)
                                                      0.044     1.310    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.384    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.111ns (28.756%)  route 0.275ns (71.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.070ns (routing 0.364ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.406ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.070     0.945    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y200        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y200        RAMD32 (Prop_A6LUT_SLICEM_CLK_O)
                                                      0.111     1.056 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMA_D1/O
                         net (fo=1, routed)           0.275     1.331    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/rdata_r0[1]
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.423    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.404 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.091     0.687    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[1]/C
                         clock pessimism              0.298     0.985    
                         clock uncertainty            0.224     1.209    
    SLICE_X95Y198        FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     1.256    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.331    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.111ns (28.682%)  route 0.276ns (71.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.070ns (routing 0.364ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.406ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.070     0.945    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y200        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y200        RAMD32 (Prop_D6LUT_SLICEM_CLK_O)
                                                      0.111     1.056 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMD_D1/O
                         net (fo=1, routed)           0.276     1.332    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/rdata_r0[7]
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.423    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.404 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.091     0.687    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[7]/C
                         clock pessimism              0.298     0.985    
                         clock uncertainty            0.224     1.209    
    SLICE_X95Y198        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.256    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.061ns (13.006%)  route 0.408ns (86.994%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.744ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.148ns (routing 0.406ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         0.251     1.220    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/reset
    SLICE_X96Y198        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.242 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/debug_uart_receiver0/fifo_storage_reg_0_31_0_7_i_5__0/O
                         net (fo=1, routed)           0.157     1.399    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/DIB0
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.423    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.404 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.148     0.744    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y197        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB/CLK
                         clock pessimism              0.298     1.042    
                         clock uncertainty            0.224     1.266    
    SLICE_X96Y197        RAMD32 (Hold_B5LUT_SLICEM_CLK_I)
                                                      0.054     1.320    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async0/fifomem/fifo_storage_reg_0_31_0_7/RAMB
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.110ns (28.133%)  route 0.281ns (71.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.070ns (routing 0.364ns, distribution 0.706ns)
  Clock Net Delay (Destination): 1.091ns (routing 0.406ns, distribution 0.685ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.070     0.945    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/WCLK
    SLICE_X96Y200        RAMD32                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y200        RAMD32 (Prop_C6LUT_SLICEM_CLK_O)
                                                      0.110     1.055 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/fifo_storage_reg_0_31_0_7/RAMC_D1/O
                         net (fo=1, routed)           0.281     1.336    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/rdata_r0[5]
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.423    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.404 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.091     0.687    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/clk_uart
    SLICE_X95Y198        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[5]/C
                         clock pessimism              0.298     0.985    
                         clock uncertainty            0.224     1.209    
    SLICE_X95Y198        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     1.256    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/fifomem/registered_read.rdata_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.256    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_uart_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@43.333ns period=86.667ns})
  Path Group:             clk_uart_mopshub_readout_bd_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.038ns (9.246%)  route 0.373ns (90.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.686ns
    Source Clock Delay      (SCD):    0.924ns
    Clock Pessimism Removal (CPR):    -0.298ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.196ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.049ns (routing 0.364ns, distribution 0.685ns)
  Clock Net Delay (Destination): 1.090ns (routing 0.406ns, distribution 0.684ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.049     0.924    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/wptr_full/clk_40
    SLICE_X96Y201        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y201        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.962 r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/wptr_full/wptr_reg[3]/Q
                         net (fo=1, routed)           0.373     1.335    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/D[3]
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_uart_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.166    -0.423    mopshub_readout_bd_i/clk_wiz_1/inst/clk_uart_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y34         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.404 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout1_buf/O
    X3Y2 (CLOCK_ROOT)    net (fo=120, routed)         1.090     0.686    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/clk_uart
    SLICE_X95Y200        FDRE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[3]/C
                         clock pessimism              0.298     0.984    
                         clock uncertainty            0.224     1.208    
    SLICE_X95Y200        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.254    mopshub_readout_bd_i/mopshub_readout_0/inst/debug_uart_core0/fifo_async1/sync_w2r/rq1_wptr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.254    
                         arrival time                           1.335    
  -------------------------------------------------------------------
                         slack                                  0.081    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.191ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/osc_trim_SM0/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.432ns  (logic 0.080ns (2.331%)  route 3.352ns (97.669%))
  Logic Levels:           0  
  Clock Path Skew:        -0.230ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 26.449 - 25.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.618ns (routing 0.609ns, distribution 1.009ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         3.352     4.783    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/osc_trim_SM0/reset
    SLICE_X83Y120        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/osc_trim_SM0/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.618    26.449    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/osc_trim_SM0/clk_40
    SLICE_X83Y120        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/osc_trim_SM0/current_state_reg[2]/C
                         clock pessimism             -0.328    26.121    
                         clock uncertainty           -0.081    26.040    
    SLICE_X83Y120        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    25.974    mopshub_readout_bd_i/mopshub_readout_0/inst/bridge_controller0/osc_trim_SM0/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.974    
                         arrival time                          -4.783    
  -------------------------------------------------------------------
                         slack                                 21.191    

Slack (MET) :             21.291ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.232ns (7.250%)  route 2.968ns (92.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.325ns = ( 26.325 - 25.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.494ns (routing 0.609ns, distribution 0.885ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.742     3.173    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y130        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.325 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         1.226     4.551    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X74Y118        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.494    26.325    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X74Y118        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.336    25.989    
                         clock uncertainty           -0.081    25.908    
    SLICE_X74Y118        FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    25.842    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         25.842    
                         arrival time                          -4.551    
  -------------------------------------------------------------------
                         slack                                 21.291    

Slack (MET) :             21.293ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.232ns (7.257%)  route 2.965ns (92.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 26.324 - 25.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.609ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.742     3.173    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y130        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.325 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         1.223     4.548    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X74Y118        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.493    26.324    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X74Y118        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep/C
                         clock pessimism             -0.336    25.988    
                         clock uncertainty           -0.081    25.907    
    SLICE_X74Y118        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    25.841    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         25.841    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 21.293    

Slack (MET) :             21.293ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.232ns (7.257%)  route 2.965ns (92.743%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.324ns = ( 26.324 - 25.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.493ns (routing 0.609ns, distribution 0.884ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.742     3.173    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y130        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.325 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         1.223     4.548    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X74Y118        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.493    26.324    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X74Y118        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0/C
                         clock pessimism             -0.336    25.988    
                         clock uncertainty           -0.081    25.907    
    SLICE_X74Y118        FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066    25.841    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         25.841    
                         arrival time                          -4.548    
  -------------------------------------------------------------------
                         slack                                 21.293    

Slack (MET) :             21.319ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.170ns  (logic 0.232ns (7.319%)  route 2.938ns (92.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.323ns = ( 26.323 - 25.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.336ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.492ns (routing 0.609ns, distribution 0.883ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.742     3.173    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y130        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.325 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         1.196     4.521    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X73Y119        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.492    26.323    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X73Y119        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]/C
                         clock pessimism             -0.336    25.987    
                         clock uncertainty           -0.081    25.906    
    SLICE_X73Y119        FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066    25.840    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         25.840    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                 21.319    

Slack (MET) :             21.389ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.232ns (7.344%)  route 2.927ns (92.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 26.374 - 25.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.609ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.742     3.173    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y130        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.325 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         1.185     4.510    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X75Y120        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.543    26.374    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X75Y120        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep/C
                         clock pessimism             -0.328    26.046    
                         clock uncertainty           -0.081    25.965    
    SLICE_X75Y120        FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    25.899    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         25.899    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 21.389    

Slack (MET) :             21.389ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.232ns (7.344%)  route 2.927ns (92.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 26.374 - 25.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.609ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.742     3.173    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y130        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.325 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         1.185     4.510    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X75Y120        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.543    26.374    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X75Y120        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0/C
                         clock pessimism             -0.328    26.046    
                         clock uncertainty           -0.081    25.965    
    SLICE_X75Y120        FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    25.899    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[3]_rep__0
  -------------------------------------------------------------------
                         required time                         25.899    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 21.389    

Slack (MET) :             21.389ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.159ns  (logic 0.232ns (7.344%)  route 2.927ns (92.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.374ns = ( 26.374 - 25.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.543ns (routing 0.609ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.742     3.173    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y130        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.325 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         1.185     4.510    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X75Y120        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.543    26.374    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X75Y120        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]/C
                         clock pessimism             -0.328    26.046    
                         clock uncertainty           -0.081    25.965    
    SLICE_X75Y120        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    25.899    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[6]
  -------------------------------------------------------------------
                         required time                         25.899    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                 21.389    

Slack (MET) :             21.508ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.232ns (7.639%)  route 2.805ns (92.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 26.371 - 25.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.609ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.742     3.173    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y130        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.325 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         1.063     4.388    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X76Y123        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.540    26.371    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X76Y123        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]/C
                         clock pessimism             -0.328    26.043    
                         clock uncertainty           -0.081    25.962    
    SLICE_X76Y123        FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066    25.896    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         25.896    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                 21.508    

Slack (MET) :             21.508ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/CLR
                            (recovery check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@25.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        3.037ns  (logic 0.232ns (7.639%)  route 2.805ns (92.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.371ns = ( 26.371 - 25.000 ) 
    Source Clock Delay      (SCD):    1.351ns
    Clock Pessimism Removal (CPR):    -0.328ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.540ns (routing 0.609ns, distribution 0.931ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249     1.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089    -0.840 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250    -0.590    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028    -0.562 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913     1.351    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     1.431 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.742     3.173    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/reset
    SLICE_X79Y130        LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.152     3.325 f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/LogicalLinkControl/llc_fsm_2/FSM_sequential_current_state[7]_i_3/O
                         net (fo=131, routed)         1.063     4.388    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[1]_rep__0_2
    SLICE_X76Y123        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                     25.000    25.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000    25.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.114    26.114    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.527    24.587 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.220    24.807    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    24.831 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.540    26.371    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/clk_40
    SLICE_X76Y123        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep/C
                         clock pessimism             -0.328    26.043    
                         clock uncertainty           -0.081    25.962    
    SLICE_X76Y123        FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066    25.896    mopshub_readout_bd_i/mopshub_readout_0/inst/can_0/canakari_main/MediumAccessControl/fsm/FSM_sequential_current_state_reg[4]_rep
  -------------------------------------------------------------------
                         required time                         25.896    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                 21.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.040ns (27.972%)  route 0.103ns (72.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.717ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      0.995ns (routing 0.364ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.402ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.995     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X87Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.117     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X87Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.203     0.920    
    SLICE_X87Y86         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.040ns (27.972%)  route 0.103ns (72.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.717ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.203ns
  Clock Net Delay (Source):      0.995ns (routing 0.364ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.402ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.995     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDPE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.910 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.103     1.013    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X87Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.117     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X87Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.203     0.920    
    SLICE_X87Y86         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     0.900    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           1.013    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.038ns (33.628%)  route 0.075ns (66.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.729ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      1.007ns (routing 0.364ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.129ns (routing 0.402ns, distribution 0.727ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.007     0.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X90Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y76         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.920 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.075     0.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X90Y76         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.129     0.729    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X90Y76         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.164     0.893    
    SLICE_X90Y76         FDCE (Remov_HFF2_SLICEM_C_CLR)
                                                     -0.020     0.873    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                         -0.873    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.714ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      0.995ns (routing 0.364ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.402ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.995     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.071     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X86Y86         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.114     0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X86Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.164     0.878    
    SLICE_X86Y86         FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.039ns (35.455%)  route 0.071ns (64.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.714ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.164ns
  Clock Net Delay (Source):      0.995ns (routing 0.364ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.114ns (routing 0.402ns, distribution 0.712ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.995     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.071     0.980    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/AR[0]
    SLICE_X86Y86         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.114     0.714    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X86Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.164     0.878    
    SLICE_X86Y86         FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     0.858    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.858    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.040ns (30.769%)  route 0.090ns (69.231%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.718ns
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.989ns (routing 0.364ns, distribution 0.625ns)
  Clock Net Delay (Destination): 1.118ns (routing 0.402ns, distribution 0.716ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.989     0.864    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y84         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y84         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     0.904 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.090     0.994    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X86Y85         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.118     0.718    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.170     0.888    
    SLICE_X86Y85         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     0.868    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -0.868    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.717ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.995ns (routing 0.364ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.402ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.995     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.097     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X86Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.117     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.170     0.887    
    SLICE_X86Y87         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.717ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.995ns (routing 0.364ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.402ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.995     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.097     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X86Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.117     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.170     0.887    
    SLICE_X86Y87         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.717ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.995ns (routing 0.364ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.402ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.995     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.097     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X86Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.117     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.170     0.887    
    SLICE_X86Y87         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.676%)  route 0.097ns (71.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.717ns
    Source Clock Delay      (SCD):    0.870ns
    Clock Pessimism Removal (CPR):    -0.170ns
  Clock Net Delay (Source):      0.995ns (routing 0.364ns, distribution 0.631ns)
  Clock Net Delay (Destination): 1.117ns (routing 0.402ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        0.995     0.870    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y86         FDPE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     0.909 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=10, routed)          0.097     1.006    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X86Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.772     0.772    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -1.361    -0.589 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170    -0.419    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -0.400 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.117     0.717    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X86Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.170     0.887    
    SLICE_X86Y87         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     0.867    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_elink_mopshub_readout_bd_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       18.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.982ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.030ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.392ns  (logic 0.080ns (3.344%)  route 2.312ns (96.656%))
  Logic Levels:           0  
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.219ns = ( 24972.283 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.747ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.312 24953.740    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X77Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.510 24972.281    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X77Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.000 24972.281    
                         clock uncertainty           -0.443 24971.838    
    SLICE_X77Y108        FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066 24971.771    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                      24971.773    
                         arrival time                       -24953.744    
  -------------------------------------------------------------------
                         slack                                 18.030    

Slack (MET) :             18.030ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.392ns  (logic 0.080ns (3.344%)  route 2.312ns (96.656%))
  Logic Levels:           0  
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.219ns = ( 24972.283 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.747ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.312 24953.740    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X77Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.510 24972.281    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X77Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.000 24972.281    
                         clock uncertainty           -0.443 24971.838    
    SLICE_X77Y108        FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066 24971.771    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                      24971.773    
                         arrival time                       -24953.744    
  -------------------------------------------------------------------
                         slack                                 18.030    

Slack (MET) :             18.030ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.392ns  (logic 0.080ns (3.344%)  route 2.312ns (96.656%))
  Logic Levels:           0  
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.219ns = ( 24972.283 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.747ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.312 24953.740    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X77Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.510 24972.281    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X77Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.000 24972.281    
                         clock uncertainty           -0.443 24971.838    
    SLICE_X77Y108        FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066 24971.771    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                      24971.773    
                         arrival time                       -24953.744    
  -------------------------------------------------------------------
                         slack                                 18.030    

Slack (MET) :             18.030ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.392ns  (logic 0.080ns (3.344%)  route 2.312ns (96.656%))
  Logic Levels:           0  
  Clock Path Skew:        -1.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.219ns = ( 24972.283 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.510ns (routing 0.747ns, distribution 0.763ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.312 24953.740    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X77Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.510 24972.281    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X77Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]/C
                         clock pessimism              0.000 24972.281    
                         clock uncertainty           -0.443 24971.838    
    SLICE_X77Y108        FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.066 24971.771    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[4]
  -------------------------------------------------------------------
                         required time                      24971.773    
                         arrival time                       -24953.744    
  -------------------------------------------------------------------
                         slack                                 18.030    

Slack (MET) :             18.041ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.377ns  (logic 0.080ns (3.366%)  route 2.297ns (96.634%))
  Logic Levels:           0  
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 24972.279 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.747ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.297 24953.725    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.506 24972.277    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.000 24972.277    
                         clock uncertainty           -0.443 24971.834    
    SLICE_X78Y108        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066 24971.768    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                      24971.770    
                         arrival time                       -24953.729    
  -------------------------------------------------------------------
                         slack                                 18.041    

Slack (MET) :             18.041ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.377ns  (logic 0.080ns (3.366%)  route 2.297ns (96.634%))
  Logic Levels:           0  
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 24972.279 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.747ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.297 24953.725    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.506 24972.277    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.000 24972.277    
                         clock uncertainty           -0.443 24971.834    
    SLICE_X78Y108        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066 24971.768    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                      24971.770    
                         arrival time                       -24953.729    
  -------------------------------------------------------------------
                         slack                                 18.041    

Slack (MET) :             18.041ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.377ns  (logic 0.080ns (3.366%)  route 2.297ns (96.634%))
  Logic Levels:           0  
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 24972.279 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.747ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.297 24953.725    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.506 24972.277    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/C
                         clock pessimism              0.000 24972.277    
                         clock uncertainty           -0.443 24971.834    
    SLICE_X78Y108        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066 24971.768    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]
  -------------------------------------------------------------------
                         required time                      24971.770    
                         arrival time                       -24953.729    
  -------------------------------------------------------------------
                         slack                                 18.041    

Slack (MET) :             18.041ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.377ns  (logic 0.080ns (3.366%)  route 2.297ns (96.634%))
  Logic Levels:           0  
  Clock Path Skew:        -1.574ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.223ns = ( 24972.279 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.747ns, distribution 0.759ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.297 24953.725    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.506 24972.277    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/C
                         clock pessimism              0.000 24972.277    
                         clock uncertainty           -0.443 24971.834    
    SLICE_X78Y108        FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066 24971.768    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg
  -------------------------------------------------------------------
                         required time                      24971.770    
                         arrival time                       -24953.729    
  -------------------------------------------------------------------
                         slack                                 18.041    

Slack (MET) :             18.054ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.354ns  (logic 0.080ns (3.398%)  route 2.274ns (96.602%))
  Logic Levels:           0  
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.233ns = ( 24972.268 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.747ns, distribution 0.749ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.274 24953.701    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y107        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.496 24972.268    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y107        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.000 24972.268    
                         clock uncertainty           -0.443 24971.824    
    SLICE_X78Y107        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066 24971.758    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                      24971.760    
                         arrival time                       -24953.707    
  -------------------------------------------------------------------
                         slack                                 18.054    

Slack (MET) :             18.054ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
                            (recovery check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.501ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@24972.502ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@24950.000ns)
  Data Path Delay:        2.354ns  (logic 0.080ns (3.398%)  route 2.274ns (96.602%))
  Logic Levels:           0  
  Clock Path Skew:        -1.584ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.233ns = ( 24972.268 - 24972.502 ) 
    Source Clock Delay      (SCD):    1.351ns = ( 24951.352 - 24950.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.913ns (routing 0.666ns, distribution 1.247ns)
  Clock Net Delay (Destination): 1.496ns (routing 0.747ns, distribution 0.749ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                  24950.000 24950.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000 24950.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249 24951.248    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089 24949.158 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250 24949.408    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028 24949.436 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.913 24951.348    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080 24951.428 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         2.274 24953.701    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y107        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                  24972.502 24972.502 r  
    AL8                                               0.000 24972.502 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000 24972.502    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391 24972.893 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040 24972.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000 24972.932 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344 24973.275    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.745 24970.531 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.217 24970.748    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024 24970.771 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.496 24972.268    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y107        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/C
                         clock pessimism              0.000 24972.268    
                         clock uncertainty           -0.443 24971.824    
    SLICE_X78Y107        FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066 24971.758    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]
  -------------------------------------------------------------------
                         required time                      24971.760    
                         arrival time                       -24953.707    
  -------------------------------------------------------------------
                         slack                                 18.054    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.039ns (3.095%)  route 1.221ns (96.905%))
  Logic Levels:           0  
  Clock Path Skew:        -1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.498ns, distribution 0.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.221     2.190    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.063    -0.215    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]/C
                         clock pessimism              0.000    -0.215    
                         clock uncertainty            0.443     0.228    
    SLICE_X78Y108        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.208    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.039ns (3.095%)  route 1.221ns (96.905%))
  Logic Levels:           0  
  Clock Path Skew:        -1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.498ns, distribution 0.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.221     2.190    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.063    -0.215    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]/C
                         clock pessimism              0.000    -0.215    
                         clock uncertainty            0.443     0.228    
    SLICE_X78Y108        FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.020     0.208    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.039ns (3.095%)  route 1.221ns (96.905%))
  Logic Levels:           0  
  Clock Path Skew:        -1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.498ns, distribution 0.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.221     2.190    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.063    -0.215    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]/C
                         clock pessimism              0.000    -0.215    
                         clock uncertainty            0.443     0.228    
    SLICE_X78Y108        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.208    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.982ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.039ns (3.095%)  route 1.221ns (96.905%))
  Logic Levels:           0  
  Clock Path Skew:        -1.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.215ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.063ns (routing 0.498ns, distribution 0.565ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.221     2.190    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.063    -0.215    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg/C
                         clock pessimism              0.000    -0.215    
                         clock uncertainty            0.443     0.228    
    SLICE_X78Y108        FDCE (Remov_DFF2_SLICEL_C_CLR)
                                                     -0.020     0.208    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dispin_reg
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  1.982    

Slack (MET) :             1.984ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.039ns (3.113%)  route 1.214ns (96.887%))
  Logic Levels:           0  
  Clock Path Skew:        -1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.498ns, distribution 0.556ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.214     2.183    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y107        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.054    -0.224    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y107        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]/C
                         clock pessimism              0.000    -0.224    
                         clock uncertainty            0.443     0.219    
    SLICE_X78Y107        FDCE (Remov_DFF_SLICEL_C_CLR)
                                                     -0.020     0.199    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.039ns (3.113%)  route 1.214ns (96.887%))
  Logic Levels:           0  
  Clock Path Skew:        -1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.498ns, distribution 0.556ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.214     2.183    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y107        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.054    -0.224    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y107        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]/C
                         clock pessimism              0.000    -0.224    
                         clock uncertainty            0.443     0.219    
    SLICE_X78Y107        FDCE (Remov_CFF2_SLICEL_C_CLR)
                                                     -0.020     0.199    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.039ns (3.113%)  route 1.214ns (96.887%))
  Logic Levels:           0  
  Clock Path Skew:        -1.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.224ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.054ns (routing 0.498ns, distribution 0.556ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.214     2.183    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X78Y107        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.054    -0.224    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X78Y107        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]/C
                         clock pessimism              0.000    -0.224    
                         clock uncertainty            0.443     0.219    
    SLICE_X78Y107        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.199    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.039ns (3.078%)  route 1.228ns (96.922%))
  Logic Levels:           0  
  Clock Path Skew:        -1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.498ns, distribution 0.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.228     2.197    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X77Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.068    -0.210    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X77Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]/C
                         clock pessimism              0.000    -0.210    
                         clock uncertainty            0.443     0.233    
    SLICE_X77Y108        FDCE (Remov_AFF_SLICEM_C_CLR)
                                                     -0.020     0.213    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.039ns (3.078%)  route 1.228ns (96.922%))
  Logic Levels:           0  
  Clock Path Skew:        -1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.498ns, distribution 0.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.228     2.197    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X77Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.068    -0.210    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X77Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]/C
                         clock pessimism              0.000    -0.210    
                         clock uncertainty            0.443     0.233    
    SLICE_X77Y108        FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     0.213    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  1.984    

Slack (MET) :             1.984ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
                            (removal check against rising-edge clock clk_elink_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@12.499ns period=24.997ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        1.267ns  (logic 0.039ns (3.078%)  route 1.228ns (96.922%))
  Logic Levels:           0  
  Clock Path Skew:        -1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.210ns
    Source Clock Delay      (SCD):    0.930ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.443ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.241ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.055ns (routing 0.364ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.068ns (routing 0.498ns, distribution 0.570ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.055     0.930    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y198        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y198        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     0.969 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst/Q
                         net (fo=996, routed)         1.228     2.197    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/reset
    SLICE_X77Y108        FDCE                                         f  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_elink_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=2, routed)           0.167    -1.297    mopshub_readout_bd_i/clk_wiz_0/inst/clk_elink_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y18         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.278 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout3_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=200, routed)         1.068    -0.210    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/clk_elink
    SLICE_X77Y108        FDCE                                         r  mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]/C
                         clock pessimism              0.000    -0.210    
                         clock uncertainty            0.443     0.233    
    SLICE_X77Y108        FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     0.213    mopshub_readout_bd_i/mopshub_readout_0/inst/elink_core0/elink_transmitter0/elink_proc_out_enc8b10b0/enc_8b10b_mopshub0/dataout_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.213    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  1.984    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_40_mopshub_readout_bd_clk_wiz_1_0_1
  To Clock:  clk_rx_mopshub_readout_bd_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -0.276ns,  Total Violation       -0.276ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.616ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.276ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/R
                            (recovery check against rising-edge clock clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.502ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 fall@6227.501ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@6225.000ns)
  Data Path Delay:        0.503ns  (logic 0.076ns (15.109%)  route 0.427ns (84.891%))
  Logic Levels:           0  
  Clock Path Skew:        -1.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.065ns = ( 6227.566 - 6227.501 ) 
    Source Clock Delay      (SCD):    1.343ns = ( 6226.343 - 6225.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.905ns (routing 0.666ns, distribution 1.239ns)
  Clock Net Delay (Destination): 1.792ns (routing 0.155ns, distribution 1.637ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                   6225.000  6225.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000  6225.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           1.249  6226.249    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.089  6224.160 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250  6224.410    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028  6224.438 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.905  6226.343    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y193        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y193        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076  6226.419 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica/Q
                         net (fo=1, routed)           0.427  6226.846    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/mb_reset_repN_alias
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       f  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 fall edge)
                                                   6227.501  6227.501 f  
    AL8                                               0.000  6227.501 f  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000  6227.501    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.391  6227.892 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040  6227.932    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000  6227.932 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344  6228.276    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.745  6225.531 f  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.219  6225.750    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024  6225.774 f  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=2, routed)           1.792  6227.566    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_rx
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       r  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB  (IS_INVERTED)
                         clock pessimism              0.000  6227.566    
                         clock uncertainty           -0.423  6227.144    
    BITSLICE_RX_TX_X0Y171
                         IDDRE1 (Recov_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_R)
                                                     -0.574  6226.570    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst
  -------------------------------------------------------------------
                         required time                       6226.570    
                         arrival time                       -6226.846    
  -------------------------------------------------------------------
                         slack                                 -0.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.616ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_40_mopshub_readout_bd_clk_wiz_1_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/R
                            (removal check against falling-edge clock clk_rx_mopshub_readout_bd_clk_wiz_0_0  {rise@0.000ns fall@3.125ns period=6.249ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise@0.000ns - clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.216ns  (logic 0.037ns (17.130%)  route 0.179ns (82.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.044ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.199ns
    Phase Error              (PE):    0.317ns
  Clock Net Delay (Source):      1.052ns (routing 0.364ns, distribution 0.688ns)
  Clock Net Delay (Destination): 1.320ns (routing 0.108ns, distribution 1.212ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_mopshub_readout_bd_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCE_X0Y16         BUFGCE                       0.000     0.000 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout4_buf/O
                         net (fo=3, routed)           0.689     0.689    mopshub_readout_bd_i/clk_wiz_1/inst/clk_in1
    MMCM_X0Y1            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.980    -0.291 r  mopshub_readout_bd_i/clk_wiz_1/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149    -0.142    mopshub_readout_bd_i/clk_wiz_1/inst/clk_40_mopshub_readout_bd_clk_wiz_1_0
    BUFGCE_X0Y28         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017    -0.125 r  mopshub_readout_bd_i/clk_wiz_1/inst/clkout2_buf/O
    X2Y1 (CLOCK_ROOT)    net (fo=3764, routed)        1.052     0.927    mopshub_readout_bd_i/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X96Y193        FDRE                                         r  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y193        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.964 f  mopshub_readout_bd_i/proc_sys_reset_0/U0/FDRE_inst_replica/Q
                         net (fo=1, routed)           0.179     1.143    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/mb_reset_repN_alias
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       f  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_rx_mopshub_readout_bd_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    AL8                                               0.000     0.000 r  clk_sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y11 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.339     0.339 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.389    mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/OUT
    AL8                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.389 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.619    mopshub_readout_bd_i/clk_wiz_0/inst/clk_in1_mopshub_readout_bd_clk_wiz_0_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -2.083    -1.464 r  mopshub_readout_bd_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.169    -1.295    mopshub_readout_bd_i/clk_wiz_0/inst/clk_rx_mopshub_readout_bd_clk_wiz_0_0
    BUFGCE_X0Y20         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019    -1.276 r  mopshub_readout_bd_i/clk_wiz_0/inst/clkout2_buf/O
    X3Y0 (CLOCK_ROOT)    net (fo=2, routed)           1.320     0.044    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/clk_rx
    BITSLICE_RX_TX_X0Y171
                         IDDRE1                                       f  mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst/CB  (IS_INVERTED)
                         clock pessimism              0.000     0.044    
                         clock uncertainty            0.423     0.467    
    BITSLICE_RX_TX_X0Y171
                         IDDRE1 (Remov_ISERDES_BITSLICE_COMPONENT_RX_TX_CB_R)
                                                      0.060     0.527    mopshub_readout_bd_i/mopshub_readout_0/inst/ip_select_io_ddr_wrapper0/IDDRE1_inst
  -------------------------------------------------------------------
                         required time                         -0.527    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.616    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK

Setup :            0  Failing Endpoints,  Worst Slack       48.261ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             48.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.212ns (13.590%)  route 1.348ns (86.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 51.842 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.794     6.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.667     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y92         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.681     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.698    51.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              4.137    55.979    
                         clock uncertainty           -0.035    55.944    
    SLICE_X84Y83         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    55.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         55.878    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 48.261    

Slack (MET) :             48.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.212ns (13.590%)  route 1.348ns (86.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 51.842 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.794     6.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.667     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y92         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.681     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.698    51.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              4.137    55.979    
                         clock uncertainty           -0.035    55.944    
    SLICE_X84Y83         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    55.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         55.878    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 48.261    

Slack (MET) :             48.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.212ns (13.590%)  route 1.348ns (86.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 51.842 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.794     6.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.667     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y92         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.681     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.698    51.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              4.137    55.979    
                         clock uncertainty           -0.035    55.944    
    SLICE_X84Y83         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    55.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         55.878    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 48.261    

Slack (MET) :             48.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.212ns (13.590%)  route 1.348ns (86.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 51.842 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.794     6.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.667     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y92         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.681     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.698    51.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              4.137    55.979    
                         clock uncertainty           -0.035    55.944    
    SLICE_X84Y83         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    55.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         55.878    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 48.261    

Slack (MET) :             48.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.212ns (13.590%)  route 1.348ns (86.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 51.842 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.794     6.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.667     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y92         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.681     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.698    51.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              4.137    55.979    
                         clock uncertainty           -0.035    55.944    
    SLICE_X84Y83         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    55.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         55.878    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 48.261    

Slack (MET) :             48.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.212ns (13.590%)  route 1.348ns (86.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 51.842 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.794     6.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.667     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y92         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.681     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.698    51.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              4.137    55.979    
                         clock uncertainty           -0.035    55.944    
    SLICE_X84Y83         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    55.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         55.878    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 48.261    

Slack (MET) :             48.261ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.560ns  (logic 0.212ns (13.590%)  route 1.348ns (86.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.842ns = ( 51.842 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.698ns (routing 0.001ns, distribution 0.697ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.794     6.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.667     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y92         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.681     7.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y83         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.698    51.842    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              4.137    55.979    
                         clock uncertainty           -0.035    55.944    
    SLICE_X84Y83         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    55.878    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         55.878    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 48.261    

Slack (MET) :             48.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.212ns (14.040%)  route 1.298ns (85.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 51.843 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.001ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.794     6.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.667     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y92         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.631     7.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.699    51.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              4.137    55.980    
                         clock uncertainty           -0.035    55.945    
    SLICE_X84Y82         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    55.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         55.879    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 48.312    

Slack (MET) :             48.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.212ns (14.040%)  route 1.298ns (85.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 51.843 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.001ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.794     6.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.667     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y92         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.631     7.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.699    51.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              4.137    55.980    
                         clock uncertainty           -0.035    55.945    
    SLICE_X84Y82         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    55.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         55.879    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 48.312    

Slack (MET) :             48.312ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@50.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        1.510ns  (logic 0.212ns (14.040%)  route 1.298ns (85.960%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.843ns = ( 51.843 - 50.000 ) 
    Source Clock Delay      (SCD):    6.057ns
    Clock Pessimism Removal (CPR):    4.137ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.794ns (routing 0.001ns, distribution 0.793ns)
  Clock Net Delay (Destination): 0.699ns (routing 0.001ns, distribution 0.698ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.935     5.235    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     5.263 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.794     6.057    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X80Y93         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y93         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     6.136 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          0.667     6.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X84Y92         LUT4 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.133     6.936 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=11, routed)          0.631     7.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X84Y82         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                     50.000    50.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000    50.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465    50.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.655    51.120    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    51.144 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.699    51.843    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X84Y82         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              4.137    55.980    
                         clock uncertainty           -0.035    55.945    
    SLICE_X84Y82         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    55.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         55.879    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                 48.312    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.039ns (29.323%)  route 0.094ns (70.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.480ns
    Source Clock Delay      (SCD):    1.418ns
    Clock Pessimism Removal (CPR):    4.017ns
  Clock Net Delay (Source):      0.440ns (routing 0.000ns, distribution 0.440ns)
  Clock Net Delay (Destination): 0.497ns (routing 0.001ns, distribution 0.496ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.440     1.418    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X87Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y80         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     1.457 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.094     1.551    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X86Y80         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.497     5.480    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X86Y80         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -4.017     1.463    
    SLICE_X86Y80         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     1.443    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.675%)  route 0.116ns (75.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    4.017ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.434     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.116     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X88Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.504     5.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X88Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.017     1.470    
    SLICE_X88Y79         FDCE (Remov_BFF2_SLICEM_C_CLR)
                                                     -0.020     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.675%)  route 0.116ns (75.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    4.017ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.434     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.116     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]_0[0]
    SLICE_X88Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.504     5.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X88Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -4.017     1.470    
    SLICE_X88Y79         FDCE (Remov_AFF2_SLICEM_C_CLR)
                                                     -0.020     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.675%)  route 0.116ns (75.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    4.017ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.434     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.116     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X88Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.504     5.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X88Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                         clock pessimism             -4.017     1.470    
    SLICE_X88Y79         FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.675%)  route 0.116ns (75.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    4.017ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.434     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.116     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X88Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.504     5.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X88Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -4.017     1.470    
    SLICE_X88Y79         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.154ns  (logic 0.038ns (24.675%)  route 0.116ns (75.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    4.017ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.434     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDPE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.450 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.116     1.566    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/Q_reg_reg[0][0]
    SLICE_X88Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.504     5.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_clk
    SLICE_X88Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -4.017     1.470    
    SLICE_X88Y79         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.040ns (23.529%)  route 0.130ns (76.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.476ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    4.017ns
  Clock Net Delay (Source):      0.426ns (routing 0.000ns, distribution 0.426ns)
  Clock Net Delay (Destination): 0.493ns (routing 0.001ns, distribution 0.492ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.426     1.404    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y89         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.444 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.130     1.574    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X86Y91         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.493     5.476    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X86Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -4.017     1.459    
    SLICE_X86Y91         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.439    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.574    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.039ns (22.159%)  route 0.137ns (77.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    4.017ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.434     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.451 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.137     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X87Y79         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.504     5.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X87Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -4.017     1.470    
    SLICE_X87Y79         FDPE (Remov_DFF2_SLICEM_C_PRE)
                                                     -0.020     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.039ns (22.159%)  route 0.137ns (77.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    4.017ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.434     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.451 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.137     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X87Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.504     5.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X87Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -4.017     1.470    
    SLICE_X87Y79         FDCE (Remov_CFF_SLICEM_C_CLR)
                                                     -0.020     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.039ns (22.159%)  route 0.137ns (77.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.487ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    4.017ns
  Clock Net Delay (Source):      0.434ns (routing 0.000ns, distribution 0.434ns)
  Clock Net Delay (Destination): 0.504ns (routing 0.001ns, distribution 0.503ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      0.465     0.465 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.496     0.961    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.978 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.434     1.412    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X90Y79         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y79         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     1.451 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.137     1.588    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X87Y79         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK rise edge)
                                                      0.000     0.000 r  
    CONFIG_SITE_X0Y0     BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK
    CONFIG_SITE_X0Y0     BSCANE2 (Prop_BSCAN1_CONFIG_SITE_INTERNAL_TCK_TCK)
                                                      4.300     4.300 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.664     4.964    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCE_X0Y29         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     4.983 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
    X3Y1 (CLOCK_ROOT)    net (fo=490, routed)         0.504     5.487    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X87Y79         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -4.017     1.470    
    SLICE_X87Y79         FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.450    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
  To Clock:  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O

Setup :            0  Failing Endpoints,  Worst Slack       15.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.443ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.079ns (19.652%)  route 0.323ns (80.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 17.359 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.660ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.634 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.323     1.957    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y309        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.359    17.359    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y309        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]/C
                         clock pessimism              0.154    17.513    
                         clock uncertainty           -0.046    17.466    
    SLICE_X84Y309        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    17.400    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         17.400    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                 15.443    

Slack (MET) :             15.443ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.079ns (19.652%)  route 0.323ns (80.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.359ns = ( 17.359 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.359ns (routing 0.660ns, distribution 0.699ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.634 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.323     1.957    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y309        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.359    17.359    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y309        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]/C
                         clock pessimism              0.154    17.513    
                         clock uncertainty           -0.046    17.466    
    SLICE_X84Y309        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    17.400    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         17.400    
                         arrival time                          -1.957    
  -------------------------------------------------------------------
                         slack                                 15.443    

Slack (MET) :             15.480ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.294%)  route 0.292ns (78.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 17.365 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.660ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.634 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.292     1.926    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.365    17.365    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism              0.154    17.519    
                         clock uncertainty           -0.046    17.472    
    SLICE_X84Y307        FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    17.406    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.406    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 15.480    

Slack (MET) :             15.480ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.294%)  route 0.292ns (78.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 17.365 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.660ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.634 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.292     1.926    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.365    17.365    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism              0.154    17.519    
                         clock uncertainty           -0.046    17.472    
    SLICE_X84Y307        FDCE (Recov_BFF_SLICEL_C_CLR)
                                                     -0.066    17.406    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.406    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 15.480    

Slack (MET) :             15.480ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.294%)  route 0.292ns (78.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 17.365 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.660ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.634 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.292     1.926    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.365    17.365    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]/C
                         clock pessimism              0.154    17.519    
                         clock uncertainty           -0.046    17.472    
    SLICE_X84Y307        FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    17.406    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.406    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 15.480    

Slack (MET) :             15.480ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.079ns (21.294%)  route 0.292ns (78.706%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.365ns = ( 17.365 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.365ns (routing 0.660ns, distribution 0.705ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.634 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.292     1.926    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.365    17.365    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]/C
                         clock pessimism              0.154    17.519    
                         clock uncertainty           -0.046    17.472    
    SLICE_X84Y307        FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    17.406    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.406    
                         arrival time                          -1.926    
  -------------------------------------------------------------------
                         slack                                 15.480    

Slack (MET) :             15.483ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.079ns (21.351%)  route 0.291ns (78.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 17.367 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.660ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.634 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.291     1.925    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.367    17.367    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism              0.154    17.521    
                         clock uncertainty           -0.046    17.474    
    SLICE_X84Y307        FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    17.408    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                 15.483    

Slack (MET) :             15.483ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.079ns (21.351%)  route 0.291ns (78.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 17.367 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.660ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.634 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.291     1.925    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.367    17.367    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism              0.154    17.521    
                         clock uncertainty           -0.046    17.474    
    SLICE_X84Y307        FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    17.408    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                 15.483    

Slack (MET) :             15.483ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.079ns (21.351%)  route 0.291ns (78.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 17.367 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.660ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.634 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.291     1.925    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.367    17.367    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism              0.154    17.521    
                         clock uncertainty           -0.046    17.474    
    SLICE_X84Y307        FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    17.408    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                 15.483    

Slack (MET) :             15.483ns  (required time - arrival time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@16.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.079ns (21.351%)  route 0.291ns (78.649%))
  Logic Levels:           0  
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 17.367 - 16.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.154ns
  Clock Uncertainty:      0.046ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.060ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.555ns (routing 0.729ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.367ns (routing 0.660ns, distribution 0.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.555     1.555    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     1.634 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.291     1.925    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                     16.000    16.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000    16.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          1.367    17.367    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism              0.154    17.521    
                         clock uncertainty           -0.046    17.474    
    SLICE_X84Y307        FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066    17.408    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         17.408    
                         arrival time                          -1.925    
  -------------------------------------------------------------------
                         slack                                 15.483    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.857ns (routing 0.398ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.443ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.896 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.119     1.015    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]/C
                         clock pessimism             -0.097     0.875    
    SLICE_X84Y307        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.855    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.857ns (routing 0.398ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.443ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.896 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.119     1.015    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]/C
                         clock pessimism             -0.097     0.875    
    SLICE_X84Y307        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.855    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.857ns (routing 0.398ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.443ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.896 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.119     1.015    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]/C
                         clock pessimism             -0.097     0.875    
    SLICE_X84Y307        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.855    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.857ns (routing 0.398ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.443ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.896 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.119     1.015    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]/C
                         clock pessimism             -0.097     0.875    
    SLICE_X84Y307        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.855    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.857ns (routing 0.398ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.443ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.896 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.120     1.016    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y308        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]/C
                         clock pessimism             -0.097     0.875    
    SLICE_X84Y308        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     0.855    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.857ns (routing 0.398ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.443ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.896 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.120     1.016    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y308        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]/C
                         clock pessimism             -0.097     0.875    
    SLICE_X84Y308        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     0.855    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.857ns (routing 0.398ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.443ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.896 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.120     1.016    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y308        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]/C
                         clock pessimism             -0.097     0.875    
    SLICE_X84Y308        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     0.855    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.039ns (24.528%)  route 0.120ns (75.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.972ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.857ns (routing 0.398ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.972ns (routing 0.443ns, distribution 0.529ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.896 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.120     1.016    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y308        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.972     0.972    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y308        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]/C
                         clock pessimism             -0.097     0.875    
    SLICE_X84Y308        FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     0.855    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.855    
                         arrival time                           1.016    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.857ns (routing 0.398ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.443ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.896 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.119     1.015    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.968     0.968    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]/C
                         clock pessimism             -0.097     0.871    
    SLICE_X84Y307        FDCE (Remov_AFF_SLICEL_C_CLR)
                                                     -0.020     0.851    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
                            (rising edge-triggered cell FDPE clocked by mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
                            (removal check against rising-edge clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns - mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.039ns (24.684%)  route 0.119ns (75.316%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.968ns
    Source Clock Delay      (SCD):    0.857ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Net Delay (Source):      0.857ns (routing 0.398ns, distribution 0.459ns)
  Clock Net Delay (Destination): 0.968ns (routing 0.443ns, distribution 0.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.857     0.857    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/txoutclkmon
    SLICE_X84Y306        FDPE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y306        FDPE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     0.896 f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/reset_synchronizer_testclk_rst_inst/rst_in_out_reg/Q
                         net (fo=18, routed)          0.119     1.015    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/rst_in_out
    SLICE_X84Y307        FDCE                                         f  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O rise edge)
                                                      0.000     0.000 r  
    BUFG_GT_X1Y79        BUFG_GT                      0.000     0.000 r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=31, routed)          0.968     0.968    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/txoutclkmon
    SLICE_X84Y307        FDCE                                         r  mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]/C
                         clock pessimism             -0.097     0.871    
    SLICE_X84Y307        FDCE (Remov_BFF_SLICEL_C_CLR)
                                                     -0.020     0.851    mopshub_readout_bd_i/gig_ethernet_pcs_pma_0/inst/pcs_pma_block_i/transceiver_inst/mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i/inst/gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i/U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.164    





