INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matheus Moreira/Documents/UnB/SD 2/experimento02/experimento02.srcs/sources_1/new/wCount.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity wCount
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matheus Moreira/Documents/UnB/SD 2/experimento02/experimento02.srcs/sources_1/new/somador2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity somador2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matheus Moreira/Documents/UnB/SD 2/experimento02/experimento02.srcs/sources_1/new/somador1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity somador1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matheus Moreira/Documents/UnB/SD 2/experimento02/experimento02.srcs/sources_1/new/r_time.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity r_time
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matheus Moreira/Documents/UnB/SD 2/experimento02/experimento02.srcs/sources_1/new/rCount.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity rCount
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matheus Moreira/Documents/UnB/SD 2/experimento02/experimento02.srcs/sources_1/new/comp2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp2
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matheus Moreira/Documents/UnB/SD 2/experimento02/experimento02.srcs/sources_1/new/comp1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity comp1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matheus Moreira/Documents/UnB/SD 2/experimento02/experimento02.srcs/sources_1/new/bloco_operacional.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bloco_operacional
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Matheus Moreira/Documents/UnB/SD 2/experimento02/experimento02.srcs/sim_1/new/bloco_op_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity bloco_op_TB
