<stg><name>signextend</name>


<trans_list>

<trans id="508" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="5" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
<literal name="icmp_ln285" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
<literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="518" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="557" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="558" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="560" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="561" from="9" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="563" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="564" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="566" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="567" from="13" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="530" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="569" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="570" from="16" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="572" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="573" from="18" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="19" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="19" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="result" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="575" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="576" from="20" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="578" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="579" from="22" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="581" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="582" from="24" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="584" from="26" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="585" from="26" to="26">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="587" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="588" from="28" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="590" from="30" to="31">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="591" from="30" to="30">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="555" from="31" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop107:2 %state_addr = getelementptr i256 %state, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="14">
<![CDATA[
memset.loop107:3 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="256" op_0_bw="14">
<![CDATA[
memset.loop107:3 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="256">
<![CDATA[
memset.loop107:4 %trunc_ln60 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln60"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="14" op_0_bw="256">
<![CDATA[
memset.loop107:5 %trunc_ln60_4 = trunc i256 %state_load

]]></Node>
<StgValue><ssdm name="trunc_ln60_4"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop107:6 %add_ln60 = add i32 %trunc_ln60, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="256" op_0_bw="32">
<![CDATA[
memset.loop107:7 %zext_ln60 = zext i32 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32" op_4_bw="0">
<![CDATA[
memset.loop107:8 %store_ln60 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr, i256 %zext_ln60, i32 15

]]></Node>
<StgValue><ssdm name="store_ln60"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
memset.loop107:9 %add_ln60_3 = add i14 %trunc_ln60_4, i14 16383

]]></Node>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
memset.loop107:10 %shl_ln = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln60_3, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
memset.loop107:11 %add_ln60_2 = add i19 %shl_ln, i19 64

]]></Node>
<StgValue><ssdm name="add_ln60_2"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop107:12 %lshr_ln60_5 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln60_2, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln60_5"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="14">
<![CDATA[
memset.loop107:13 %zext_ln60_2 = zext i14 %lshr_ln60_5

]]></Node>
<StgValue><ssdm name="zext_ln60_2"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop107:14 %state_addr_7 = getelementptr i256 %state, i64 0, i64 %zext_ln60_2

]]></Node>
<StgValue><ssdm name="state_addr_7"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop107:15 %state_load_7 = load i14 %state_addr_7

]]></Node>
<StgValue><ssdm name="state_load_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
memset.loop107:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
memset.loop107:1 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="256" op_0_bw="14" op_1_bw="0">
<![CDATA[
memset.loop107:15 %state_load_7 = load i14 %state_addr_7

]]></Node>
<StgValue><ssdm name="state_load_7"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="256">
<![CDATA[
memset.loop107:16 %trunc_ln60_5 = trunc i256 %state_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln60_5"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop107:17 %trunc_ln60_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_7, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln60_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop107:18 %trunc_ln60_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_7, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln60_2"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop107:19 %trunc_ln60_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_7, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln60_3"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
memset.loop107:20 %br_ln211 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:0 %i = phi i3 %i_25, void %.split15, i3 0, void %memset.loop107

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:1 %k = phi i1 %k_10, void %.split15, i1 0, void %memset.loop107

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:2 %i_25 = add i3 %i, i3 1

]]></Node>
<StgValue><ssdm name="i_25"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:3 %icmp_ln211 = icmp_eq  i3 %i, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i:5 %br_ln211 = br i1 %icmp_ln211, void %.split15, void %_ZN4intxltILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="3">
<![CDATA[
.split15:0 %trunc_ln50 = trunc i3 %i

]]></Node>
<StgValue><ssdm name="trunc_ln50"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split15:1 %tmp = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %trunc_ln60_5, i64 %trunc_ln60_1, i64 %trunc_ln60_2, i64 %trunc_ln60_3, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split15:2 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 31, i64 0, i64 0, i64 0, i2 %trunc_ln50

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split15:3 %sub_ln213 = sub i64 %tmp, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="sub_ln213"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split15:4 %k1 = icmp_ult  i64 %tmp, i64 %tmp_1

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="1">
<![CDATA[
.split15:5 %zext_ln215 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split15:6 %k2 = icmp_ult  i64 %sub_ln213, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="k2"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split15:7 %k_10 = or i1 %k1, i1 %k2

]]></Node>
<StgValue><ssdm name="k_10"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.split15:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN4intxltILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit:0 %add_ln42 = add i14 %trunc_ln60_4, i14 16382

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="19" op_0_bw="19" op_1_bw="14" op_2_bw="5">
<![CDATA[
_ZN4intxltILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit:1 %shl_ln7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i14.i5, i14 %add_ln42, i5 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
_ZN4intxltILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit:2 %x = add i19 %shl_ln7, i19 64

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxltILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit:3 %br_ln151 = br i1 %k, void %_ZN4intxltILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit._crit_edge, void %memset.loop105

]]></Node>
<StgValue><ssdm name="br_ln151"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="29" op_0_bw="256">
<![CDATA[
memset.loop105:0 %trunc_ln153 = trunc i256 %state_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln153"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="29" op_2_bw="3">
<![CDATA[
memset.loop105:1 %shl_ln8 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i29.i3, i29 %trunc_ln153, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="3" op_0_bw="256">
<![CDATA[
memset.loop105:2 %trunc_ln153_1 = trunc i256 %state_load_7

]]></Node>
<StgValue><ssdm name="trunc_ln153_1"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
memset.loop105:3 %trunc_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln153_1, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
memset.loop105:4 %sign_bit = or i32 %shl_ln8, i32 7

]]></Node>
<StgValue><ssdm name="sign_bit"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="24" op_0_bw="24" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop105:5 %tmp_11 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %sign_bit, i32 8, i32 31

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop105:6 %icmp_ln285 = icmp_slt  i24 %tmp_11, i24 1

]]></Node>
<StgValue><ssdm name="icmp_ln285"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop105:7 %br_ln285 = br i1 %icmp_ln285, void %memset.loop101, void %.preheader4_ifconv.preheader

]]></Node>
<StgValue><ssdm name="br_ln285"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
<literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="32">
<![CDATA[
.preheader4_ifconv.preheader:0 %sign_mask_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
<literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="32">
<![CDATA[
.preheader4_ifconv.preheader:1 %sign_mask_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
<literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="32">
<![CDATA[
.preheader4_ifconv.preheader:2 %sign_mask_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
<literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="32">
<![CDATA[
.preheader4_ifconv.preheader:3 %sign_mask_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211" val="1"/>
<literal name="k" val="1"/>
<literal name="icmp_ln285" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
.preheader4_ifconv.preheader:4 %br_ln29 = br void %.preheader4_ifconv

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader4_ifconv:0 %phi_ln29 = phi i2 %add_ln29, void %.preheader4_ifconv, i2 0, void %.preheader4_ifconv.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4_ifconv:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="64">
<![CDATA[
.preheader4_ifconv:2 %sign_mask_word_num_bits_3_0_load = load i64 %sign_mask_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="64">
<![CDATA[
.preheader4_ifconv:3 %sign_mask_word_num_bits_2_0_load = load i64 %sign_mask_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="64" op_0_bw="64">
<![CDATA[
.preheader4_ifconv:4 %sign_mask_word_num_bits_1_0_load = load i64 %sign_mask_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="64">
<![CDATA[
.preheader4_ifconv:5 %sign_mask_word_num_bits_0_0_load = load i64 %sign_mask_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4_ifconv:6 %icmp_ln29_6 = icmp_eq  i2 %phi_ln29, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_6"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4_ifconv:7 %select_ln29 = select i1 %icmp_ln29_6, i64 0, i64 %sign_mask_word_num_bits_0_0_load

]]></Node>
<StgValue><ssdm name="select_ln29"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4_ifconv:8 %icmp_ln29_7 = icmp_eq  i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4_ifconv:9 %select_ln29_1 = select i1 %icmp_ln29_7, i64 0, i64 %sign_mask_word_num_bits_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4_ifconv:10 %select_ln29_2 = select i1 %icmp_ln29_6, i64 %sign_mask_word_num_bits_1_0_load, i64 %select_ln29_1

]]></Node>
<StgValue><ssdm name="select_ln29_2"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4_ifconv:11 %icmp_ln29_8 = icmp_eq  i2 %phi_ln29, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4_ifconv:12 %select_ln29_3 = select i1 %icmp_ln29_8, i64 0, i64 %sign_mask_word_num_bits_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_3"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4_ifconv:13 %select_ln29_4 = select i1 %icmp_ln29_7, i64 %sign_mask_word_num_bits_2_0_load, i64 %select_ln29_3

]]></Node>
<StgValue><ssdm name="select_ln29_4"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4_ifconv:14 %select_ln29_5 = select i1 %icmp_ln29_6, i64 %sign_mask_word_num_bits_2_0_load, i64 %select_ln29_4

]]></Node>
<StgValue><ssdm name="select_ln29_5"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4_ifconv:15 %select_ln29_6 = select i1 %icmp_ln29_8, i64 %sign_mask_word_num_bits_3_0_load, i64 0

]]></Node>
<StgValue><ssdm name="select_ln29_6"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4_ifconv:16 %select_ln29_7 = select i1 %icmp_ln29_7, i64 %sign_mask_word_num_bits_3_0_load, i64 %select_ln29_6

]]></Node>
<StgValue><ssdm name="select_ln29_7"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4_ifconv:17 %select_ln29_8 = select i1 %icmp_ln29_6, i64 %sign_mask_word_num_bits_3_0_load, i64 %select_ln29_7

]]></Node>
<StgValue><ssdm name="select_ln29_8"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader4_ifconv:18 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4_ifconv:19 %empty_121 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_121"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader4_ifconv:20 %store_ln29 = store i64 %select_ln29, i64 %sign_mask_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader4_ifconv:21 %store_ln29 = store i64 %select_ln29_2, i64 %sign_mask_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader4_ifconv:22 %store_ln29 = store i64 %select_ln29_5, i64 %sign_mask_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader4_ifconv:23 %store_ln29 = store i64 %select_ln29_8, i64 %sign_mask_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4_ifconv:24 %br_ln29 = br i1 %icmp_ln29, void %.preheader4_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:0 %s = or i6 %trunc_ln, i6 7

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:1 %zext_ln247 = zext i6 %s

]]></Node>
<StgValue><ssdm name="zext_ln247"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="26" op_0_bw="26" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:2 %skip = partselect i26 @_ssdm_op_PartSelect.i26.i256.i32.i32, i256 %state_load_7, i32 3, i32 28

]]></Node>
<StgValue><ssdm name="skip"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="58" op_0_bw="26">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:3 %sext_ln248 = sext i26 %skip

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="59" op_0_bw="58">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:4 %zext_ln248 = zext i58 %sext_ln248

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:5 %sub_i_i = sub i59 4, i59 %zext_ln248

]]></Node>
<StgValue><ssdm name="sub_i_i"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="59">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:6 %sub_i_i_cast = sext i59 %sub_i_i

]]></Node>
<StgValue><ssdm name="sub_i_i_cast"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:7 %empty_122 = xor i6 %trunc_ln, i6 56

]]></Node>
<StgValue><ssdm name="empty_122"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="6">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:8 %zext_ln252 = zext i6 %empty_122

]]></Node>
<StgValue><ssdm name="zext_ln252"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="26" op_1_bw="26">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:9 %icmp_ln252 = icmp_eq  i26 %skip, i26 4

]]></Node>
<StgValue><ssdm name="icmp_ln252"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i:10 %br_ln252 = br i1 %icmp_ln252, void %.lr.ph.i.i.preheader, void %memset.loop101

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:0 %sign_mask_word_num_bits_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:1 %sign_mask_word_num_bits_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:2 %sign_mask_word_num_bits_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:3 %sign_mask_word_num_bits_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_0_2"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph.i.i.preheader:4 %trunc_ln25 = partselect i2 @_ssdm_op_PartSelect.i2.i256.i32.i32, i256 %state_load_7, i32 3, i32 4

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i.preheader:5 %store_ln29 = store i64 %select_ln29, i64 %sign_mask_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i.preheader:6 %store_ln29 = store i64 %select_ln29_2, i64 %sign_mask_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i.preheader:7 %store_ln29 = store i64 %select_ln29_5, i64 %sign_mask_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i.preheader:8 %store_ln0 = store i64 0, i64 %sign_mask_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.i.i.preheader:9 %br_ln0 = br void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:0 %i_26 = phi i64 0, void %.lr.ph.i.i.preheader, i64 %i_27, void %.split13152

]]></Node>
<StgValue><ssdm name="i_26"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="63" op_0_bw="63" op_1_bw="0" op_2_bw="63" op_3_bw="0">
<![CDATA[
.lr.ph.i.i:1 %carry = phi i63 0, void %.lr.ph.i.i.preheader, i63 %trunc_ln26, void %.split13152

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i:2 %i_27 = add i64 %i_26, i64 1

]]></Node>
<StgValue><ssdm name="i_27"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:3 %sign_mask_word_num_bits_3_2_load = load i64 %sign_mask_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_3_2_load"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:4 %sign_mask_word_num_bits_2_2_load = load i64 %sign_mask_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_2_2_load"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:5 %sign_mask_word_num_bits_1_2_load = load i64 %sign_mask_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_1_2_load"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.lr.ph.i.i:6 %sign_mask_word_num_bits_0_2_load = load i64 %sign_mask_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_0_2_load"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.lr.ph.i.i:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph.i.i:8 %icmp_ln252_1 = icmp_eq  i64 %i_26, i64 %sub_i_i_cast

]]></Node>
<StgValue><ssdm name="icmp_ln252_1"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph.i.i:9 %br_ln252 = br i1 %icmp_ln252_1, void %.split13, void %memset.loop101.loopexit

]]></Node>
<StgValue><ssdm name="br_ln252"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="2" op_0_bw="64">
<![CDATA[
.split13:0 %trunc_ln50_1 = trunc i64 %i_26

]]></Node>
<StgValue><ssdm name="trunc_ln50_1"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split13:1 %tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 1, i64 0, i64 0, i64 0, i2 %trunc_ln50_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split13:2 %shl_ln254 = shl i64 %tmp_2, i64 %zext_ln247

]]></Node>
<StgValue><ssdm name="shl_ln254"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="63" op_0_bw="64">
<![CDATA[
.split13:3 %trunc_ln254 = trunc i64 %shl_ln254

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
.split13:4 %or_ln254 = or i63 %trunc_ln254, i63 %carry

]]></Node>
<StgValue><ssdm name="or_ln254"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
.split13:5 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %shl_ln254, i32 63

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
.split13:6 %or_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %tmp_12, i63 %or_ln254

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split13:7 %add_ln48 = add i2 %trunc_ln50_1, i2 %trunc_ln25

]]></Node>
<StgValue><ssdm name="add_ln48"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split13:8 %switch_ln254 = switch i2 %add_ln48, void %branch15, i2 0, void %.split13..split13152_crit_edge, i2 1, void %branch13, i2 2, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln254"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
<literal name="add_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch14:0 %store_ln254 = store i64 %or_ln, i64 %sign_mask_word_num_bits_2_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
<literal name="add_ln48" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln254 = br void %.split13152

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
<literal name="add_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch13:0 %store_ln254 = store i64 %or_ln, i64 %sign_mask_word_num_bits_1_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
<literal name="add_ln48" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln254 = br void %.split13152

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
<literal name="add_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split13..split13152_crit_edge:0 %store_ln254 = store i64 %or_ln, i64 %sign_mask_word_num_bits_0_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
<literal name="add_ln48" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
.split13..split13152_crit_edge:1 %br_ln254 = br void %.split13152

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
<literal name="add_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch15:0 %store_ln254 = store i64 %or_ln, i64 %sign_mask_word_num_bits_3_2

]]></Node>
<StgValue><ssdm name="store_ln254"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
<literal name="add_ln48" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln254 = br void %.split13152

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split13152:0 %lshr_ln255 = lshr i64 %tmp_2, i64 %zext_ln252

]]></Node>
<StgValue><ssdm name="lshr_ln255"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split13152:1 %trunc_ln26 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %lshr_ln255, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln26"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln252_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
.split13152:2 %br_ln0 = br void %.lr.ph.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln285" val="1"/>
<literal name="icmp_ln252" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
memset.loop101.loopexit:0 %br_ln0 = br void %memset.loop101

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
memset.loop101:0 %sign_mask_word_num_bits_0_4 = phi i64 %select_ln29, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %memset.loop105, i64 %sign_mask_word_num_bits_0_2_load, void %memset.loop101.loopexit

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_0_4"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
memset.loop101:1 %sign_mask_word_num_bits_1_4 = phi i64 %select_ln29_2, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %memset.loop105, i64 %sign_mask_word_num_bits_1_2_load, void %memset.loop101.loopexit

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_1_4"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
memset.loop101:2 %sign_mask_word_num_bits_2_4 = phi i64 %select_ln29_5, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %memset.loop105, i64 %sign_mask_word_num_bits_2_2_load, void %memset.loop101.loopexit

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_2_4"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0">
<![CDATA[
memset.loop101:3 %sign_mask_word_num_bits_3_4 = phi i64 %select_ln29_8, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i, i64 0, void %memset.loop105, i64 %sign_mask_word_num_bits_3_2_load, void %memset.loop101.loopexit

]]></Node>
<StgValue><ssdm name="sign_mask_word_num_bits_3_4"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="32">
<![CDATA[
memset.loop101:4 %z_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="32">
<![CDATA[
memset.loop101:5 %z_word_num_bits_138_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_138_0"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="32">
<![CDATA[
memset.loop101:6 %z_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="32">
<![CDATA[
memset.loop101:7 %z_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
memset.loop101:8 %br_ln29 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="173" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch0:0 %phi_ln29_1 = phi i2 0, void %memset.loop101, i2 %add_ln29_1, void %branch0

]]></Node>
<StgValue><ssdm name="phi_ln29_1"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:1 %add_ln29_1 = add i2 %phi_ln29_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_1"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="64">
<![CDATA[
branch0:2 %z_word_num_bits_0_0_load = load i64 %z_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="64" op_0_bw="64">
<![CDATA[
branch0:3 %z_word_num_bits_138_0_load = load i64 %z_word_num_bits_138_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_138_0_load"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="64">
<![CDATA[
branch0:4 %z_word_num_bits_2_0_load = load i64 %z_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64">
<![CDATA[
branch0:5 %z_word_num_bits_3_0_load = load i64 %z_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch0:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:7 %z_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i64 %z_word_num_bits_0_0_load, i2 %phi_ln29_1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:8 %z_word_num_bits_138_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_138_0_load, i64 0, i64 %z_word_num_bits_138_0_load, i64 %z_word_num_bits_138_0_load, i2 %phi_ln29_1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_138_1"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:9 %z_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_2_0_load, i64 %z_word_num_bits_2_0_load, i64 0, i64 %z_word_num_bits_2_0_load, i2 %phi_ln29_1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:10 %z_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 %z_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:11 %icmp_ln29_1 = icmp_eq  i2 %phi_ln29_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_1"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:12 %empty_123 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_123"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:13 %store_ln29 = store i64 %z_word_num_bits_3_1, i64 %z_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:14 %store_ln29 = store i64 %z_word_num_bits_2_1, i64 %z_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:15 %store_ln29 = store i64 %z_word_num_bits_138_1, i64 %z_word_num_bits_138_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:16 %store_ln29 = store i64 %z_word_num_bits_0_1, i64 %z_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:17 %br_ln29 = br i1 %icmp_ln29_1, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader:0 %value_mask_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="value_mask_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader:1 %value_mask_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="value_mask_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader:2 %value_mask_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="value_mask_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader:3 %value_mask_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="value_mask_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader:4 %store_ln29 = store i64 %z_word_num_bits_3_1, i64 %value_mask_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader:5 %store_ln29 = store i64 %z_word_num_bits_2_1, i64 %value_mask_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader:6 %store_ln29 = store i64 %z_word_num_bits_138_1, i64 %value_mask_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader:7 %store_ln29 = store i64 %z_word_num_bits_0_1, i64 %value_mask_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="200" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20:0 %i_28 = phi i3 %i_32, void %.split1147, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader

]]></Node>
<StgValue><ssdm name="i_28"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20:1 %k_4 = phi i1 %k_11, void %.split1147, i1 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20.preheader

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20:2 %i_32 = add i3 %i_28, i3 1

]]></Node>
<StgValue><ssdm name="i_32"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20:4 %icmp_ln211_1 = icmp_eq  i3 %i_28, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln211_1"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20:5 %empty_124 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20:6 %br_ln211 = br i1 %icmp_ln211_1, void %.split11, void %_ifconv.preheader

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="2" op_0_bw="3">
<![CDATA[
.split11:0 %trunc_ln50_2 = trunc i3 %i_28

]]></Node>
<StgValue><ssdm name="trunc_ln50_2"/></StgValue>
</operation>

<operation id="208" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split11:1 %tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %sign_mask_word_num_bits_0_4, i64 %sign_mask_word_num_bits_1_4, i64 %sign_mask_word_num_bits_2_4, i64 %sign_mask_word_num_bits_3_4, i2 %trunc_ln50_2

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="209" st_id="11" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split11:2 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 1, i64 0, i64 0, i64 0, i2 %trunc_ln50_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="210" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split11:3 %sub_ln213_1 = sub i64 %tmp_4, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="sub_ln213_1"/></StgValue>
</operation>

<operation id="211" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split11:4 %k1_1 = icmp_ult  i64 %tmp_4, i64 %tmp_5

]]></Node>
<StgValue><ssdm name="k1_1"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="1">
<![CDATA[
.split11:5 %zext_ln215_1 = zext i1 %k_4

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split11:6 %k2_1 = icmp_ult  i64 %sub_ln213_1, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="k2_1"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split11:7 %sub_ln216 = sub i64 %sub_ln213_1, i64 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln216"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split11:8 %switch_ln216 = switch i2 %trunc_ln50_2, void %branch7, i2 0, void %.split11..split1147_crit_edge, i2 1, void %branch5, i2 2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln216"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
<literal name="trunc_ln50_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch6:0 %store_ln216 = store i64 %sub_ln216, i64 %value_mask_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
<literal name="trunc_ln50_2" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln216 = br void %.split1147

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
<literal name="trunc_ln50_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch5:0 %store_ln216 = store i64 %sub_ln216, i64 %value_mask_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
<literal name="trunc_ln50_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln216 = br void %.split1147

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
<literal name="trunc_ln50_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split11..split1147_crit_edge:0 %store_ln216 = store i64 %sub_ln216, i64 %value_mask_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
<literal name="trunc_ln50_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.split11..split1147_crit_edge:1 %br_ln216 = br void %.split1147

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
<literal name="trunc_ln50_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch7:0 %store_ln216 = store i64 %sub_ln216, i64 %value_mask_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
<literal name="trunc_ln50_2" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln216 = br void %.split1147

]]></Node>
<StgValue><ssdm name="br_ln216"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split1147:0 %k_11 = or i1 %k1_1, i1 %k2_1

]]></Node>
<StgValue><ssdm name="k_11"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln211_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
.split1147:1 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i.i.i20

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="226" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="32">
<![CDATA[
_ifconv.preheader:0 %z_words_3_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_1_0"/></StgValue>
</operation>

<operation id="227" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="64" op_0_bw="32">
<![CDATA[
_ifconv.preheader:1 %z_words_2_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_2_1_0"/></StgValue>
</operation>

<operation id="228" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="64" op_0_bw="32">
<![CDATA[
_ifconv.preheader:2 %z_words_1_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_1_1_0"/></StgValue>
</operation>

<operation id="229" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="64" op_0_bw="32">
<![CDATA[
_ifconv.preheader:3 %z_words_0_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_0_1_0"/></StgValue>
</operation>

<operation id="230" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.preheader:4 %br_ln0 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="231" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ifconv:0 %phi_ln29_2 = phi i2 %add_ln29_2, void %_ifconv, i2 0, void %_ifconv.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_2"/></StgValue>
</operation>

<operation id="232" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:1 %add_ln29_2 = add i2 %phi_ln29_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_2"/></StgValue>
</operation>

<operation id="233" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:2 %z_words_3_1_0_load = load i64 %z_words_3_1_0

]]></Node>
<StgValue><ssdm name="z_words_3_1_0_load"/></StgValue>
</operation>

<operation id="234" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:3 %z_words_2_1_0_load = load i64 %z_words_2_1_0

]]></Node>
<StgValue><ssdm name="z_words_2_1_0_load"/></StgValue>
</operation>

<operation id="235" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:4 %z_words_1_1_0_load = load i64 %z_words_1_1_0

]]></Node>
<StgValue><ssdm name="z_words_1_1_0_load"/></StgValue>
</operation>

<operation id="236" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="64">
<![CDATA[
_ifconv:5 %z_words_0_1_0_load = load i64 %z_words_0_1_0

]]></Node>
<StgValue><ssdm name="z_words_0_1_0_load"/></StgValue>
</operation>

<operation id="237" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ifconv:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="238" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:7 %icmp_ln29_9 = icmp_eq  i2 %phi_ln29_2, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_9"/></StgValue>
</operation>

<operation id="239" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:8 %select_ln29_9 = select i1 %icmp_ln29_9, i64 0, i64 %z_words_0_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_9"/></StgValue>
</operation>

<operation id="240" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:9 %icmp_ln29_10 = icmp_eq  i2 %phi_ln29_2, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln29_10"/></StgValue>
</operation>

<operation id="241" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:10 %select_ln29_10 = select i1 %icmp_ln29_10, i64 0, i64 %z_words_1_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_10"/></StgValue>
</operation>

<operation id="242" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:11 %select_ln29_11 = select i1 %icmp_ln29_9, i64 %z_words_1_1_0_load, i64 %select_ln29_10

]]></Node>
<StgValue><ssdm name="select_ln29_11"/></StgValue>
</operation>

<operation id="243" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:12 %icmp_ln29_11 = icmp_eq  i2 %phi_ln29_2, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln29_11"/></StgValue>
</operation>

<operation id="244" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:13 %select_ln29_12 = select i1 %icmp_ln29_11, i64 0, i64 %z_words_2_1_0_load

]]></Node>
<StgValue><ssdm name="select_ln29_12"/></StgValue>
</operation>

<operation id="245" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14 %select_ln29_13 = select i1 %icmp_ln29_10, i64 %z_words_2_1_0_load, i64 %select_ln29_12

]]></Node>
<StgValue><ssdm name="select_ln29_13"/></StgValue>
</operation>

<operation id="246" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:15 %select_ln29_14 = select i1 %icmp_ln29_9, i64 %z_words_2_1_0_load, i64 %select_ln29_13

]]></Node>
<StgValue><ssdm name="select_ln29_14"/></StgValue>
</operation>

<operation id="247" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:16 %select_ln29_15 = select i1 %icmp_ln29_11, i64 %z_words_3_1_0_load, i64 0

]]></Node>
<StgValue><ssdm name="select_ln29_15"/></StgValue>
</operation>

<operation id="248" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:17 %select_ln29_16 = select i1 %icmp_ln29_10, i64 %z_words_3_1_0_load, i64 %select_ln29_15

]]></Node>
<StgValue><ssdm name="select_ln29_16"/></StgValue>
</operation>

<operation id="249" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:18 %select_ln29_17 = select i1 %icmp_ln29_9, i64 %z_words_3_1_0_load, i64 %select_ln29_16

]]></Node>
<StgValue><ssdm name="select_ln29_17"/></StgValue>
</operation>

<operation id="250" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:19 %icmp_ln29_2 = icmp_eq  i2 %phi_ln29_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_2"/></StgValue>
</operation>

<operation id="251" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ifconv:20 %empty_125 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="252" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv:21 %store_ln29 = store i64 %select_ln29_9, i64 %z_words_0_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="253" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv:22 %store_ln29 = store i64 %select_ln29_11, i64 %z_words_1_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="254" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv:23 %store_ln29 = store i64 %select_ln29_14, i64 %z_words_2_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="255" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ifconv:24 %store_ln29 = store i64 %select_ln29_17, i64 %z_words_3_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="256" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:25 %br_ln29 = br i1 %icmp_ln29_2, void %_ifconv, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="257" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:0 %z_words_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3"/></StgValue>
</operation>

<operation id="258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:1 %z_words_3_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_1"/></StgValue>
</operation>

<operation id="259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:2 %z_words_3_3 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_3"/></StgValue>
</operation>

<operation id="260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:3 %z_words_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_4"/></StgValue>
</operation>

<operation id="261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:4 %lshr_ln220_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %x, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln220_2"/></StgValue>
</operation>

<operation id="262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="64" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:5 %zext_ln220 = zext i14 %lshr_ln220_2

]]></Node>
<StgValue><ssdm name="zext_ln220"/></StgValue>
</operation>

<operation id="263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:6 %state_addr_8 = getelementptr i256 %state, i64 0, i64 %zext_ln220

]]></Node>
<StgValue><ssdm name="state_addr_8"/></StgValue>
</operation>

<operation id="264" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:7 %state_load_8 = load i14 %state_addr_8

]]></Node>
<StgValue><ssdm name="state_load_8"/></StgValue>
</operation>

<operation id="265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:8 %store_ln29 = store i64 %select_ln29_9, i64 %z_words_3_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:9 %store_ln29 = store i64 %select_ln29_11, i64 %z_words_3_3

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:10 %store_ln29 = store i64 %select_ln29_14, i64 %z_words_3_1

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="268" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:11 %store_ln0 = store i64 0, i64 %z_words_3

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="269" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="256" op_0_bw="14">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:7 %state_load_8 = load i14 %state_addr_8

]]></Node>
<StgValue><ssdm name="state_load_8"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader:12 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="271" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:0 %i_11 = phi i3 %i_34, void %.split9244, i3 0, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i.preheader

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="272" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:1 %i_34 = add i3 %i_11, i3 1

]]></Node>
<StgValue><ssdm name="i_34"/></StgValue>
</operation>

<operation id="273" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="274" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:3 %icmp_ln219 = icmp_eq  i3 %i_11, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln219"/></StgValue>
</operation>

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:4 %empty_126 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i:5 %br_ln219 = br i1 %icmp_ln219, void %.split9, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="2" op_0_bw="3">
<![CDATA[
.split9:0 %trunc_ln50_3 = trunc i3 %i_11

]]></Node>
<StgValue><ssdm name="trunc_ln50_3"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split9:1 %shl_ln9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_3, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="256" op_0_bw="8">
<![CDATA[
.split9:2 %zext_ln220_1 = zext i8 %shl_ln9

]]></Node>
<StgValue><ssdm name="zext_ln220_1"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split9:3 %lshr_ln220 = lshr i256 %state_load_8, i256 %zext_ln220_1

]]></Node>
<StgValue><ssdm name="lshr_ln220"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="256">
<![CDATA[
.split9:4 %trunc_ln220 = trunc i256 %lshr_ln220

]]></Node>
<StgValue><ssdm name="trunc_ln220"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split9:5 %tmp_6 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %sign_mask_word_num_bits_0_4, i64 %sign_mask_word_num_bits_1_4, i64 %sign_mask_word_num_bits_2_4, i64 %sign_mask_word_num_bits_3_4, i2 %trunc_ln50_3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split9:6 %z_words_0 = and i64 %tmp_6, i64 %trunc_ln220

]]></Node>
<StgValue><ssdm name="z_words_0"/></StgValue>
</operation>

<operation id="284" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split9:7 %switch_ln220 = switch i2 %trunc_ln50_3, void %branch19, i2 0, void %.split9..split9244_crit_edge, i2 1, void %branch17, i2 2, void %branch18

]]></Node>
<StgValue><ssdm name="switch_ln220"/></StgValue>
</operation>

<operation id="285" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch18:0 %store_ln220 = store i64 %z_words_0, i64 %z_words_3_1

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="286" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_3" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln220 = br void %.split9244

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="287" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch17:0 %store_ln220 = store i64 %z_words_0, i64 %z_words_3_3

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="288" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln220 = br void %.split9244

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="289" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split9..split9244_crit_edge:0 %store_ln220 = store i64 %z_words_0, i64 %z_words_3_4

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="290" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
.split9..split9244_crit_edge:1 %br_ln220 = br void %.split9244

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="291" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch19:0 %store_ln220 = store i64 %z_words_0, i64 %z_words_3

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="292" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
<literal name="trunc_ln50_3" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln220 = br void %.split9244

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="293" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
.split9244:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="294" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.preheader:0 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
memset.loop:0 %i_29 = phi i3 %i_33, void %.split7, i3 0, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="i_29"/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
memset.loop:1 %result = phi i1 %result_1, void %.split7, i1 1, void %memset.loop.preheader

]]></Node>
<StgValue><ssdm name="result"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop:2 %i_33 = add i3 %i_29, i3 1

]]></Node>
<StgValue><ssdm name="i_33"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop:4 %icmp_ln82 = icmp_eq  i3 %i_29, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln82"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop:5 %empty_127 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_127"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop:6 %br_ln82 = br i1 %icmp_ln82, void %.split7, void %_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit

]]></Node>
<StgValue><ssdm name="br_ln82"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split7:0 %z_words_3_load = load i64 %z_words_3

]]></Node>
<StgValue><ssdm name="z_words_3_load"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split7:1 %z_words_3_1_load = load i64 %z_words_3_1

]]></Node>
<StgValue><ssdm name="z_words_3_1_load"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split7:2 %z_words_3_3_load = load i64 %z_words_3_3

]]></Node>
<StgValue><ssdm name="z_words_3_3_load"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split7:3 %z_words_3_4_load = load i64 %z_words_3_4

]]></Node>
<StgValue><ssdm name="z_words_3_4_load"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="2" op_0_bw="3">
<![CDATA[
.split7:4 %trunc_ln50_4 = trunc i3 %i_29

]]></Node>
<StgValue><ssdm name="trunc_ln50_4"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7:5 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_words_3_4_load, i64 %z_words_3_3_load, i64 %z_words_3_1_load, i64 %z_words_3_load, i2 %trunc_ln50_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7:6 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 0, i64 0, i64 0, i2 %trunc_ln50_4

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:7 %icmp_ln83 = icmp_eq  i64 %tmp_7, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split7:8 %result_1 = and i1 %icmp_ln83, i1 %result

]]></Node>
<StgValue><ssdm name="result_1"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln82" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
.split7:9 %br_ln0 = br void %memset.loop

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit:0 %z_word_num_bits_1_0_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_4"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit:1 %z_word_num_bits_1_1_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1_4"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit:2 %z_word_num_bits_1_2_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_4"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit:3 %z_word_num_bits_1_3_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3_4"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxneILj256EivEEbRKNS_4uintIXT_EEERKT0_.101.exit:4 %br_ln157 = br i1 %result, void %.preheader3_ifconv.preheader, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln157"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="0">
<![CDATA[
.preheader3_ifconv.preheader:0 %br_ln29 = br void %.preheader3_ifconv

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="result" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="319" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader3_ifconv:0 %phi_ln29_4 = phi i2 %add_ln29_4, void %.preheader3_ifconv, i2 0, void %.preheader3_ifconv.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_4"/></StgValue>
</operation>

<operation id="320" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3_ifconv:1 %add_ln29_4 = add i2 %phi_ln29_4, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_4"/></StgValue>
</operation>

<operation id="321" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64">
<![CDATA[
.preheader3_ifconv:2 %z_word_num_bits_1_0_4_load_1 = load i64 %z_word_num_bits_1_0_4

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_4_load_1"/></StgValue>
</operation>

<operation id="322" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64">
<![CDATA[
.preheader3_ifconv:3 %z_word_num_bits_1_1_4_load_1 = load i64 %z_word_num_bits_1_1_4

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1_4_load_1"/></StgValue>
</operation>

<operation id="323" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64">
<![CDATA[
.preheader3_ifconv:4 %z_word_num_bits_1_2_4_load_1 = load i64 %z_word_num_bits_1_2_4

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_4_load_1"/></StgValue>
</operation>

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="64" op_0_bw="64">
<![CDATA[
.preheader3_ifconv:5 %z_word_num_bits_1_3_4_load_1 = load i64 %z_word_num_bits_1_3_4

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3_4_load_1"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader3_ifconv:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3_ifconv:7 %icmp_ln29_12 = icmp_eq  i2 %phi_ln29_4, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln29_12"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3_ifconv:8 %select_ln29_18 = select i1 %icmp_ln29_12, i64 0, i64 %z_word_num_bits_1_3_4_load_1

]]></Node>
<StgValue><ssdm name="select_ln29_18"/></StgValue>
</operation>

<operation id="328" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3_ifconv:9 %icmp_ln29_13 = icmp_eq  i2 %phi_ln29_4, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln29_13"/></StgValue>
</operation>

<operation id="329" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3_ifconv:10 %select_ln29_19 = select i1 %icmp_ln29_13, i64 0, i64 %z_word_num_bits_1_2_4_load_1

]]></Node>
<StgValue><ssdm name="select_ln29_19"/></StgValue>
</operation>

<operation id="330" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3_ifconv:11 %select_ln29_20 = select i1 %icmp_ln29_12, i64 %z_word_num_bits_1_2_4_load_1, i64 %select_ln29_19

]]></Node>
<StgValue><ssdm name="select_ln29_20"/></StgValue>
</operation>

<operation id="331" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3_ifconv:12 %icmp_ln29_14 = icmp_eq  i2 %phi_ln29_4, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln29_14"/></StgValue>
</operation>

<operation id="332" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3_ifconv:13 %select_ln29_21 = select i1 %icmp_ln29_14, i64 0, i64 %z_word_num_bits_1_1_4_load_1

]]></Node>
<StgValue><ssdm name="select_ln29_21"/></StgValue>
</operation>

<operation id="333" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3_ifconv:14 %select_ln29_22 = select i1 %icmp_ln29_13, i64 %z_word_num_bits_1_1_4_load_1, i64 %select_ln29_21

]]></Node>
<StgValue><ssdm name="select_ln29_22"/></StgValue>
</operation>

<operation id="334" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3_ifconv:15 %select_ln29_23 = select i1 %icmp_ln29_12, i64 %z_word_num_bits_1_1_4_load_1, i64 %select_ln29_22

]]></Node>
<StgValue><ssdm name="select_ln29_23"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3_ifconv:16 %select_ln29_24 = select i1 %icmp_ln29_14, i64 %z_word_num_bits_1_0_4_load_1, i64 0

]]></Node>
<StgValue><ssdm name="select_ln29_24"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3_ifconv:17 %select_ln29_25 = select i1 %icmp_ln29_13, i64 %z_word_num_bits_1_0_4_load_1, i64 %select_ln29_24

]]></Node>
<StgValue><ssdm name="select_ln29_25"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader3_ifconv:18 %select_ln29_26 = select i1 %icmp_ln29_12, i64 %z_word_num_bits_1_0_4_load_1, i64 %select_ln29_25

]]></Node>
<StgValue><ssdm name="select_ln29_26"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader3_ifconv:19 %icmp_ln29_4 = icmp_eq  i2 %phi_ln29_4, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_4"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3_ifconv:20 %empty_128 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_128"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader3_ifconv:21 %store_ln29 = store i64 %select_ln29_18, i64 %z_word_num_bits_1_3_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader3_ifconv:22 %store_ln29 = store i64 %select_ln29_20, i64 %z_word_num_bits_1_2_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader3_ifconv:23 %store_ln29 = store i64 %select_ln29_23, i64 %z_word_num_bits_1_1_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader3_ifconv:24 %store_ln29 = store i64 %select_ln29_26, i64 %z_word_num_bits_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3_ifconv:25 %br_ln29 = br i1 %icmp_ln29_4, void %.preheader3_ifconv, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader:0 %z_words_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_2"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader:1 %z_words_3_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_6"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader:2 %z_words_3_7 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_7"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader:3 %z_words_3_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_words_3_8"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader:4 %store_ln29 = store i64 %select_ln29_18, i64 %z_words_3_8

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader:5 %store_ln29 = store i64 %select_ln29_20, i64 %z_words_3_7

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader:6 %store_ln29 = store i64 %select_ln29_23, i64 %z_words_3_6

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader:7 %store_ln0 = store i64 0, i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61:0 %i_18 = phi i3 %i_36, void %.split3301, i3 0, void %_ZN4intx4uintILj256EEC2Ev.98.exit.i61.preheader

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61:1 %i_36 = add i3 %i_18, i3 1

]]></Node>
<StgValue><ssdm name="i_36"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61:3 %icmp_ln237 = icmp_eq  i3 %i_18, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln237"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61:4 %empty_129 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_129"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.98.exit.i61:5 %br_ln237 = br i1 %icmp_ln237, void %.split3, void %_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit.preheader

]]></Node>
<StgValue><ssdm name="br_ln237"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split3:0 %value_mask_word_num_bits_0_0_load = load i64 %value_mask_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="value_mask_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split3:1 %value_mask_word_num_bits_1_0_load = load i64 %value_mask_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="value_mask_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split3:2 %value_mask_word_num_bits_2_0_load = load i64 %value_mask_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="value_mask_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split3:3 %value_mask_word_num_bits_3_0_load = load i64 %value_mask_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="value_mask_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="2" op_0_bw="3">
<![CDATA[
.split3:4 %trunc_ln50_6 = trunc i3 %i_18

]]></Node>
<StgValue><ssdm name="trunc_ln50_6"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split3:5 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %value_mask_word_num_bits_0_0_load, i64 %value_mask_word_num_bits_1_0_load, i64 %value_mask_word_num_bits_2_0_load, i64 %value_mask_word_num_bits_3_0_load, i2 %trunc_ln50_6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split3:6 %z_words_0_1 = xor i64 %tmp_s, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="z_words_0_1"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split3:7 %switch_ln238 = switch i2 %trunc_ln50_6, void %branch43, i2 0, void %.split3..split3301_crit_edge, i2 1, void %branch41, i2 2, void %branch42

]]></Node>
<StgValue><ssdm name="switch_ln238"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch42:0 %store_ln238 = store i64 %z_words_0_1, i64 %z_words_3_6

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50_6" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0">
<![CDATA[
branch42:1 %br_ln238 = br void %.split3301

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch41:0 %store_ln238 = store i64 %z_words_0_1, i64 %z_words_3_7

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
branch41:1 %br_ln238 = br void %.split3301

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.split3..split3301_crit_edge:0 %store_ln238 = store i64 %z_words_0_1, i64 %z_words_3_8

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="0" op_0_bw="0">
<![CDATA[
.split3..split3301_crit_edge:1 %br_ln238 = br void %.split3301

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch43:0 %store_ln238 = store i64 %z_words_0_1, i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="store_ln238"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
<literal name="trunc_ln50_6" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
branch43:1 %br_ln238 = br void %.split3301

]]></Node>
<StgValue><ssdm name="br_ln238"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln237" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="0" op_0_bw="0">
<![CDATA[
.split3301:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.98.exit.i61

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="377" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit.preheader:0 %z_word_num_bits_1_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_0"/></StgValue>
</operation>

<operation id="378" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit.preheader:1 %z_word_num_bits_1_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1_0"/></StgValue>
</operation>

<operation id="379" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit.preheader:2 %z_word_num_bits_1_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_0"/></StgValue>
</operation>

<operation id="380" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit.preheader:3 %z_word_num_bits_1_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3_0"/></StgValue>
</operation>

<operation id="381" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit.preheader:4 %br_ln0 = br void %_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="382" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:0 %phi_ln29_5 = phi i2 %add_ln29_5, void %_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit, i2 0, void %_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_5"/></StgValue>
</operation>

<operation id="383" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:1 %add_ln29_5 = add i2 %phi_ln29_5, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_5"/></StgValue>
</operation>

<operation id="384" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="64" op_0_bw="64">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:2 %z_word_num_bits_1_0_0_load = load i64 %z_word_num_bits_1_0_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_0_load"/></StgValue>
</operation>

<operation id="385" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="64" op_0_bw="64">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:3 %z_word_num_bits_1_1_0_load = load i64 %z_word_num_bits_1_1_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1_0_load"/></StgValue>
</operation>

<operation id="386" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="64" op_0_bw="64">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:4 %z_word_num_bits_1_2_0_load = load i64 %z_word_num_bits_1_2_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_0_load"/></StgValue>
</operation>

<operation id="387" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="64" op_0_bw="64">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:5 %z_word_num_bits_1_3_0_load = load i64 %z_word_num_bits_1_3_0

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3_0_load"/></StgValue>
</operation>

<operation id="388" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="389" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:7 %z_word_num_bits_1_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_1_0_0_load, i64 %z_word_num_bits_1_0_0_load, i64 %z_word_num_bits_1_0_0_load, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_1"/></StgValue>
</operation>

<operation id="390" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:8 %z_word_num_bits_1_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_1_0_load, i64 0, i64 %z_word_num_bits_1_1_0_load, i64 %z_word_num_bits_1_1_0_load, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1_1"/></StgValue>
</operation>

<operation id="391" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:9 %z_word_num_bits_1_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_2_0_load, i64 %z_word_num_bits_1_2_0_load, i64 0, i64 %z_word_num_bits_1_2_0_load, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_1"/></StgValue>
</operation>

<operation id="392" st_id="24" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:10 %z_word_num_bits_1_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_3_0_load, i64 %z_word_num_bits_1_3_0_load, i64 %z_word_num_bits_1_3_0_load, i64 0, i2 %phi_ln29_5

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3_1"/></StgValue>
</operation>

<operation id="393" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:11 %icmp_ln29_5 = icmp_eq  i2 %phi_ln29_5, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_5"/></StgValue>
</operation>

<operation id="394" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:12 %empty_130 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_130"/></StgValue>
</operation>

<operation id="395" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:13 %store_ln29 = store i64 %z_word_num_bits_1_3_1, i64 %z_word_num_bits_1_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="396" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:14 %store_ln29 = store i64 %z_word_num_bits_1_2_1, i64 %z_word_num_bits_1_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:15 %store_ln29 = store i64 %z_word_num_bits_1_1_1, i64 %z_word_num_bits_1_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:16 %store_ln29 = store i64 %z_word_num_bits_1_0_1, i64 %z_word_num_bits_1_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="399" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit:17 %br_ln29 = br i1 %icmp_ln29_5, void %_ZN4intxcoILj256EEENS_4uintIXT_EEERKS2_.92.exit, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="400" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:0 %z_word_num_bits_1_0_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_2"/></StgValue>
</operation>

<operation id="401" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:1 %z_word_num_bits_1_1_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1_2"/></StgValue>
</operation>

<operation id="402" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:2 %z_word_num_bits_1_2_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_2"/></StgValue>
</operation>

<operation id="403" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:3 %z_word_num_bits_1_3_2 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3_2"/></StgValue>
</operation>

<operation id="404" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:4 %store_ln29 = store i64 %z_word_num_bits_1_3_1, i64 %z_word_num_bits_1_3_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="405" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:5 %store_ln29 = store i64 %z_word_num_bits_1_2_1, i64 %z_word_num_bits_1_2_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="406" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:6 %store_ln29 = store i64 %z_word_num_bits_1_1_1, i64 %z_word_num_bits_1_1_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="407" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:7 %store_ln29 = store i64 %z_word_num_bits_1_0_1, i64 %z_word_num_bits_1_0_2

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="408" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="409" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:0 %i_30 = phi i3 %i_37, void %.split258, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="i_30"/></StgValue>
</operation>

<operation id="410" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:1 %i_37 = add i3 %i_30, i3 1

]]></Node>
<StgValue><ssdm name="i_37"/></StgValue>
</operation>

<operation id="411" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:2 %z_word_num_bits_1_0_2_load = load i64 %z_word_num_bits_1_0_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_2_load"/></StgValue>
</operation>

<operation id="412" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:3 %z_word_num_bits_1_1_2_load = load i64 %z_word_num_bits_1_1_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1_2_load"/></StgValue>
</operation>

<operation id="413" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:4 %z_word_num_bits_1_2_2_load = load i64 %z_word_num_bits_1_2_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_2_load"/></StgValue>
</operation>

<operation id="414" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:5 %z_word_num_bits_1_3_2_load = load i64 %z_word_num_bits_1_3_2

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3_2_load"/></StgValue>
</operation>

<operation id="415" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="416" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:7 %icmp_ln210 = icmp_eq  i3 %i_30, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln210"/></StgValue>
</operation>

<operation id="417" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:8 %empty_131 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_131"/></StgValue>
</operation>

<operation id="418" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:9 %br_ln210 = br i1 %icmp_ln210, void %.split, void %.loopexit.loopexit10

]]></Node>
<StgValue><ssdm name="br_ln210"/></StgValue>
</operation>

<operation id="419" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:0 %z_words_3_2_load = load i64 %z_words_3_2

]]></Node>
<StgValue><ssdm name="z_words_3_2_load"/></StgValue>
</operation>

<operation id="420" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:1 %z_words_3_6_load = load i64 %z_words_3_6

]]></Node>
<StgValue><ssdm name="z_words_3_6_load"/></StgValue>
</operation>

<operation id="421" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:2 %z_words_3_7_load = load i64 %z_words_3_7

]]></Node>
<StgValue><ssdm name="z_words_3_7_load"/></StgValue>
</operation>

<operation id="422" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split:3 %z_words_3_8_load = load i64 %z_words_3_8

]]></Node>
<StgValue><ssdm name="z_words_3_8_load"/></StgValue>
</operation>

<operation id="423" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="2" op_0_bw="3">
<![CDATA[
.split:4 %trunc_ln50_7 = trunc i3 %i_30

]]></Node>
<StgValue><ssdm name="trunc_ln50_7"/></StgValue>
</operation>

<operation id="424" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split:5 %shl_ln10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_7, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln10"/></StgValue>
</operation>

<operation id="425" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="256" op_0_bw="8">
<![CDATA[
.split:6 %zext_ln211 = zext i8 %shl_ln10

]]></Node>
<StgValue><ssdm name="zext_ln211"/></StgValue>
</operation>

<operation id="426" st_id="26" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split:7 %lshr_ln211 = lshr i256 %state_load_8, i256 %zext_ln211

]]></Node>
<StgValue><ssdm name="lshr_ln211"/></StgValue>
</operation>

<operation id="427" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="64" op_0_bw="256">
<![CDATA[
.split:8 %trunc_ln211 = trunc i256 %lshr_ln211

]]></Node>
<StgValue><ssdm name="trunc_ln211"/></StgValue>
</operation>

<operation id="428" st_id="26" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split:9 %tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_words_3_8_load, i64 %z_words_3_7_load, i64 %z_words_3_6_load, i64 %z_words_3_2_load, i2 %trunc_ln50_7

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="429" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split:10 %or_ln211 = or i64 %tmp_10, i64 %trunc_ln211

]]></Node>
<StgValue><ssdm name="or_ln211"/></StgValue>
</operation>

<operation id="430" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split:11 %switch_ln211 = switch i2 %trunc_ln50_7, void %branch31, i2 0, void %.split..split258_crit_edge, i2 1, void %branch29, i2 2, void %branch30

]]></Node>
<StgValue><ssdm name="switch_ln211"/></StgValue>
</operation>

<operation id="431" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch30:0 %store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_1_2_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="432" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_7" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0">
<![CDATA[
branch30:1 %br_ln211 = br void %.split258

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="433" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch29:0 %store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_1_1_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="434" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln211 = br void %.split258

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="435" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split..split258_crit_edge:0 %store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_1_0_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="436" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
.split..split258_crit_edge:1 %br_ln211 = br void %.split258

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="437" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch31:0 %store_ln211 = store i64 %or_ln211, i64 %z_word_num_bits_1_3_2

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="438" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
<literal name="trunc_ln50_7" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0">
<![CDATA[
branch31:1 %br_ln211 = br void %.split258

]]></Node>
<StgValue><ssdm name="br_ln211"/></StgValue>
</operation>

<operation id="439" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln210" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="0" op_0_bw="0">
<![CDATA[
.split258:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="440" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
<literal name="result" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit10:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="441" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.loopexit:0 %z_word_num_bits_1_3_8 = phi i64 %z_word_num_bits_1_3_6_load, void %.loopexit.loopexit, i64 %z_word_num_bits_1_3_2_load, void %.loopexit.loopexit10

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3_8"/></StgValue>
</operation>

<operation id="442" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.loopexit:1 %z_word_num_bits_1_2_8 = phi i64 %z_word_num_bits_1_2_6_load, void %.loopexit.loopexit, i64 %z_word_num_bits_1_2_2_load, void %.loopexit.loopexit10

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_8"/></StgValue>
</operation>

<operation id="443" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.loopexit:2 %z_word_num_bits_1_1_8 = phi i64 %z_word_num_bits_1_1_6_load, void %.loopexit.loopexit, i64 %z_word_num_bits_1_1_2_load, void %.loopexit.loopexit10

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1_8"/></StgValue>
</operation>

<operation id="444" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.loopexit:3 %z_word_num_bits_1_0_8 = phi i64 %z_word_num_bits_1_0_6_load, void %.loopexit.loopexit, i64 %z_word_num_bits_1_0_2_load, void %.loopexit.loopexit10

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_8"/></StgValue>
</operation>

<operation id="445" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.loopexit:4 %or_ln157_2 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i64.i64.i64.i64, i64 %z_word_num_bits_1_3_8, i64 %z_word_num_bits_1_2_8, i64 %z_word_num_bits_1_1_8, i64 %z_word_num_bits_1_0_8

]]></Node>
<StgValue><ssdm name="or_ln157_2"/></StgValue>
</operation>

<operation id="446" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="256" op_3_bw="32">
<![CDATA[
.loopexit:5 %store_ln157 = store void @_ssdm_op_Write.bram.p0L_a4i64packedL, i14 %state_addr_8, i256 %or_ln157_2, i32 4294967295

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="447" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="k" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:6 %br_ln158 = br void %_ZN4intxltILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>

<operation id="448" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0">
<![CDATA[
_ZN4intxltILj256EivEEbRKNS_4uintIXT_EEERKT0_.exit._crit_edge:0 %ret_ln159 = ret

]]></Node>
<StgValue><ssdm name="ret_ln159"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="449" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %phi_ln29_3 = phi i2 %add_ln29_3, void %.preheader, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_3"/></StgValue>
</operation>

<operation id="450" st_id="28" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1 %add_ln29_3 = add i2 %phi_ln29_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_3"/></StgValue>
</operation>

<operation id="451" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="64" op_0_bw="64">
<![CDATA[
.preheader:2 %z_word_num_bits_1_0_4_load = load i64 %z_word_num_bits_1_0_4

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_4_load"/></StgValue>
</operation>

<operation id="452" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="64" op_0_bw="64">
<![CDATA[
.preheader:3 %z_word_num_bits_1_1_4_load = load i64 %z_word_num_bits_1_1_4

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1_4_load"/></StgValue>
</operation>

<operation id="453" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="64" op_0_bw="64">
<![CDATA[
.preheader:4 %z_word_num_bits_1_2_4_load = load i64 %z_word_num_bits_1_2_4

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_4_load"/></StgValue>
</operation>

<operation id="454" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="64" op_0_bw="64">
<![CDATA[
.preheader:5 %z_word_num_bits_1_3_4_load = load i64 %z_word_num_bits_1_3_4

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3_4_load"/></StgValue>
</operation>

<operation id="455" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="456" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:7 %z_word_num_bits_1_0_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %z_word_num_bits_1_0_4_load, i64 %z_word_num_bits_1_0_4_load, i64 %z_word_num_bits_1_0_4_load, i2 %phi_ln29_3

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_5"/></StgValue>
</operation>

<operation id="457" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:8 %z_word_num_bits_1_1_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_1_4_load, i64 0, i64 %z_word_num_bits_1_1_4_load, i64 %z_word_num_bits_1_1_4_load, i2 %phi_ln29_3

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1_5"/></StgValue>
</operation>

<operation id="458" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:9 %z_word_num_bits_1_2_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_2_4_load, i64 %z_word_num_bits_1_2_4_load, i64 0, i64 %z_word_num_bits_1_2_4_load, i2 %phi_ln29_3

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_5"/></StgValue>
</operation>

<operation id="459" st_id="28" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:10 %z_word_num_bits_1_3_5 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %z_word_num_bits_1_3_4_load, i64 %z_word_num_bits_1_3_4_load, i64 %z_word_num_bits_1_3_4_load, i64 0, i2 %phi_ln29_3

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3_5"/></StgValue>
</operation>

<operation id="460" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:11 %icmp_ln29_3 = icmp_eq  i2 %phi_ln29_3, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_3"/></StgValue>
</operation>

<operation id="461" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:12 %empty_132 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_132"/></StgValue>
</operation>

<operation id="462" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:13 %store_ln29 = store i64 %z_word_num_bits_1_3_5, i64 %z_word_num_bits_1_3_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="463" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:14 %store_ln29 = store i64 %z_word_num_bits_1_2_5, i64 %z_word_num_bits_1_2_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="464" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:15 %store_ln29 = store i64 %z_word_num_bits_1_1_5, i64 %z_word_num_bits_1_1_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="465" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:16 %store_ln29 = store i64 %z_word_num_bits_1_0_5, i64 %z_word_num_bits_1_0_4

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="466" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:17 %br_ln29 = br i1 %icmp_ln29_3, void %.preheader, void %_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="467" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader:0 %z_word_num_bits_1_0_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_6"/></StgValue>
</operation>

<operation id="468" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader:1 %z_word_num_bits_1_1_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1_6"/></StgValue>
</operation>

<operation id="469" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader:2 %z_word_num_bits_1_2_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_6"/></StgValue>
</operation>

<operation id="470" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader:3 %z_word_num_bits_1_3_6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3_6"/></StgValue>
</operation>

<operation id="471" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader:4 %store_ln29 = store i64 %z_word_num_bits_1_3_5, i64 %z_word_num_bits_1_3_6

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="472" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader:5 %store_ln29 = store i64 %z_word_num_bits_1_2_5, i64 %z_word_num_bits_1_2_6

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="473" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader:6 %store_ln29 = store i64 %z_word_num_bits_1_1_5, i64 %z_word_num_bits_1_1_6

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="474" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader:7 %store_ln29 = store i64 %z_word_num_bits_1_0_5, i64 %z_word_num_bits_1_0_6

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="475" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader:8 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i83

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="476" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83:0 %i_31 = phi i3 %i_35, void %.split5269, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i83.preheader

]]></Node>
<StgValue><ssdm name="i_31"/></StgValue>
</operation>

<operation id="477" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83:1 %i_35 = add i3 %i_31, i3 1

]]></Node>
<StgValue><ssdm name="i_35"/></StgValue>
</operation>

<operation id="478" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83:2 %z_word_num_bits_1_0_6_load = load i64 %z_word_num_bits_1_0_6

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_0_6_load"/></StgValue>
</operation>

<operation id="479" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83:3 %z_word_num_bits_1_1_6_load = load i64 %z_word_num_bits_1_1_6

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_1_6_load"/></StgValue>
</operation>

<operation id="480" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83:4 %z_word_num_bits_1_2_6_load = load i64 %z_word_num_bits_1_2_6

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_2_6_load"/></StgValue>
</operation>

<operation id="481" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83:5 %z_word_num_bits_1_3_6_load = load i64 %z_word_num_bits_1_3_6

]]></Node>
<StgValue><ssdm name="z_word_num_bits_1_3_6_load"/></StgValue>
</operation>

<operation id="482" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="483" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83:7 %icmp_ln219_1 = icmp_eq  i3 %i_31, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln219_1"/></StgValue>
</operation>

<operation id="484" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83:8 %empty_133 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_133"/></StgValue>
</operation>

<operation id="485" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i83:9 %br_ln219 = br i1 %icmp_ln219_1, void %.split5, void %.loopexit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln219"/></StgValue>
</operation>

<operation id="486" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split5:0 %value_mask_word_num_bits_0_0_load_1 = load i64 %value_mask_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="value_mask_word_num_bits_0_0_load_1"/></StgValue>
</operation>

<operation id="487" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split5:1 %value_mask_word_num_bits_1_0_load_1 = load i64 %value_mask_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="value_mask_word_num_bits_1_0_load_1"/></StgValue>
</operation>

<operation id="488" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split5:2 %value_mask_word_num_bits_2_0_load_1 = load i64 %value_mask_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="value_mask_word_num_bits_2_0_load_1"/></StgValue>
</operation>

<operation id="489" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.split5:3 %value_mask_word_num_bits_3_0_load_1 = load i64 %value_mask_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="value_mask_word_num_bits_3_0_load_1"/></StgValue>
</operation>

<operation id="490" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="2" op_0_bw="3">
<![CDATA[
.split5:4 %trunc_ln50_5 = trunc i3 %i_31

]]></Node>
<StgValue><ssdm name="trunc_ln50_5"/></StgValue>
</operation>

<operation id="491" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
.split5:5 %shl_ln220_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i2.i6, i2 %trunc_ln50_5, i6 0

]]></Node>
<StgValue><ssdm name="shl_ln220_1"/></StgValue>
</operation>

<operation id="492" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="256" op_0_bw="8">
<![CDATA[
.split5:6 %zext_ln220_2 = zext i8 %shl_ln220_1

]]></Node>
<StgValue><ssdm name="zext_ln220_2"/></StgValue>
</operation>

<operation id="493" st_id="30" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split5:7 %lshr_ln220_1 = lshr i256 %state_load_8, i256 %zext_ln220_2

]]></Node>
<StgValue><ssdm name="lshr_ln220_1"/></StgValue>
</operation>

<operation id="494" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="64" op_0_bw="256">
<![CDATA[
.split5:8 %trunc_ln220_1 = trunc i256 %lshr_ln220_1

]]></Node>
<StgValue><ssdm name="trunc_ln220_1"/></StgValue>
</operation>

<operation id="495" st_id="30" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split5:9 %tmp_9 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %value_mask_word_num_bits_0_0_load_1, i64 %value_mask_word_num_bits_1_0_load_1, i64 %value_mask_word_num_bits_2_0_load_1, i64 %value_mask_word_num_bits_3_0_load_1, i2 %trunc_ln50_5

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="496" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:10 %and_ln220 = and i64 %tmp_9, i64 %trunc_ln220_1

]]></Node>
<StgValue><ssdm name="and_ln220"/></StgValue>
</operation>

<operation id="497" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
.split5:11 %switch_ln220 = switch i2 %trunc_ln50_5, void %branch39, i2 0, void %.split5..split5269_crit_edge, i2 1, void %branch37, i2 2, void %branch38

]]></Node>
<StgValue><ssdm name="switch_ln220"/></StgValue>
</operation>

<operation id="498" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
<literal name="trunc_ln50_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch38:0 %store_ln220 = store i64 %and_ln220, i64 %z_word_num_bits_1_2_6

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="499" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
<literal name="trunc_ln50_5" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="0">
<![CDATA[
branch38:1 %br_ln220 = br void %.split5269

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="500" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
<literal name="trunc_ln50_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch37:0 %store_ln220 = store i64 %and_ln220, i64 %z_word_num_bits_1_1_6

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="501" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
<literal name="trunc_ln50_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0">
<![CDATA[
branch37:1 %br_ln220 = br void %.split5269

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="502" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
<literal name="trunc_ln50_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split5..split5269_crit_edge:0 %store_ln220 = store i64 %and_ln220, i64 %z_word_num_bits_1_0_6

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="503" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
<literal name="trunc_ln50_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="0">
<![CDATA[
.split5..split5269_crit_edge:1 %br_ln220 = br void %.split5269

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="504" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
<literal name="trunc_ln50_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
branch39:0 %store_ln220 = store i64 %and_ln220, i64 %z_word_num_bits_1_3_6

]]></Node>
<StgValue><ssdm name="store_ln220"/></StgValue>
</operation>

<operation id="505" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
<literal name="trunc_ln50_5" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
branch39:1 %br_ln220 = br void %.split5269

]]></Node>
<StgValue><ssdm name="br_ln220"/></StgValue>
</operation>

<operation id="506" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln219_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0">
<![CDATA[
.split5269:0 %br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i83

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="507" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0 %br_ln0 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
