<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.8"/>
<title>SPI_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.svg"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">The friendly Operating System for the Internet of Things</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.8 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structSPI__Type.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Modules</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(10)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPI_Type Struct Reference<div class="ingroups"><a class="el" href="group__Peripheral__access__layer.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group__SPI__Peripheral__Access__Layer.html">SPI Peripheral Access Layer</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>SPI - Register Layout Typedef.  
 <a href="structSPI__Type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="MK60D10_8h_source.html">MK60D10.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a651ac70598a7c82ab57fc9eb672f3d70"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#a651ac70598a7c82ab57fc9eb672f3d70">MCR</a></td></tr>
<tr class="memdesc:a651ac70598a7c82ab57fc9eb672f3d70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Module Configuration Register, offset: 0x0.  <a href="#a651ac70598a7c82ab57fc9eb672f3d70">More...</a><br /></td></tr>
<tr class="separator:a651ac70598a7c82ab57fc9eb672f3d70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d7b2766488f717642c08706d93e4dd6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d7b2766488f717642c08706d93e4dd6"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_0</b> [4]</td></tr>
<tr class="separator:a4d7b2766488f717642c08706d93e4dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7eab4d0bc295e978e3c0c28d7129481"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#af7eab4d0bc295e978e3c0c28d7129481">TCR</a></td></tr>
<tr class="memdesc:af7eab4d0bc295e978e3c0c28d7129481"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer Count Register, offset: 0x8.  <a href="#af7eab4d0bc295e978e3c0c28d7129481">More...</a><br /></td></tr>
<tr class="separator:af7eab4d0bc295e978e3c0c28d7129481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59bdbe1d9e4703c8d1d85808d584c011"><td class="memItemLeft" ><a class="anchor" id="a59bdbe1d9e4703c8d1d85808d584c011"></a>
union {</td></tr>
<tr class="memitem:a6b0d181249a28398009df208ccbb1e48"><td class="memItemLeft" >
&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="structSPI__Type.html#a9bbdd6aba74a5acac2353d20f69cba9c">CTAR</a> [2]</td></tr>
<tr class="memdesc:a6b0d181249a28398009df208ccbb1e48"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4. <br /></td></tr>
<tr class="separator:a6b0d181249a28398009df208ccbb1e48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3f8cd4338cc3711f922a93cecdad61d"><td class="memItemLeft" >
&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="structSPI__Type.html#a201c3b1742bb0ed045008977151113fa">CTAR_SLAVE</a> [1]</td></tr>
<tr class="memdesc:ae3f8cd4338cc3711f922a93cecdad61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4. <br /></td></tr>
<tr class="separator:ae3f8cd4338cc3711f922a93cecdad61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59bdbe1d9e4703c8d1d85808d584c011"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a59bdbe1d9e4703c8d1d85808d584c011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a936c99e0be944bb0dac3e4ff123c8656"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a936c99e0be944bb0dac3e4ff123c8656"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_1</b> [24]</td></tr>
<tr class="separator:a936c99e0be944bb0dac3e4ff123c8656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad088a564a1fe1bdbf211c57a2a782139"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad088a564a1fe1bdbf211c57a2a782139"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#ad088a564a1fe1bdbf211c57a2a782139">SR</a></td></tr>
<tr class="memdesc:ad088a564a1fe1bdbf211c57a2a782139"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Status Register, offset: 0x2C. <br /></td></tr>
<tr class="separator:ad088a564a1fe1bdbf211c57a2a782139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107d9410bde132e409d2238beea64d07"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#a107d9410bde132e409d2238beea64d07">RSER</a></td></tr>
<tr class="memdesc:a107d9410bde132e409d2238beea64d07"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA/Interrupt Request Select and Enable Register, offset: 0x30.  <a href="#a107d9410bde132e409d2238beea64d07">More...</a><br /></td></tr>
<tr class="separator:a107d9410bde132e409d2238beea64d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98897a2c6c4a8e52299ec2dee201d52"><td class="memItemLeft" ><a class="anchor" id="af98897a2c6c4a8e52299ec2dee201d52"></a>
union {</td></tr>
<tr class="memitem:ac4c9cc9f68af10807a82e92e41ade603"><td class="memItemLeft" >
&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="structSPI__Type.html#a6c80b733dbeb338bd00a076a787d1586">PUSHR</a></td></tr>
<tr class="memdesc:ac4c9cc9f68af10807a82e92e41ade603"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUSH TX FIFO Register In Master Mode, offset: 0x34. <br /></td></tr>
<tr class="separator:ac4c9cc9f68af10807a82e92e41ade603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad21109791d25ae276d55205f798001be"><td class="memItemLeft" >
&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="structSPI__Type.html#a333d186477ff4f51d447d342354aaead">PUSHR_SLAVE</a></td></tr>
<tr class="memdesc:ad21109791d25ae276d55205f798001be"><td class="mdescLeft">&#160;</td><td class="mdescRight">PUSH TX FIFO Register In Slave Mode, offset: 0x34. <br /></td></tr>
<tr class="separator:ad21109791d25ae276d55205f798001be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af98897a2c6c4a8e52299ec2dee201d52"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:af98897a2c6c4a8e52299ec2dee201d52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05364b40687e08bc41dac6e8c36c902e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#a05364b40687e08bc41dac6e8c36c902e">POPR</a></td></tr>
<tr class="memdesc:a05364b40687e08bc41dac6e8c36c902e"><td class="mdescLeft">&#160;</td><td class="mdescRight">POP RX FIFO Register, offset: 0x38.  <a href="#a05364b40687e08bc41dac6e8c36c902e">More...</a><br /></td></tr>
<tr class="separator:a05364b40687e08bc41dac6e8c36c902e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a249653bf4e8d64e2c4c5936421ea9927"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a249653bf4e8d64e2c4c5936421ea9927"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#a249653bf4e8d64e2c4c5936421ea9927">TXFR0</a></td></tr>
<tr class="memdesc:a249653bf4e8d64e2c4c5936421ea9927"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Transmit FIFO Registers, offset: 0x3C. <br /></td></tr>
<tr class="separator:a249653bf4e8d64e2c4c5936421ea9927"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb8a5ba4a6ec647e27fa59f3d9657dc6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb8a5ba4a6ec647e27fa59f3d9657dc6"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#abb8a5ba4a6ec647e27fa59f3d9657dc6">TXFR1</a></td></tr>
<tr class="memdesc:abb8a5ba4a6ec647e27fa59f3d9657dc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Transmit FIFO Registers, offset: 0x40. <br /></td></tr>
<tr class="separator:abb8a5ba4a6ec647e27fa59f3d9657dc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0d6e3942d20c38cdf19ef8c48116d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f0d6e3942d20c38cdf19ef8c48116d2"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#a0f0d6e3942d20c38cdf19ef8c48116d2">TXFR2</a></td></tr>
<tr class="memdesc:a0f0d6e3942d20c38cdf19ef8c48116d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Transmit FIFO Registers, offset: 0x44. <br /></td></tr>
<tr class="separator:a0f0d6e3942d20c38cdf19ef8c48116d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d77705e336870c3747e28d1f549b1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67d77705e336870c3747e28d1f549b1d"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#a67d77705e336870c3747e28d1f549b1d">TXFR3</a></td></tr>
<tr class="memdesc:a67d77705e336870c3747e28d1f549b1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Transmit FIFO Registers, offset: 0x48. <br /></td></tr>
<tr class="separator:a67d77705e336870c3747e28d1f549b1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f3882deac60d2a1e3486213ef08f6f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7f3882deac60d2a1e3486213ef08f6f9"></a>
uint8_t&#160;</td><td class="memItemRight" valign="bottom"><b>RESERVED_2</b> [48]</td></tr>
<tr class="separator:a7f3882deac60d2a1e3486213ef08f6f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af53d225f3bd16875b4fcf2f9e6e0cfdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af53d225f3bd16875b4fcf2f9e6e0cfdc"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#af53d225f3bd16875b4fcf2f9e6e0cfdc">RXFR0</a></td></tr>
<tr class="memdesc:af53d225f3bd16875b4fcf2f9e6e0cfdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Receive FIFO Registers, offset: 0x7C. <br /></td></tr>
<tr class="separator:af53d225f3bd16875b4fcf2f9e6e0cfdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c3198672d66f0035b4d22a9ca93d8ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c3198672d66f0035b4d22a9ca93d8ed"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#a8c3198672d66f0035b4d22a9ca93d8ed">RXFR1</a></td></tr>
<tr class="memdesc:a8c3198672d66f0035b4d22a9ca93d8ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Receive FIFO Registers, offset: 0x80. <br /></td></tr>
<tr class="separator:a8c3198672d66f0035b4d22a9ca93d8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f8fcb4decbddd5297058b2c5409a8aa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f8fcb4decbddd5297058b2c5409a8aa"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#a9f8fcb4decbddd5297058b2c5409a8aa">RXFR2</a></td></tr>
<tr class="memdesc:a9f8fcb4decbddd5297058b2c5409a8aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Receive FIFO Registers, offset: 0x84. <br /></td></tr>
<tr class="separator:a9f8fcb4decbddd5297058b2c5409a8aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb39b56090b9626153ac0501c17ed1cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb39b56090b9626153ac0501c17ed1cc"></a>
__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structSPI__Type.html#aeb39b56090b9626153ac0501c17ed1cc">RXFR3</a></td></tr>
<tr class="memdesc:aeb39b56090b9626153ac0501c17ed1cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Receive FIFO Registers, offset: 0x88. <br /></td></tr>
<tr class="separator:aeb39b56090b9626153ac0501c17ed1cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad300e57734a2987d8686bccbcda38af"><td class="memItemLeft" ><a class="anchor" id="aad300e57734a2987d8686bccbcda38af"></a>
union {</td></tr>
<tr class="memitem:aef438642d571b0a972405acadb1dbe9f"><td class="memItemLeft" >
&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="structSPI__Type.html#a9bbdd6aba74a5acac2353d20f69cba9c">CTAR</a> [2]</td></tr>
<tr class="memdesc:aef438642d571b0a972405acadb1dbe9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4. <br /></td></tr>
<tr class="separator:aef438642d571b0a972405acadb1dbe9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a677245ec55fcd41b30305cea460d26f7"><td class="memItemLeft" >
&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="structSPI__Type.html#a201c3b1742bb0ed045008977151113fa">CTAR_SLAVE</a> [1]</td></tr>
<tr class="memdesc:a677245ec55fcd41b30305cea460d26f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4. <br /></td></tr>
<tr class="separator:a677245ec55fcd41b30305cea460d26f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad300e57734a2987d8686bccbcda38af"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aad300e57734a2987d8686bccbcda38af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a322f5cc0a4feec6c96bb25774e04e7fa"><td class="memItemLeft" ><a class="anchor" id="a322f5cc0a4feec6c96bb25774e04e7fa"></a>
union {</td></tr>
<tr class="memitem:a5133cdb5c0ac983147e94886607dc74f"><td class="memItemLeft" >
&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="structSPI__Type.html#a6c80b733dbeb338bd00a076a787d1586">PUSHR</a></td></tr>
<tr class="memdesc:a5133cdb5c0ac983147e94886607dc74f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI PUSH TX FIFO Register In Master Mode, offset: 0x34. <br /></td></tr>
<tr class="separator:a5133cdb5c0ac983147e94886607dc74f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af31b11644912a1878566c3db8a562f60"><td class="memItemLeft" >
&#160;&#160;&#160;__IO uint32_t&#160;&#160;&#160;<a class="el" href="structSPI__Type.html#a333d186477ff4f51d447d342354aaead">PUSHR_SLAVE</a></td></tr>
<tr class="memdesc:af31b11644912a1878566c3db8a562f60"><td class="mdescLeft">&#160;</td><td class="mdescRight">DSPI PUSH TX FIFO Register In Slave Mode, offset: 0x34. <br /></td></tr>
<tr class="separator:af31b11644912a1878566c3db8a562f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a322f5cc0a4feec6c96bb25774e04e7fa"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a322f5cc0a4feec6c96bb25774e04e7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI - Register Layout Typedef. </p>

<p>Definition at line <a class="el" href="MK60D10_8h_source.html#l12216">12216</a> of file <a class="el" href="MK60D10_8h_source.html">MK60D10.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a201c3b1742bb0ed045008977151113fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SPI_Type::CTAR_SLAVE[1]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4. </p>
<p>DSPI Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4. </p>

<p>Definition at line <a class="el" href="MK60D10_8h_source.html#l12222">12222</a> of file <a class="el" href="MK60D10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="a651ac70598a7c82ab57fc9eb672f3d70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SPI_Type::MCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Module Configuration Register, offset: 0x0. </p>
<p>DSPI Module Configuration Register, offset: 0x0. </p>

<p>Definition at line <a class="el" href="MK60D10_8h_source.html#l12217">12217</a> of file <a class="el" href="MK60D10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="a05364b40687e08bc41dac6e8c36c902e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SPI_Type::POPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>POP RX FIFO Register, offset: 0x38. </p>
<p>DSPI POP RX FIFO Register, offset: 0x38. </p>

<p>Definition at line <a class="el" href="MK60D10_8h_source.html#l12231">12231</a> of file <a class="el" href="MK60D10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="a6c80b733dbeb338bd00a076a787d1586"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SPI_Type::PUSHR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PUSH TX FIFO Register In Master Mode, offset: 0x34. </p>
<p>DSPI PUSH TX FIFO Register In Master Mode, offset: 0x34. </p>

<p>Definition at line <a class="el" href="MK60D10_8h_source.html#l12228">12228</a> of file <a class="el" href="MK60D10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="a333d186477ff4f51d447d342354aaead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SPI_Type::PUSHR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PUSH TX FIFO Register In Slave Mode, offset: 0x34. </p>
<p>DSPI PUSH TX FIFO Register In Slave Mode, offset: 0x34. </p>

<p>Definition at line <a class="el" href="MK60D10_8h_source.html#l12229">12229</a> of file <a class="el" href="MK60D10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="a107d9410bde132e409d2238beea64d07"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SPI_Type::RSER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA/Interrupt Request Select and Enable Register, offset: 0x30. </p>
<p>DSPI DMA/Interrupt Request Select and Enable Register, offset: 0x30. </p>

<p>Definition at line <a class="el" href="MK60D10_8h_source.html#l12226">12226</a> of file <a class="el" href="MK60D10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<a class="anchor" id="af7eab4d0bc295e978e3c0c28d7129481"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__IO uint32_t SPI_Type::TCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer Count Register, offset: 0x8. </p>
<p>DSPI Transfer Count Register, offset: 0x8. </p>

<p>Definition at line <a class="el" href="MK60D10_8h_source.html#l12219">12219</a> of file <a class="el" href="MK60D10_8h_source.html">MK60D10.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li><a class="el" href="MK60D10_8h_source.html">MK60D10.h</a></li>
<li><a class="el" href="MK60DZ10_8h_source.html">MK60DZ10.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structSPI__Type.html">SPI_Type</a></li>
    <li class="footer">Generated on Mon Jan 12 2015 15:45:19 by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.8 </li>
  </ul>
</div>
</body>
</html>
