// Seed: 3308767722
module module_0 (
    output wire id_0,
    input wor id_1,
    output wor id_2,
    output tri0 id_3,
    output tri id_4,
    input wand id_5,
    input wand id_6,
    output uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    input supply1 id_10,
    output wand id_11
);
  assign id_4 = 1'd0;
endmodule
module module_1 (
    input uwire id_0,
    input supply0 id_1,
    output tri id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    output wor id_6,
    output uwire id_7,
    output tri id_8,
    input supply1 id_9,
    input wire id_10,
    output wire id_11,
    input tri1 id_12,
    input supply1 id_13,
    input tri1 id_14,
    input tri id_15,
    input wand id_16,
    input supply0 id_17,
    input uwire id_18
);
  tri id_20;
  assign id_20 = 1;
  assign id_20 = id_4;
  module_0(
      id_20, id_1, id_20, id_11, id_6, id_20, id_13, id_11, id_20, id_9, id_14, id_11
  );
endmodule
