{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1544136038331 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"skeleton\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544136038471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544136038706 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544136038706 ""}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clock2 " "Compensate clock of PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" has been set to clock2" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 28791 14046 14942 0 0 ""}  }  } }  } 0 15564 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "Fitter" 0 -1 1544136039174 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 port" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 915 3 0 } } { "" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 28793 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1544136039190 ""}  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 28791 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1544136039190 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll Cyclone IV E PLL " "Implemented PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 1 4 0 0 " "Implementing clock multiplication of 1, clock division of 4, and phase shift of 0 degrees (0 ps) for Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25276 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1544136039190 ""}  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25276 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1544136039190 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544136040221 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544136040237 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544136041253 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544136041253 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544136041253 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544136041253 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544136041253 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544136041253 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544136041253 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544136041253 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1544136041253 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544136041253 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 64668 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544136041300 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 64670 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544136041300 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 64672 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544136041300 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 64674 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544136041300 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 64676 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1544136041300 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544136041300 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1544136041315 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544136044378 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "211 405 " "No exact pin location assignment(s) for 211 pins of 405 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1544136047300 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_WARNING" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll VGA_Audio_PLL:p1\|altpll:altpll_component\|pll " "The input ports of the PLL Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll and the PLL VGA_Audio_PLL:p1\|altpll:altpll_component\|pll are mismatched, preventing the PLLs to be merged" { { "Warning" "WFSAC_FSAC_PLL_MERGING_INPUT_SOURCE_MISMATCH_FOR_PORT" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll VGA_Audio_PLL:p1\|altpll:altpll_component\|pll ARESET " "PLL Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll and PLL VGA_Audio_PLL:p1\|altpll:altpll_component\|pll have different input signals for input port ARESET" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25276 14046 14942 0 0 ""} { 0 { 0 ""} 0 28791 14046 14942 0 0 ""}  }  } }  } 0 176124 "PLL %1!s! and PLL %2!s! have different input signals for input port %3!s!" 0 0 "Design Software" 0 -1 1544136047456 ""}  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25276 14046 14942 0 0 ""} { 0 { 0 ""} 0 28791 14046 14942 0 0 ""}  }  } }  } 0 176125 "The input ports of the PLL %1!s! and the PLL %2!s! are mismatched, preventing the PLLs to be merged" 0 0 "Fitter" 0 -1 1544136047456 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll 0 Pin_Y2 " "PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_Y2\"" {  } { { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 396 0 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25276 14046 14942 0 0 ""}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1544136047519 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1544136051487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "skeleton.sdc " "Synopsys Design Constraints File file not found: 'skeleton.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544136051519 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544136051519 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544136051612 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "my_ps2_interface_wrapper\|my_ps2_to_ascii\|right_shift~0\|combout " "Node \"my_ps2_interface_wrapper\|my_ps2_to_ascii\|right_shift~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544136051659 ""} { "Warning" "WSTA_SCC_NODE" "my_ps2_interface_wrapper\|my_ps2_to_ascii\|right_shift~0\|datab " "Node \"my_ps2_interface_wrapper\|my_ps2_to_ascii\|right_shift~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544136051659 ""}  } { { "ps2_to_ascii.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/ps2_to_ascii.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1544136051659 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "my_ps2_interface_wrapper\|my_ps2_to_ascii\|left_shift~0\|combout " "Node \"my_ps2_interface_wrapper\|my_ps2_to_ascii\|left_shift~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544136051659 ""} { "Warning" "WSTA_SCC_NODE" "my_ps2_interface_wrapper\|my_ps2_to_ascii\|left_shift~0\|datab " "Node \"my_ps2_interface_wrapper\|my_ps2_to_ascii\|left_shift~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544136051659 ""}  } { { "ps2_to_ascii.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/ps2_to_ascii.v" 5 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1544136051659 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1544136051800 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1544136051816 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544136051816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Automatically promoted node Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G13 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G13" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544136053738 ""}  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25276 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544136053738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff28\|q " "Destination node processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff28\|q" {  } { { "dffe_ref.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/dffe_ref.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 32134 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff29\|q " "Destination node processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff29\|q" {  } { { "dffe_ref.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/dffe_ref.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 32133 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff30\|q " "Destination node processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff30\|q" {  } { { "dffe_ref.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/dffe_ref.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 32132 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff27\|q " "Destination node processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff27\|q" {  } { { "dffe_ref.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/dffe_ref.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 32135 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff31\|q " "Destination node processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff31\|q" {  } { { "dffe_ref.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/dffe_ref.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 32131 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff3\|q " "Destination node processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff3\|q" {  } { { "dffe_ref.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/dffe_ref.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 32159 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff2\|q " "Destination node processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff2\|q" {  } { { "dffe_ref.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/dffe_ref.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 32160 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff4\|q " "Destination node processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff4\|q" {  } { { "dffe_ref.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/dffe_ref.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 32158 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff6\|q " "Destination node processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff6\|q" {  } { { "dffe_ref.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/dffe_ref.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 32156 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff5\|q " "Destination node processor:my_processor\|latch_pros:DX\|register:insReg\|dffe_ref:dff5\|q" {  } { { "dffe_ref.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/dffe_ref.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 32157 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1544136053738 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544136053738 ""}  } { { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 64654 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544136053738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1) " "Automatically promoted node VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk2 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544136053738 ""}  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 540 3 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 28791 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544136053738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "emoji_audio_controller:my_emoji_audio_controller\|clock_divider_general:clock_divider_44\|clock_out  " "Automatically promoted node emoji_audio_controller:my_emoji_audio_controller\|clock_divider_general:clock_divider_44\|clock_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emoji_audio_controller:my_emoji_audio_controller\|clock_divider_general:clock_divider_44\|clock_out~0 " "Destination node emoji_audio_controller:my_emoji_audio_controller\|clock_divider_general:clock_divider_44\|clock_out~0" {  } { { "clock_divider_general.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/clock_divider_general.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 42271 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544136053738 ""}  } { { "clock_divider_general.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/clock_divider_general.v" 4 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24930 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544136053738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "gpio_transmitter:my_transmitter\|gpio_clock_divider:my_clock_divider\|gpio_clock  " "Automatically promoted node gpio_transmitter:my_transmitter\|gpio_clock_divider:my_clock_divider\|gpio_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gpio\[17\]~output " "Destination node gpio\[17\]~output" {  } { { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 42860 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "gpio_transmitter:my_transmitter\|gpio_clock_divider:my_clock_divider\|gpio_clock~0 " "Destination node gpio_transmitter:my_transmitter\|gpio_clock_divider:my_clock_divider\|gpio_clock~0" {  } { { "gpio_clock_divider.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/gpio_clock_divider.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 37282 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053738 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544136053738 ""}  } { { "gpio_clock_divider.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/gpio_clock_divider.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 29405 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544136053738 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avconf:avc\|mI2C_CTRL_CLK  " "Automatically promoted node avconf:avc\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544136053753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[2\] " "Destination node avconf:avc\|LUT_INDEX\[2\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/avconf/avconf.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25221 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[3\] " "Destination node avconf:avc\|LUT_INDEX\[3\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/avconf/avconf.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25220 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[4\] " "Destination node avconf:avc\|LUT_INDEX\[4\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/avconf/avconf.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25219 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|LUT_INDEX\[5\] " "Destination node avconf:avc\|LUT_INDEX\[5\]" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/avconf/avconf.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25218 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2 " "Destination node avconf:avc\|I2C_Controller:u0\|I2C_SCLK~2" {  } { { "avconf/I2C_Controller.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/avconf/I2C_Controller.v" 62 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 35421 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053753 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "avconf:avc\|mI2C_CTRL_CLK~0 " "Destination node avconf:avc\|mI2C_CTRL_CLK~0" {  } { { "avconf/avconf.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 37183 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053753 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544136053753 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/avconf/avconf.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25255 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544136053753 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "receive_sound_controller:my_receive_controller\|audio_clock  " "Automatically promoted node receive_sound_controller:my_receive_controller\|audio_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544136053769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "receive_sound_controller:my_receive_controller\|audio_clock~0 " "Destination node receive_sound_controller:my_receive_controller\|audio_clock~0" {  } { { "receive_sound_controller.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/receive_sound_controller.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 42834 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544136053769 ""}  } { { "receive_sound_controller.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/receive_sound_controller.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25146 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544136053769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "send_sound_controller:my_send_controller\|audio_clock  " "Automatically promoted node send_sound_controller:my_send_controller\|audio_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544136053769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "send_sound_controller:my_send_controller\|audio_clock~0 " "Destination node send_sound_controller:my_send_controller\|audio_clock~0" {  } { { "send_sound_controller.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/send_sound_controller.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 42833 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544136053769 ""}  } { { "send_sound_controller.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/send_sound_controller.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 25062 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544136053769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "avconf:avc\|Mux1~1  " "Automatically promoted node avconf:avc\|Mux1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544136053769 ""}  } { { "avconf/avconf.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/avconf/avconf.v" 147 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 42188 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544136053769 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "emoji_debouncer:my_emoji_debouncer\|debounce_clock  " "Automatically promoted node emoji_debouncer:my_emoji_debouncer\|debounce_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1544136053769 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emoji_debouncer:my_emoji_debouncer\|debounce_clock~0 " "Destination node emoji_debouncer:my_emoji_debouncer\|debounce_clock~0" {  } { { "emoji_debouncer.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/emoji_debouncer.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 40037 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1544136053769 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1544136053769 ""}  } { { "emoji_debouncer.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/emoji_debouncer.v" 6 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 29511 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544136053769 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544136058331 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544136058347 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544136058363 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544136058410 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544136058456 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544136058488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544136060441 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1544136060472 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544136060472 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "211 unused 2.5V 0 211 0 " "Number of I/O pins in group: 211 (unused VREF, 2.5V VCCIO, 0 input, 211 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1544136060597 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1544136060597 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544136060597 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 25 31 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544136060597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544136060597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544136060597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 68 3 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 68 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544136060597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 33 32 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 33 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544136060597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 7 51 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544136060597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 29 43 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544136060597 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 35 36 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 35 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1544136060597 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1544136060597 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544136060597 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[2\] VGA_CLK~output " "PLL \"VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[2\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "VGA_Audio_PLL.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/VGA_Audio_PLL.v" 107 0 0 } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 249 0 0 } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 169 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1544136061097 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll compensate_clock 0 " "PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 396 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1544136061175 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll clk\[0\] AUD_XCK~output " "PLL \"Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"AUD_XCK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 921 3 0 } } { "Audio_Controller/Audio_Clock.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/Audio_Controller/Audio_Clock.v" 94 0 0 } } { "Audio_Controller/Audio_Controller.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/Audio_Controller/Audio_Controller.v" 277 0 0 } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 396 0 0 } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 64 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1544136061175 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:24 " "Fitter preparation operations ending: elapsed time is 00:00:24" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544136064566 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1544136064629 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544136077582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:11 " "Fitter placement preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544136088848 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544136089145 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544136287025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:03:18 " "Fitter placement operations ending: elapsed time is 00:03:18" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544136287025 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544136292073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X81_Y37 X91_Y48 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48" {  } { { "loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X81_Y37 to location X91_Y48"} { { 12 { 0 ""} 81 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1544136331371 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544136331371 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1544136358496 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544136358496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:00 " "Fitter routing operations ending: elapsed time is 00:01:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544136358512 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 45.42 " "Total time spent on timing analysis during the Fitter is 45.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1544136359434 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544136359637 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544136364216 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544136364231 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544136367559 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:13 " "Fitter post-fit operations ending: elapsed time is 00:00:13" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544136372543 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "41 " "Following 41 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_clock a permanently disabled " "Pin ps2_clock has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ps2_clock } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_clock" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 179 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24698 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ps2_data_in a permanently disabled " "Pin ps2_data_in has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ps2_data_in } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ps2_data_in" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 179 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24699 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[0\] a permanently enabled " "Pin gpio\[0\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[0\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24330 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[1\] a permanently enabled " "Pin gpio\[1\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[1\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24329 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[2\] a permanently enabled " "Pin gpio\[2\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[2\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24328 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[3\] a permanently enabled " "Pin gpio\[3\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[3\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24327 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[4\] a permanently enabled " "Pin gpio\[4\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[4\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24326 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[5\] a permanently enabled " "Pin gpio\[5\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[5\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24325 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[6\] a permanently enabled " "Pin gpio\[6\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[6\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24324 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[7\] a permanently enabled " "Pin gpio\[7\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[7\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24323 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[8\] a permanently enabled " "Pin gpio\[8\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[8] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[8\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24322 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[9\] a permanently enabled " "Pin gpio\[9\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[9] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[9\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24321 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[10\] a permanently enabled " "Pin gpio\[10\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[10] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[10\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24320 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[11\] a permanently enabled " "Pin gpio\[11\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[11] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[11\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24319 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[12\] a permanently enabled " "Pin gpio\[12\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[12] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[12\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24318 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[13\] a permanently enabled " "Pin gpio\[13\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[13] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[13\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24317 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[14\] a permanently enabled " "Pin gpio\[14\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[14] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[14\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24316 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[15\] a permanently enabled " "Pin gpio\[15\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[15] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[15\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24315 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[16\] a permanently enabled " "Pin gpio\[16\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[16] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[16\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24314 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[17\] a permanently enabled " "Pin gpio\[17\] has a permanently enabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[17] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[17\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24313 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[18\] a permanently disabled " "Pin gpio\[18\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[18] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[18\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24622 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[19\] a permanently disabled " "Pin gpio\[19\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[19] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[19\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24623 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[20\] a permanently disabled " "Pin gpio\[20\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[20] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[20\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24624 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[21\] a permanently disabled " "Pin gpio\[21\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[21] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[21\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24625 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[22\] a permanently disabled " "Pin gpio\[22\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[22] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[22\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24626 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[23\] a permanently disabled " "Pin gpio\[23\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[23] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[23\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24627 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[24\] a permanently disabled " "Pin gpio\[24\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[24] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[24\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24628 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[25\] a permanently disabled " "Pin gpio\[25\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[25] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[25\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24629 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[26\] a permanently disabled " "Pin gpio\[26\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[26] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[26\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24630 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[27\] a permanently disabled " "Pin gpio\[27\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[27] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[27\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24631 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[28\] a permanently disabled " "Pin gpio\[28\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[28] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[28\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24632 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[29\] a permanently disabled " "Pin gpio\[29\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[29] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[29\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24633 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[30\] a permanently disabled " "Pin gpio\[30\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[30] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[30\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24634 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[31\] a permanently disabled " "Pin gpio\[31\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[31] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[31\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24635 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[32\] a permanently disabled " "Pin gpio\[32\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[32] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[32\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24636 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[33\] a permanently disabled " "Pin gpio\[33\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[33] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[33\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24637 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[34\] a permanently disabled " "Pin gpio\[34\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[34] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[34\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24638 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "gpio\[35\] a permanently disabled " "Pin gpio\[35\] has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { gpio[35] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "gpio\[35\]" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24639 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24714 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24715 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "skeleton.v" "" { Text "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/skeleton.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/" { { 0 { 0 ""} 0 24716 14046 14942 0 0 ""}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1544136377309 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1544136377309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/output_files/skeleton.fit.smsg " "Generated suppressed messages file C:/Users/Dylan Peters/Desktop/merge_everything/master_3_point_0/output_files/skeleton.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544136379590 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5695 " "Peak virtual memory: 5695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544136388481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 17:46:28 2018 " "Processing ended: Thu Dec 06 17:46:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544136388481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:53 " "Elapsed time: 00:05:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544136388481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:54 " "Total CPU time (on all processors): 00:05:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544136388481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544136388481 ""}
