#! /home/luwangzilu/yongfu/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/system.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/v2005_math.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/va_math.vpi";
S_0x24519c0 .scope module, "spi_dual_tb" "spi_dual_tb" 2 7;
 .timescale -9 -12;
P_0x2498750 .param/l "CLOCK_DIVIDER" 0 2 17, +C4<00000000000000000000000000000100>;
P_0x2498790 .param/l "DATA_WIDTH" 0 2 11, +C4<00000000000000000000000000010000>;
P_0x24987d0 .param/l "DEFAULT_DATA_ENABLED" 0 2 18, +C4<00000000000000000000000000000000>;
P_0x2498810 .param/str "DEFAULT_DATA_PATTERN" 0 2 19, "FFFF";
P_0x2498850 .param/l "DEFAULT_DATA_VALUE" 0 2 20, C4<1010010110100101>;
P_0x2498890 .param/l "FIFO_DEPTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_0x24988d0 .param/l "MAX_SLAVES" 0 2 16, +C4<00000000000000000000000000001000>;
P_0x2498910 .param/l "MODE" 0 2 10, +C4<00000000000000000000000000000001>;
P_0x2498950 .param/l "MSB_FIRST" 0 2 14, +C4<00000000000000000000000000000001>;
P_0x2498990 .param/l "NUM_SLAVES" 0 2 12, +C4<00000000000000000000000000000010>;
P_0x24989d0 .param/l "SLAVE_ACTIVE_LOW" 0 2 13, +C4<00000000000000000000000000000001>;
v0x2483180_0 .net "busy", 0 0, L_0x24c9890;  1 drivers
v0x24c7b00_0 .var "clk", 0 0;
L_0x7f3b3d44b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24c7ba0_0 .net "irq", 0 0, L_0x7f3b3d44b258;  1 drivers
v0x24c7c40_0 .var "master_mode", 0 0;
v0x24c7d10_0 .var "miso", 0 0;
v0x24c7db0_0 .net "miso_out", 0 0, L_0x24c9270;  1 drivers
v0x24c7e80_0 .net "mosi", 0 0, L_0x24c8e20;  1 drivers
v0x24c7f50_0 .var "mosi_in", 0 0;
v0x24c8020_0 .var "rst_n", 0 0;
v0x24c80f0_0 .net "rx_data", 15 0, L_0x24c9550;  1 drivers
v0x24c81c0_0 .net "rx_valid", 0 0, L_0x24c9640;  1 drivers
v0x24c8290_0 .net "sclk", 0 0, L_0x24c89e0;  1 drivers
v0x24c8360_0 .var "sclk_in", 0 0;
v0x24c8430_0 .var "ss_in", 0 0;
v0x24c8500_0 .net "ss_n", 1 0, L_0x24c93b0;  1 drivers
v0x24c85d0_0 .var "tx_data", 15 0;
v0x24c86a0_0 .net "tx_ready", 0 0, L_0x24c97a0;  1 drivers
S_0x247daf0 .scope module, "dut" "spi_dual" 2 54, 3 6 0, S_0x24519c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "master_mode";
    .port_info 3 /OUTPUT 1 "sclk";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /INPUT 1 "miso";
    .port_info 6 /OUTPUT 2 "ss_n";
    .port_info 7 /INPUT 1 "sclk_in";
    .port_info 8 /INPUT 1 "mosi_in";
    .port_info 9 /OUTPUT 1 "miso_out";
    .port_info 10 /INPUT 1 "ss_in";
    .port_info 11 /OUTPUT 16 "rx_data";
    .port_info 12 /INPUT 16 "tx_data";
    .port_info 13 /OUTPUT 1 "rx_valid";
    .port_info 14 /OUTPUT 1 "tx_ready";
    .port_info 15 /INPUT 1 "tx_valid";
    .port_info 16 /OUTPUT 1 "busy";
    .port_info 17 /OUTPUT 1 "irq";
    .port_info 18 /INPUT 1 "irq_clear";
P_0x24a86e0 .param/l "CLOCK_DIVIDER" 0 3 14, +C4<00000000000000000000000000000100>;
P_0x24a8720 .param/l "DATA_WIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
P_0x24a8760 .param/l "DEFAULT_DATA_ENABLED" 0 3 15, +C4<00000000000000000000000000000000>;
P_0x24a87a0 .param/str "DEFAULT_DATA_PATTERN" 0 3 16, "FFFF";
P_0x24a87e0 .param/l "DEFAULT_DATA_VALUE" 0 3 17, C4<1010010110100101>;
P_0x24a8820 .param/l "FIFO_DEPTH" 0 3 12, +C4<00000000000000000000000000010000>;
P_0x24a8860 .param/l "MAX_SLAVES" 0 3 13, +C4<00000000000000000000000000001000>;
P_0x24a88a0 .param/l "MODE" 0 3 7, +C4<00000000000000000000000000000001>;
P_0x24a88e0 .param/l "MSB_FIRST" 0 3 11, +C4<00000000000000000000000000000001>;
P_0x24a8920 .param/l "NUM_SLAVES" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x24a8960 .param/l "SLAVE_ACTIVE_LOW" 0 3 10, +C4<00000000000000000000000000000001>;
v0x2483280_0 .net *"_ivl_1", 0 0, L_0x24c8740;  1 drivers
v0x2484480_0 .net *"_ivl_11", 0 0, L_0x24c8bc0;  1 drivers
L_0x7f3b3d44b0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x2484520_0 .net/2u *"_ivl_12", 0 0, L_0x7f3b3d44b0a8;  1 drivers
v0x24510d0_0 .net *"_ivl_14", 0 0, L_0x24c8ce0;  1 drivers
L_0x7f3b3d44b0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x247ca30_0 .net/2u *"_ivl_16", 0 0, L_0x7f3b3d44b0f0;  1 drivers
L_0x7f3b3d44b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24c5760_0 .net/2u *"_ivl_2", 0 0, L_0x7f3b3d44b018;  1 drivers
L_0x7f3b3d44b138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24c5840_0 .net/2u *"_ivl_20", 0 0, L_0x7f3b3d44b138;  1 drivers
v0x24c5920_0 .net *"_ivl_23", 0 0, L_0x24c9040;  1 drivers
L_0x7f3b3d44b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24c5a00_0 .net/2u *"_ivl_24", 0 0, L_0x7f3b3d44b180;  1 drivers
v0x24c5ae0_0 .net *"_ivl_26", 0 0, L_0x24c90e0;  1 drivers
L_0x7f3b3d44b1c8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x24c5bc0_0 .net/2u *"_ivl_30", 1 0, L_0x7f3b3d44b1c8;  1 drivers
L_0x7f3b3d44b210 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x24c5ca0_0 .net/2u *"_ivl_32", 1 0, L_0x7f3b3d44b210;  1 drivers
v0x24c5d80_0 .net *"_ivl_4", 0 0, L_0x24c8840;  1 drivers
L_0x7f3b3d44b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24c5e60_0 .net/2u *"_ivl_6", 0 0, L_0x7f3b3d44b060;  1 drivers
v0x24c5f40_0 .net "busy", 0 0, L_0x24c9890;  alias, 1 drivers
v0x24c6000_0 .net "clk", 0 0, v0x24c7b00_0;  1 drivers
v0x24c60c0_0 .var "default_data", 15 0;
v0x24c61a0_0 .net "irq", 0 0, L_0x7f3b3d44b258;  alias, 1 drivers
L_0x7f3b3d44b2a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x24c6260_0 .net "irq_clear", 0 0, L_0x7f3b3d44b2a0;  1 drivers
v0x24c6320_0 .var "master_busy", 0 0;
v0x24c63e0_0 .net "master_mode", 0 0, v0x24c7c40_0;  1 drivers
v0x24c64a0_0 .var "master_rx_data_buffer", 15 0;
v0x24c6580_0 .var "master_rx_valid_buffer", 0 0;
v0x24c6640_0 .var "master_sclk_counter", 7 0;
v0x24c6720_0 .var "master_sclk_en", 0 0;
v0x24c67e0_0 .var "master_start_rx", 0 0;
v0x24c68a0_0 .var "master_start_tx", 0 0;
v0x24c6960_0 .var "master_tx_ready_buffer", 0 0;
v0x24c6a20_0 .net "miso", 0 0, v0x24c7d10_0;  1 drivers
v0x24c6ae0_0 .net "miso_out", 0 0, L_0x24c9270;  alias, 1 drivers
v0x24c6ba0_0 .net "mosi", 0 0, L_0x24c8e20;  alias, 1 drivers
v0x24c6c60_0 .net "mosi_in", 0 0, v0x24c7f50_0;  1 drivers
v0x24c6d20_0 .net "rst_n", 0 0, v0x24c8020_0;  1 drivers
v0x24c6de0_0 .net "rx_data", 15 0, L_0x24c9550;  alias, 1 drivers
v0x24c6ec0_0 .net "rx_valid", 0 0, L_0x24c9640;  alias, 1 drivers
v0x24c6f80_0 .net "sclk", 0 0, L_0x24c89e0;  alias, 1 drivers
v0x24c7040_0 .net "sclk_in", 0 0, v0x24c8360_0;  1 drivers
v0x24c7100_0 .var "slave_busy_buffer", 0 0;
v0x24c71c0_0 .var "slave_rx_data_buffer", 15 0;
v0x24c72a0_0 .var "slave_rx_valid_buffer", 0 0;
v0x24c7360_0 .var "slave_tx_ready_buffer", 0 0;
v0x24c7420_0 .net "ss_in", 0 0, v0x24c8430_0;  1 drivers
v0x24c74e0_0 .net "ss_n", 1 0, L_0x24c93b0;  alias, 1 drivers
v0x24c75c0_0 .net "tx_data", 15 0, v0x24c85d0_0;  1 drivers
v0x24c76a0_0 .net "tx_ready", 0 0, L_0x24c97a0;  alias, 1 drivers
v0x24c7760_0 .net "tx_valid", 0 0, L_0x24c97a0;  alias, 1 drivers
E_0x24895b0/0 .event negedge, v0x24c6d20_0;
E_0x24895b0/1 .event posedge, v0x24c6000_0;
E_0x24895b0 .event/or E_0x24895b0/0, E_0x24895b0/1;
L_0x24c8740 .part v0x24c6640_0, 7, 1;
L_0x24c8840 .functor MUXZ 1, L_0x7f3b3d44b018, L_0x24c8740, v0x24c6720_0, C4<>;
L_0x24c89e0 .functor MUXZ 1, L_0x7f3b3d44b060, L_0x24c8840, v0x24c7c40_0, C4<>;
L_0x24c8bc0 .part v0x24c85d0_0, 0, 1;
L_0x24c8ce0 .functor MUXZ 1, L_0x7f3b3d44b0a8, L_0x24c8bc0, v0x24c68a0_0, C4<>;
L_0x24c8e20 .functor MUXZ 1, L_0x7f3b3d44b0f0, L_0x24c8ce0, v0x24c7c40_0, C4<>;
L_0x24c9040 .part v0x24c60c0_0, 0, 1;
L_0x24c90e0 .functor MUXZ 1, L_0x7f3b3d44b180, L_0x24c9040, v0x24c7360_0, C4<>;
L_0x24c9270 .functor MUXZ 1, L_0x24c90e0, L_0x7f3b3d44b138, v0x24c7c40_0, C4<>;
L_0x24c93b0 .functor MUXZ 2, L_0x7f3b3d44b210, L_0x7f3b3d44b1c8, v0x24c7c40_0, C4<>;
L_0x24c9550 .functor MUXZ 16, v0x24c71c0_0, v0x24c64a0_0, v0x24c7c40_0, C4<>;
L_0x24c9640 .functor MUXZ 1, v0x24c72a0_0, v0x24c6580_0, v0x24c7c40_0, C4<>;
L_0x24c97a0 .functor MUXZ 1, v0x24c7360_0, v0x24c6960_0, v0x24c7c40_0, C4<>;
L_0x24c9890 .functor MUXZ 1, v0x24c7100_0, v0x24c6320_0, v0x24c7c40_0, C4<>;
    .scope S_0x247daf0;
T_0 ;
    %wait E_0x24895b0;
    %load/vec4 v0x24c6d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 42405, 0, 16;
    %assign/vec4 v0x24c60c0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x247daf0;
T_1 ;
    %wait E_0x24895b0;
    %load/vec4 v0x24c6d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c6320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c6720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c68a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c67e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x24c63e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x24c7760_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x24c6320_0;
    %nor/r;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24c68a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24c6320_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24c6720_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c68a0_0, 0;
T_1.5 ;
    %load/vec4 v0x24c6720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0x24c6640_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x24c6640_0, 0;
T_1.7 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x247daf0;
T_2 ;
    %wait E_0x24895b0;
    %load/vec4 v0x24c6d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c7100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c72a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c7360_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x24c63e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x24c7420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24c7100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24c7360_0, 0;
    %load/vec4 v0x24c60c0_0;
    %assign/vec4 v0x24c71c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x24c72a0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c7100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c72a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x24c7360_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x24519c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c7b00_0, 0, 1;
T_3.0 ;
    %delay 10000, 0;
    %load/vec4 v0x24c7b00_0;
    %inv;
    %store/vec4 v0x24c7b00_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x24519c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c8020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24c7c40_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x24c85d0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c7d10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c8360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c7f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24c8430_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24c8020_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 97 "$display", "=== SPI Dual Mode RTL Testbench Starting ===" {0 0 0};
    %vpi_call 2 98 "$display", "Configuration: Mode %d, %d-bit data, Dual mode", P_0x2498910, P_0x2498790 {0 0 0};
    %vpi_call 2 101 "$display", "--- Testing Master Mode ---" {0 0 0};
    %pushi/vec4 43605, 0, 16;
    %store/vec4 v0x24c85d0_0, 0, 16;
    %vpi_call 2 105 "$display", "TX Data: 0x%h", v0x24c85d0_0 {0 0 0};
    %delay 100000, 0;
    %delay 500000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c7c40_0, 0, 1;
    %vpi_call 2 111 "$display", "--- Switched to Slave Mode ---" {0 0 0};
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x24c8430_0, 0, 1;
    %vpi_call 2 116 "$display", "Slave selected - testing slave mode" {0 0 0};
    %pushi/vec4 16, 0, 32;
T_4.0 %dup/vec4;
    %cmpi/s 0, 0, 32;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %subi 1, 0, 32;
    %delay 25000, 0;
    %load/vec4 v0x24c8360_0;
    %inv;
    %store/vec4 v0x24c8360_0, 0, 1;
    %load/vec4 v0x24c8360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %vpi_func 2 123 "$random" 32 {0 0 0};
    %pushi/vec4 2, 0, 32;
    %mod/s;
    %pad/s 1;
    %store/vec4 v0x24c7f50_0, 0, 1;
T_4.2 ;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x24c8430_0, 0, 1;
    %vpi_call 2 129 "$display", "\342\234\223 Slave mode test complete" {0 0 0};
    %vpi_call 2 131 "$display", "=== All Dual Mode Tests Completed Successfully ===" {0 0 0};
    %vpi_call 2 132 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x24519c0;
T_5 ;
    %vpi_call 2 137 "$dumpfile", "spi_waveform.vcd" {0 0 0};
    %vpi_call 2 138 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x24519c0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "results/issue-dual_mode_test/dual_mode_test_tb.v";
    "results/issue-dual_mode_test/dual_mode_test.v";
