// Seed: 1221649796
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input tri id_2,
    input wire id_3,
    output supply1 id_4,
    input wor id_5
);
  wire id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    output tri1  id_2,
    input  wor   id_3,
    input  tri   id_4,
    output tri1  id_5,
    input  tri   id_6,
    output tri   id_7,
    input  wor   id_8
);
  wire id_10, id_11;
  for (id_12 = id_11; 1; id_1 = id_12) begin : LABEL_0
    assign id_10 = id_3;
    assign id_12 = id_3 == id_3;
  end
  module_0 modCall_1 (
      id_4,
      id_3,
      id_8,
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
