verilog xil_defaultlib --include "../../../../ov5640_single.srcs/sources_1/bd/system/ip/system_alinx_ov5640_0_0/src/ila_0/hdl/verilog" --include "../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/58e2/hdl" --include "../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/70cf/hdl" --include "../../../../ov5640_single.srcs/sources_1/bd/system/ip/system_processing_system7_0_0" --include "../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/8713/hdl" \
"../../../bd/system/ip/system_alinx_ov5640_0_0/src/ila_0/sim/ila_0.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/564b/src/cmos_8_16bit.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/564b/src/alinx_ov5640.v" \
"../../../bd/system/ip/system_alinx_ov5640_0_0/sim/system_alinx_ov5640_0_0.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/9097/src/mmcme2_drp.v" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_v_axi4s_vid_out_0_0/sim/system_v_axi4s_vid_out_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_xlconstant_1_0/sim/system_xlconstant_1_0.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tdata_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tuser_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tstrb_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tkeep_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tid_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tdest_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/tlast_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/hdl/top_system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_axis_subset_converter_0_1/sim/system_axis_subset_converter_0_1.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ipshared/c3bd/src/ax_pwm.v" \
"../../../bd/system/ipshared/c3bd/hdl/ax_pwm_v1_0_S00_AXI.v" \
"../../../bd/system/ipshared/c3bd/hdl/ax_pwm_v1_0.v" \
"../../../bd/system/ip/system_ax_pwm_0_0/sim/system_ax_pwm_0_0.v" \
"../../../bd/system/ip/system_util_vector_logic_0_0/sim/system_util_vector_logic_0_0.v" \
"../../../bd/system/ip/system_util_reduced_logic_0_0/sim/system_util_reduced_logic_0_0.v" \
"../../../bd/system/sim/system.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/AddWeighted.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/AXIvideo2Mat.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/Block_proc232.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/CvtColor.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/CvtColor_1.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/Duplicate.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/edge_detector_AXILiteS_s_axi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/edge_detector_fadlbW.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/edge_detector_fmumb6.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/edge_detector_fpeocq.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/edge_detector_maccud.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/edge_detector_macdEe.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/edge_detector_mulbkb.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/edge_detector_muxhbi.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/edge_detector_uitncg.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/fifo_w8_d7_A.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/fifo_w12_d2_A.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/Filter2D.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/Filter2D102.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/Filter2D102_k_bufeOg.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/Mat2AXIvideo.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/start_for_AddWeigudo.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/start_for_CvtColoqcK.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/start_for_CvtColovdy.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/start_for_DuplicarcU.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/start_for_Filter2sc4.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/start_for_Filter2tde.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/start_for_Mat2AXIwdI.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/start_for_threshopcA.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/thresholding.v" \
"../../../../ov5640_single.srcs/sources_1/bd/system/ipshared/120e/hdl/verilog/edge_detector.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_pc_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_cc_0/sim/system_auto_cc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
