
ddd.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000358c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  0000358c  00003620  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  00800068  00800068  00003628  2**0
                  ALLOC
  3 .stab         00003180  00000000  00000000  00003628  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001fe2  00000000  00000000  000067a8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  0000878a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  000088ea  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00008a79  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  0000aabe  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  0000bbbf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000cb44  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  0000ccc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0000cf86  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000d814  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 da 0a 	jmp	0x15b4	; 0x15b4 <__vector_1>
       8:	0c 94 0e 0b 	jmp	0x161c	; 0x161c <__vector_2>
       c:	0c 94 42 0b 	jmp	0x1684	; 0x1684 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 ec 0d 	jmp	0x1bd8	; 0x1bd8 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 40 07 	jmp	0xe80	; 0xe80 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	a4 37       	cpi	r26, 0x74	; 116
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	ec e8       	ldi	r30, 0x8C	; 140
      78:	f5 e3       	ldi	r31, 0x35	; 53
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 29 1a 	call	0x3452	; 0x3452 <main>
      8a:	0c 94 c4 1a 	jmp	0x3588	; 0x3588 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 5c 1a 	jmp	0x34b8	; 0x34b8 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 78 1a 	jmp	0x34f0	; 0x34f0 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 68 1a 	jmp	0x34d0	; 0x34d0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 84 1a 	jmp	0x3508	; 0x3508 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 68 1a 	jmp	0x34d0	; 0x34d0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 84 1a 	jmp	0x3508	; 0x3508 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 5c 1a 	jmp	0x34b8	; 0x34b8 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 78 1a 	jmp	0x34f0	; 0x34f0 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 64 1a 	jmp	0x34c8	; 0x34c8 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 80 1a 	jmp	0x3500	; 0x3500 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 68 1a 	jmp	0x34d0	; 0x34d0 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 84 1a 	jmp	0x3508	; 0x3508 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 68 1a 	jmp	0x34d0	; 0x34d0 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 84 1a 	jmp	0x3508	; 0x3508 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 68 1a 	jmp	0x34d0	; 0x34d0 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 84 1a 	jmp	0x3508	; 0x3508 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 6c 1a 	jmp	0x34d8	; 0x34d8 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 88 1a 	jmp	0x3510	; 0x3510 <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <ADC_init>:

void (*ADC_ptr)(void);


void ADC_init(const ADC_ConfigType * Config_Ptr)
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	00 d0       	rcall	.+0      	; 0xca4 <ADC_init+0x6>
     ca4:	cd b7       	in	r28, 0x3d	; 61
     ca6:	de b7       	in	r29, 0x3e	; 62
     ca8:	9a 83       	std	Y+2, r25	; 0x02
     caa:	89 83       	std	Y+1, r24	; 0x01
	//	ADC_REGS->ADCSRA_r.Bitfield.B7=0;  //DISABLE ADC

	ADC_REGS->ADMUX_r.Reg =((ADC_REGS->ADMUX_r.Reg) & 0x3F) | ((Config_Ptr->ref_volt) << 6); //SET REFERENCE VOLTAGE
     cac:	a4 e2       	ldi	r26, 0x24	; 36
     cae:	b0 e0       	ldi	r27, 0x00	; 0
     cb0:	e4 e2       	ldi	r30, 0x24	; 36
     cb2:	f0 e0       	ldi	r31, 0x00	; 0
     cb4:	83 81       	ldd	r24, Z+3	; 0x03
     cb6:	28 2f       	mov	r18, r24
     cb8:	2f 73       	andi	r18, 0x3F	; 63
     cba:	e9 81       	ldd	r30, Y+1	; 0x01
     cbc:	fa 81       	ldd	r31, Y+2	; 0x02
     cbe:	80 81       	ld	r24, Z
     cc0:	88 2f       	mov	r24, r24
     cc2:	90 e0       	ldi	r25, 0x00	; 0
     cc4:	00 24       	eor	r0, r0
     cc6:	96 95       	lsr	r25
     cc8:	87 95       	ror	r24
     cca:	07 94       	ror	r0
     ccc:	96 95       	lsr	r25
     cce:	87 95       	ror	r24
     cd0:	07 94       	ror	r0
     cd2:	98 2f       	mov	r25, r24
     cd4:	80 2d       	mov	r24, r0
     cd6:	82 2b       	or	r24, r18
     cd8:	13 96       	adiw	r26, 0x03	; 3
     cda:	8c 93       	st	X, r24

	ADC_REGS->ADCSRA_r.Reg = (ADC_REGS->ADCSRA_r.Reg & 0xF8) | ((Config_Ptr -> prescaler)); //set prescaler
     cdc:	a4 e2       	ldi	r26, 0x24	; 36
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	e4 e2       	ldi	r30, 0x24	; 36
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	82 81       	ldd	r24, Z+2	; 0x02
     ce6:	98 2f       	mov	r25, r24
     ce8:	98 7f       	andi	r25, 0xF8	; 248
     cea:	e9 81       	ldd	r30, Y+1	; 0x01
     cec:	fa 81       	ldd	r31, Y+2	; 0x02
     cee:	81 81       	ldd	r24, Z+1	; 0x01
     cf0:	89 2b       	or	r24, r25
     cf2:	12 96       	adiw	r26, 0x02	; 2
     cf4:	8c 93       	st	X, r24


	ADC_REGS->ADCSRA_r.Reg |= 1<<7; //ENABLE ADC
     cf6:	a4 e2       	ldi	r26, 0x24	; 36
     cf8:	b0 e0       	ldi	r27, 0x00	; 0
     cfa:	e4 e2       	ldi	r30, 0x24	; 36
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	82 81       	ldd	r24, Z+2	; 0x02
     d00:	80 68       	ori	r24, 0x80	; 128
     d02:	12 96       	adiw	r26, 0x02	; 2
     d04:	8c 93       	st	X, r24
     d06:	12 97       	sbiw	r26, 0x02	; 2


	if(Config_Ptr->LeftAdjust==LEFT_ADJUST)
     d08:	e9 81       	ldd	r30, Y+1	; 0x01
     d0a:	fa 81       	ldd	r31, Y+2	; 0x02
     d0c:	84 81       	ldd	r24, Z+4	; 0x04
     d0e:	81 30       	cpi	r24, 0x01	; 1
     d10:	a1 f4       	brne	.+40     	; 0xd3a <ADC_init+0x9c>
	{
		ADC_REGS->ADMUX_r.Bitfield.B5=Config_Ptr->LeftAdjust;  //set left or right adjust
     d12:	a4 e2       	ldi	r26, 0x24	; 36
     d14:	b0 e0       	ldi	r27, 0x00	; 0
     d16:	e9 81       	ldd	r30, Y+1	; 0x01
     d18:	fa 81       	ldd	r31, Y+2	; 0x02
     d1a:	84 81       	ldd	r24, Z+4	; 0x04
     d1c:	81 70       	andi	r24, 0x01	; 1
     d1e:	81 70       	andi	r24, 0x01	; 1
     d20:	98 2f       	mov	r25, r24
     d22:	92 95       	swap	r25
     d24:	99 0f       	add	r25, r25
     d26:	90 7e       	andi	r25, 0xE0	; 224
     d28:	13 96       	adiw	r26, 0x03	; 3
     d2a:	8c 91       	ld	r24, X
     d2c:	13 97       	sbiw	r26, 0x03	; 3
     d2e:	8f 7d       	andi	r24, 0xDF	; 223
     d30:	89 2b       	or	r24, r25
     d32:	13 96       	adiw	r26, 0x03	; 3
     d34:	8c 93       	st	X, r24
     d36:	13 97       	sbiw	r26, 0x03	; 3
     d38:	18 c0       	rjmp	.+48     	; 0xd6a <ADC_init+0xcc>
	}
	else if(Config_Ptr->LeftAdjust==RIGHT_ADJUST)
     d3a:	e9 81       	ldd	r30, Y+1	; 0x01
     d3c:	fa 81       	ldd	r31, Y+2	; 0x02
     d3e:	84 81       	ldd	r24, Z+4	; 0x04
     d40:	88 23       	and	r24, r24
     d42:	99 f4       	brne	.+38     	; 0xd6a <ADC_init+0xcc>
	{
		ADC_REGS->ADMUX_r.Bitfield.B5=Config_Ptr->LeftAdjust;  //set left or right adjust
     d44:	a4 e2       	ldi	r26, 0x24	; 36
     d46:	b0 e0       	ldi	r27, 0x00	; 0
     d48:	e9 81       	ldd	r30, Y+1	; 0x01
     d4a:	fa 81       	ldd	r31, Y+2	; 0x02
     d4c:	84 81       	ldd	r24, Z+4	; 0x04
     d4e:	81 70       	andi	r24, 0x01	; 1
     d50:	81 70       	andi	r24, 0x01	; 1
     d52:	98 2f       	mov	r25, r24
     d54:	92 95       	swap	r25
     d56:	99 0f       	add	r25, r25
     d58:	90 7e       	andi	r25, 0xE0	; 224
     d5a:	13 96       	adiw	r26, 0x03	; 3
     d5c:	8c 91       	ld	r24, X
     d5e:	13 97       	sbiw	r26, 0x03	; 3
     d60:	8f 7d       	andi	r24, 0xDF	; 223
     d62:	89 2b       	or	r24, r25
     d64:	13 96       	adiw	r26, 0x03	; 3
     d66:	8c 93       	st	X, r24
     d68:	13 97       	sbiw	r26, 0x03	; 3
	}


	if(Config_Ptr->AutoTrigger==ON)
     d6a:	e9 81       	ldd	r30, Y+1	; 0x01
     d6c:	fa 81       	ldd	r31, Y+2	; 0x02
     d6e:	82 81       	ldd	r24, Z+2	; 0x02
     d70:	81 30       	cpi	r24, 0x01	; 1
     d72:	99 f4       	brne	.+38     	; 0xd9a <ADC_init+0xfc>
	{
		ADC_REGS->ADCSRA_r.Bitfield.B5=Config_Ptr->AutoTrigger;
     d74:	a4 e2       	ldi	r26, 0x24	; 36
     d76:	b0 e0       	ldi	r27, 0x00	; 0
     d78:	e9 81       	ldd	r30, Y+1	; 0x01
     d7a:	fa 81       	ldd	r31, Y+2	; 0x02
     d7c:	82 81       	ldd	r24, Z+2	; 0x02
     d7e:	81 70       	andi	r24, 0x01	; 1
     d80:	81 70       	andi	r24, 0x01	; 1
     d82:	98 2f       	mov	r25, r24
     d84:	92 95       	swap	r25
     d86:	99 0f       	add	r25, r25
     d88:	90 7e       	andi	r25, 0xE0	; 224
     d8a:	12 96       	adiw	r26, 0x02	; 2
     d8c:	8c 91       	ld	r24, X
     d8e:	12 97       	sbiw	r26, 0x02	; 2
     d90:	8f 7d       	andi	r24, 0xDF	; 223
     d92:	89 2b       	or	r24, r25
     d94:	12 96       	adiw	r26, 0x02	; 2
     d96:	8c 93       	st	X, r24
     d98:	12 97       	sbiw	r26, 0x02	; 2

	}


}
     d9a:	0f 90       	pop	r0
     d9c:	0f 90       	pop	r0
     d9e:	cf 91       	pop	r28
     da0:	df 91       	pop	r29
     da2:	08 95       	ret

00000da4 <ADC_getDigitalValueSynchNonBlocking>:

uint16 ADC_getDigitalValueSynchNonBlocking(channel_num channel_num)
{
     da4:	df 93       	push	r29
     da6:	cf 93       	push	r28
     da8:	0f 92       	push	r0
     daa:	cd b7       	in	r28, 0x3d	; 61
     dac:	de b7       	in	r29, 0x3e	; 62
     dae:	89 83       	std	Y+1, r24	; 0x01
	//	channel_num &= 0x07; /* Input channel number must be from 0 --> 7 */

	ADC_REGS->ADMUX_r.Reg = (ADC_REGS->ADMUX_r.Reg & 0xE0); /* Clear first 5 bits in the ADMUX (channel number MUX4:0 bits) before set the required channel */
     db0:	a4 e2       	ldi	r26, 0x24	; 36
     db2:	b0 e0       	ldi	r27, 0x00	; 0
     db4:	e4 e2       	ldi	r30, 0x24	; 36
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	83 81       	ldd	r24, Z+3	; 0x03
     dba:	80 7e       	andi	r24, 0xE0	; 224
     dbc:	13 96       	adiw	r26, 0x03	; 3
     dbe:	8c 93       	st	X, r24

	ADC_REGS->ADMUX_r.Reg = ADC_REGS->ADMUX_r.Reg | channel_num; /* Choose the correct channel by setting the channel number in MUX4:0 bits */
     dc0:	a4 e2       	ldi	r26, 0x24	; 36
     dc2:	b0 e0       	ldi	r27, 0x00	; 0
     dc4:	e4 e2       	ldi	r30, 0x24	; 36
     dc6:	f0 e0       	ldi	r31, 0x00	; 0
     dc8:	93 81       	ldd	r25, Z+3	; 0x03
     dca:	89 81       	ldd	r24, Y+1	; 0x01
     dcc:	89 2b       	or	r24, r25
     dce:	13 96       	adiw	r26, 0x03	; 3
     dd0:	8c 93       	st	X, r24

	SET_BIT(ADC_REGS->ADCSRA_r.Reg,6); /* Start conversion write '1' to ADSC */
     dd2:	a4 e2       	ldi	r26, 0x24	; 36
     dd4:	b0 e0       	ldi	r27, 0x00	; 0
     dd6:	e4 e2       	ldi	r30, 0x24	; 36
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	82 81       	ldd	r24, Z+2	; 0x02
     ddc:	80 64       	ori	r24, 0x40	; 64
     dde:	12 96       	adiw	r26, 0x02	; 2
     de0:	8c 93       	st	X, r24
     de2:	12 97       	sbiw	r26, 0x02	; 2

	if(ADC_REGS->ADCSRA_r.Bitfield.B4 == 0)		/* Wait for conversion to complete, ADIF becomes '1' */
     de4:	e4 e2       	ldi	r30, 0x24	; 36
     de6:	f0 e0       	ldi	r31, 0x00	; 0
     de8:	82 81       	ldd	r24, Z+2	; 0x02
     dea:	80 71       	andi	r24, 0x10	; 16
     dec:	88 23       	and	r24, r24
     dee:	49 f4       	brne	.+18     	; 0xe02 <ADC_getDigitalValueSynchNonBlocking+0x5e>

	{
		SET_BIT(ADC_REGS->ADCSRA_r.Reg,4); /* Clear ADIF by write '1' to it :) */
     df0:	a4 e2       	ldi	r26, 0x24	; 36
     df2:	b0 e0       	ldi	r27, 0x00	; 0
     df4:	e4 e2       	ldi	r30, 0x24	; 36
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	82 81       	ldd	r24, Z+2	; 0x02
     dfa:	80 61       	ori	r24, 0x10	; 16
     dfc:	12 96       	adiw	r26, 0x02	; 2
     dfe:	8c 93       	st	X, r24
     e00:	12 97       	sbiw	r26, 0x02	; 2

	}

	return ADC_REGS->ADCL_r; /* Read the digital value from the data register */
     e02:	e4 e2       	ldi	r30, 0x24	; 36
     e04:	f0 e0       	ldi	r31, 0x00	; 0
     e06:	80 81       	ld	r24, Z
     e08:	91 81       	ldd	r25, Z+1	; 0x01

}
     e0a:	0f 90       	pop	r0
     e0c:	cf 91       	pop	r28
     e0e:	df 91       	pop	r29
     e10:	08 95       	ret

00000e12 <ADC_getDigitalValueAsynchCallBack>:


void ADC_getDigitalValueAsynchCallBack(channel_num channel_num,void(*ptrfn)(void))
{
     e12:	df 93       	push	r29
     e14:	cf 93       	push	r28
     e16:	00 d0       	rcall	.+0      	; 0xe18 <ADC_getDigitalValueAsynchCallBack+0x6>
     e18:	0f 92       	push	r0
     e1a:	cd b7       	in	r28, 0x3d	; 61
     e1c:	de b7       	in	r29, 0x3e	; 62
     e1e:	89 83       	std	Y+1, r24	; 0x01
     e20:	7b 83       	std	Y+3, r23	; 0x03
     e22:	6a 83       	std	Y+2, r22	; 0x02
	ADC_REGS->ADMUX_r.Reg = (ADC_REGS->ADMUX_r.Reg & 0xE0); /* Clear first 5 bits in the ADMUX (channel number MUX4:0 bits) before set the required channel */
     e24:	a4 e2       	ldi	r26, 0x24	; 36
     e26:	b0 e0       	ldi	r27, 0x00	; 0
     e28:	e4 e2       	ldi	r30, 0x24	; 36
     e2a:	f0 e0       	ldi	r31, 0x00	; 0
     e2c:	83 81       	ldd	r24, Z+3	; 0x03
     e2e:	80 7e       	andi	r24, 0xE0	; 224
     e30:	13 96       	adiw	r26, 0x03	; 3
     e32:	8c 93       	st	X, r24

	ADC_REGS->ADMUX_r.Reg = ADC_REGS->ADMUX_r.Reg | channel_num; /* Choose the correct channel by setting the channel number in MUX4:0 bits */
     e34:	a4 e2       	ldi	r26, 0x24	; 36
     e36:	b0 e0       	ldi	r27, 0x00	; 0
     e38:	e4 e2       	ldi	r30, 0x24	; 36
     e3a:	f0 e0       	ldi	r31, 0x00	; 0
     e3c:	93 81       	ldd	r25, Z+3	; 0x03
     e3e:	89 81       	ldd	r24, Y+1	; 0x01
     e40:	89 2b       	or	r24, r25
     e42:	13 96       	adiw	r26, 0x03	; 3
     e44:	8c 93       	st	X, r24

	SET_BIT(SREG,PIN7_ID);
     e46:	af e5       	ldi	r26, 0x5F	; 95
     e48:	b0 e0       	ldi	r27, 0x00	; 0
     e4a:	ef e5       	ldi	r30, 0x5F	; 95
     e4c:	f0 e0       	ldi	r31, 0x00	; 0
     e4e:	80 81       	ld	r24, Z
     e50:	80 68       	ori	r24, 0x80	; 128
     e52:	8c 93       	st	X, r24

	ADC_REGS->ADCSRA_r.Bitfield.B3=1;
     e54:	e4 e2       	ldi	r30, 0x24	; 36
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	82 81       	ldd	r24, Z+2	; 0x02
     e5a:	88 60       	ori	r24, 0x08	; 8
     e5c:	82 83       	std	Z+2, r24	; 0x02

	ADC_REGS->ADCSRA_r.Bitfield.B6=1;
     e5e:	e4 e2       	ldi	r30, 0x24	; 36
     e60:	f0 e0       	ldi	r31, 0x00	; 0
     e62:	82 81       	ldd	r24, Z+2	; 0x02
     e64:	80 64       	ori	r24, 0x40	; 64
     e66:	82 83       	std	Z+2, r24	; 0x02

	ADC_ptr=ptrfn;
     e68:	8a 81       	ldd	r24, Y+2	; 0x02
     e6a:	9b 81       	ldd	r25, Y+3	; 0x03
     e6c:	90 93 6d 00 	sts	0x006D, r25
     e70:	80 93 6c 00 	sts	0x006C, r24


}
     e74:	0f 90       	pop	r0
     e76:	0f 90       	pop	r0
     e78:	0f 90       	pop	r0
     e7a:	cf 91       	pop	r28
     e7c:	df 91       	pop	r29
     e7e:	08 95       	ret

00000e80 <__vector_16>:

void __vector_16 (void)
{
     e80:	1f 92       	push	r1
     e82:	0f 92       	push	r0
     e84:	0f b6       	in	r0, 0x3f	; 63
     e86:	0f 92       	push	r0
     e88:	11 24       	eor	r1, r1
     e8a:	2f 93       	push	r18
     e8c:	3f 93       	push	r19
     e8e:	4f 93       	push	r20
     e90:	5f 93       	push	r21
     e92:	6f 93       	push	r22
     e94:	7f 93       	push	r23
     e96:	8f 93       	push	r24
     e98:	9f 93       	push	r25
     e9a:	af 93       	push	r26
     e9c:	bf 93       	push	r27
     e9e:	ef 93       	push	r30
     ea0:	ff 93       	push	r31
     ea2:	df 93       	push	r29
     ea4:	cf 93       	push	r28
     ea6:	cd b7       	in	r28, 0x3d	; 61
     ea8:	de b7       	in	r29, 0x3e	; 62

	CLEAR_BIT(SREG,PIN7_ID);
     eaa:	af e5       	ldi	r26, 0x5F	; 95
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	ef e5       	ldi	r30, 0x5F	; 95
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	8f 77       	andi	r24, 0x7F	; 127
     eb6:	8c 93       	st	X, r24
	ADC_ptr();
     eb8:	e0 91 6c 00 	lds	r30, 0x006C
     ebc:	f0 91 6d 00 	lds	r31, 0x006D
     ec0:	09 95       	icall
	ADC_REGS->ADCSRA_r.Bitfield.B4=0;
     ec2:	e4 e2       	ldi	r30, 0x24	; 36
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	82 81       	ldd	r24, Z+2	; 0x02
     ec8:	8f 7e       	andi	r24, 0xEF	; 239
     eca:	82 83       	std	Z+2, r24	; 0x02

}
     ecc:	cf 91       	pop	r28
     ece:	df 91       	pop	r29
     ed0:	ff 91       	pop	r31
     ed2:	ef 91       	pop	r30
     ed4:	bf 91       	pop	r27
     ed6:	af 91       	pop	r26
     ed8:	9f 91       	pop	r25
     eda:	8f 91       	pop	r24
     edc:	7f 91       	pop	r23
     ede:	6f 91       	pop	r22
     ee0:	5f 91       	pop	r21
     ee2:	4f 91       	pop	r20
     ee4:	3f 91       	pop	r19
     ee6:	2f 91       	pop	r18
     ee8:	0f 90       	pop	r0
     eea:	0f be       	out	0x3f, r0	; 63
     eec:	0f 90       	pop	r0
     eee:	1f 90       	pop	r1
     ef0:	18 95       	reti

00000ef2 <DIO_voidSetPinDirection>:

#include <DIO_interface.h>


void DIO_voidSetPinDirection(Port_Def* ptr,uint8 Copy_u8PinId,uint8 Copy_u8Direction)
{
     ef2:	df 93       	push	r29
     ef4:	cf 93       	push	r28
     ef6:	00 d0       	rcall	.+0      	; 0xef8 <DIO_voidSetPinDirection+0x6>
     ef8:	00 d0       	rcall	.+0      	; 0xefa <DIO_voidSetPinDirection+0x8>
     efa:	00 d0       	rcall	.+0      	; 0xefc <DIO_voidSetPinDirection+0xa>
     efc:	cd b7       	in	r28, 0x3d	; 61
     efe:	de b7       	in	r29, 0x3e	; 62
     f00:	9a 83       	std	Y+2, r25	; 0x02
     f02:	89 83       	std	Y+1, r24	; 0x01
     f04:	6b 83       	std	Y+3, r22	; 0x03
     f06:	4c 83       	std	Y+4, r20	; 0x04

	switch (Copy_u8PinId)
     f08:	8b 81       	ldd	r24, Y+3	; 0x03
     f0a:	28 2f       	mov	r18, r24
     f0c:	30 e0       	ldi	r19, 0x00	; 0
     f0e:	3e 83       	std	Y+6, r19	; 0x06
     f10:	2d 83       	std	Y+5, r18	; 0x05
     f12:	8d 81       	ldd	r24, Y+5	; 0x05
     f14:	9e 81       	ldd	r25, Y+6	; 0x06
     f16:	83 30       	cpi	r24, 0x03	; 3
     f18:	91 05       	cpc	r25, r1
     f1a:	09 f4       	brne	.+2      	; 0xf1e <DIO_voidSetPinDirection+0x2c>
     f1c:	51 c0       	rjmp	.+162    	; 0xfc0 <DIO_voidSetPinDirection+0xce>
     f1e:	2d 81       	ldd	r18, Y+5	; 0x05
     f20:	3e 81       	ldd	r19, Y+6	; 0x06
     f22:	24 30       	cpi	r18, 0x04	; 4
     f24:	31 05       	cpc	r19, r1
     f26:	7c f4       	brge	.+30     	; 0xf46 <DIO_voidSetPinDirection+0x54>
     f28:	8d 81       	ldd	r24, Y+5	; 0x05
     f2a:	9e 81       	ldd	r25, Y+6	; 0x06
     f2c:	81 30       	cpi	r24, 0x01	; 1
     f2e:	91 05       	cpc	r25, r1
     f30:	71 f1       	breq	.+92     	; 0xf8e <DIO_voidSetPinDirection+0x9c>
     f32:	2d 81       	ldd	r18, Y+5	; 0x05
     f34:	3e 81       	ldd	r19, Y+6	; 0x06
     f36:	22 30       	cpi	r18, 0x02	; 2
     f38:	31 05       	cpc	r19, r1
     f3a:	ac f5       	brge	.+106    	; 0xfa6 <DIO_voidSetPinDirection+0xb4>
     f3c:	8d 81       	ldd	r24, Y+5	; 0x05
     f3e:	9e 81       	ldd	r25, Y+6	; 0x06
     f40:	00 97       	sbiw	r24, 0x00	; 0
     f42:	d1 f0       	breq	.+52     	; 0xf78 <DIO_voidSetPinDirection+0x86>
     f44:	81 c0       	rjmp	.+258    	; 0x1048 <DIO_voidSetPinDirection+0x156>
     f46:	2d 81       	ldd	r18, Y+5	; 0x05
     f48:	3e 81       	ldd	r19, Y+6	; 0x06
     f4a:	25 30       	cpi	r18, 0x05	; 5
     f4c:	31 05       	cpc	r19, r1
     f4e:	09 f4       	brne	.+2      	; 0xf52 <DIO_voidSetPinDirection+0x60>
     f50:	52 c0       	rjmp	.+164    	; 0xff6 <DIO_voidSetPinDirection+0x104>
     f52:	8d 81       	ldd	r24, Y+5	; 0x05
     f54:	9e 81       	ldd	r25, Y+6	; 0x06
     f56:	85 30       	cpi	r24, 0x05	; 5
     f58:	91 05       	cpc	r25, r1
     f5a:	0c f4       	brge	.+2      	; 0xf5e <DIO_voidSetPinDirection+0x6c>
     f5c:	3f c0       	rjmp	.+126    	; 0xfdc <DIO_voidSetPinDirection+0xea>
     f5e:	2d 81       	ldd	r18, Y+5	; 0x05
     f60:	3e 81       	ldd	r19, Y+6	; 0x06
     f62:	26 30       	cpi	r18, 0x06	; 6
     f64:	31 05       	cpc	r19, r1
     f66:	09 f4       	brne	.+2      	; 0xf6a <DIO_voidSetPinDirection+0x78>
     f68:	54 c0       	rjmp	.+168    	; 0x1012 <DIO_voidSetPinDirection+0x120>
     f6a:	8d 81       	ldd	r24, Y+5	; 0x05
     f6c:	9e 81       	ldd	r25, Y+6	; 0x06
     f6e:	87 30       	cpi	r24, 0x07	; 7
     f70:	91 05       	cpc	r25, r1
     f72:	09 f4       	brne	.+2      	; 0xf76 <DIO_voidSetPinDirection+0x84>
     f74:	5d c0       	rjmp	.+186    	; 0x1030 <DIO_voidSetPinDirection+0x13e>
     f76:	68 c0       	rjmp	.+208    	; 0x1048 <DIO_voidSetPinDirection+0x156>
	{
	case 0:
		ptr->DDR.Bitfield.B0=Copy_u8Direction;
     f78:	8c 81       	ldd	r24, Y+4	; 0x04
     f7a:	81 70       	andi	r24, 0x01	; 1
     f7c:	e9 81       	ldd	r30, Y+1	; 0x01
     f7e:	fa 81       	ldd	r31, Y+2	; 0x02
     f80:	98 2f       	mov	r25, r24
     f82:	91 70       	andi	r25, 0x01	; 1
     f84:	81 81       	ldd	r24, Z+1	; 0x01
     f86:	8e 7f       	andi	r24, 0xFE	; 254
     f88:	89 2b       	or	r24, r25
     f8a:	81 83       	std	Z+1, r24	; 0x01
     f8c:	5d c0       	rjmp	.+186    	; 0x1048 <DIO_voidSetPinDirection+0x156>
		break;
	case 1:
		ptr->DDR.Bitfield.B1=Copy_u8Direction;
     f8e:	8c 81       	ldd	r24, Y+4	; 0x04
     f90:	81 70       	andi	r24, 0x01	; 1
     f92:	e9 81       	ldd	r30, Y+1	; 0x01
     f94:	fa 81       	ldd	r31, Y+2	; 0x02
     f96:	81 70       	andi	r24, 0x01	; 1
     f98:	98 2f       	mov	r25, r24
     f9a:	99 0f       	add	r25, r25
     f9c:	81 81       	ldd	r24, Z+1	; 0x01
     f9e:	8d 7f       	andi	r24, 0xFD	; 253
     fa0:	89 2b       	or	r24, r25
     fa2:	81 83       	std	Z+1, r24	; 0x01
     fa4:	51 c0       	rjmp	.+162    	; 0x1048 <DIO_voidSetPinDirection+0x156>
		break;
	case 2:
		ptr->DDR.Bitfield.B2=Copy_u8Direction;
     fa6:	8c 81       	ldd	r24, Y+4	; 0x04
     fa8:	81 70       	andi	r24, 0x01	; 1
     faa:	e9 81       	ldd	r30, Y+1	; 0x01
     fac:	fa 81       	ldd	r31, Y+2	; 0x02
     fae:	81 70       	andi	r24, 0x01	; 1
     fb0:	98 2f       	mov	r25, r24
     fb2:	99 0f       	add	r25, r25
     fb4:	99 0f       	add	r25, r25
     fb6:	81 81       	ldd	r24, Z+1	; 0x01
     fb8:	8b 7f       	andi	r24, 0xFB	; 251
     fba:	89 2b       	or	r24, r25
     fbc:	81 83       	std	Z+1, r24	; 0x01
     fbe:	44 c0       	rjmp	.+136    	; 0x1048 <DIO_voidSetPinDirection+0x156>
		break;
	case 3:
		ptr->DDR.Bitfield.B3=Copy_u8Direction;
     fc0:	8c 81       	ldd	r24, Y+4	; 0x04
     fc2:	81 70       	andi	r24, 0x01	; 1
     fc4:	e9 81       	ldd	r30, Y+1	; 0x01
     fc6:	fa 81       	ldd	r31, Y+2	; 0x02
     fc8:	81 70       	andi	r24, 0x01	; 1
     fca:	98 2f       	mov	r25, r24
     fcc:	99 0f       	add	r25, r25
     fce:	99 0f       	add	r25, r25
     fd0:	99 0f       	add	r25, r25
     fd2:	81 81       	ldd	r24, Z+1	; 0x01
     fd4:	87 7f       	andi	r24, 0xF7	; 247
     fd6:	89 2b       	or	r24, r25
     fd8:	81 83       	std	Z+1, r24	; 0x01
     fda:	36 c0       	rjmp	.+108    	; 0x1048 <DIO_voidSetPinDirection+0x156>
		break;
	case 4:
		ptr->DDR.Bitfield.B4=Copy_u8Direction;
     fdc:	8c 81       	ldd	r24, Y+4	; 0x04
     fde:	81 70       	andi	r24, 0x01	; 1
     fe0:	e9 81       	ldd	r30, Y+1	; 0x01
     fe2:	fa 81       	ldd	r31, Y+2	; 0x02
     fe4:	81 70       	andi	r24, 0x01	; 1
     fe6:	98 2f       	mov	r25, r24
     fe8:	92 95       	swap	r25
     fea:	90 7f       	andi	r25, 0xF0	; 240
     fec:	81 81       	ldd	r24, Z+1	; 0x01
     fee:	8f 7e       	andi	r24, 0xEF	; 239
     ff0:	89 2b       	or	r24, r25
     ff2:	81 83       	std	Z+1, r24	; 0x01
     ff4:	29 c0       	rjmp	.+82     	; 0x1048 <DIO_voidSetPinDirection+0x156>
		break;
	case 5:
		ptr->DDR.Bitfield.B5=Copy_u8Direction;
     ff6:	8c 81       	ldd	r24, Y+4	; 0x04
     ff8:	81 70       	andi	r24, 0x01	; 1
     ffa:	e9 81       	ldd	r30, Y+1	; 0x01
     ffc:	fa 81       	ldd	r31, Y+2	; 0x02
     ffe:	81 70       	andi	r24, 0x01	; 1
    1000:	98 2f       	mov	r25, r24
    1002:	92 95       	swap	r25
    1004:	99 0f       	add	r25, r25
    1006:	90 7e       	andi	r25, 0xE0	; 224
    1008:	81 81       	ldd	r24, Z+1	; 0x01
    100a:	8f 7d       	andi	r24, 0xDF	; 223
    100c:	89 2b       	or	r24, r25
    100e:	81 83       	std	Z+1, r24	; 0x01
    1010:	1b c0       	rjmp	.+54     	; 0x1048 <DIO_voidSetPinDirection+0x156>
		break;
	case 6:
		ptr->DDR.Bitfield.B6=Copy_u8Direction;
    1012:	8c 81       	ldd	r24, Y+4	; 0x04
    1014:	81 70       	andi	r24, 0x01	; 1
    1016:	e9 81       	ldd	r30, Y+1	; 0x01
    1018:	fa 81       	ldd	r31, Y+2	; 0x02
    101a:	81 70       	andi	r24, 0x01	; 1
    101c:	98 2f       	mov	r25, r24
    101e:	92 95       	swap	r25
    1020:	99 0f       	add	r25, r25
    1022:	99 0f       	add	r25, r25
    1024:	90 7c       	andi	r25, 0xC0	; 192
    1026:	81 81       	ldd	r24, Z+1	; 0x01
    1028:	8f 7b       	andi	r24, 0xBF	; 191
    102a:	89 2b       	or	r24, r25
    102c:	81 83       	std	Z+1, r24	; 0x01
    102e:	0c c0       	rjmp	.+24     	; 0x1048 <DIO_voidSetPinDirection+0x156>
		break;
	case 7:
		ptr->DDR.Bitfield.B7=Copy_u8Direction;
    1030:	8c 81       	ldd	r24, Y+4	; 0x04
    1032:	81 70       	andi	r24, 0x01	; 1
    1034:	e9 81       	ldd	r30, Y+1	; 0x01
    1036:	fa 81       	ldd	r31, Y+2	; 0x02
    1038:	98 2f       	mov	r25, r24
    103a:	97 95       	ror	r25
    103c:	99 27       	eor	r25, r25
    103e:	97 95       	ror	r25
    1040:	81 81       	ldd	r24, Z+1	; 0x01
    1042:	8f 77       	andi	r24, 0x7F	; 127
    1044:	89 2b       	or	r24, r25
    1046:	81 83       	std	Z+1, r24	; 0x01
		break;

	}
}
    1048:	26 96       	adiw	r28, 0x06	; 6
    104a:	0f b6       	in	r0, 0x3f	; 63
    104c:	f8 94       	cli
    104e:	de bf       	out	0x3e, r29	; 62
    1050:	0f be       	out	0x3f, r0	; 63
    1052:	cd bf       	out	0x3d, r28	; 61
    1054:	cf 91       	pop	r28
    1056:	df 91       	pop	r29
    1058:	08 95       	ret

0000105a <DIO_voidSetPinValue>:



void DIO_voidSetPinValue(Port_Def* ptr,uint8 Copy_u8PinId,uint8 Copy_u8Value)
{
    105a:	df 93       	push	r29
    105c:	cf 93       	push	r28
    105e:	00 d0       	rcall	.+0      	; 0x1060 <DIO_voidSetPinValue+0x6>
    1060:	00 d0       	rcall	.+0      	; 0x1062 <DIO_voidSetPinValue+0x8>
    1062:	00 d0       	rcall	.+0      	; 0x1064 <DIO_voidSetPinValue+0xa>
    1064:	cd b7       	in	r28, 0x3d	; 61
    1066:	de b7       	in	r29, 0x3e	; 62
    1068:	9a 83       	std	Y+2, r25	; 0x02
    106a:	89 83       	std	Y+1, r24	; 0x01
    106c:	6b 83       	std	Y+3, r22	; 0x03
    106e:	4c 83       	std	Y+4, r20	; 0x04

	switch (Copy_u8PinId)
    1070:	8b 81       	ldd	r24, Y+3	; 0x03
    1072:	28 2f       	mov	r18, r24
    1074:	30 e0       	ldi	r19, 0x00	; 0
    1076:	3e 83       	std	Y+6, r19	; 0x06
    1078:	2d 83       	std	Y+5, r18	; 0x05
    107a:	8d 81       	ldd	r24, Y+5	; 0x05
    107c:	9e 81       	ldd	r25, Y+6	; 0x06
    107e:	83 30       	cpi	r24, 0x03	; 3
    1080:	91 05       	cpc	r25, r1
    1082:	09 f4       	brne	.+2      	; 0x1086 <DIO_voidSetPinValue+0x2c>
    1084:	51 c0       	rjmp	.+162    	; 0x1128 <DIO_voidSetPinValue+0xce>
    1086:	2d 81       	ldd	r18, Y+5	; 0x05
    1088:	3e 81       	ldd	r19, Y+6	; 0x06
    108a:	24 30       	cpi	r18, 0x04	; 4
    108c:	31 05       	cpc	r19, r1
    108e:	7c f4       	brge	.+30     	; 0x10ae <DIO_voidSetPinValue+0x54>
    1090:	8d 81       	ldd	r24, Y+5	; 0x05
    1092:	9e 81       	ldd	r25, Y+6	; 0x06
    1094:	81 30       	cpi	r24, 0x01	; 1
    1096:	91 05       	cpc	r25, r1
    1098:	71 f1       	breq	.+92     	; 0x10f6 <DIO_voidSetPinValue+0x9c>
    109a:	2d 81       	ldd	r18, Y+5	; 0x05
    109c:	3e 81       	ldd	r19, Y+6	; 0x06
    109e:	22 30       	cpi	r18, 0x02	; 2
    10a0:	31 05       	cpc	r19, r1
    10a2:	ac f5       	brge	.+106    	; 0x110e <DIO_voidSetPinValue+0xb4>
    10a4:	8d 81       	ldd	r24, Y+5	; 0x05
    10a6:	9e 81       	ldd	r25, Y+6	; 0x06
    10a8:	00 97       	sbiw	r24, 0x00	; 0
    10aa:	d1 f0       	breq	.+52     	; 0x10e0 <DIO_voidSetPinValue+0x86>
    10ac:	81 c0       	rjmp	.+258    	; 0x11b0 <DIO_voidSetPinValue+0x156>
    10ae:	2d 81       	ldd	r18, Y+5	; 0x05
    10b0:	3e 81       	ldd	r19, Y+6	; 0x06
    10b2:	25 30       	cpi	r18, 0x05	; 5
    10b4:	31 05       	cpc	r19, r1
    10b6:	09 f4       	brne	.+2      	; 0x10ba <DIO_voidSetPinValue+0x60>
    10b8:	52 c0       	rjmp	.+164    	; 0x115e <DIO_voidSetPinValue+0x104>
    10ba:	8d 81       	ldd	r24, Y+5	; 0x05
    10bc:	9e 81       	ldd	r25, Y+6	; 0x06
    10be:	85 30       	cpi	r24, 0x05	; 5
    10c0:	91 05       	cpc	r25, r1
    10c2:	0c f4       	brge	.+2      	; 0x10c6 <DIO_voidSetPinValue+0x6c>
    10c4:	3f c0       	rjmp	.+126    	; 0x1144 <DIO_voidSetPinValue+0xea>
    10c6:	2d 81       	ldd	r18, Y+5	; 0x05
    10c8:	3e 81       	ldd	r19, Y+6	; 0x06
    10ca:	26 30       	cpi	r18, 0x06	; 6
    10cc:	31 05       	cpc	r19, r1
    10ce:	09 f4       	brne	.+2      	; 0x10d2 <DIO_voidSetPinValue+0x78>
    10d0:	54 c0       	rjmp	.+168    	; 0x117a <DIO_voidSetPinValue+0x120>
    10d2:	8d 81       	ldd	r24, Y+5	; 0x05
    10d4:	9e 81       	ldd	r25, Y+6	; 0x06
    10d6:	87 30       	cpi	r24, 0x07	; 7
    10d8:	91 05       	cpc	r25, r1
    10da:	09 f4       	brne	.+2      	; 0x10de <DIO_voidSetPinValue+0x84>
    10dc:	5d c0       	rjmp	.+186    	; 0x1198 <DIO_voidSetPinValue+0x13e>
    10de:	68 c0       	rjmp	.+208    	; 0x11b0 <DIO_voidSetPinValue+0x156>
	{
	case 0:
		ptr->PORT.Bitfield.B0=Copy_u8Value;
    10e0:	8c 81       	ldd	r24, Y+4	; 0x04
    10e2:	81 70       	andi	r24, 0x01	; 1
    10e4:	e9 81       	ldd	r30, Y+1	; 0x01
    10e6:	fa 81       	ldd	r31, Y+2	; 0x02
    10e8:	98 2f       	mov	r25, r24
    10ea:	91 70       	andi	r25, 0x01	; 1
    10ec:	82 81       	ldd	r24, Z+2	; 0x02
    10ee:	8e 7f       	andi	r24, 0xFE	; 254
    10f0:	89 2b       	or	r24, r25
    10f2:	82 83       	std	Z+2, r24	; 0x02
    10f4:	5d c0       	rjmp	.+186    	; 0x11b0 <DIO_voidSetPinValue+0x156>
		break;
	case 1:
		ptr->PORT.Bitfield.B1=Copy_u8Value;
    10f6:	8c 81       	ldd	r24, Y+4	; 0x04
    10f8:	81 70       	andi	r24, 0x01	; 1
    10fa:	e9 81       	ldd	r30, Y+1	; 0x01
    10fc:	fa 81       	ldd	r31, Y+2	; 0x02
    10fe:	81 70       	andi	r24, 0x01	; 1
    1100:	98 2f       	mov	r25, r24
    1102:	99 0f       	add	r25, r25
    1104:	82 81       	ldd	r24, Z+2	; 0x02
    1106:	8d 7f       	andi	r24, 0xFD	; 253
    1108:	89 2b       	or	r24, r25
    110a:	82 83       	std	Z+2, r24	; 0x02
    110c:	51 c0       	rjmp	.+162    	; 0x11b0 <DIO_voidSetPinValue+0x156>
		break;
	case 2:
		ptr->PORT.Bitfield.B2=Copy_u8Value;
    110e:	8c 81       	ldd	r24, Y+4	; 0x04
    1110:	81 70       	andi	r24, 0x01	; 1
    1112:	e9 81       	ldd	r30, Y+1	; 0x01
    1114:	fa 81       	ldd	r31, Y+2	; 0x02
    1116:	81 70       	andi	r24, 0x01	; 1
    1118:	98 2f       	mov	r25, r24
    111a:	99 0f       	add	r25, r25
    111c:	99 0f       	add	r25, r25
    111e:	82 81       	ldd	r24, Z+2	; 0x02
    1120:	8b 7f       	andi	r24, 0xFB	; 251
    1122:	89 2b       	or	r24, r25
    1124:	82 83       	std	Z+2, r24	; 0x02
    1126:	44 c0       	rjmp	.+136    	; 0x11b0 <DIO_voidSetPinValue+0x156>
		break;
	case 3:
		ptr->PORT.Bitfield.B3=Copy_u8Value;
    1128:	8c 81       	ldd	r24, Y+4	; 0x04
    112a:	81 70       	andi	r24, 0x01	; 1
    112c:	e9 81       	ldd	r30, Y+1	; 0x01
    112e:	fa 81       	ldd	r31, Y+2	; 0x02
    1130:	81 70       	andi	r24, 0x01	; 1
    1132:	98 2f       	mov	r25, r24
    1134:	99 0f       	add	r25, r25
    1136:	99 0f       	add	r25, r25
    1138:	99 0f       	add	r25, r25
    113a:	82 81       	ldd	r24, Z+2	; 0x02
    113c:	87 7f       	andi	r24, 0xF7	; 247
    113e:	89 2b       	or	r24, r25
    1140:	82 83       	std	Z+2, r24	; 0x02
    1142:	36 c0       	rjmp	.+108    	; 0x11b0 <DIO_voidSetPinValue+0x156>
		break;
	case 4:
		ptr->PORT.Bitfield.B4=Copy_u8Value;
    1144:	8c 81       	ldd	r24, Y+4	; 0x04
    1146:	81 70       	andi	r24, 0x01	; 1
    1148:	e9 81       	ldd	r30, Y+1	; 0x01
    114a:	fa 81       	ldd	r31, Y+2	; 0x02
    114c:	81 70       	andi	r24, 0x01	; 1
    114e:	98 2f       	mov	r25, r24
    1150:	92 95       	swap	r25
    1152:	90 7f       	andi	r25, 0xF0	; 240
    1154:	82 81       	ldd	r24, Z+2	; 0x02
    1156:	8f 7e       	andi	r24, 0xEF	; 239
    1158:	89 2b       	or	r24, r25
    115a:	82 83       	std	Z+2, r24	; 0x02
    115c:	29 c0       	rjmp	.+82     	; 0x11b0 <DIO_voidSetPinValue+0x156>
		break;
	case 5:
		ptr->PORT.Bitfield.B5=Copy_u8Value;
    115e:	8c 81       	ldd	r24, Y+4	; 0x04
    1160:	81 70       	andi	r24, 0x01	; 1
    1162:	e9 81       	ldd	r30, Y+1	; 0x01
    1164:	fa 81       	ldd	r31, Y+2	; 0x02
    1166:	81 70       	andi	r24, 0x01	; 1
    1168:	98 2f       	mov	r25, r24
    116a:	92 95       	swap	r25
    116c:	99 0f       	add	r25, r25
    116e:	90 7e       	andi	r25, 0xE0	; 224
    1170:	82 81       	ldd	r24, Z+2	; 0x02
    1172:	8f 7d       	andi	r24, 0xDF	; 223
    1174:	89 2b       	or	r24, r25
    1176:	82 83       	std	Z+2, r24	; 0x02
    1178:	1b c0       	rjmp	.+54     	; 0x11b0 <DIO_voidSetPinValue+0x156>
		break;
	case 6:
		ptr->PORT.Bitfield.B6=Copy_u8Value;
    117a:	8c 81       	ldd	r24, Y+4	; 0x04
    117c:	81 70       	andi	r24, 0x01	; 1
    117e:	e9 81       	ldd	r30, Y+1	; 0x01
    1180:	fa 81       	ldd	r31, Y+2	; 0x02
    1182:	81 70       	andi	r24, 0x01	; 1
    1184:	98 2f       	mov	r25, r24
    1186:	92 95       	swap	r25
    1188:	99 0f       	add	r25, r25
    118a:	99 0f       	add	r25, r25
    118c:	90 7c       	andi	r25, 0xC0	; 192
    118e:	82 81       	ldd	r24, Z+2	; 0x02
    1190:	8f 7b       	andi	r24, 0xBF	; 191
    1192:	89 2b       	or	r24, r25
    1194:	82 83       	std	Z+2, r24	; 0x02
    1196:	0c c0       	rjmp	.+24     	; 0x11b0 <DIO_voidSetPinValue+0x156>
		break;
	case 7:
		ptr->PORT.Bitfield.B7=Copy_u8Value;
    1198:	8c 81       	ldd	r24, Y+4	; 0x04
    119a:	81 70       	andi	r24, 0x01	; 1
    119c:	e9 81       	ldd	r30, Y+1	; 0x01
    119e:	fa 81       	ldd	r31, Y+2	; 0x02
    11a0:	98 2f       	mov	r25, r24
    11a2:	97 95       	ror	r25
    11a4:	99 27       	eor	r25, r25
    11a6:	97 95       	ror	r25
    11a8:	82 81       	ldd	r24, Z+2	; 0x02
    11aa:	8f 77       	andi	r24, 0x7F	; 127
    11ac:	89 2b       	or	r24, r25
    11ae:	82 83       	std	Z+2, r24	; 0x02
		break;

	}
}
    11b0:	26 96       	adiw	r28, 0x06	; 6
    11b2:	0f b6       	in	r0, 0x3f	; 63
    11b4:	f8 94       	cli
    11b6:	de bf       	out	0x3e, r29	; 62
    11b8:	0f be       	out	0x3f, r0	; 63
    11ba:	cd bf       	out	0x3d, r28	; 61
    11bc:	cf 91       	pop	r28
    11be:	df 91       	pop	r29
    11c0:	08 95       	ret

000011c2 <DIO_voidGetPinValue>:

uint8 DIO_voidGetPinValue(Port_Def* ptr,uint8 Copy_u8PinId)
{
    11c2:	df 93       	push	r29
    11c4:	cf 93       	push	r28
    11c6:	00 d0       	rcall	.+0      	; 0x11c8 <DIO_voidGetPinValue+0x6>
    11c8:	00 d0       	rcall	.+0      	; 0x11ca <DIO_voidGetPinValue+0x8>
    11ca:	00 d0       	rcall	.+0      	; 0x11cc <DIO_voidGetPinValue+0xa>
    11cc:	cd b7       	in	r28, 0x3d	; 61
    11ce:	de b7       	in	r29, 0x3e	; 62
    11d0:	9b 83       	std	Y+3, r25	; 0x03
    11d2:	8a 83       	std	Y+2, r24	; 0x02
    11d4:	6c 83       	std	Y+4, r22	; 0x04
	uint8 value=0;
    11d6:	19 82       	std	Y+1, r1	; 0x01

	switch (Copy_u8PinId)
    11d8:	8c 81       	ldd	r24, Y+4	; 0x04
    11da:	28 2f       	mov	r18, r24
    11dc:	30 e0       	ldi	r19, 0x00	; 0
    11de:	3e 83       	std	Y+6, r19	; 0x06
    11e0:	2d 83       	std	Y+5, r18	; 0x05
    11e2:	8d 81       	ldd	r24, Y+5	; 0x05
    11e4:	9e 81       	ldd	r25, Y+6	; 0x06
    11e6:	83 30       	cpi	r24, 0x03	; 3
    11e8:	91 05       	cpc	r25, r1
    11ea:	09 f4       	brne	.+2      	; 0x11ee <DIO_voidGetPinValue+0x2c>
    11ec:	3e c0       	rjmp	.+124    	; 0x126a <DIO_voidGetPinValue+0xa8>
    11ee:	2d 81       	ldd	r18, Y+5	; 0x05
    11f0:	3e 81       	ldd	r19, Y+6	; 0x06
    11f2:	24 30       	cpi	r18, 0x04	; 4
    11f4:	31 05       	cpc	r19, r1
    11f6:	7c f4       	brge	.+30     	; 0x1216 <DIO_voidGetPinValue+0x54>
    11f8:	8d 81       	ldd	r24, Y+5	; 0x05
    11fa:	9e 81       	ldd	r25, Y+6	; 0x06
    11fc:	81 30       	cpi	r24, 0x01	; 1
    11fe:	91 05       	cpc	r25, r1
    1200:	29 f1       	breq	.+74     	; 0x124c <DIO_voidGetPinValue+0x8a>
    1202:	2d 81       	ldd	r18, Y+5	; 0x05
    1204:	3e 81       	ldd	r19, Y+6	; 0x06
    1206:	22 30       	cpi	r18, 0x02	; 2
    1208:	31 05       	cpc	r19, r1
    120a:	3c f5       	brge	.+78     	; 0x125a <DIO_voidGetPinValue+0x98>
    120c:	8d 81       	ldd	r24, Y+5	; 0x05
    120e:	9e 81       	ldd	r25, Y+6	; 0x06
    1210:	00 97       	sbiw	r24, 0x00	; 0
    1212:	b1 f0       	breq	.+44     	; 0x1240 <DIO_voidGetPinValue+0x7e>
    1214:	55 c0       	rjmp	.+170    	; 0x12c0 <DIO_voidGetPinValue+0xfe>
    1216:	2d 81       	ldd	r18, Y+5	; 0x05
    1218:	3e 81       	ldd	r19, Y+6	; 0x06
    121a:	25 30       	cpi	r18, 0x05	; 5
    121c:	31 05       	cpc	r19, r1
    121e:	b1 f1       	breq	.+108    	; 0x128c <DIO_voidGetPinValue+0xca>
    1220:	8d 81       	ldd	r24, Y+5	; 0x05
    1222:	9e 81       	ldd	r25, Y+6	; 0x06
    1224:	85 30       	cpi	r24, 0x05	; 5
    1226:	91 05       	cpc	r25, r1
    1228:	4c f1       	brlt	.+82     	; 0x127c <DIO_voidGetPinValue+0xba>
    122a:	2d 81       	ldd	r18, Y+5	; 0x05
    122c:	3e 81       	ldd	r19, Y+6	; 0x06
    122e:	26 30       	cpi	r18, 0x06	; 6
    1230:	31 05       	cpc	r19, r1
    1232:	a9 f1       	breq	.+106    	; 0x129e <DIO_voidGetPinValue+0xdc>
    1234:	8d 81       	ldd	r24, Y+5	; 0x05
    1236:	9e 81       	ldd	r25, Y+6	; 0x06
    1238:	87 30       	cpi	r24, 0x07	; 7
    123a:	91 05       	cpc	r25, r1
    123c:	d1 f1       	breq	.+116    	; 0x12b2 <DIO_voidGetPinValue+0xf0>
    123e:	40 c0       	rjmp	.+128    	; 0x12c0 <DIO_voidGetPinValue+0xfe>
	{
	case 0:
		value=ptr->Pin.Bitfield.B0;
    1240:	ea 81       	ldd	r30, Y+2	; 0x02
    1242:	fb 81       	ldd	r31, Y+3	; 0x03
    1244:	80 81       	ld	r24, Z
    1246:	81 70       	andi	r24, 0x01	; 1
    1248:	89 83       	std	Y+1, r24	; 0x01
    124a:	3a c0       	rjmp	.+116    	; 0x12c0 <DIO_voidGetPinValue+0xfe>
		break;
	case 1:
		value=ptr->Pin.Bitfield.B1;
    124c:	ea 81       	ldd	r30, Y+2	; 0x02
    124e:	fb 81       	ldd	r31, Y+3	; 0x03
    1250:	80 81       	ld	r24, Z
    1252:	86 95       	lsr	r24
    1254:	81 70       	andi	r24, 0x01	; 1
    1256:	89 83       	std	Y+1, r24	; 0x01
    1258:	33 c0       	rjmp	.+102    	; 0x12c0 <DIO_voidGetPinValue+0xfe>
		break;
	case 2:
		value=ptr->Pin.Bitfield.B2;
    125a:	ea 81       	ldd	r30, Y+2	; 0x02
    125c:	fb 81       	ldd	r31, Y+3	; 0x03
    125e:	80 81       	ld	r24, Z
    1260:	86 95       	lsr	r24
    1262:	86 95       	lsr	r24
    1264:	81 70       	andi	r24, 0x01	; 1
    1266:	89 83       	std	Y+1, r24	; 0x01
    1268:	2b c0       	rjmp	.+86     	; 0x12c0 <DIO_voidGetPinValue+0xfe>
		break;
	case 3:
		value=ptr->Pin.Bitfield.B3;
    126a:	ea 81       	ldd	r30, Y+2	; 0x02
    126c:	fb 81       	ldd	r31, Y+3	; 0x03
    126e:	80 81       	ld	r24, Z
    1270:	86 95       	lsr	r24
    1272:	86 95       	lsr	r24
    1274:	86 95       	lsr	r24
    1276:	81 70       	andi	r24, 0x01	; 1
    1278:	89 83       	std	Y+1, r24	; 0x01
    127a:	22 c0       	rjmp	.+68     	; 0x12c0 <DIO_voidGetPinValue+0xfe>
		break;
	case 4:
		value=ptr->Pin.Bitfield.B4;
    127c:	ea 81       	ldd	r30, Y+2	; 0x02
    127e:	fb 81       	ldd	r31, Y+3	; 0x03
    1280:	80 81       	ld	r24, Z
    1282:	82 95       	swap	r24
    1284:	8f 70       	andi	r24, 0x0F	; 15
    1286:	81 70       	andi	r24, 0x01	; 1
    1288:	89 83       	std	Y+1, r24	; 0x01
    128a:	1a c0       	rjmp	.+52     	; 0x12c0 <DIO_voidGetPinValue+0xfe>
		break;
	case 5:
		value=ptr->Pin.Bitfield.B5;
    128c:	ea 81       	ldd	r30, Y+2	; 0x02
    128e:	fb 81       	ldd	r31, Y+3	; 0x03
    1290:	80 81       	ld	r24, Z
    1292:	82 95       	swap	r24
    1294:	86 95       	lsr	r24
    1296:	87 70       	andi	r24, 0x07	; 7
    1298:	81 70       	andi	r24, 0x01	; 1
    129a:	89 83       	std	Y+1, r24	; 0x01
    129c:	11 c0       	rjmp	.+34     	; 0x12c0 <DIO_voidGetPinValue+0xfe>
		break;
	case 6:
		value=ptr->Pin.Bitfield.B6;
    129e:	ea 81       	ldd	r30, Y+2	; 0x02
    12a0:	fb 81       	ldd	r31, Y+3	; 0x03
    12a2:	80 81       	ld	r24, Z
    12a4:	82 95       	swap	r24
    12a6:	86 95       	lsr	r24
    12a8:	86 95       	lsr	r24
    12aa:	83 70       	andi	r24, 0x03	; 3
    12ac:	81 70       	andi	r24, 0x01	; 1
    12ae:	89 83       	std	Y+1, r24	; 0x01
    12b0:	07 c0       	rjmp	.+14     	; 0x12c0 <DIO_voidGetPinValue+0xfe>
		break;
	case 7:
		value=ptr->Pin.Bitfield.B7;
    12b2:	ea 81       	ldd	r30, Y+2	; 0x02
    12b4:	fb 81       	ldd	r31, Y+3	; 0x03
    12b6:	80 81       	ld	r24, Z
    12b8:	88 1f       	adc	r24, r24
    12ba:	88 27       	eor	r24, r24
    12bc:	88 1f       	adc	r24, r24
    12be:	89 83       	std	Y+1, r24	; 0x01
		break;
	}

	return value;
    12c0:	89 81       	ldd	r24, Y+1	; 0x01
}
    12c2:	26 96       	adiw	r28, 0x06	; 6
    12c4:	0f b6       	in	r0, 0x3f	; 63
    12c6:	f8 94       	cli
    12c8:	de bf       	out	0x3e, r29	; 62
    12ca:	0f be       	out	0x3f, r0	; 63
    12cc:	cd bf       	out	0x3d, r28	; 61
    12ce:	cf 91       	pop	r28
    12d0:	df 91       	pop	r29
    12d2:	08 95       	ret

000012d4 <DIO_voidSetPortDirection>:


void DIO_voidSetPortDirection(Port_Def* ptr,uint8 Copy_u8Direction)
{
    12d4:	df 93       	push	r29
    12d6:	cf 93       	push	r28
    12d8:	00 d0       	rcall	.+0      	; 0x12da <DIO_voidSetPortDirection+0x6>
    12da:	0f 92       	push	r0
    12dc:	cd b7       	in	r28, 0x3d	; 61
    12de:	de b7       	in	r29, 0x3e	; 62
    12e0:	9a 83       	std	Y+2, r25	; 0x02
    12e2:	89 83       	std	Y+1, r24	; 0x01
    12e4:	6b 83       	std	Y+3, r22	; 0x03
	ptr->DDR.Reg=Copy_u8Direction;
    12e6:	e9 81       	ldd	r30, Y+1	; 0x01
    12e8:	fa 81       	ldd	r31, Y+2	; 0x02
    12ea:	8b 81       	ldd	r24, Y+3	; 0x03
    12ec:	81 83       	std	Z+1, r24	; 0x01
}
    12ee:	0f 90       	pop	r0
    12f0:	0f 90       	pop	r0
    12f2:	0f 90       	pop	r0
    12f4:	cf 91       	pop	r28
    12f6:	df 91       	pop	r29
    12f8:	08 95       	ret

000012fa <DIO_voidSetPortValue>:


void DIO_voidSetPortValue(Port_Def* ptr,uint8 Copy_u8Value)
{
    12fa:	df 93       	push	r29
    12fc:	cf 93       	push	r28
    12fe:	00 d0       	rcall	.+0      	; 0x1300 <DIO_voidSetPortValue+0x6>
    1300:	0f 92       	push	r0
    1302:	cd b7       	in	r28, 0x3d	; 61
    1304:	de b7       	in	r29, 0x3e	; 62
    1306:	9a 83       	std	Y+2, r25	; 0x02
    1308:	89 83       	std	Y+1, r24	; 0x01
    130a:	6b 83       	std	Y+3, r22	; 0x03
	ptr->PORT.Reg=Copy_u8Value;
    130c:	e9 81       	ldd	r30, Y+1	; 0x01
    130e:	fa 81       	ldd	r31, Y+2	; 0x02
    1310:	8b 81       	ldd	r24, Y+3	; 0x03
    1312:	82 83       	std	Z+2, r24	; 0x02
}
    1314:	0f 90       	pop	r0
    1316:	0f 90       	pop	r0
    1318:	0f 90       	pop	r0
    131a:	cf 91       	pop	r28
    131c:	df 91       	pop	r29
    131e:	08 95       	ret

00001320 <DIO_voidGetPortValue>:

uint8 DIO_voidGetPortValue(Port_Def* ptr)
{
    1320:	df 93       	push	r29
    1322:	cf 93       	push	r28
    1324:	00 d0       	rcall	.+0      	; 0x1326 <DIO_voidGetPortValue+0x6>
    1326:	cd b7       	in	r28, 0x3d	; 61
    1328:	de b7       	in	r29, 0x3e	; 62
    132a:	9a 83       	std	Y+2, r25	; 0x02
    132c:	89 83       	std	Y+1, r24	; 0x01
	return ptr->Pin.Reg;
    132e:	e9 81       	ldd	r30, Y+1	; 0x01
    1330:	fa 81       	ldd	r31, Y+2	; 0x02
    1332:	80 81       	ld	r24, Z
}
    1334:	0f 90       	pop	r0
    1336:	0f 90       	pop	r0
    1338:	cf 91       	pop	r28
    133a:	df 91       	pop	r29
    133c:	08 95       	ret

0000133e <EXTI_ENABLE>:
static ERROR_STATE status;

/****************************ENABLE THE EXTERNAL INTERRUPT MODULE****************************/

ERROR_STATE EXTI_ENABLE(EXTI_CONFIG* ptr_config)
{
    133e:	df 93       	push	r29
    1340:	cf 93       	push	r28
    1342:	00 d0       	rcall	.+0      	; 0x1344 <EXTI_ENABLE+0x6>
    1344:	00 d0       	rcall	.+0      	; 0x1346 <EXTI_ENABLE+0x8>
    1346:	cd b7       	in	r28, 0x3d	; 61
    1348:	de b7       	in	r29, 0x3e	; 62
    134a:	9a 83       	std	Y+2, r25	; 0x02
    134c:	89 83       	std	Y+1, r24	; 0x01

	GIE_Disable();											//DISABLE GLOBAL INT BIT (I-BIT)
    134e:	0e 94 84 0b 	call	0x1708	; 0x1708 <GIE_Disable>
	SET_BIT(EXTI->GICR.Reg,ptr_config->INT_ID);				//ENABLE WHICH INT TO BE USED
    1352:	a4 e5       	ldi	r26, 0x54	; 84
    1354:	b0 e0       	ldi	r27, 0x00	; 0
    1356:	e4 e5       	ldi	r30, 0x54	; 84
    1358:	f0 e0       	ldi	r31, 0x00	; 0
    135a:	87 81       	ldd	r24, Z+7	; 0x07
    135c:	48 2f       	mov	r20, r24
    135e:	e9 81       	ldd	r30, Y+1	; 0x01
    1360:	fa 81       	ldd	r31, Y+2	; 0x02
    1362:	81 81       	ldd	r24, Z+1	; 0x01
    1364:	28 2f       	mov	r18, r24
    1366:	30 e0       	ldi	r19, 0x00	; 0
    1368:	81 e0       	ldi	r24, 0x01	; 1
    136a:	90 e0       	ldi	r25, 0x00	; 0
    136c:	02 2e       	mov	r0, r18
    136e:	02 c0       	rjmp	.+4      	; 0x1374 <EXTI_ENABLE+0x36>
    1370:	88 0f       	add	r24, r24
    1372:	99 1f       	adc	r25, r25
    1374:	0a 94       	dec	r0
    1376:	e2 f7       	brpl	.-8      	; 0x1370 <EXTI_ENABLE+0x32>
    1378:	84 2b       	or	r24, r20
    137a:	17 96       	adiw	r26, 0x07	; 7
    137c:	8c 93       	st	X, r24
    137e:	17 97       	sbiw	r26, 0x07	; 7


	if(ptr_config->INT_ID != EXTI_INT0 || ptr_config->INT_ID != EXTI_INT1 || ptr_config->INT_ID != EXTI_INT2)
    1380:	e9 81       	ldd	r30, Y+1	; 0x01
    1382:	fa 81       	ldd	r31, Y+2	; 0x02
    1384:	81 81       	ldd	r24, Z+1	; 0x01
    1386:	86 30       	cpi	r24, 0x06	; 6
    1388:	51 f4       	brne	.+20     	; 0x139e <EXTI_ENABLE+0x60>
    138a:	e9 81       	ldd	r30, Y+1	; 0x01
    138c:	fa 81       	ldd	r31, Y+2	; 0x02
    138e:	81 81       	ldd	r24, Z+1	; 0x01
    1390:	87 30       	cpi	r24, 0x07	; 7
    1392:	29 f4       	brne	.+10     	; 0x139e <EXTI_ENABLE+0x60>
    1394:	e9 81       	ldd	r30, Y+1	; 0x01
    1396:	fa 81       	ldd	r31, Y+2	; 0x02
    1398:	81 81       	ldd	r24, Z+1	; 0x01
    139a:	85 30       	cpi	r24, 0x05	; 5
    139c:	11 f0       	breq	.+4      	; 0x13a2 <EXTI_ENABLE+0x64>
	{
		status= OUT_OF_RANGE_VALUE;
    139e:	10 92 68 00 	sts	0x0068, r1
	//	else if(ptr_config=='NULL')      //ana kda bkaren address b integer 3awz akaren eza kan l pointer da byshawer 3la null wlla la
	//	{
	//		status=NULL_POINTER;
	//	}

	SET_BIT(EXTI->GICR.Reg,ptr_config->INT_ID);				//ENABLE WHICH INT TO BE USED
    13a2:	a4 e5       	ldi	r26, 0x54	; 84
    13a4:	b0 e0       	ldi	r27, 0x00	; 0
    13a6:	e4 e5       	ldi	r30, 0x54	; 84
    13a8:	f0 e0       	ldi	r31, 0x00	; 0
    13aa:	87 81       	ldd	r24, Z+7	; 0x07
    13ac:	48 2f       	mov	r20, r24
    13ae:	e9 81       	ldd	r30, Y+1	; 0x01
    13b0:	fa 81       	ldd	r31, Y+2	; 0x02
    13b2:	81 81       	ldd	r24, Z+1	; 0x01
    13b4:	28 2f       	mov	r18, r24
    13b6:	30 e0       	ldi	r19, 0x00	; 0
    13b8:	81 e0       	ldi	r24, 0x01	; 1
    13ba:	90 e0       	ldi	r25, 0x00	; 0
    13bc:	02 c0       	rjmp	.+4      	; 0x13c2 <EXTI_ENABLE+0x84>
    13be:	88 0f       	add	r24, r24
    13c0:	99 1f       	adc	r25, r25
    13c2:	2a 95       	dec	r18
    13c4:	e2 f7       	brpl	.-8      	; 0x13be <EXTI_ENABLE+0x80>
    13c6:	84 2b       	or	r24, r20
    13c8:	17 96       	adiw	r26, 0x07	; 7
    13ca:	8c 93       	st	X, r24
    13cc:	17 97       	sbiw	r26, 0x07	; 7

	switch(ptr_config->INT_ID)
    13ce:	e9 81       	ldd	r30, Y+1	; 0x01
    13d0:	fa 81       	ldd	r31, Y+2	; 0x02
    13d2:	81 81       	ldd	r24, Z+1	; 0x01
    13d4:	28 2f       	mov	r18, r24
    13d6:	30 e0       	ldi	r19, 0x00	; 0
    13d8:	3c 83       	std	Y+4, r19	; 0x04
    13da:	2b 83       	std	Y+3, r18	; 0x03
    13dc:	8b 81       	ldd	r24, Y+3	; 0x03
    13de:	9c 81       	ldd	r25, Y+4	; 0x04
    13e0:	86 30       	cpi	r24, 0x06	; 6
    13e2:	91 05       	cpc	r25, r1
    13e4:	61 f0       	breq	.+24     	; 0x13fe <EXTI_ENABLE+0xc0>
    13e6:	2b 81       	ldd	r18, Y+3	; 0x03
    13e8:	3c 81       	ldd	r19, Y+4	; 0x04
    13ea:	27 30       	cpi	r18, 0x07	; 7
    13ec:	31 05       	cpc	r19, r1
    13ee:	39 f1       	breq	.+78     	; 0x143e <EXTI_ENABLE+0x100>
    13f0:	8b 81       	ldd	r24, Y+3	; 0x03
    13f2:	9c 81       	ldd	r25, Y+4	; 0x04
    13f4:	85 30       	cpi	r24, 0x05	; 5
    13f6:	91 05       	cpc	r25, r1
    13f8:	09 f4       	brne	.+2      	; 0x13fc <EXTI_ENABLE+0xbe>
    13fa:	48 c0       	rjmp	.+144    	; 0x148c <EXTI_ENABLE+0x14e>
    13fc:	70 c0       	rjmp	.+224    	; 0x14de <EXTI_ENABLE+0x1a0>
	{
	case EXTI_INT0:
		EXTI->MCUCR.Reg &= 0b11111100;						//CONFIGURE THE TRIGGER TYPE AND SET CALL BACK FUNCTION FOR INT0
    13fe:	a4 e5       	ldi	r26, 0x54	; 84
    1400:	b0 e0       	ldi	r27, 0x00	; 0
    1402:	e4 e5       	ldi	r30, 0x54	; 84
    1404:	f0 e0       	ldi	r31, 0x00	; 0
    1406:	81 81       	ldd	r24, Z+1	; 0x01
    1408:	8c 7f       	andi	r24, 0xFC	; 252
    140a:	11 96       	adiw	r26, 0x01	; 1
    140c:	8c 93       	st	X, r24
		EXTI->MCUCR.Reg |= ptr_config->trigger_type;
    140e:	a4 e5       	ldi	r26, 0x54	; 84
    1410:	b0 e0       	ldi	r27, 0x00	; 0
    1412:	e4 e5       	ldi	r30, 0x54	; 84
    1414:	f0 e0       	ldi	r31, 0x00	; 0
    1416:	91 81       	ldd	r25, Z+1	; 0x01
    1418:	e9 81       	ldd	r30, Y+1	; 0x01
    141a:	fa 81       	ldd	r31, Y+2	; 0x02
    141c:	80 81       	ld	r24, Z
    141e:	89 2b       	or	r24, r25
    1420:	11 96       	adiw	r26, 0x01	; 1
    1422:	8c 93       	st	X, r24
    1424:	11 97       	sbiw	r26, 0x01	; 1
		EXT_INT_POINTERS[0] = ptr_config->ptr_call_back;
    1426:	e9 81       	ldd	r30, Y+1	; 0x01
    1428:	fa 81       	ldd	r31, Y+2	; 0x02
    142a:	82 81       	ldd	r24, Z+2	; 0x02
    142c:	93 81       	ldd	r25, Z+3	; 0x03
    142e:	90 93 6f 00 	sts	0x006F, r25
    1432:	80 93 6e 00 	sts	0x006E, r24
		status= NO_ERROR;
    1436:	82 e0       	ldi	r24, 0x02	; 2
    1438:	80 93 68 00 	sts	0x0068, r24
    143c:	50 c0       	rjmp	.+160    	; 0x14de <EXTI_ENABLE+0x1a0>
		break;

	case EXTI_INT1:
		EXTI->MCUCR.Reg &= 0b11110011;						//CONFIGURE THE TRIGGER TYPE AND SET CALL BACK FUNCTION FOR INT1
    143e:	a4 e5       	ldi	r26, 0x54	; 84
    1440:	b0 e0       	ldi	r27, 0x00	; 0
    1442:	e4 e5       	ldi	r30, 0x54	; 84
    1444:	f0 e0       	ldi	r31, 0x00	; 0
    1446:	81 81       	ldd	r24, Z+1	; 0x01
    1448:	83 7f       	andi	r24, 0xF3	; 243
    144a:	11 96       	adiw	r26, 0x01	; 1
    144c:	8c 93       	st	X, r24
		EXTI->MCUCR.Reg |=(ptr_config->trigger_type) <<2;
    144e:	a4 e5       	ldi	r26, 0x54	; 84
    1450:	b0 e0       	ldi	r27, 0x00	; 0
    1452:	e4 e5       	ldi	r30, 0x54	; 84
    1454:	f0 e0       	ldi	r31, 0x00	; 0
    1456:	81 81       	ldd	r24, Z+1	; 0x01
    1458:	28 2f       	mov	r18, r24
    145a:	e9 81       	ldd	r30, Y+1	; 0x01
    145c:	fa 81       	ldd	r31, Y+2	; 0x02
    145e:	80 81       	ld	r24, Z
    1460:	88 2f       	mov	r24, r24
    1462:	90 e0       	ldi	r25, 0x00	; 0
    1464:	88 0f       	add	r24, r24
    1466:	99 1f       	adc	r25, r25
    1468:	88 0f       	add	r24, r24
    146a:	99 1f       	adc	r25, r25
    146c:	82 2b       	or	r24, r18
    146e:	11 96       	adiw	r26, 0x01	; 1
    1470:	8c 93       	st	X, r24
    1472:	11 97       	sbiw	r26, 0x01	; 1
		EXT_INT_POINTERS[1] = ptr_config->ptr_call_back;
    1474:	e9 81       	ldd	r30, Y+1	; 0x01
    1476:	fa 81       	ldd	r31, Y+2	; 0x02
    1478:	82 81       	ldd	r24, Z+2	; 0x02
    147a:	93 81       	ldd	r25, Z+3	; 0x03
    147c:	90 93 71 00 	sts	0x0071, r25
    1480:	80 93 70 00 	sts	0x0070, r24
		status= NO_ERROR;
    1484:	82 e0       	ldi	r24, 0x02	; 2
    1486:	80 93 68 00 	sts	0x0068, r24
    148a:	29 c0       	rjmp	.+82     	; 0x14de <EXTI_ENABLE+0x1a0>
		break;

	case EXTI_INT2:

		EXTI->MCUCSR.Reg &=0b11011111;						//CONFIGURE THE TRIGGER TYPE AND SET CALL BACK FUNCTION FOR INT2
    148c:	a4 e5       	ldi	r26, 0x54	; 84
    148e:	b0 e0       	ldi	r27, 0x00	; 0
    1490:	e4 e5       	ldi	r30, 0x54	; 84
    1492:	f0 e0       	ldi	r31, 0x00	; 0
    1494:	80 81       	ld	r24, Z
    1496:	8f 7d       	andi	r24, 0xDF	; 223
    1498:	8c 93       	st	X, r24
		EXTI->MCUCSR.Reg |=(ptr_config->trigger_type-2) <<PIN6_ID;
    149a:	a4 e5       	ldi	r26, 0x54	; 84
    149c:	b0 e0       	ldi	r27, 0x00	; 0
    149e:	e4 e5       	ldi	r30, 0x54	; 84
    14a0:	f0 e0       	ldi	r31, 0x00	; 0
    14a2:	80 81       	ld	r24, Z
    14a4:	28 2f       	mov	r18, r24
    14a6:	e9 81       	ldd	r30, Y+1	; 0x01
    14a8:	fa 81       	ldd	r31, Y+2	; 0x02
    14aa:	80 81       	ld	r24, Z
    14ac:	88 2f       	mov	r24, r24
    14ae:	90 e0       	ldi	r25, 0x00	; 0
    14b0:	02 97       	sbiw	r24, 0x02	; 2
    14b2:	00 24       	eor	r0, r0
    14b4:	96 95       	lsr	r25
    14b6:	87 95       	ror	r24
    14b8:	07 94       	ror	r0
    14ba:	96 95       	lsr	r25
    14bc:	87 95       	ror	r24
    14be:	07 94       	ror	r0
    14c0:	98 2f       	mov	r25, r24
    14c2:	80 2d       	mov	r24, r0
    14c4:	82 2b       	or	r24, r18
    14c6:	8c 93       	st	X, r24
		EXT_INT_POINTERS[2] = ptr_config->ptr_call_back;
    14c8:	e9 81       	ldd	r30, Y+1	; 0x01
    14ca:	fa 81       	ldd	r31, Y+2	; 0x02
    14cc:	82 81       	ldd	r24, Z+2	; 0x02
    14ce:	93 81       	ldd	r25, Z+3	; 0x03
    14d0:	90 93 73 00 	sts	0x0073, r25
    14d4:	80 93 72 00 	sts	0x0072, r24
		status= NO_ERROR;
    14d8:	82 e0       	ldi	r24, 0x02	; 2
    14da:	80 93 68 00 	sts	0x0068, r24
		break;
	}
	GIE_Enable();											//DON'T FORGET TO ENABLE THE GLOBAL I-BIT AFTER CONFIGURING THE EXTI
    14de:	0e 94 76 0b 	call	0x16ec	; 0x16ec <GIE_Enable>

	return status;
    14e2:	80 91 68 00 	lds	r24, 0x0068
}
    14e6:	0f 90       	pop	r0
    14e8:	0f 90       	pop	r0
    14ea:	0f 90       	pop	r0
    14ec:	0f 90       	pop	r0
    14ee:	cf 91       	pop	r28
    14f0:	df 91       	pop	r29
    14f2:	08 95       	ret

000014f4 <EXTI_DISABLE>:


/********************************DISABLE THE EXTI MODULE****************************/

ERROR_STATE EXTI_DISABLE(EXTI_CONFIG* ptr_config)
{
    14f4:	df 93       	push	r29
    14f6:	cf 93       	push	r28
    14f8:	00 d0       	rcall	.+0      	; 0x14fa <EXTI_DISABLE+0x6>
    14fa:	00 d0       	rcall	.+0      	; 0x14fc <EXTI_DISABLE+0x8>
    14fc:	cd b7       	in	r28, 0x3d	; 61
    14fe:	de b7       	in	r29, 0x3e	; 62
    1500:	9a 83       	std	Y+2, r25	; 0x02
    1502:	89 83       	std	Y+1, r24	; 0x01
	if(ptr_config->INT_ID != EXTI_INT0 || ptr_config->INT_ID != EXTI_INT1 || ptr_config->INT_ID != EXTI_INT2)
    1504:	e9 81       	ldd	r30, Y+1	; 0x01
    1506:	fa 81       	ldd	r31, Y+2	; 0x02
    1508:	81 81       	ldd	r24, Z+1	; 0x01
    150a:	86 30       	cpi	r24, 0x06	; 6
    150c:	51 f4       	brne	.+20     	; 0x1522 <EXTI_DISABLE+0x2e>
    150e:	e9 81       	ldd	r30, Y+1	; 0x01
    1510:	fa 81       	ldd	r31, Y+2	; 0x02
    1512:	81 81       	ldd	r24, Z+1	; 0x01
    1514:	87 30       	cpi	r24, 0x07	; 7
    1516:	29 f4       	brne	.+10     	; 0x1522 <EXTI_DISABLE+0x2e>
    1518:	e9 81       	ldd	r30, Y+1	; 0x01
    151a:	fa 81       	ldd	r31, Y+2	; 0x02
    151c:	81 81       	ldd	r24, Z+1	; 0x01
    151e:	85 30       	cpi	r24, 0x05	; 5
    1520:	19 f0       	breq	.+6      	; 0x1528 <EXTI_DISABLE+0x34>
	{
		status= OUT_OF_RANGE_VALUE;
    1522:	10 92 68 00 	sts	0x0068, r1
    1526:	3d c0       	rjmp	.+122    	; 0x15a2 <EXTI_DISABLE+0xae>
//	{
//		status=NULL_POINTER;
//	}
	else
	{
		switch(ptr_config->INT_ID)
    1528:	e9 81       	ldd	r30, Y+1	; 0x01
    152a:	fa 81       	ldd	r31, Y+2	; 0x02
    152c:	81 81       	ldd	r24, Z+1	; 0x01
    152e:	28 2f       	mov	r18, r24
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	3c 83       	std	Y+4, r19	; 0x04
    1534:	2b 83       	std	Y+3, r18	; 0x03
    1536:	8b 81       	ldd	r24, Y+3	; 0x03
    1538:	9c 81       	ldd	r25, Y+4	; 0x04
    153a:	86 30       	cpi	r24, 0x06	; 6
    153c:	91 05       	cpc	r25, r1
    153e:	59 f0       	breq	.+22     	; 0x1556 <EXTI_DISABLE+0x62>
    1540:	2b 81       	ldd	r18, Y+3	; 0x03
    1542:	3c 81       	ldd	r19, Y+4	; 0x04
    1544:	27 30       	cpi	r18, 0x07	; 7
    1546:	31 05       	cpc	r19, r1
    1548:	99 f0       	breq	.+38     	; 0x1570 <EXTI_DISABLE+0x7c>
    154a:	8b 81       	ldd	r24, Y+3	; 0x03
    154c:	9c 81       	ldd	r25, Y+4	; 0x04
    154e:	85 30       	cpi	r24, 0x05	; 5
    1550:	91 05       	cpc	r25, r1
    1552:	d9 f0       	breq	.+54     	; 0x158a <EXTI_DISABLE+0x96>
    1554:	26 c0       	rjmp	.+76     	; 0x15a2 <EXTI_DISABLE+0xae>
		{
		case EXTI_INT0:
			EXTI->GICR.Reg &= ~1<<EXTI_INT0; //disable interrupt 0
    1556:	a4 e5       	ldi	r26, 0x54	; 84
    1558:	b0 e0       	ldi	r27, 0x00	; 0
    155a:	e4 e5       	ldi	r30, 0x54	; 84
    155c:	f0 e0       	ldi	r31, 0x00	; 0
    155e:	87 81       	ldd	r24, Z+7	; 0x07
    1560:	80 78       	andi	r24, 0x80	; 128
    1562:	17 96       	adiw	r26, 0x07	; 7
    1564:	8c 93       	st	X, r24
    1566:	17 97       	sbiw	r26, 0x07	; 7
			status=NO_ERROR;
    1568:	82 e0       	ldi	r24, 0x02	; 2
    156a:	80 93 68 00 	sts	0x0068, r24
    156e:	19 c0       	rjmp	.+50     	; 0x15a2 <EXTI_DISABLE+0xae>
			break;

		case EXTI_INT1:
			EXTI->GICR.Reg &= ~(1<<EXTI_INT1); //disable interrupt 1
    1570:	a4 e5       	ldi	r26, 0x54	; 84
    1572:	b0 e0       	ldi	r27, 0x00	; 0
    1574:	e4 e5       	ldi	r30, 0x54	; 84
    1576:	f0 e0       	ldi	r31, 0x00	; 0
    1578:	87 81       	ldd	r24, Z+7	; 0x07
    157a:	8f 77       	andi	r24, 0x7F	; 127
    157c:	17 96       	adiw	r26, 0x07	; 7
    157e:	8c 93       	st	X, r24
    1580:	17 97       	sbiw	r26, 0x07	; 7
			status=NO_ERROR;
    1582:	82 e0       	ldi	r24, 0x02	; 2
    1584:	80 93 68 00 	sts	0x0068, r24
    1588:	0c c0       	rjmp	.+24     	; 0x15a2 <EXTI_DISABLE+0xae>
			break;

		case EXTI_INT2:
			EXTI->GICR.Reg &= ~1<<EXTI_INT2; //disable interrupt 2
    158a:	a4 e5       	ldi	r26, 0x54	; 84
    158c:	b0 e0       	ldi	r27, 0x00	; 0
    158e:	e4 e5       	ldi	r30, 0x54	; 84
    1590:	f0 e0       	ldi	r31, 0x00	; 0
    1592:	87 81       	ldd	r24, Z+7	; 0x07
    1594:	80 7c       	andi	r24, 0xC0	; 192
    1596:	17 96       	adiw	r26, 0x07	; 7
    1598:	8c 93       	st	X, r24
    159a:	17 97       	sbiw	r26, 0x07	; 7
			status=NO_ERROR;
    159c:	82 e0       	ldi	r24, 0x02	; 2
    159e:	80 93 68 00 	sts	0x0068, r24
			break;
		}
	}
	return status;
    15a2:	80 91 68 00 	lds	r24, 0x0068

}
    15a6:	0f 90       	pop	r0
    15a8:	0f 90       	pop	r0
    15aa:	0f 90       	pop	r0
    15ac:	0f 90       	pop	r0
    15ae:	cf 91       	pop	r28
    15b0:	df 91       	pop	r29
    15b2:	08 95       	ret

000015b4 <__vector_1>:

/****************************ISR FOR INT0**********************/
void __vector_1 (void)
{
    15b4:	1f 92       	push	r1
    15b6:	0f 92       	push	r0
    15b8:	0f b6       	in	r0, 0x3f	; 63
    15ba:	0f 92       	push	r0
    15bc:	11 24       	eor	r1, r1
    15be:	2f 93       	push	r18
    15c0:	3f 93       	push	r19
    15c2:	4f 93       	push	r20
    15c4:	5f 93       	push	r21
    15c6:	6f 93       	push	r22
    15c8:	7f 93       	push	r23
    15ca:	8f 93       	push	r24
    15cc:	9f 93       	push	r25
    15ce:	af 93       	push	r26
    15d0:	bf 93       	push	r27
    15d2:	ef 93       	push	r30
    15d4:	ff 93       	push	r31
    15d6:	df 93       	push	r29
    15d8:	cf 93       	push	r28
    15da:	cd b7       	in	r28, 0x3d	; 61
    15dc:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(SREG,PIN7_ID);
    15de:	af e5       	ldi	r26, 0x5F	; 95
    15e0:	b0 e0       	ldi	r27, 0x00	; 0
    15e2:	ef e5       	ldi	r30, 0x5F	; 95
    15e4:	f0 e0       	ldi	r31, 0x00	; 0
    15e6:	80 81       	ld	r24, Z
    15e8:	8f 77       	andi	r24, 0x7F	; 127
    15ea:	8c 93       	st	X, r24
	EXT_INT_POINTERS[0]();
    15ec:	e0 91 6e 00 	lds	r30, 0x006E
    15f0:	f0 91 6f 00 	lds	r31, 0x006F
    15f4:	09 95       	icall
}
    15f6:	cf 91       	pop	r28
    15f8:	df 91       	pop	r29
    15fa:	ff 91       	pop	r31
    15fc:	ef 91       	pop	r30
    15fe:	bf 91       	pop	r27
    1600:	af 91       	pop	r26
    1602:	9f 91       	pop	r25
    1604:	8f 91       	pop	r24
    1606:	7f 91       	pop	r23
    1608:	6f 91       	pop	r22
    160a:	5f 91       	pop	r21
    160c:	4f 91       	pop	r20
    160e:	3f 91       	pop	r19
    1610:	2f 91       	pop	r18
    1612:	0f 90       	pop	r0
    1614:	0f be       	out	0x3f, r0	; 63
    1616:	0f 90       	pop	r0
    1618:	1f 90       	pop	r1
    161a:	18 95       	reti

0000161c <__vector_2>:

/****************************ISR FOR INT1**********************/

void __vector_2 (void){
    161c:	1f 92       	push	r1
    161e:	0f 92       	push	r0
    1620:	0f b6       	in	r0, 0x3f	; 63
    1622:	0f 92       	push	r0
    1624:	11 24       	eor	r1, r1
    1626:	2f 93       	push	r18
    1628:	3f 93       	push	r19
    162a:	4f 93       	push	r20
    162c:	5f 93       	push	r21
    162e:	6f 93       	push	r22
    1630:	7f 93       	push	r23
    1632:	8f 93       	push	r24
    1634:	9f 93       	push	r25
    1636:	af 93       	push	r26
    1638:	bf 93       	push	r27
    163a:	ef 93       	push	r30
    163c:	ff 93       	push	r31
    163e:	df 93       	push	r29
    1640:	cf 93       	push	r28
    1642:	cd b7       	in	r28, 0x3d	; 61
    1644:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(SREG,PIN7_ID);
    1646:	af e5       	ldi	r26, 0x5F	; 95
    1648:	b0 e0       	ldi	r27, 0x00	; 0
    164a:	ef e5       	ldi	r30, 0x5F	; 95
    164c:	f0 e0       	ldi	r31, 0x00	; 0
    164e:	80 81       	ld	r24, Z
    1650:	8f 77       	andi	r24, 0x7F	; 127
    1652:	8c 93       	st	X, r24
	EXT_INT_POINTERS[1]();
    1654:	e0 91 70 00 	lds	r30, 0x0070
    1658:	f0 91 71 00 	lds	r31, 0x0071
    165c:	09 95       	icall

}
    165e:	cf 91       	pop	r28
    1660:	df 91       	pop	r29
    1662:	ff 91       	pop	r31
    1664:	ef 91       	pop	r30
    1666:	bf 91       	pop	r27
    1668:	af 91       	pop	r26
    166a:	9f 91       	pop	r25
    166c:	8f 91       	pop	r24
    166e:	7f 91       	pop	r23
    1670:	6f 91       	pop	r22
    1672:	5f 91       	pop	r21
    1674:	4f 91       	pop	r20
    1676:	3f 91       	pop	r19
    1678:	2f 91       	pop	r18
    167a:	0f 90       	pop	r0
    167c:	0f be       	out	0x3f, r0	; 63
    167e:	0f 90       	pop	r0
    1680:	1f 90       	pop	r1
    1682:	18 95       	reti

00001684 <__vector_3>:
/****************************ISR FOR INT2**********************/

void __vector_3 (void){
    1684:	1f 92       	push	r1
    1686:	0f 92       	push	r0
    1688:	0f b6       	in	r0, 0x3f	; 63
    168a:	0f 92       	push	r0
    168c:	11 24       	eor	r1, r1
    168e:	2f 93       	push	r18
    1690:	3f 93       	push	r19
    1692:	4f 93       	push	r20
    1694:	5f 93       	push	r21
    1696:	6f 93       	push	r22
    1698:	7f 93       	push	r23
    169a:	8f 93       	push	r24
    169c:	9f 93       	push	r25
    169e:	af 93       	push	r26
    16a0:	bf 93       	push	r27
    16a2:	ef 93       	push	r30
    16a4:	ff 93       	push	r31
    16a6:	df 93       	push	r29
    16a8:	cf 93       	push	r28
    16aa:	cd b7       	in	r28, 0x3d	; 61
    16ac:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(SREG,PIN7_ID);
    16ae:	af e5       	ldi	r26, 0x5F	; 95
    16b0:	b0 e0       	ldi	r27, 0x00	; 0
    16b2:	ef e5       	ldi	r30, 0x5F	; 95
    16b4:	f0 e0       	ldi	r31, 0x00	; 0
    16b6:	80 81       	ld	r24, Z
    16b8:	8f 77       	andi	r24, 0x7F	; 127
    16ba:	8c 93       	st	X, r24
	EXT_INT_POINTERS[2]();
    16bc:	e0 91 72 00 	lds	r30, 0x0072
    16c0:	f0 91 73 00 	lds	r31, 0x0073
    16c4:	09 95       	icall

}
    16c6:	cf 91       	pop	r28
    16c8:	df 91       	pop	r29
    16ca:	ff 91       	pop	r31
    16cc:	ef 91       	pop	r30
    16ce:	bf 91       	pop	r27
    16d0:	af 91       	pop	r26
    16d2:	9f 91       	pop	r25
    16d4:	8f 91       	pop	r24
    16d6:	7f 91       	pop	r23
    16d8:	6f 91       	pop	r22
    16da:	5f 91       	pop	r21
    16dc:	4f 91       	pop	r20
    16de:	3f 91       	pop	r19
    16e0:	2f 91       	pop	r18
    16e2:	0f 90       	pop	r0
    16e4:	0f be       	out	0x3f, r0	; 63
    16e6:	0f 90       	pop	r0
    16e8:	1f 90       	pop	r1
    16ea:	18 95       	reti

000016ec <GIE_Enable>:
 *      Author: user
 */
#include "GEI.h"

void GIE_Enable()
{
    16ec:	df 93       	push	r29
    16ee:	cf 93       	push	r28
    16f0:	cd b7       	in	r28, 0x3d	; 61
    16f2:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,PIN7_ID);
    16f4:	af e5       	ldi	r26, 0x5F	; 95
    16f6:	b0 e0       	ldi	r27, 0x00	; 0
    16f8:	ef e5       	ldi	r30, 0x5F	; 95
    16fa:	f0 e0       	ldi	r31, 0x00	; 0
    16fc:	80 81       	ld	r24, Z
    16fe:	80 68       	ori	r24, 0x80	; 128
    1700:	8c 93       	st	X, r24
}
    1702:	cf 91       	pop	r28
    1704:	df 91       	pop	r29
    1706:	08 95       	ret

00001708 <GIE_Disable>:

void GIE_Disable()
{
    1708:	df 93       	push	r29
    170a:	cf 93       	push	r28
    170c:	cd b7       	in	r28, 0x3d	; 61
    170e:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(SREG,PIN7_ID);
    1710:	af e5       	ldi	r26, 0x5F	; 95
    1712:	b0 e0       	ldi	r27, 0x00	; 0
    1714:	ef e5       	ldi	r30, 0x5F	; 95
    1716:	f0 e0       	ldi	r31, 0x00	; 0
    1718:	80 81       	ld	r24, Z
    171a:	8f 77       	andi	r24, 0x7F	; 127
    171c:	8c 93       	st	X, r24
}
    171e:	cf 91       	pop	r28
    1720:	df 91       	pop	r29
    1722:	08 95       	ret

00001724 <Timer_Init>:
#include "Timer0.h"

void (*ptr_callBack)(void)=NULL_PTR;

void Timer_Init(TIMER0_CONFIG *Timer_Config)
{
    1724:	df 93       	push	r29
    1726:	cf 93       	push	r28
    1728:	00 d0       	rcall	.+0      	; 0x172a <Timer_Init+0x6>
    172a:	00 d0       	rcall	.+0      	; 0x172c <Timer_Init+0x8>
    172c:	cd b7       	in	r28, 0x3d	; 61
    172e:	de b7       	in	r29, 0x3e	; 62
    1730:	9a 83       	std	Y+2, r25	; 0x02
    1732:	89 83       	std	Y+1, r24	; 0x01
	switch(Timer_Config->TIMER0_MODES)
    1734:	e9 81       	ldd	r30, Y+1	; 0x01
    1736:	fa 81       	ldd	r31, Y+2	; 0x02
    1738:	80 81       	ld	r24, Z
    173a:	28 2f       	mov	r18, r24
    173c:	30 e0       	ldi	r19, 0x00	; 0
    173e:	3c 83       	std	Y+4, r19	; 0x04
    1740:	2b 83       	std	Y+3, r18	; 0x03
    1742:	8b 81       	ldd	r24, Y+3	; 0x03
    1744:	9c 81       	ldd	r25, Y+4	; 0x04
    1746:	81 30       	cpi	r24, 0x01	; 1
    1748:	91 05       	cpc	r25, r1
    174a:	09 f4       	brne	.+2      	; 0x174e <Timer_Init+0x2a>
    174c:	41 c0       	rjmp	.+130    	; 0x17d0 <Timer_Init+0xac>
    174e:	2b 81       	ldd	r18, Y+3	; 0x03
    1750:	3c 81       	ldd	r19, Y+4	; 0x04
    1752:	22 30       	cpi	r18, 0x02	; 2
    1754:	31 05       	cpc	r19, r1
    1756:	2c f4       	brge	.+10     	; 0x1762 <Timer_Init+0x3e>
    1758:	8b 81       	ldd	r24, Y+3	; 0x03
    175a:	9c 81       	ldd	r25, Y+4	; 0x04
    175c:	00 97       	sbiw	r24, 0x00	; 0
    175e:	71 f0       	breq	.+28     	; 0x177c <Timer_Init+0x58>
    1760:	a9 c0       	rjmp	.+338    	; 0x18b4 <Timer_Init+0x190>
    1762:	2b 81       	ldd	r18, Y+3	; 0x03
    1764:	3c 81       	ldd	r19, Y+4	; 0x04
    1766:	22 30       	cpi	r18, 0x02	; 2
    1768:	31 05       	cpc	r19, r1
    176a:	09 f4       	brne	.+2      	; 0x176e <Timer_Init+0x4a>
    176c:	56 c0       	rjmp	.+172    	; 0x181a <Timer_Init+0xf6>
    176e:	8b 81       	ldd	r24, Y+3	; 0x03
    1770:	9c 81       	ldd	r25, Y+4	; 0x04
    1772:	83 30       	cpi	r24, 0x03	; 3
    1774:	91 05       	cpc	r25, r1
    1776:	09 f4       	brne	.+2      	; 0x177a <Timer_Init+0x56>
    1778:	7a c0       	rjmp	.+244    	; 0x186e <Timer_Init+0x14a>
    177a:	9c c0       	rjmp	.+312    	; 0x18b4 <Timer_Init+0x190>
	{
	case NORMAL_MODE:
		Timer0_Regs->TCCR0.Bitfield.B7=1;              //FOC0 IS SET FOR NON PWM MODE
    177c:	e2 e5       	ldi	r30, 0x52	; 82
    177e:	f0 e0       	ldi	r31, 0x00	; 0
    1780:	81 81       	ldd	r24, Z+1	; 0x01
    1782:	80 68       	ori	r24, 0x80	; 128
    1784:	81 83       	std	Z+1, r24	; 0x01

		Timer0_Regs->TCCR0.Bitfield.B3=0;
    1786:	e2 e5       	ldi	r30, 0x52	; 82
    1788:	f0 e0       	ldi	r31, 0x00	; 0
    178a:	81 81       	ldd	r24, Z+1	; 0x01
    178c:	87 7f       	andi	r24, 0xF7	; 247
    178e:	81 83       	std	Z+1, r24	; 0x01
		Timer0_Regs->TCCR0.Bitfield.B6=0;
    1790:	e2 e5       	ldi	r30, 0x52	; 82
    1792:	f0 e0       	ldi	r31, 0x00	; 0
    1794:	81 81       	ldd	r24, Z+1	; 0x01
    1796:	8f 7b       	andi	r24, 0xBF	; 191
    1798:	81 83       	std	Z+1, r24	; 0x01

		Timer0_Regs->TCCR0.Reg|=(Timer_Config->NON_PWM_MODE)<<PIN4_ID;
    179a:	a2 e5       	ldi	r26, 0x52	; 82
    179c:	b0 e0       	ldi	r27, 0x00	; 0
    179e:	e2 e5       	ldi	r30, 0x52	; 82
    17a0:	f0 e0       	ldi	r31, 0x00	; 0
    17a2:	81 81       	ldd	r24, Z+1	; 0x01
    17a4:	28 2f       	mov	r18, r24
    17a6:	e9 81       	ldd	r30, Y+1	; 0x01
    17a8:	fa 81       	ldd	r31, Y+2	; 0x02
    17aa:	81 81       	ldd	r24, Z+1	; 0x01
    17ac:	88 2f       	mov	r24, r24
    17ae:	90 e0       	ldi	r25, 0x00	; 0
    17b0:	82 95       	swap	r24
    17b2:	92 95       	swap	r25
    17b4:	90 7f       	andi	r25, 0xF0	; 240
    17b6:	98 27       	eor	r25, r24
    17b8:	80 7f       	andi	r24, 0xF0	; 240
    17ba:	98 27       	eor	r25, r24
    17bc:	82 2b       	or	r24, r18
    17be:	11 96       	adiw	r26, 0x01	; 1
    17c0:	8c 93       	st	X, r24

		Timer0_Regs->TCNT0.Reg=Timer_Config->VALUE;
    17c2:	a2 e5       	ldi	r26, 0x52	; 82
    17c4:	b0 e0       	ldi	r27, 0x00	; 0
    17c6:	e9 81       	ldd	r30, Y+1	; 0x01
    17c8:	fa 81       	ldd	r31, Y+2	; 0x02
    17ca:	84 81       	ldd	r24, Z+4	; 0x04
    17cc:	8c 93       	st	X, r24
    17ce:	72 c0       	rjmp	.+228    	; 0x18b4 <Timer_Init+0x190>

		break;

	case PWM_MODE:
		Timer0_Regs->TCCR0.Bitfield.B7=0;              //FOC0 IS CLEARED FOR PWM MODE
    17d0:	e2 e5       	ldi	r30, 0x52	; 82
    17d2:	f0 e0       	ldi	r31, 0x00	; 0
    17d4:	81 81       	ldd	r24, Z+1	; 0x01
    17d6:	8f 77       	andi	r24, 0x7F	; 127
    17d8:	81 83       	std	Z+1, r24	; 0x01

		Timer0_Regs->TCCR0.Bitfield.B3=0;
    17da:	e2 e5       	ldi	r30, 0x52	; 82
    17dc:	f0 e0       	ldi	r31, 0x00	; 0
    17de:	81 81       	ldd	r24, Z+1	; 0x01
    17e0:	87 7f       	andi	r24, 0xF7	; 247
    17e2:	81 83       	std	Z+1, r24	; 0x01
		Timer0_Regs->TCCR0.Bitfield.B6=1;
    17e4:	e2 e5       	ldi	r30, 0x52	; 82
    17e6:	f0 e0       	ldi	r31, 0x00	; 0
    17e8:	81 81       	ldd	r24, Z+1	; 0x01
    17ea:	80 64       	ori	r24, 0x40	; 64
    17ec:	81 83       	std	Z+1, r24	; 0x01
		Timer0_Regs->TCCR0.Reg|=(Timer_Config->PWM_MODE)<<PIN4_ID;
    17ee:	a2 e5       	ldi	r26, 0x52	; 82
    17f0:	b0 e0       	ldi	r27, 0x00	; 0
    17f2:	e2 e5       	ldi	r30, 0x52	; 82
    17f4:	f0 e0       	ldi	r31, 0x00	; 0
    17f6:	81 81       	ldd	r24, Z+1	; 0x01
    17f8:	28 2f       	mov	r18, r24
    17fa:	e9 81       	ldd	r30, Y+1	; 0x01
    17fc:	fa 81       	ldd	r31, Y+2	; 0x02
    17fe:	82 81       	ldd	r24, Z+2	; 0x02
    1800:	88 2f       	mov	r24, r24
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	82 95       	swap	r24
    1806:	92 95       	swap	r25
    1808:	90 7f       	andi	r25, 0xF0	; 240
    180a:	98 27       	eor	r25, r24
    180c:	80 7f       	andi	r24, 0xF0	; 240
    180e:	98 27       	eor	r25, r24
    1810:	82 2b       	or	r24, r18
    1812:	11 96       	adiw	r26, 0x01	; 1
    1814:	8c 93       	st	X, r24
    1816:	11 97       	sbiw	r26, 0x01	; 1
    1818:	4d c0       	rjmp	.+154    	; 0x18b4 <Timer_Init+0x190>
		break;

	case CTC_MODE:
		Timer0_Regs->TCCR0.Bitfield.B7=1;				//FOC0 IS SET FOR NON PWM MODE
    181a:	e2 e5       	ldi	r30, 0x52	; 82
    181c:	f0 e0       	ldi	r31, 0x00	; 0
    181e:	81 81       	ldd	r24, Z+1	; 0x01
    1820:	80 68       	ori	r24, 0x80	; 128
    1822:	81 83       	std	Z+1, r24	; 0x01

		Timer0_Regs->TCCR0.Bitfield.B3=1;
    1824:	e2 e5       	ldi	r30, 0x52	; 82
    1826:	f0 e0       	ldi	r31, 0x00	; 0
    1828:	81 81       	ldd	r24, Z+1	; 0x01
    182a:	88 60       	ori	r24, 0x08	; 8
    182c:	81 83       	std	Z+1, r24	; 0x01
		Timer0_Regs->TCCR0.Bitfield.B6=0;
    182e:	e2 e5       	ldi	r30, 0x52	; 82
    1830:	f0 e0       	ldi	r31, 0x00	; 0
    1832:	81 81       	ldd	r24, Z+1	; 0x01
    1834:	8f 7b       	andi	r24, 0xBF	; 191
    1836:	81 83       	std	Z+1, r24	; 0x01
		Timer0_Regs->TCCR0.Reg|=(Timer_Config->NON_PWM_MODE)<<PIN4_ID;
    1838:	a2 e5       	ldi	r26, 0x52	; 82
    183a:	b0 e0       	ldi	r27, 0x00	; 0
    183c:	e2 e5       	ldi	r30, 0x52	; 82
    183e:	f0 e0       	ldi	r31, 0x00	; 0
    1840:	81 81       	ldd	r24, Z+1	; 0x01
    1842:	28 2f       	mov	r18, r24
    1844:	e9 81       	ldd	r30, Y+1	; 0x01
    1846:	fa 81       	ldd	r31, Y+2	; 0x02
    1848:	81 81       	ldd	r24, Z+1	; 0x01
    184a:	88 2f       	mov	r24, r24
    184c:	90 e0       	ldi	r25, 0x00	; 0
    184e:	82 95       	swap	r24
    1850:	92 95       	swap	r25
    1852:	90 7f       	andi	r25, 0xF0	; 240
    1854:	98 27       	eor	r25, r24
    1856:	80 7f       	andi	r24, 0xF0	; 240
    1858:	98 27       	eor	r25, r24
    185a:	82 2b       	or	r24, r18
    185c:	11 96       	adiw	r26, 0x01	; 1
    185e:	8c 93       	st	X, r24

		Timer0_Regs->TCNT0.Reg=Timer_Config->VALUE;
    1860:	a2 e5       	ldi	r26, 0x52	; 82
    1862:	b0 e0       	ldi	r27, 0x00	; 0
    1864:	e9 81       	ldd	r30, Y+1	; 0x01
    1866:	fa 81       	ldd	r31, Y+2	; 0x02
    1868:	84 81       	ldd	r24, Z+4	; 0x04
    186a:	8c 93       	st	X, r24
    186c:	23 c0       	rjmp	.+70     	; 0x18b4 <Timer_Init+0x190>

		break;

	case FAST_PWM:
		Timer0_Regs->TCCR0.Bitfield.B7=0;               //FOC0 IS CLEARED FOR PWM MODE
    186e:	e2 e5       	ldi	r30, 0x52	; 82
    1870:	f0 e0       	ldi	r31, 0x00	; 0
    1872:	81 81       	ldd	r24, Z+1	; 0x01
    1874:	8f 77       	andi	r24, 0x7F	; 127
    1876:	81 83       	std	Z+1, r24	; 0x01

		Timer0_Regs->TCCR0.Bitfield.B3=1;
    1878:	e2 e5       	ldi	r30, 0x52	; 82
    187a:	f0 e0       	ldi	r31, 0x00	; 0
    187c:	81 81       	ldd	r24, Z+1	; 0x01
    187e:	88 60       	ori	r24, 0x08	; 8
    1880:	81 83       	std	Z+1, r24	; 0x01
		Timer0_Regs->TCCR0.Bitfield.B6=1;
    1882:	e2 e5       	ldi	r30, 0x52	; 82
    1884:	f0 e0       	ldi	r31, 0x00	; 0
    1886:	81 81       	ldd	r24, Z+1	; 0x01
    1888:	80 64       	ori	r24, 0x40	; 64
    188a:	81 83       	std	Z+1, r24	; 0x01

		Timer0_Regs->TCCR0.Reg|=(Timer_Config->PWM_MODE)<<PIN4_ID;
    188c:	a2 e5       	ldi	r26, 0x52	; 82
    188e:	b0 e0       	ldi	r27, 0x00	; 0
    1890:	e2 e5       	ldi	r30, 0x52	; 82
    1892:	f0 e0       	ldi	r31, 0x00	; 0
    1894:	81 81       	ldd	r24, Z+1	; 0x01
    1896:	28 2f       	mov	r18, r24
    1898:	e9 81       	ldd	r30, Y+1	; 0x01
    189a:	fa 81       	ldd	r31, Y+2	; 0x02
    189c:	82 81       	ldd	r24, Z+2	; 0x02
    189e:	88 2f       	mov	r24, r24
    18a0:	90 e0       	ldi	r25, 0x00	; 0
    18a2:	82 95       	swap	r24
    18a4:	92 95       	swap	r25
    18a6:	90 7f       	andi	r25, 0xF0	; 240
    18a8:	98 27       	eor	r25, r24
    18aa:	80 7f       	andi	r24, 0xF0	; 240
    18ac:	98 27       	eor	r25, r24
    18ae:	82 2b       	or	r24, r18
    18b0:	11 96       	adiw	r26, 0x01	; 1
    18b2:	8c 93       	st	X, r24
		//DIO_voidSetPinValue(PORTA,PIN4_ID,LOGIC_HIGH);

		break;
	}
	Timer0_Regs->TCCR0.Reg=((Timer0_Regs->TCCR0.Reg)&0xF8) | ((Timer_Config->PRESCALER) & 0x07);
    18b4:	a2 e5       	ldi	r26, 0x52	; 82
    18b6:	b0 e0       	ldi	r27, 0x00	; 0
    18b8:	e2 e5       	ldi	r30, 0x52	; 82
    18ba:	f0 e0       	ldi	r31, 0x00	; 0
    18bc:	81 81       	ldd	r24, Z+1	; 0x01
    18be:	98 2f       	mov	r25, r24
    18c0:	98 7f       	andi	r25, 0xF8	; 248
    18c2:	e9 81       	ldd	r30, Y+1	; 0x01
    18c4:	fa 81       	ldd	r31, Y+2	; 0x02
    18c6:	83 81       	ldd	r24, Z+3	; 0x03
    18c8:	87 70       	andi	r24, 0x07	; 7
    18ca:	89 2b       	or	r24, r25
    18cc:	11 96       	adiw	r26, 0x01	; 1
    18ce:	8c 93       	st	X, r24
    18d0:	11 97       	sbiw	r26, 0x01	; 1
	//DIO_voidSetPinValue(PORTA,PIN6_ID,LOGIC_HIGH);


}
    18d2:	0f 90       	pop	r0
    18d4:	0f 90       	pop	r0
    18d6:	0f 90       	pop	r0
    18d8:	0f 90       	pop	r0
    18da:	cf 91       	pop	r28
    18dc:	df 91       	pop	r29
    18de:	08 95       	ret

000018e0 <Timer_Resume>:

void Timer_Resume(TIMER0_CONFIG *Timer_Config)
{
    18e0:	df 93       	push	r29
    18e2:	cf 93       	push	r28
    18e4:	00 d0       	rcall	.+0      	; 0x18e6 <Timer_Resume+0x6>
    18e6:	cd b7       	in	r28, 0x3d	; 61
    18e8:	de b7       	in	r29, 0x3e	; 62
    18ea:	9a 83       	std	Y+2, r25	; 0x02
    18ec:	89 83       	std	Y+1, r24	; 0x01
	Timer0_Regs->TCCR0.Reg=((Timer0_Regs->TCCR0.Reg)&0xF8) | ((Timer_Config->PRESCALER) & 0x07);
    18ee:	a2 e5       	ldi	r26, 0x52	; 82
    18f0:	b0 e0       	ldi	r27, 0x00	; 0
    18f2:	e2 e5       	ldi	r30, 0x52	; 82
    18f4:	f0 e0       	ldi	r31, 0x00	; 0
    18f6:	81 81       	ldd	r24, Z+1	; 0x01
    18f8:	98 2f       	mov	r25, r24
    18fa:	98 7f       	andi	r25, 0xF8	; 248
    18fc:	e9 81       	ldd	r30, Y+1	; 0x01
    18fe:	fa 81       	ldd	r31, Y+2	; 0x02
    1900:	83 81       	ldd	r24, Z+3	; 0x03
    1902:	87 70       	andi	r24, 0x07	; 7
    1904:	89 2b       	or	r24, r25
    1906:	11 96       	adiw	r26, 0x01	; 1
    1908:	8c 93       	st	X, r24
    190a:	11 97       	sbiw	r26, 0x01	; 1

}
    190c:	0f 90       	pop	r0
    190e:	0f 90       	pop	r0
    1910:	cf 91       	pop	r28
    1912:	df 91       	pop	r29
    1914:	08 95       	ret

00001916 <Timer_Stop>:

void Timer_Stop(TIMER0_CONFIG *Timer_Config)
{
    1916:	df 93       	push	r29
    1918:	cf 93       	push	r28
    191a:	00 d0       	rcall	.+0      	; 0x191c <Timer_Stop+0x6>
    191c:	cd b7       	in	r28, 0x3d	; 61
    191e:	de b7       	in	r29, 0x3e	; 62
    1920:	9a 83       	std	Y+2, r25	; 0x02
    1922:	89 83       	std	Y+1, r24	; 0x01
	Timer0_Regs->TCCR0.Reg &= 0xF8;
    1924:	a2 e5       	ldi	r26, 0x52	; 82
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	e2 e5       	ldi	r30, 0x52	; 82
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	81 81       	ldd	r24, Z+1	; 0x01
    192e:	88 7f       	andi	r24, 0xF8	; 248
    1930:	11 96       	adiw	r26, 0x01	; 1
    1932:	8c 93       	st	X, r24
    1934:	11 97       	sbiw	r26, 0x01	; 1

}
    1936:	0f 90       	pop	r0
    1938:	0f 90       	pop	r0
    193a:	cf 91       	pop	r28
    193c:	df 91       	pop	r29
    193e:	08 95       	ret

00001940 <Timer_GetCounts>:

RELOAD_VALUES Timer_GetCounts(TIMER0_CONFIG *Timer_Config)
{
    1940:	df 93       	push	r29
    1942:	cf 93       	push	r28
    1944:	00 d0       	rcall	.+0      	; 0x1946 <Timer_GetCounts+0x6>
    1946:	cd b7       	in	r28, 0x3d	; 61
    1948:	de b7       	in	r29, 0x3e	; 62
    194a:	9a 83       	std	Y+2, r25	; 0x02
    194c:	89 83       	std	Y+1, r24	; 0x01
	Timer_Config->VALUE=Timer0_Regs->TCNT0.Reg;
    194e:	e2 e5       	ldi	r30, 0x52	; 82
    1950:	f0 e0       	ldi	r31, 0x00	; 0
    1952:	80 81       	ld	r24, Z
    1954:	e9 81       	ldd	r30, Y+1	; 0x01
    1956:	fa 81       	ldd	r31, Y+2	; 0x02
    1958:	84 83       	std	Z+4, r24	; 0x04
	return Timer_Config->VALUE;
    195a:	e9 81       	ldd	r30, Y+1	; 0x01
    195c:	fa 81       	ldd	r31, Y+2	; 0x02
    195e:	84 81       	ldd	r24, Z+4	; 0x04
}
    1960:	0f 90       	pop	r0
    1962:	0f 90       	pop	r0
    1964:	cf 91       	pop	r28
    1966:	df 91       	pop	r29
    1968:	08 95       	ret

0000196a <Timer_setDelayTimeMilliSec>:

void Timer_setDelayTimeMilliSec(uint32 time)
{
    196a:	df 93       	push	r29
    196c:	cf 93       	push	r28
    196e:	00 d0       	rcall	.+0      	; 0x1970 <Timer_setDelayTimeMilliSec+0x6>
    1970:	00 d0       	rcall	.+0      	; 0x1972 <Timer_setDelayTimeMilliSec+0x8>
    1972:	cd b7       	in	r28, 0x3d	; 61
    1974:	de b7       	in	r29, 0x3e	; 62
    1976:	69 83       	std	Y+1, r22	; 0x01
    1978:	7a 83       	std	Y+2, r23	; 0x02
    197a:	8b 83       	std	Y+3, r24	; 0x03
    197c:	9c 83       	std	Y+4, r25	; 0x04


}
    197e:	0f 90       	pop	r0
    1980:	0f 90       	pop	r0
    1982:	0f 90       	pop	r0
    1984:	0f 90       	pop	r0
    1986:	cf 91       	pop	r28
    1988:	df 91       	pop	r29
    198a:	08 95       	ret

0000198c <EnableInt>:

void EnableInt(TIMER0_CONFIG *Timer_Config,void *ptrfn_timer(void))
{
    198c:	df 93       	push	r29
    198e:	cf 93       	push	r28
    1990:	00 d0       	rcall	.+0      	; 0x1992 <EnableInt+0x6>
    1992:	00 d0       	rcall	.+0      	; 0x1994 <EnableInt+0x8>
    1994:	00 d0       	rcall	.+0      	; 0x1996 <EnableInt+0xa>
    1996:	cd b7       	in	r28, 0x3d	; 61
    1998:	de b7       	in	r29, 0x3e	; 62
    199a:	9a 83       	std	Y+2, r25	; 0x02
    199c:	89 83       	std	Y+1, r24	; 0x01
    199e:	7c 83       	std	Y+4, r23	; 0x04
    19a0:	6b 83       	std	Y+3, r22	; 0x03
	switch (Timer_Config->TIMER0_MODES)
    19a2:	e9 81       	ldd	r30, Y+1	; 0x01
    19a4:	fa 81       	ldd	r31, Y+2	; 0x02
    19a6:	80 81       	ld	r24, Z
    19a8:	28 2f       	mov	r18, r24
    19aa:	30 e0       	ldi	r19, 0x00	; 0
    19ac:	3e 83       	std	Y+6, r19	; 0x06
    19ae:	2d 83       	std	Y+5, r18	; 0x05
    19b0:	8d 81       	ldd	r24, Y+5	; 0x05
    19b2:	9e 81       	ldd	r25, Y+6	; 0x06
    19b4:	00 97       	sbiw	r24, 0x00	; 0
    19b6:	a1 f0       	breq	.+40     	; 0x19e0 <EnableInt+0x54>
    19b8:	2d 81       	ldd	r18, Y+5	; 0x05
    19ba:	3e 81       	ldd	r19, Y+6	; 0x06
    19bc:	22 30       	cpi	r18, 0x02	; 2
    19be:	31 05       	cpc	r19, r1
    19c0:	e9 f4       	brne	.+58     	; 0x19fc <EnableInt+0x70>
	{
	case CTC_MODE:
		Timer0_Regs->TIMSK.Bitfield.B1=1;
    19c2:	e2 e5       	ldi	r30, 0x52	; 82
    19c4:	f0 e0       	ldi	r31, 0x00	; 0
    19c6:	87 81       	ldd	r24, Z+7	; 0x07
    19c8:	82 60       	ori	r24, 0x02	; 2
    19ca:	87 83       	std	Z+7, r24	; 0x07
		Timer0_Regs->TIFR.Bitfield.B1=1;
    19cc:	e2 e5       	ldi	r30, 0x52	; 82
    19ce:	f0 e0       	ldi	r31, 0x00	; 0
    19d0:	86 81       	ldd	r24, Z+6	; 0x06
    19d2:	82 60       	ori	r24, 0x02	; 2
    19d4:	86 83       	std	Z+6, r24	; 0x06
		setCallBack(ptrfn_timer);
    19d6:	8b 81       	ldd	r24, Y+3	; 0x03
    19d8:	9c 81       	ldd	r25, Y+4	; 0x04
    19da:	0e 94 31 0d 	call	0x1a62	; 0x1a62 <setCallBack>
    19de:	0e c0       	rjmp	.+28     	; 0x19fc <EnableInt+0x70>
		break;
	case NORMAL_MODE:
		Timer0_Regs->TIMSK.Bitfield.B0=1;
    19e0:	e2 e5       	ldi	r30, 0x52	; 82
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	87 81       	ldd	r24, Z+7	; 0x07
    19e6:	81 60       	ori	r24, 0x01	; 1
    19e8:	87 83       	std	Z+7, r24	; 0x07
		Timer0_Regs->TIFR.Bitfield.B0=1;
    19ea:	e2 e5       	ldi	r30, 0x52	; 82
    19ec:	f0 e0       	ldi	r31, 0x00	; 0
    19ee:	86 81       	ldd	r24, Z+6	; 0x06
    19f0:	81 60       	ori	r24, 0x01	; 1
    19f2:	86 83       	std	Z+6, r24	; 0x06
		setCallBack(ptrfn_timer);
    19f4:	8b 81       	ldd	r24, Y+3	; 0x03
    19f6:	9c 81       	ldd	r25, Y+4	; 0x04
    19f8:	0e 94 31 0d 	call	0x1a62	; 0x1a62 <setCallBack>

		break;
	}


}
    19fc:	26 96       	adiw	r28, 0x06	; 6
    19fe:	0f b6       	in	r0, 0x3f	; 63
    1a00:	f8 94       	cli
    1a02:	de bf       	out	0x3e, r29	; 62
    1a04:	0f be       	out	0x3f, r0	; 63
    1a06:	cd bf       	out	0x3d, r28	; 61
    1a08:	cf 91       	pop	r28
    1a0a:	df 91       	pop	r29
    1a0c:	08 95       	ret

00001a0e <DisableInt>:

void DisableInt(TIMER0_CONFIG *Timer_Config)
{
    1a0e:	df 93       	push	r29
    1a10:	cf 93       	push	r28
    1a12:	00 d0       	rcall	.+0      	; 0x1a14 <DisableInt+0x6>
    1a14:	00 d0       	rcall	.+0      	; 0x1a16 <DisableInt+0x8>
    1a16:	cd b7       	in	r28, 0x3d	; 61
    1a18:	de b7       	in	r29, 0x3e	; 62
    1a1a:	9a 83       	std	Y+2, r25	; 0x02
    1a1c:	89 83       	std	Y+1, r24	; 0x01
	switch (Timer_Config->TIMER0_MODES)
    1a1e:	e9 81       	ldd	r30, Y+1	; 0x01
    1a20:	fa 81       	ldd	r31, Y+2	; 0x02
    1a22:	80 81       	ld	r24, Z
    1a24:	28 2f       	mov	r18, r24
    1a26:	30 e0       	ldi	r19, 0x00	; 0
    1a28:	3c 83       	std	Y+4, r19	; 0x04
    1a2a:	2b 83       	std	Y+3, r18	; 0x03
    1a2c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a2e:	9c 81       	ldd	r25, Y+4	; 0x04
    1a30:	00 97       	sbiw	r24, 0x00	; 0
    1a32:	59 f0       	breq	.+22     	; 0x1a4a <DisableInt+0x3c>
    1a34:	2b 81       	ldd	r18, Y+3	; 0x03
    1a36:	3c 81       	ldd	r19, Y+4	; 0x04
    1a38:	22 30       	cpi	r18, 0x02	; 2
    1a3a:	31 05       	cpc	r19, r1
    1a3c:	59 f4       	brne	.+22     	; 0x1a54 <DisableInt+0x46>
	{
	case CTC_MODE:
		Timer0_Regs->TIMSK.Bitfield.B1=0;
    1a3e:	e2 e5       	ldi	r30, 0x52	; 82
    1a40:	f0 e0       	ldi	r31, 0x00	; 0
    1a42:	87 81       	ldd	r24, Z+7	; 0x07
    1a44:	8d 7f       	andi	r24, 0xFD	; 253
    1a46:	87 83       	std	Z+7, r24	; 0x07
    1a48:	05 c0       	rjmp	.+10     	; 0x1a54 <DisableInt+0x46>
		break;
	case NORMAL_MODE:
		Timer0_Regs->TIMSK.Bitfield.B0=0;
    1a4a:	e2 e5       	ldi	r30, 0x52	; 82
    1a4c:	f0 e0       	ldi	r31, 0x00	; 0
    1a4e:	87 81       	ldd	r24, Z+7	; 0x07
    1a50:	8e 7f       	andi	r24, 0xFE	; 254
    1a52:	87 83       	std	Z+7, r24	; 0x07
		break;
	}
}
    1a54:	0f 90       	pop	r0
    1a56:	0f 90       	pop	r0
    1a58:	0f 90       	pop	r0
    1a5a:	0f 90       	pop	r0
    1a5c:	cf 91       	pop	r28
    1a5e:	df 91       	pop	r29
    1a60:	08 95       	ret

00001a62 <setCallBack>:

void setCallBack(void *ptrfn_timer(void))
{
    1a62:	df 93       	push	r29
    1a64:	cf 93       	push	r28
    1a66:	00 d0       	rcall	.+0      	; 0x1a68 <setCallBack+0x6>
    1a68:	cd b7       	in	r28, 0x3d	; 61
    1a6a:	de b7       	in	r29, 0x3e	; 62
    1a6c:	9a 83       	std	Y+2, r25	; 0x02
    1a6e:	89 83       	std	Y+1, r24	; 0x01

	ptr_callBack=ptrfn_timer;
    1a70:	89 81       	ldd	r24, Y+1	; 0x01
    1a72:	9a 81       	ldd	r25, Y+2	; 0x02
    1a74:	90 93 6a 00 	sts	0x006A, r25
    1a78:	80 93 69 00 	sts	0x0069, r24
}
    1a7c:	0f 90       	pop	r0
    1a7e:	0f 90       	pop	r0
    1a80:	cf 91       	pop	r28
    1a82:	df 91       	pop	r29
    1a84:	08 95       	ret

00001a86 <setFastPWM>:

void setFastPWM(uint8 duty,PWM_MODE_1 TYPE)
{
    1a86:	df 93       	push	r29
    1a88:	cf 93       	push	r28
    1a8a:	cd b7       	in	r28, 0x3d	; 61
    1a8c:	de b7       	in	r29, 0x3e	; 62
    1a8e:	2a 97       	sbiw	r28, 0x0a	; 10
    1a90:	0f b6       	in	r0, 0x3f	; 63
    1a92:	f8 94       	cli
    1a94:	de bf       	out	0x3e, r29	; 62
    1a96:	0f be       	out	0x3f, r0	; 63
    1a98:	cd bf       	out	0x3d, r28	; 61
    1a9a:	89 83       	std	Y+1, r24	; 0x01
    1a9c:	6a 83       	std	Y+2, r22	; 0x02
	//DIO_voidSetPinValue(PORTA,PIN5_ID,LOGIC_HIGH);

	/*DONT FORGERT TO SET PIN AS OUTPUT IN APPLICATION */
	if(TYPE==INVERTING_MODE)
    1a9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1aa0:	83 30       	cpi	r24, 0x03	; 3
    1aa2:	89 f5       	brne	.+98     	; 0x1b06 <setFastPWM+0x80>
	{
		Timer0_Regs->OCR0.Reg= abs(255-((duty*255)/100));
    1aa4:	82 e5       	ldi	r24, 0x52	; 82
    1aa6:	90 e0       	ldi	r25, 0x00	; 0
    1aa8:	9a 87       	std	Y+10, r25	; 0x0a
    1aaa:	89 87       	std	Y+9, r24	; 0x09
    1aac:	89 81       	ldd	r24, Y+1	; 0x01
    1aae:	48 2f       	mov	r20, r24
    1ab0:	50 e0       	ldi	r21, 0x00	; 0
    1ab2:	ca 01       	movw	r24, r20
    1ab4:	9c 01       	movw	r18, r24
    1ab6:	22 0f       	add	r18, r18
    1ab8:	33 1f       	adc	r19, r19
    1aba:	c9 01       	movw	r24, r18
    1abc:	96 95       	lsr	r25
    1abe:	98 2f       	mov	r25, r24
    1ac0:	88 27       	eor	r24, r24
    1ac2:	97 95       	ror	r25
    1ac4:	87 95       	ror	r24
    1ac6:	82 1b       	sub	r24, r18
    1ac8:	93 0b       	sbc	r25, r19
    1aca:	84 0f       	add	r24, r20
    1acc:	95 1f       	adc	r25, r21
    1ace:	24 e6       	ldi	r18, 0x64	; 100
    1ad0:	30 e0       	ldi	r19, 0x00	; 0
    1ad2:	b9 01       	movw	r22, r18
    1ad4:	0e 94 35 1a 	call	0x346a	; 0x346a <__divmodhi4>
    1ad8:	cb 01       	movw	r24, r22
    1ada:	9c 01       	movw	r18, r24
    1adc:	8f ef       	ldi	r24, 0xFF	; 255
    1ade:	90 e0       	ldi	r25, 0x00	; 0
    1ae0:	82 1b       	sub	r24, r18
    1ae2:	93 0b       	sbc	r25, r19
    1ae4:	98 87       	std	Y+8, r25	; 0x08
    1ae6:	8f 83       	std	Y+7, r24	; 0x07
    1ae8:	ef 81       	ldd	r30, Y+7	; 0x07
    1aea:	f8 85       	ldd	r31, Y+8	; 0x08
    1aec:	ff 23       	and	r31, r31
    1aee:	3c f4       	brge	.+14     	; 0x1afe <setFastPWM+0x78>
    1af0:	8f 81       	ldd	r24, Y+7	; 0x07
    1af2:	98 85       	ldd	r25, Y+8	; 0x08
    1af4:	90 95       	com	r25
    1af6:	81 95       	neg	r24
    1af8:	9f 4f       	sbci	r25, 0xFF	; 255
    1afa:	98 87       	std	Y+8, r25	; 0x08
    1afc:	8f 83       	std	Y+7, r24	; 0x07
    1afe:	8f 81       	ldd	r24, Y+7	; 0x07
    1b00:	e9 85       	ldd	r30, Y+9	; 0x09
    1b02:	fa 85       	ldd	r31, Y+10	; 0x0a
    1b04:	82 87       	std	Z+10, r24	; 0x0a
		//DIO_voidSetPinValue(PORTA,PIN5_ID,LOGIC_HIGH);


	}
	 if(TYPE==NON_INVERTING_MODE)
    1b06:	8a 81       	ldd	r24, Y+2	; 0x02
    1b08:	82 30       	cpi	r24, 0x02	; 2
    1b0a:	69 f5       	brne	.+90     	; 0x1b66 <setFastPWM+0xe0>
	{
		Timer0_Regs->OCR0.Reg= abs(((duty*255)/100)-1);
    1b0c:	82 e5       	ldi	r24, 0x52	; 82
    1b0e:	90 e0       	ldi	r25, 0x00	; 0
    1b10:	9e 83       	std	Y+6, r25	; 0x06
    1b12:	8d 83       	std	Y+5, r24	; 0x05
    1b14:	89 81       	ldd	r24, Y+1	; 0x01
    1b16:	48 2f       	mov	r20, r24
    1b18:	50 e0       	ldi	r21, 0x00	; 0
    1b1a:	ca 01       	movw	r24, r20
    1b1c:	9c 01       	movw	r18, r24
    1b1e:	22 0f       	add	r18, r18
    1b20:	33 1f       	adc	r19, r19
    1b22:	c9 01       	movw	r24, r18
    1b24:	96 95       	lsr	r25
    1b26:	98 2f       	mov	r25, r24
    1b28:	88 27       	eor	r24, r24
    1b2a:	97 95       	ror	r25
    1b2c:	87 95       	ror	r24
    1b2e:	82 1b       	sub	r24, r18
    1b30:	93 0b       	sbc	r25, r19
    1b32:	84 0f       	add	r24, r20
    1b34:	95 1f       	adc	r25, r21
    1b36:	24 e6       	ldi	r18, 0x64	; 100
    1b38:	30 e0       	ldi	r19, 0x00	; 0
    1b3a:	b9 01       	movw	r22, r18
    1b3c:	0e 94 35 1a 	call	0x346a	; 0x346a <__divmodhi4>
    1b40:	cb 01       	movw	r24, r22
    1b42:	01 97       	sbiw	r24, 0x01	; 1
    1b44:	9c 83       	std	Y+4, r25	; 0x04
    1b46:	8b 83       	std	Y+3, r24	; 0x03
    1b48:	eb 81       	ldd	r30, Y+3	; 0x03
    1b4a:	fc 81       	ldd	r31, Y+4	; 0x04
    1b4c:	ff 23       	and	r31, r31
    1b4e:	3c f4       	brge	.+14     	; 0x1b5e <setFastPWM+0xd8>
    1b50:	8b 81       	ldd	r24, Y+3	; 0x03
    1b52:	9c 81       	ldd	r25, Y+4	; 0x04
    1b54:	90 95       	com	r25
    1b56:	81 95       	neg	r24
    1b58:	9f 4f       	sbci	r25, 0xFF	; 255
    1b5a:	9c 83       	std	Y+4, r25	; 0x04
    1b5c:	8b 83       	std	Y+3, r24	; 0x03
    1b5e:	8b 81       	ldd	r24, Y+3	; 0x03
    1b60:	ed 81       	ldd	r30, Y+5	; 0x05
    1b62:	fe 81       	ldd	r31, Y+6	; 0x06
    1b64:	82 87       	std	Z+10, r24	; 0x0a
		//DIO_voidSetPinValue(PORTA,PIN5_ID,LOGIC_HIGH);

	}
}
    1b66:	2a 96       	adiw	r28, 0x0a	; 10
    1b68:	0f b6       	in	r0, 0x3f	; 63
    1b6a:	f8 94       	cli
    1b6c:	de bf       	out	0x3e, r29	; 62
    1b6e:	0f be       	out	0x3f, r0	; 63
    1b70:	cd bf       	out	0x3d, r28	; 61
    1b72:	cf 91       	pop	r28
    1b74:	df 91       	pop	r29
    1b76:	08 95       	ret

00001b78 <setphaseCorrectPWM>:

void setphaseCorrectPWM(uint8 duty)
{
    1b78:	df 93       	push	r29
    1b7a:	cf 93       	push	r28
    1b7c:	00 d0       	rcall	.+0      	; 0x1b7e <setphaseCorrectPWM+0x6>
    1b7e:	00 d0       	rcall	.+0      	; 0x1b80 <setphaseCorrectPWM+0x8>
    1b80:	0f 92       	push	r0
    1b82:	cd b7       	in	r28, 0x3d	; 61
    1b84:	de b7       	in	r29, 0x3e	; 62
    1b86:	89 83       	std	Y+1, r24	; 0x01
	/*DONT FORGERT TO SET PIN AS OUTPUT IN APPLICATION */
	Timer0_Regs->OCR0.Reg= abs(((duty*256)/100));
    1b88:	82 e5       	ldi	r24, 0x52	; 82
    1b8a:	90 e0       	ldi	r25, 0x00	; 0
    1b8c:	9d 83       	std	Y+5, r25	; 0x05
    1b8e:	8c 83       	std	Y+4, r24	; 0x04
    1b90:	89 81       	ldd	r24, Y+1	; 0x01
    1b92:	88 2f       	mov	r24, r24
    1b94:	90 e0       	ldi	r25, 0x00	; 0
    1b96:	98 2f       	mov	r25, r24
    1b98:	88 27       	eor	r24, r24
    1b9a:	24 e6       	ldi	r18, 0x64	; 100
    1b9c:	30 e0       	ldi	r19, 0x00	; 0
    1b9e:	b9 01       	movw	r22, r18
    1ba0:	0e 94 35 1a 	call	0x346a	; 0x346a <__divmodhi4>
    1ba4:	cb 01       	movw	r24, r22
    1ba6:	9b 83       	std	Y+3, r25	; 0x03
    1ba8:	8a 83       	std	Y+2, r24	; 0x02
    1baa:	ea 81       	ldd	r30, Y+2	; 0x02
    1bac:	fb 81       	ldd	r31, Y+3	; 0x03
    1bae:	ff 23       	and	r31, r31
    1bb0:	3c f4       	brge	.+14     	; 0x1bc0 <setphaseCorrectPWM+0x48>
    1bb2:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb4:	9b 81       	ldd	r25, Y+3	; 0x03
    1bb6:	90 95       	com	r25
    1bb8:	81 95       	neg	r24
    1bba:	9f 4f       	sbci	r25, 0xFF	; 255
    1bbc:	9b 83       	std	Y+3, r25	; 0x03
    1bbe:	8a 83       	std	Y+2, r24	; 0x02
    1bc0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc2:	ec 81       	ldd	r30, Y+4	; 0x04
    1bc4:	fd 81       	ldd	r31, Y+5	; 0x05
    1bc6:	82 87       	std	Z+10, r24	; 0x0a
}
    1bc8:	0f 90       	pop	r0
    1bca:	0f 90       	pop	r0
    1bcc:	0f 90       	pop	r0
    1bce:	0f 90       	pop	r0
    1bd0:	0f 90       	pop	r0
    1bd2:	cf 91       	pop	r28
    1bd4:	df 91       	pop	r29
    1bd6:	08 95       	ret

00001bd8 <__vector_11>:

//ISR(TIMER0_OVF_vect)
void __vector_11 (void)
{
    1bd8:	df 93       	push	r29
    1bda:	cf 93       	push	r28
    1bdc:	cd b7       	in	r28, 0x3d	; 61
    1bde:	de b7       	in	r29, 0x3e	; 62
	CLEAR_BIT(SREG,PIN7_ID);
    1be0:	af e5       	ldi	r26, 0x5F	; 95
    1be2:	b0 e0       	ldi	r27, 0x00	; 0
    1be4:	ef e5       	ldi	r30, 0x5F	; 95
    1be6:	f0 e0       	ldi	r31, 0x00	; 0
    1be8:	80 81       	ld	r24, Z
    1bea:	8f 77       	andi	r24, 0x7F	; 127
    1bec:	8c 93       	st	X, r24
	Timer0_Regs->TIFR.Bitfield.B0=1;    //clear flag
    1bee:	e2 e5       	ldi	r30, 0x52	; 82
    1bf0:	f0 e0       	ldi	r31, 0x00	; 0
    1bf2:	86 81       	ldd	r24, Z+6	; 0x06
    1bf4:	81 60       	ori	r24, 0x01	; 1
    1bf6:	86 83       	std	Z+6, r24	; 0x06
//	if(ptr_callBack != NULL_PTR)
//	{
//
//	}
	(*ptr_callBack)();
    1bf8:	e0 91 69 00 	lds	r30, 0x0069
    1bfc:	f0 91 6a 00 	lds	r31, 0x006A
    1c00:	09 95       	icall

	SET_BIT(SREG,PIN7_ID);
    1c02:	af e5       	ldi	r26, 0x5F	; 95
    1c04:	b0 e0       	ldi	r27, 0x00	; 0
    1c06:	ef e5       	ldi	r30, 0x5F	; 95
    1c08:	f0 e0       	ldi	r31, 0x00	; 0
    1c0a:	80 81       	ld	r24, Z
    1c0c:	80 68       	ori	r24, 0x80	; 128
    1c0e:	8c 93       	st	X, r24
}
    1c10:	cf 91       	pop	r28
    1c12:	df 91       	pop	r29
    1c14:	08 95       	ret

00001c16 <H_LCD_void_Init>:
 * Initialize the LCD:
 * 1. Setup the LCD pins directions by use the GPIO driver.
 * 2. Setup the LCD Data Mode 4-bits or 8-bits.
 */
void H_LCD_void_Init(void)
{
    1c16:	0f 93       	push	r16
    1c18:	1f 93       	push	r17
    1c1a:	df 93       	push	r29
    1c1c:	cf 93       	push	r28
    1c1e:	cd b7       	in	r28, 0x3d	; 61
    1c20:	de b7       	in	r29, 0x3e	; 62
    1c22:	ce 55       	subi	r28, 0x5E	; 94
    1c24:	d0 40       	sbci	r29, 0x00	; 0
    1c26:	0f b6       	in	r0, 0x3f	; 63
    1c28:	f8 94       	cli
    1c2a:	de bf       	out	0x3e, r29	; 62
    1c2c:	0f be       	out	0x3f, r0	; 63
    1c2e:	cd bf       	out	0x3d, r28	; 61
	/* Configure the direction for RS, and E pins as output pins */
	DIO_voidSetPinDirection(LCD_RS_PORT_ID,LCD_RS_PIN_ID,OUTPUT);
    1c30:	89 e3       	ldi	r24, 0x39	; 57
    1c32:	90 e0       	ldi	r25, 0x00	; 0
    1c34:	63 e0       	ldi	r22, 0x03	; 3
    1c36:	41 e0       	ldi	r20, 0x01	; 1
    1c38:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>

	//DIO_voidSetPinDirection(LCD_RW_PORT_ID,LCD_RW_PIN_ID,OUTPUT);
	DIO_voidSetPinDirection(LCD_E_PORT_ID,LCD_E_PIN_ID,OUTPUT);
    1c3c:	89 e3       	ldi	r24, 0x39	; 57
    1c3e:	90 e0       	ldi	r25, 0x00	; 0
    1c40:	62 e0       	ldi	r22, 0x02	; 2
    1c42:	41 e0       	ldi	r20, 0x01	; 1
    1c44:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>

	/* Configure 4 pins in the data port as output pins */
	DIO_voidSetPinDirection(LCD_DATA_PORT_ID,LCD_D4_PIN,OUTPUT);
    1c48:	86 e3       	ldi	r24, 0x36	; 54
    1c4a:	90 e0       	ldi	r25, 0x00	; 0
    1c4c:	60 e0       	ldi	r22, 0x00	; 0
    1c4e:	41 e0       	ldi	r20, 0x01	; 1
    1c50:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(LCD_DATA_PORT_ID,LCD_D5_PIN,OUTPUT);
    1c54:	86 e3       	ldi	r24, 0x36	; 54
    1c56:	90 e0       	ldi	r25, 0x00	; 0
    1c58:	61 e0       	ldi	r22, 0x01	; 1
    1c5a:	41 e0       	ldi	r20, 0x01	; 1
    1c5c:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(LCD_DATA_PORT_ID,LCD_D6_PIN,OUTPUT);
    1c60:	86 e3       	ldi	r24, 0x36	; 54
    1c62:	90 e0       	ldi	r25, 0x00	; 0
    1c64:	62 e0       	ldi	r22, 0x02	; 2
    1c66:	41 e0       	ldi	r20, 0x01	; 1
    1c68:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(LCD_DATA_PORT_ID,LCD_D7_PIN,OUTPUT);
    1c6c:	86 e3       	ldi	r24, 0x36	; 54
    1c6e:	90 e0       	ldi	r25, 0x00	; 0
    1c70:	64 e0       	ldi	r22, 0x04	; 4
    1c72:	41 e0       	ldi	r20, 0x01	; 1
    1c74:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>
    1c78:	fe 01       	movw	r30, r28
    1c7a:	e5 5a       	subi	r30, 0xA5	; 165
    1c7c:	ff 4f       	sbci	r31, 0xFF	; 255
    1c7e:	80 e0       	ldi	r24, 0x00	; 0
    1c80:	90 e0       	ldi	r25, 0x00	; 0
    1c82:	a8 e4       	ldi	r26, 0x48	; 72
    1c84:	b2 e4       	ldi	r27, 0x42	; 66
    1c86:	80 83       	st	Z, r24
    1c88:	91 83       	std	Z+1, r25	; 0x01
    1c8a:	a2 83       	std	Z+2, r26	; 0x02
    1c8c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c8e:	8e 01       	movw	r16, r28
    1c90:	09 5a       	subi	r16, 0xA9	; 169
    1c92:	1f 4f       	sbci	r17, 0xFF	; 255
    1c94:	fe 01       	movw	r30, r28
    1c96:	e5 5a       	subi	r30, 0xA5	; 165
    1c98:	ff 4f       	sbci	r31, 0xFF	; 255
    1c9a:	60 81       	ld	r22, Z
    1c9c:	71 81       	ldd	r23, Z+1	; 0x01
    1c9e:	82 81       	ldd	r24, Z+2	; 0x02
    1ca0:	93 81       	ldd	r25, Z+3	; 0x03
    1ca2:	20 e0       	ldi	r18, 0x00	; 0
    1ca4:	30 e0       	ldi	r19, 0x00	; 0
    1ca6:	4a e7       	ldi	r20, 0x7A	; 122
    1ca8:	55 e4       	ldi	r21, 0x45	; 69
    1caa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cae:	dc 01       	movw	r26, r24
    1cb0:	cb 01       	movw	r24, r22
    1cb2:	f8 01       	movw	r30, r16
    1cb4:	80 83       	st	Z, r24
    1cb6:	91 83       	std	Z+1, r25	; 0x01
    1cb8:	a2 83       	std	Z+2, r26	; 0x02
    1cba:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1cbc:	fe 01       	movw	r30, r28
    1cbe:	e9 5a       	subi	r30, 0xA9	; 169
    1cc0:	ff 4f       	sbci	r31, 0xFF	; 255
    1cc2:	60 81       	ld	r22, Z
    1cc4:	71 81       	ldd	r23, Z+1	; 0x01
    1cc6:	82 81       	ldd	r24, Z+2	; 0x02
    1cc8:	93 81       	ldd	r25, Z+3	; 0x03
    1cca:	20 e0       	ldi	r18, 0x00	; 0
    1ccc:	30 e0       	ldi	r19, 0x00	; 0
    1cce:	40 e8       	ldi	r20, 0x80	; 128
    1cd0:	5f e3       	ldi	r21, 0x3F	; 63
    1cd2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1cd6:	88 23       	and	r24, r24
    1cd8:	44 f4       	brge	.+16     	; 0x1cea <H_LCD_void_Init+0xd4>
		__ticks = 1;
    1cda:	fe 01       	movw	r30, r28
    1cdc:	eb 5a       	subi	r30, 0xAB	; 171
    1cde:	ff 4f       	sbci	r31, 0xFF	; 255
    1ce0:	81 e0       	ldi	r24, 0x01	; 1
    1ce2:	90 e0       	ldi	r25, 0x00	; 0
    1ce4:	91 83       	std	Z+1, r25	; 0x01
    1ce6:	80 83       	st	Z, r24
    1ce8:	64 c0       	rjmp	.+200    	; 0x1db2 <H_LCD_void_Init+0x19c>
	else if (__tmp > 65535)
    1cea:	fe 01       	movw	r30, r28
    1cec:	e9 5a       	subi	r30, 0xA9	; 169
    1cee:	ff 4f       	sbci	r31, 0xFF	; 255
    1cf0:	60 81       	ld	r22, Z
    1cf2:	71 81       	ldd	r23, Z+1	; 0x01
    1cf4:	82 81       	ldd	r24, Z+2	; 0x02
    1cf6:	93 81       	ldd	r25, Z+3	; 0x03
    1cf8:	20 e0       	ldi	r18, 0x00	; 0
    1cfa:	3f ef       	ldi	r19, 0xFF	; 255
    1cfc:	4f e7       	ldi	r20, 0x7F	; 127
    1cfe:	57 e4       	ldi	r21, 0x47	; 71
    1d00:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1d04:	18 16       	cp	r1, r24
    1d06:	0c f0       	brlt	.+2      	; 0x1d0a <H_LCD_void_Init+0xf4>
    1d08:	43 c0       	rjmp	.+134    	; 0x1d90 <H_LCD_void_Init+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d0a:	fe 01       	movw	r30, r28
    1d0c:	e5 5a       	subi	r30, 0xA5	; 165
    1d0e:	ff 4f       	sbci	r31, 0xFF	; 255
    1d10:	60 81       	ld	r22, Z
    1d12:	71 81       	ldd	r23, Z+1	; 0x01
    1d14:	82 81       	ldd	r24, Z+2	; 0x02
    1d16:	93 81       	ldd	r25, Z+3	; 0x03
    1d18:	20 e0       	ldi	r18, 0x00	; 0
    1d1a:	30 e0       	ldi	r19, 0x00	; 0
    1d1c:	40 e2       	ldi	r20, 0x20	; 32
    1d1e:	51 e4       	ldi	r21, 0x41	; 65
    1d20:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d24:	dc 01       	movw	r26, r24
    1d26:	cb 01       	movw	r24, r22
    1d28:	8e 01       	movw	r16, r28
    1d2a:	0b 5a       	subi	r16, 0xAB	; 171
    1d2c:	1f 4f       	sbci	r17, 0xFF	; 255
    1d2e:	bc 01       	movw	r22, r24
    1d30:	cd 01       	movw	r24, r26
    1d32:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d36:	dc 01       	movw	r26, r24
    1d38:	cb 01       	movw	r24, r22
    1d3a:	f8 01       	movw	r30, r16
    1d3c:	91 83       	std	Z+1, r25	; 0x01
    1d3e:	80 83       	st	Z, r24
    1d40:	1f c0       	rjmp	.+62     	; 0x1d80 <H_LCD_void_Init+0x16a>
    1d42:	fe 01       	movw	r30, r28
    1d44:	ed 5a       	subi	r30, 0xAD	; 173
    1d46:	ff 4f       	sbci	r31, 0xFF	; 255
    1d48:	80 e9       	ldi	r24, 0x90	; 144
    1d4a:	91 e0       	ldi	r25, 0x01	; 1
    1d4c:	91 83       	std	Z+1, r25	; 0x01
    1d4e:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1d50:	fe 01       	movw	r30, r28
    1d52:	ed 5a       	subi	r30, 0xAD	; 173
    1d54:	ff 4f       	sbci	r31, 0xFF	; 255
    1d56:	80 81       	ld	r24, Z
    1d58:	91 81       	ldd	r25, Z+1	; 0x01
    1d5a:	01 97       	sbiw	r24, 0x01	; 1
    1d5c:	f1 f7       	brne	.-4      	; 0x1d5a <H_LCD_void_Init+0x144>
    1d5e:	fe 01       	movw	r30, r28
    1d60:	ed 5a       	subi	r30, 0xAD	; 173
    1d62:	ff 4f       	sbci	r31, 0xFF	; 255
    1d64:	91 83       	std	Z+1, r25	; 0x01
    1d66:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d68:	de 01       	movw	r26, r28
    1d6a:	ab 5a       	subi	r26, 0xAB	; 171
    1d6c:	bf 4f       	sbci	r27, 0xFF	; 255
    1d6e:	fe 01       	movw	r30, r28
    1d70:	eb 5a       	subi	r30, 0xAB	; 171
    1d72:	ff 4f       	sbci	r31, 0xFF	; 255
    1d74:	80 81       	ld	r24, Z
    1d76:	91 81       	ldd	r25, Z+1	; 0x01
    1d78:	01 97       	sbiw	r24, 0x01	; 1
    1d7a:	11 96       	adiw	r26, 0x01	; 1
    1d7c:	9c 93       	st	X, r25
    1d7e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d80:	fe 01       	movw	r30, r28
    1d82:	eb 5a       	subi	r30, 0xAB	; 171
    1d84:	ff 4f       	sbci	r31, 0xFF	; 255
    1d86:	80 81       	ld	r24, Z
    1d88:	91 81       	ldd	r25, Z+1	; 0x01
    1d8a:	00 97       	sbiw	r24, 0x00	; 0
    1d8c:	d1 f6       	brne	.-76     	; 0x1d42 <H_LCD_void_Init+0x12c>
    1d8e:	27 c0       	rjmp	.+78     	; 0x1dde <H_LCD_void_Init+0x1c8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d90:	8e 01       	movw	r16, r28
    1d92:	0b 5a       	subi	r16, 0xAB	; 171
    1d94:	1f 4f       	sbci	r17, 0xFF	; 255
    1d96:	fe 01       	movw	r30, r28
    1d98:	e9 5a       	subi	r30, 0xA9	; 169
    1d9a:	ff 4f       	sbci	r31, 0xFF	; 255
    1d9c:	60 81       	ld	r22, Z
    1d9e:	71 81       	ldd	r23, Z+1	; 0x01
    1da0:	82 81       	ldd	r24, Z+2	; 0x02
    1da2:	93 81       	ldd	r25, Z+3	; 0x03
    1da4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1da8:	dc 01       	movw	r26, r24
    1daa:	cb 01       	movw	r24, r22
    1dac:	f8 01       	movw	r30, r16
    1dae:	91 83       	std	Z+1, r25	; 0x01
    1db0:	80 83       	st	Z, r24
    1db2:	de 01       	movw	r26, r28
    1db4:	af 5a       	subi	r26, 0xAF	; 175
    1db6:	bf 4f       	sbci	r27, 0xFF	; 255
    1db8:	fe 01       	movw	r30, r28
    1dba:	eb 5a       	subi	r30, 0xAB	; 171
    1dbc:	ff 4f       	sbci	r31, 0xFF	; 255
    1dbe:	80 81       	ld	r24, Z
    1dc0:	91 81       	ldd	r25, Z+1	; 0x01
    1dc2:	8d 93       	st	X+, r24
    1dc4:	9c 93       	st	X, r25
    1dc6:	fe 01       	movw	r30, r28
    1dc8:	ef 5a       	subi	r30, 0xAF	; 175
    1dca:	ff 4f       	sbci	r31, 0xFF	; 255
    1dcc:	80 81       	ld	r24, Z
    1dce:	91 81       	ldd	r25, Z+1	; 0x01
    1dd0:	01 97       	sbiw	r24, 0x01	; 1
    1dd2:	f1 f7       	brne	.-4      	; 0x1dd0 <H_LCD_void_Init+0x1ba>
    1dd4:	fe 01       	movw	r30, r28
    1dd6:	ef 5a       	subi	r30, 0xAF	; 175
    1dd8:	ff 4f       	sbci	r31, 0xFF	; 255
    1dda:	91 83       	std	Z+1, r25	; 0x01
    1ddc:	80 83       	st	Z, r24

#if (LCD_DATA_BITS_MODE == 4)
	_delay_ms(50);

	DIO_voidSetPinValue(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_LOW);
    1dde:	89 e3       	ldi	r24, 0x39	; 57
    1de0:	90 e0       	ldi	r25, 0x00	; 0
    1de2:	63 e0       	ldi	r22, 0x03	; 3
    1de4:	40 e0       	ldi	r20, 0x00	; 0
    1de6:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID,PIN0_ID,LOGIC_LOW);
    1dea:	86 e3       	ldi	r24, 0x36	; 54
    1dec:	90 e0       	ldi	r25, 0x00	; 0
    1dee:	60 e0       	ldi	r22, 0x00	; 0
    1df0:	40 e0       	ldi	r20, 0x00	; 0
    1df2:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID,PIN1_ID,LOGIC_HIGH);
    1df6:	86 e3       	ldi	r24, 0x36	; 54
    1df8:	90 e0       	ldi	r25, 0x00	; 0
    1dfa:	61 e0       	ldi	r22, 0x01	; 1
    1dfc:	41 e0       	ldi	r20, 0x01	; 1
    1dfe:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID,PIN2_ID,LOGIC_LOW);
    1e02:	86 e3       	ldi	r24, 0x36	; 54
    1e04:	90 e0       	ldi	r25, 0x00	; 0
    1e06:	62 e0       	ldi	r22, 0x02	; 2
    1e08:	40 e0       	ldi	r20, 0x00	; 0
    1e0a:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID,PIN4_ID,LOGIC_LOW);
    1e0e:	86 e3       	ldi	r24, 0x36	; 54
    1e10:	90 e0       	ldi	r25, 0x00	; 0
    1e12:	64 e0       	ldi	r22, 0x04	; 4
    1e14:	40 e0       	ldi	r20, 0x00	; 0
    1e16:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    1e1a:	fe 01       	movw	r30, r28
    1e1c:	e3 5b       	subi	r30, 0xB3	; 179
    1e1e:	ff 4f       	sbci	r31, 0xFF	; 255
    1e20:	80 e0       	ldi	r24, 0x00	; 0
    1e22:	90 e0       	ldi	r25, 0x00	; 0
    1e24:	a0 e8       	ldi	r26, 0x80	; 128
    1e26:	bf e3       	ldi	r27, 0x3F	; 63
    1e28:	80 83       	st	Z, r24
    1e2a:	91 83       	std	Z+1, r25	; 0x01
    1e2c:	a2 83       	std	Z+2, r26	; 0x02
    1e2e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e30:	8e 01       	movw	r16, r28
    1e32:	07 5b       	subi	r16, 0xB7	; 183
    1e34:	1f 4f       	sbci	r17, 0xFF	; 255
    1e36:	fe 01       	movw	r30, r28
    1e38:	e3 5b       	subi	r30, 0xB3	; 179
    1e3a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e3c:	60 81       	ld	r22, Z
    1e3e:	71 81       	ldd	r23, Z+1	; 0x01
    1e40:	82 81       	ldd	r24, Z+2	; 0x02
    1e42:	93 81       	ldd	r25, Z+3	; 0x03
    1e44:	20 e0       	ldi	r18, 0x00	; 0
    1e46:	30 e0       	ldi	r19, 0x00	; 0
    1e48:	4a e7       	ldi	r20, 0x7A	; 122
    1e4a:	55 e4       	ldi	r21, 0x45	; 69
    1e4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e50:	dc 01       	movw	r26, r24
    1e52:	cb 01       	movw	r24, r22
    1e54:	f8 01       	movw	r30, r16
    1e56:	80 83       	st	Z, r24
    1e58:	91 83       	std	Z+1, r25	; 0x01
    1e5a:	a2 83       	std	Z+2, r26	; 0x02
    1e5c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1e5e:	fe 01       	movw	r30, r28
    1e60:	e7 5b       	subi	r30, 0xB7	; 183
    1e62:	ff 4f       	sbci	r31, 0xFF	; 255
    1e64:	60 81       	ld	r22, Z
    1e66:	71 81       	ldd	r23, Z+1	; 0x01
    1e68:	82 81       	ldd	r24, Z+2	; 0x02
    1e6a:	93 81       	ldd	r25, Z+3	; 0x03
    1e6c:	20 e0       	ldi	r18, 0x00	; 0
    1e6e:	30 e0       	ldi	r19, 0x00	; 0
    1e70:	40 e8       	ldi	r20, 0x80	; 128
    1e72:	5f e3       	ldi	r21, 0x3F	; 63
    1e74:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e78:	88 23       	and	r24, r24
    1e7a:	44 f4       	brge	.+16     	; 0x1e8c <H_LCD_void_Init+0x276>
		__ticks = 1;
    1e7c:	fe 01       	movw	r30, r28
    1e7e:	e9 5b       	subi	r30, 0xB9	; 185
    1e80:	ff 4f       	sbci	r31, 0xFF	; 255
    1e82:	81 e0       	ldi	r24, 0x01	; 1
    1e84:	90 e0       	ldi	r25, 0x00	; 0
    1e86:	91 83       	std	Z+1, r25	; 0x01
    1e88:	80 83       	st	Z, r24
    1e8a:	64 c0       	rjmp	.+200    	; 0x1f54 <H_LCD_void_Init+0x33e>
	else if (__tmp > 65535)
    1e8c:	fe 01       	movw	r30, r28
    1e8e:	e7 5b       	subi	r30, 0xB7	; 183
    1e90:	ff 4f       	sbci	r31, 0xFF	; 255
    1e92:	60 81       	ld	r22, Z
    1e94:	71 81       	ldd	r23, Z+1	; 0x01
    1e96:	82 81       	ldd	r24, Z+2	; 0x02
    1e98:	93 81       	ldd	r25, Z+3	; 0x03
    1e9a:	20 e0       	ldi	r18, 0x00	; 0
    1e9c:	3f ef       	ldi	r19, 0xFF	; 255
    1e9e:	4f e7       	ldi	r20, 0x7F	; 127
    1ea0:	57 e4       	ldi	r21, 0x47	; 71
    1ea2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ea6:	18 16       	cp	r1, r24
    1ea8:	0c f0       	brlt	.+2      	; 0x1eac <H_LCD_void_Init+0x296>
    1eaa:	43 c0       	rjmp	.+134    	; 0x1f32 <H_LCD_void_Init+0x31c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1eac:	fe 01       	movw	r30, r28
    1eae:	e3 5b       	subi	r30, 0xB3	; 179
    1eb0:	ff 4f       	sbci	r31, 0xFF	; 255
    1eb2:	60 81       	ld	r22, Z
    1eb4:	71 81       	ldd	r23, Z+1	; 0x01
    1eb6:	82 81       	ldd	r24, Z+2	; 0x02
    1eb8:	93 81       	ldd	r25, Z+3	; 0x03
    1eba:	20 e0       	ldi	r18, 0x00	; 0
    1ebc:	30 e0       	ldi	r19, 0x00	; 0
    1ebe:	40 e2       	ldi	r20, 0x20	; 32
    1ec0:	51 e4       	ldi	r21, 0x41	; 65
    1ec2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ec6:	dc 01       	movw	r26, r24
    1ec8:	cb 01       	movw	r24, r22
    1eca:	8e 01       	movw	r16, r28
    1ecc:	09 5b       	subi	r16, 0xB9	; 185
    1ece:	1f 4f       	sbci	r17, 0xFF	; 255
    1ed0:	bc 01       	movw	r22, r24
    1ed2:	cd 01       	movw	r24, r26
    1ed4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ed8:	dc 01       	movw	r26, r24
    1eda:	cb 01       	movw	r24, r22
    1edc:	f8 01       	movw	r30, r16
    1ede:	91 83       	std	Z+1, r25	; 0x01
    1ee0:	80 83       	st	Z, r24
    1ee2:	1f c0       	rjmp	.+62     	; 0x1f22 <H_LCD_void_Init+0x30c>
    1ee4:	fe 01       	movw	r30, r28
    1ee6:	eb 5b       	subi	r30, 0xBB	; 187
    1ee8:	ff 4f       	sbci	r31, 0xFF	; 255
    1eea:	80 e9       	ldi	r24, 0x90	; 144
    1eec:	91 e0       	ldi	r25, 0x01	; 1
    1eee:	91 83       	std	Z+1, r25	; 0x01
    1ef0:	80 83       	st	Z, r24
    1ef2:	fe 01       	movw	r30, r28
    1ef4:	eb 5b       	subi	r30, 0xBB	; 187
    1ef6:	ff 4f       	sbci	r31, 0xFF	; 255
    1ef8:	80 81       	ld	r24, Z
    1efa:	91 81       	ldd	r25, Z+1	; 0x01
    1efc:	01 97       	sbiw	r24, 0x01	; 1
    1efe:	f1 f7       	brne	.-4      	; 0x1efc <H_LCD_void_Init+0x2e6>
    1f00:	fe 01       	movw	r30, r28
    1f02:	eb 5b       	subi	r30, 0xBB	; 187
    1f04:	ff 4f       	sbci	r31, 0xFF	; 255
    1f06:	91 83       	std	Z+1, r25	; 0x01
    1f08:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f0a:	de 01       	movw	r26, r28
    1f0c:	a9 5b       	subi	r26, 0xB9	; 185
    1f0e:	bf 4f       	sbci	r27, 0xFF	; 255
    1f10:	fe 01       	movw	r30, r28
    1f12:	e9 5b       	subi	r30, 0xB9	; 185
    1f14:	ff 4f       	sbci	r31, 0xFF	; 255
    1f16:	80 81       	ld	r24, Z
    1f18:	91 81       	ldd	r25, Z+1	; 0x01
    1f1a:	01 97       	sbiw	r24, 0x01	; 1
    1f1c:	11 96       	adiw	r26, 0x01	; 1
    1f1e:	9c 93       	st	X, r25
    1f20:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f22:	fe 01       	movw	r30, r28
    1f24:	e9 5b       	subi	r30, 0xB9	; 185
    1f26:	ff 4f       	sbci	r31, 0xFF	; 255
    1f28:	80 81       	ld	r24, Z
    1f2a:	91 81       	ldd	r25, Z+1	; 0x01
    1f2c:	00 97       	sbiw	r24, 0x00	; 0
    1f2e:	d1 f6       	brne	.-76     	; 0x1ee4 <H_LCD_void_Init+0x2ce>
    1f30:	27 c0       	rjmp	.+78     	; 0x1f80 <H_LCD_void_Init+0x36a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f32:	8e 01       	movw	r16, r28
    1f34:	09 5b       	subi	r16, 0xB9	; 185
    1f36:	1f 4f       	sbci	r17, 0xFF	; 255
    1f38:	fe 01       	movw	r30, r28
    1f3a:	e7 5b       	subi	r30, 0xB7	; 183
    1f3c:	ff 4f       	sbci	r31, 0xFF	; 255
    1f3e:	60 81       	ld	r22, Z
    1f40:	71 81       	ldd	r23, Z+1	; 0x01
    1f42:	82 81       	ldd	r24, Z+2	; 0x02
    1f44:	93 81       	ldd	r25, Z+3	; 0x03
    1f46:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f4a:	dc 01       	movw	r26, r24
    1f4c:	cb 01       	movw	r24, r22
    1f4e:	f8 01       	movw	r30, r16
    1f50:	91 83       	std	Z+1, r25	; 0x01
    1f52:	80 83       	st	Z, r24
    1f54:	de 01       	movw	r26, r28
    1f56:	ad 5b       	subi	r26, 0xBD	; 189
    1f58:	bf 4f       	sbci	r27, 0xFF	; 255
    1f5a:	fe 01       	movw	r30, r28
    1f5c:	e9 5b       	subi	r30, 0xB9	; 185
    1f5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1f60:	80 81       	ld	r24, Z
    1f62:	91 81       	ldd	r25, Z+1	; 0x01
    1f64:	8d 93       	st	X+, r24
    1f66:	9c 93       	st	X, r25
    1f68:	fe 01       	movw	r30, r28
    1f6a:	ed 5b       	subi	r30, 0xBD	; 189
    1f6c:	ff 4f       	sbci	r31, 0xFF	; 255
    1f6e:	80 81       	ld	r24, Z
    1f70:	91 81       	ldd	r25, Z+1	; 0x01
    1f72:	01 97       	sbiw	r24, 0x01	; 1
    1f74:	f1 f7       	brne	.-4      	; 0x1f72 <H_LCD_void_Init+0x35c>
    1f76:	fe 01       	movw	r30, r28
    1f78:	ed 5b       	subi	r30, 0xBD	; 189
    1f7a:	ff 4f       	sbci	r31, 0xFF	; 255
    1f7c:	91 83       	std	Z+1, r25	; 0x01
    1f7e:	80 83       	st	Z, r24
	_delay_ms(1);


	H_LCD_void_sendCommand(LCD_TWO_LINES_FOUR_BITS_MODE);
    1f80:	88 e2       	ldi	r24, 0x28	; 40
    1f82:	0e 94 14 15 	call	0x2a28	; 0x2a28 <H_LCD_void_sendCommand>
    1f86:	fe 01       	movw	r30, r28
    1f88:	ff 96       	adiw	r30, 0x3f	; 63
    1f8a:	80 e0       	ldi	r24, 0x00	; 0
    1f8c:	90 e0       	ldi	r25, 0x00	; 0
    1f8e:	a0 ea       	ldi	r26, 0xA0	; 160
    1f90:	b0 e4       	ldi	r27, 0x40	; 64
    1f92:	80 83       	st	Z, r24
    1f94:	91 83       	std	Z+1, r25	; 0x01
    1f96:	a2 83       	std	Z+2, r26	; 0x02
    1f98:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1f9a:	fe 01       	movw	r30, r28
    1f9c:	ff 96       	adiw	r30, 0x3f	; 63
    1f9e:	60 81       	ld	r22, Z
    1fa0:	71 81       	ldd	r23, Z+1	; 0x01
    1fa2:	82 81       	ldd	r24, Z+2	; 0x02
    1fa4:	93 81       	ldd	r25, Z+3	; 0x03
    1fa6:	2b ea       	ldi	r18, 0xAB	; 171
    1fa8:	3a ea       	ldi	r19, 0xAA	; 170
    1faa:	4a ea       	ldi	r20, 0xAA	; 170
    1fac:	50 e4       	ldi	r21, 0x40	; 64
    1fae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fb2:	dc 01       	movw	r26, r24
    1fb4:	cb 01       	movw	r24, r22
    1fb6:	8b af       	std	Y+59, r24	; 0x3b
    1fb8:	9c af       	std	Y+60, r25	; 0x3c
    1fba:	ad af       	std	Y+61, r26	; 0x3d
    1fbc:	be af       	std	Y+62, r27	; 0x3e
	if (__tmp < 1.0)
    1fbe:	6b ad       	ldd	r22, Y+59	; 0x3b
    1fc0:	7c ad       	ldd	r23, Y+60	; 0x3c
    1fc2:	8d ad       	ldd	r24, Y+61	; 0x3d
    1fc4:	9e ad       	ldd	r25, Y+62	; 0x3e
    1fc6:	20 e0       	ldi	r18, 0x00	; 0
    1fc8:	30 e0       	ldi	r19, 0x00	; 0
    1fca:	40 e8       	ldi	r20, 0x80	; 128
    1fcc:	5f e3       	ldi	r21, 0x3F	; 63
    1fce:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1fd2:	88 23       	and	r24, r24
    1fd4:	1c f4       	brge	.+6      	; 0x1fdc <H_LCD_void_Init+0x3c6>
		__ticks = 1;
    1fd6:	81 e0       	ldi	r24, 0x01	; 1
    1fd8:	8a af       	std	Y+58, r24	; 0x3a
    1fda:	93 c0       	rjmp	.+294    	; 0x2102 <H_LCD_void_Init+0x4ec>
	else if (__tmp > 255)
    1fdc:	6b ad       	ldd	r22, Y+59	; 0x3b
    1fde:	7c ad       	ldd	r23, Y+60	; 0x3c
    1fe0:	8d ad       	ldd	r24, Y+61	; 0x3d
    1fe2:	9e ad       	ldd	r25, Y+62	; 0x3e
    1fe4:	20 e0       	ldi	r18, 0x00	; 0
    1fe6:	30 e0       	ldi	r19, 0x00	; 0
    1fe8:	4f e7       	ldi	r20, 0x7F	; 127
    1fea:	53 e4       	ldi	r21, 0x43	; 67
    1fec:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ff0:	18 16       	cp	r1, r24
    1ff2:	0c f0       	brlt	.+2      	; 0x1ff6 <H_LCD_void_Init+0x3e0>
    1ff4:	7d c0       	rjmp	.+250    	; 0x20f0 <H_LCD_void_Init+0x4da>
	{
		_delay_ms(__us / 1000.0);
    1ff6:	fe 01       	movw	r30, r28
    1ff8:	ff 96       	adiw	r30, 0x3f	; 63
    1ffa:	60 81       	ld	r22, Z
    1ffc:	71 81       	ldd	r23, Z+1	; 0x01
    1ffe:	82 81       	ldd	r24, Z+2	; 0x02
    2000:	93 81       	ldd	r25, Z+3	; 0x03
    2002:	20 e0       	ldi	r18, 0x00	; 0
    2004:	30 e0       	ldi	r19, 0x00	; 0
    2006:	4a e7       	ldi	r20, 0x7A	; 122
    2008:	54 e4       	ldi	r21, 0x44	; 68
    200a:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    200e:	dc 01       	movw	r26, r24
    2010:	cb 01       	movw	r24, r22
    2012:	8e ab       	std	Y+54, r24	; 0x36
    2014:	9f ab       	std	Y+55, r25	; 0x37
    2016:	a8 af       	std	Y+56, r26	; 0x38
    2018:	b9 af       	std	Y+57, r27	; 0x39
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    201a:	6e a9       	ldd	r22, Y+54	; 0x36
    201c:	7f a9       	ldd	r23, Y+55	; 0x37
    201e:	88 ad       	ldd	r24, Y+56	; 0x38
    2020:	99 ad       	ldd	r25, Y+57	; 0x39
    2022:	20 e0       	ldi	r18, 0x00	; 0
    2024:	30 e0       	ldi	r19, 0x00	; 0
    2026:	4a e7       	ldi	r20, 0x7A	; 122
    2028:	55 e4       	ldi	r21, 0x45	; 69
    202a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    202e:	dc 01       	movw	r26, r24
    2030:	cb 01       	movw	r24, r22
    2032:	8a ab       	std	Y+50, r24	; 0x32
    2034:	9b ab       	std	Y+51, r25	; 0x33
    2036:	ac ab       	std	Y+52, r26	; 0x34
    2038:	bd ab       	std	Y+53, r27	; 0x35
	if (__tmp < 1.0)
    203a:	6a a9       	ldd	r22, Y+50	; 0x32
    203c:	7b a9       	ldd	r23, Y+51	; 0x33
    203e:	8c a9       	ldd	r24, Y+52	; 0x34
    2040:	9d a9       	ldd	r25, Y+53	; 0x35
    2042:	20 e0       	ldi	r18, 0x00	; 0
    2044:	30 e0       	ldi	r19, 0x00	; 0
    2046:	40 e8       	ldi	r20, 0x80	; 128
    2048:	5f e3       	ldi	r21, 0x3F	; 63
    204a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    204e:	88 23       	and	r24, r24
    2050:	2c f4       	brge	.+10     	; 0x205c <H_LCD_void_Init+0x446>
		__ticks = 1;
    2052:	81 e0       	ldi	r24, 0x01	; 1
    2054:	90 e0       	ldi	r25, 0x00	; 0
    2056:	99 ab       	std	Y+49, r25	; 0x31
    2058:	88 ab       	std	Y+48, r24	; 0x30
    205a:	3f c0       	rjmp	.+126    	; 0x20da <H_LCD_void_Init+0x4c4>
	else if (__tmp > 65535)
    205c:	6a a9       	ldd	r22, Y+50	; 0x32
    205e:	7b a9       	ldd	r23, Y+51	; 0x33
    2060:	8c a9       	ldd	r24, Y+52	; 0x34
    2062:	9d a9       	ldd	r25, Y+53	; 0x35
    2064:	20 e0       	ldi	r18, 0x00	; 0
    2066:	3f ef       	ldi	r19, 0xFF	; 255
    2068:	4f e7       	ldi	r20, 0x7F	; 127
    206a:	57 e4       	ldi	r21, 0x47	; 71
    206c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2070:	18 16       	cp	r1, r24
    2072:	4c f5       	brge	.+82     	; 0x20c6 <H_LCD_void_Init+0x4b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2074:	6e a9       	ldd	r22, Y+54	; 0x36
    2076:	7f a9       	ldd	r23, Y+55	; 0x37
    2078:	88 ad       	ldd	r24, Y+56	; 0x38
    207a:	99 ad       	ldd	r25, Y+57	; 0x39
    207c:	20 e0       	ldi	r18, 0x00	; 0
    207e:	30 e0       	ldi	r19, 0x00	; 0
    2080:	40 e2       	ldi	r20, 0x20	; 32
    2082:	51 e4       	ldi	r21, 0x41	; 65
    2084:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2088:	dc 01       	movw	r26, r24
    208a:	cb 01       	movw	r24, r22
    208c:	bc 01       	movw	r22, r24
    208e:	cd 01       	movw	r24, r26
    2090:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2094:	dc 01       	movw	r26, r24
    2096:	cb 01       	movw	r24, r22
    2098:	99 ab       	std	Y+49, r25	; 0x31
    209a:	88 ab       	std	Y+48, r24	; 0x30
    209c:	0f c0       	rjmp	.+30     	; 0x20bc <H_LCD_void_Init+0x4a6>
    209e:	80 e9       	ldi	r24, 0x90	; 144
    20a0:	91 e0       	ldi	r25, 0x01	; 1
    20a2:	9f a7       	std	Y+47, r25	; 0x2f
    20a4:	8e a7       	std	Y+46, r24	; 0x2e
    20a6:	8e a5       	ldd	r24, Y+46	; 0x2e
    20a8:	9f a5       	ldd	r25, Y+47	; 0x2f
    20aa:	01 97       	sbiw	r24, 0x01	; 1
    20ac:	f1 f7       	brne	.-4      	; 0x20aa <H_LCD_void_Init+0x494>
    20ae:	9f a7       	std	Y+47, r25	; 0x2f
    20b0:	8e a7       	std	Y+46, r24	; 0x2e
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20b2:	88 a9       	ldd	r24, Y+48	; 0x30
    20b4:	99 a9       	ldd	r25, Y+49	; 0x31
    20b6:	01 97       	sbiw	r24, 0x01	; 1
    20b8:	99 ab       	std	Y+49, r25	; 0x31
    20ba:	88 ab       	std	Y+48, r24	; 0x30
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20bc:	88 a9       	ldd	r24, Y+48	; 0x30
    20be:	99 a9       	ldd	r25, Y+49	; 0x31
    20c0:	00 97       	sbiw	r24, 0x00	; 0
    20c2:	69 f7       	brne	.-38     	; 0x209e <H_LCD_void_Init+0x488>
    20c4:	24 c0       	rjmp	.+72     	; 0x210e <H_LCD_void_Init+0x4f8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20c6:	6a a9       	ldd	r22, Y+50	; 0x32
    20c8:	7b a9       	ldd	r23, Y+51	; 0x33
    20ca:	8c a9       	ldd	r24, Y+52	; 0x34
    20cc:	9d a9       	ldd	r25, Y+53	; 0x35
    20ce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20d2:	dc 01       	movw	r26, r24
    20d4:	cb 01       	movw	r24, r22
    20d6:	99 ab       	std	Y+49, r25	; 0x31
    20d8:	88 ab       	std	Y+48, r24	; 0x30
    20da:	88 a9       	ldd	r24, Y+48	; 0x30
    20dc:	99 a9       	ldd	r25, Y+49	; 0x31
    20de:	9d a7       	std	Y+45, r25	; 0x2d
    20e0:	8c a7       	std	Y+44, r24	; 0x2c
    20e2:	8c a5       	ldd	r24, Y+44	; 0x2c
    20e4:	9d a5       	ldd	r25, Y+45	; 0x2d
    20e6:	01 97       	sbiw	r24, 0x01	; 1
    20e8:	f1 f7       	brne	.-4      	; 0x20e6 <H_LCD_void_Init+0x4d0>
    20ea:	9d a7       	std	Y+45, r25	; 0x2d
    20ec:	8c a7       	std	Y+44, r24	; 0x2c
    20ee:	0f c0       	rjmp	.+30     	; 0x210e <H_LCD_void_Init+0x4f8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    20f0:	6b ad       	ldd	r22, Y+59	; 0x3b
    20f2:	7c ad       	ldd	r23, Y+60	; 0x3c
    20f4:	8d ad       	ldd	r24, Y+61	; 0x3d
    20f6:	9e ad       	ldd	r25, Y+62	; 0x3e
    20f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20fc:	dc 01       	movw	r26, r24
    20fe:	cb 01       	movw	r24, r22
    2100:	8a af       	std	Y+58, r24	; 0x3a
    2102:	8a ad       	ldd	r24, Y+58	; 0x3a
    2104:	8b a7       	std	Y+43, r24	; 0x2b
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2106:	8b a5       	ldd	r24, Y+43	; 0x2b
    2108:	8a 95       	dec	r24
    210a:	f1 f7       	brne	.-4      	; 0x2108 <H_LCD_void_Init+0x4f2>
    210c:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_us(5);
	H_LCD_void_sendCommand(LCD_CURSOR_OFF);
    210e:	8c e0       	ldi	r24, 0x0C	; 12
    2110:	0e 94 14 15 	call	0x2a28	; 0x2a28 <H_LCD_void_sendCommand>
    2114:	80 e0       	ldi	r24, 0x00	; 0
    2116:	90 e0       	ldi	r25, 0x00	; 0
    2118:	a0 e8       	ldi	r26, 0x80	; 128
    211a:	bf e3       	ldi	r27, 0x3F	; 63
    211c:	8f a3       	std	Y+39, r24	; 0x27
    211e:	98 a7       	std	Y+40, r25	; 0x28
    2120:	a9 a7       	std	Y+41, r26	; 0x29
    2122:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2124:	6f a1       	ldd	r22, Y+39	; 0x27
    2126:	78 a5       	ldd	r23, Y+40	; 0x28
    2128:	89 a5       	ldd	r24, Y+41	; 0x29
    212a:	9a a5       	ldd	r25, Y+42	; 0x2a
    212c:	20 e0       	ldi	r18, 0x00	; 0
    212e:	30 e0       	ldi	r19, 0x00	; 0
    2130:	4a e7       	ldi	r20, 0x7A	; 122
    2132:	55 e4       	ldi	r21, 0x45	; 69
    2134:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2138:	dc 01       	movw	r26, r24
    213a:	cb 01       	movw	r24, r22
    213c:	8b a3       	std	Y+35, r24	; 0x23
    213e:	9c a3       	std	Y+36, r25	; 0x24
    2140:	ad a3       	std	Y+37, r26	; 0x25
    2142:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2144:	6b a1       	ldd	r22, Y+35	; 0x23
    2146:	7c a1       	ldd	r23, Y+36	; 0x24
    2148:	8d a1       	ldd	r24, Y+37	; 0x25
    214a:	9e a1       	ldd	r25, Y+38	; 0x26
    214c:	20 e0       	ldi	r18, 0x00	; 0
    214e:	30 e0       	ldi	r19, 0x00	; 0
    2150:	40 e8       	ldi	r20, 0x80	; 128
    2152:	5f e3       	ldi	r21, 0x3F	; 63
    2154:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2158:	88 23       	and	r24, r24
    215a:	2c f4       	brge	.+10     	; 0x2166 <H_LCD_void_Init+0x550>
		__ticks = 1;
    215c:	81 e0       	ldi	r24, 0x01	; 1
    215e:	90 e0       	ldi	r25, 0x00	; 0
    2160:	9a a3       	std	Y+34, r25	; 0x22
    2162:	89 a3       	std	Y+33, r24	; 0x21
    2164:	3f c0       	rjmp	.+126    	; 0x21e4 <H_LCD_void_Init+0x5ce>
	else if (__tmp > 65535)
    2166:	6b a1       	ldd	r22, Y+35	; 0x23
    2168:	7c a1       	ldd	r23, Y+36	; 0x24
    216a:	8d a1       	ldd	r24, Y+37	; 0x25
    216c:	9e a1       	ldd	r25, Y+38	; 0x26
    216e:	20 e0       	ldi	r18, 0x00	; 0
    2170:	3f ef       	ldi	r19, 0xFF	; 255
    2172:	4f e7       	ldi	r20, 0x7F	; 127
    2174:	57 e4       	ldi	r21, 0x47	; 71
    2176:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    217a:	18 16       	cp	r1, r24
    217c:	4c f5       	brge	.+82     	; 0x21d0 <H_LCD_void_Init+0x5ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    217e:	6f a1       	ldd	r22, Y+39	; 0x27
    2180:	78 a5       	ldd	r23, Y+40	; 0x28
    2182:	89 a5       	ldd	r24, Y+41	; 0x29
    2184:	9a a5       	ldd	r25, Y+42	; 0x2a
    2186:	20 e0       	ldi	r18, 0x00	; 0
    2188:	30 e0       	ldi	r19, 0x00	; 0
    218a:	40 e2       	ldi	r20, 0x20	; 32
    218c:	51 e4       	ldi	r21, 0x41	; 65
    218e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2192:	dc 01       	movw	r26, r24
    2194:	cb 01       	movw	r24, r22
    2196:	bc 01       	movw	r22, r24
    2198:	cd 01       	movw	r24, r26
    219a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    219e:	dc 01       	movw	r26, r24
    21a0:	cb 01       	movw	r24, r22
    21a2:	9a a3       	std	Y+34, r25	; 0x22
    21a4:	89 a3       	std	Y+33, r24	; 0x21
    21a6:	0f c0       	rjmp	.+30     	; 0x21c6 <H_LCD_void_Init+0x5b0>
    21a8:	80 e9       	ldi	r24, 0x90	; 144
    21aa:	91 e0       	ldi	r25, 0x01	; 1
    21ac:	98 a3       	std	Y+32, r25	; 0x20
    21ae:	8f 8f       	std	Y+31, r24	; 0x1f
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    21b0:	8f 8d       	ldd	r24, Y+31	; 0x1f
    21b2:	98 a1       	ldd	r25, Y+32	; 0x20
    21b4:	01 97       	sbiw	r24, 0x01	; 1
    21b6:	f1 f7       	brne	.-4      	; 0x21b4 <H_LCD_void_Init+0x59e>
    21b8:	98 a3       	std	Y+32, r25	; 0x20
    21ba:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21bc:	89 a1       	ldd	r24, Y+33	; 0x21
    21be:	9a a1       	ldd	r25, Y+34	; 0x22
    21c0:	01 97       	sbiw	r24, 0x01	; 1
    21c2:	9a a3       	std	Y+34, r25	; 0x22
    21c4:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21c6:	89 a1       	ldd	r24, Y+33	; 0x21
    21c8:	9a a1       	ldd	r25, Y+34	; 0x22
    21ca:	00 97       	sbiw	r24, 0x00	; 0
    21cc:	69 f7       	brne	.-38     	; 0x21a8 <H_LCD_void_Init+0x592>
    21ce:	14 c0       	rjmp	.+40     	; 0x21f8 <H_LCD_void_Init+0x5e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21d0:	6b a1       	ldd	r22, Y+35	; 0x23
    21d2:	7c a1       	ldd	r23, Y+36	; 0x24
    21d4:	8d a1       	ldd	r24, Y+37	; 0x25
    21d6:	9e a1       	ldd	r25, Y+38	; 0x26
    21d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21dc:	dc 01       	movw	r26, r24
    21de:	cb 01       	movw	r24, r22
    21e0:	9a a3       	std	Y+34, r25	; 0x22
    21e2:	89 a3       	std	Y+33, r24	; 0x21
    21e4:	89 a1       	ldd	r24, Y+33	; 0x21
    21e6:	9a a1       	ldd	r25, Y+34	; 0x22
    21e8:	9e 8f       	std	Y+30, r25	; 0x1e
    21ea:	8d 8f       	std	Y+29, r24	; 0x1d
    21ec:	8d 8d       	ldd	r24, Y+29	; 0x1d
    21ee:	9e 8d       	ldd	r25, Y+30	; 0x1e
    21f0:	01 97       	sbiw	r24, 0x01	; 1
    21f2:	f1 f7       	brne	.-4      	; 0x21f0 <H_LCD_void_Init+0x5da>
    21f4:	9e 8f       	std	Y+30, r25	; 0x1e
    21f6:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);
	H_LCD_void_sendCommand(LCD_CLEAR_COMMAND);
    21f8:	81 e0       	ldi	r24, 0x01	; 1
    21fa:	0e 94 14 15 	call	0x2a28	; 0x2a28 <H_LCD_void_sendCommand>
    21fe:	80 e0       	ldi	r24, 0x00	; 0
    2200:	90 e0       	ldi	r25, 0x00	; 0
    2202:	a0 ea       	ldi	r26, 0xA0	; 160
    2204:	b0 e4       	ldi	r27, 0x40	; 64
    2206:	89 8f       	std	Y+25, r24	; 0x19
    2208:	9a 8f       	std	Y+26, r25	; 0x1a
    220a:	ab 8f       	std	Y+27, r26	; 0x1b
    220c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    220e:	69 8d       	ldd	r22, Y+25	; 0x19
    2210:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2212:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2214:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2216:	20 e0       	ldi	r18, 0x00	; 0
    2218:	30 e0       	ldi	r19, 0x00	; 0
    221a:	4a e7       	ldi	r20, 0x7A	; 122
    221c:	55 e4       	ldi	r21, 0x45	; 69
    221e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2222:	dc 01       	movw	r26, r24
    2224:	cb 01       	movw	r24, r22
    2226:	8d 8b       	std	Y+21, r24	; 0x15
    2228:	9e 8b       	std	Y+22, r25	; 0x16
    222a:	af 8b       	std	Y+23, r26	; 0x17
    222c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    222e:	6d 89       	ldd	r22, Y+21	; 0x15
    2230:	7e 89       	ldd	r23, Y+22	; 0x16
    2232:	8f 89       	ldd	r24, Y+23	; 0x17
    2234:	98 8d       	ldd	r25, Y+24	; 0x18
    2236:	20 e0       	ldi	r18, 0x00	; 0
    2238:	30 e0       	ldi	r19, 0x00	; 0
    223a:	40 e8       	ldi	r20, 0x80	; 128
    223c:	5f e3       	ldi	r21, 0x3F	; 63
    223e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2242:	88 23       	and	r24, r24
    2244:	2c f4       	brge	.+10     	; 0x2250 <H_LCD_void_Init+0x63a>
		__ticks = 1;
    2246:	81 e0       	ldi	r24, 0x01	; 1
    2248:	90 e0       	ldi	r25, 0x00	; 0
    224a:	9c 8b       	std	Y+20, r25	; 0x14
    224c:	8b 8b       	std	Y+19, r24	; 0x13
    224e:	3f c0       	rjmp	.+126    	; 0x22ce <H_LCD_void_Init+0x6b8>
	else if (__tmp > 65535)
    2250:	6d 89       	ldd	r22, Y+21	; 0x15
    2252:	7e 89       	ldd	r23, Y+22	; 0x16
    2254:	8f 89       	ldd	r24, Y+23	; 0x17
    2256:	98 8d       	ldd	r25, Y+24	; 0x18
    2258:	20 e0       	ldi	r18, 0x00	; 0
    225a:	3f ef       	ldi	r19, 0xFF	; 255
    225c:	4f e7       	ldi	r20, 0x7F	; 127
    225e:	57 e4       	ldi	r21, 0x47	; 71
    2260:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2264:	18 16       	cp	r1, r24
    2266:	4c f5       	brge	.+82     	; 0x22ba <H_LCD_void_Init+0x6a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2268:	69 8d       	ldd	r22, Y+25	; 0x19
    226a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    226c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    226e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2270:	20 e0       	ldi	r18, 0x00	; 0
    2272:	30 e0       	ldi	r19, 0x00	; 0
    2274:	40 e2       	ldi	r20, 0x20	; 32
    2276:	51 e4       	ldi	r21, 0x41	; 65
    2278:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    227c:	dc 01       	movw	r26, r24
    227e:	cb 01       	movw	r24, r22
    2280:	bc 01       	movw	r22, r24
    2282:	cd 01       	movw	r24, r26
    2284:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2288:	dc 01       	movw	r26, r24
    228a:	cb 01       	movw	r24, r22
    228c:	9c 8b       	std	Y+20, r25	; 0x14
    228e:	8b 8b       	std	Y+19, r24	; 0x13
    2290:	0f c0       	rjmp	.+30     	; 0x22b0 <H_LCD_void_Init+0x69a>
    2292:	80 e9       	ldi	r24, 0x90	; 144
    2294:	91 e0       	ldi	r25, 0x01	; 1
    2296:	9a 8b       	std	Y+18, r25	; 0x12
    2298:	89 8b       	std	Y+17, r24	; 0x11
    229a:	89 89       	ldd	r24, Y+17	; 0x11
    229c:	9a 89       	ldd	r25, Y+18	; 0x12
    229e:	01 97       	sbiw	r24, 0x01	; 1
    22a0:	f1 f7       	brne	.-4      	; 0x229e <H_LCD_void_Init+0x688>
    22a2:	9a 8b       	std	Y+18, r25	; 0x12
    22a4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    22a6:	8b 89       	ldd	r24, Y+19	; 0x13
    22a8:	9c 89       	ldd	r25, Y+20	; 0x14
    22aa:	01 97       	sbiw	r24, 0x01	; 1
    22ac:	9c 8b       	std	Y+20, r25	; 0x14
    22ae:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    22b0:	8b 89       	ldd	r24, Y+19	; 0x13
    22b2:	9c 89       	ldd	r25, Y+20	; 0x14
    22b4:	00 97       	sbiw	r24, 0x00	; 0
    22b6:	69 f7       	brne	.-38     	; 0x2292 <H_LCD_void_Init+0x67c>
    22b8:	14 c0       	rjmp	.+40     	; 0x22e2 <H_LCD_void_Init+0x6cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    22ba:	6d 89       	ldd	r22, Y+21	; 0x15
    22bc:	7e 89       	ldd	r23, Y+22	; 0x16
    22be:	8f 89       	ldd	r24, Y+23	; 0x17
    22c0:	98 8d       	ldd	r25, Y+24	; 0x18
    22c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22c6:	dc 01       	movw	r26, r24
    22c8:	cb 01       	movw	r24, r22
    22ca:	9c 8b       	std	Y+20, r25	; 0x14
    22cc:	8b 8b       	std	Y+19, r24	; 0x13
    22ce:	8b 89       	ldd	r24, Y+19	; 0x13
    22d0:	9c 89       	ldd	r25, Y+20	; 0x14
    22d2:	98 8b       	std	Y+16, r25	; 0x10
    22d4:	8f 87       	std	Y+15, r24	; 0x0f
    22d6:	8f 85       	ldd	r24, Y+15	; 0x0f
    22d8:	98 89       	ldd	r25, Y+16	; 0x10
    22da:	01 97       	sbiw	r24, 0x01	; 1
    22dc:	f1 f7       	brne	.-4      	; 0x22da <H_LCD_void_Init+0x6c4>
    22de:	98 8b       	std	Y+16, r25	; 0x10
    22e0:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(5);
	H_LCD_void_sendCommand(LCD_GO_TO_HOME);
    22e2:	82 e0       	ldi	r24, 0x02	; 2
    22e4:	0e 94 14 15 	call	0x2a28	; 0x2a28 <H_LCD_void_sendCommand>
    22e8:	80 e0       	ldi	r24, 0x00	; 0
    22ea:	90 e0       	ldi	r25, 0x00	; 0
    22ec:	a0 e8       	ldi	r26, 0x80	; 128
    22ee:	bf e3       	ldi	r27, 0x3F	; 63
    22f0:	8b 87       	std	Y+11, r24	; 0x0b
    22f2:	9c 87       	std	Y+12, r25	; 0x0c
    22f4:	ad 87       	std	Y+13, r26	; 0x0d
    22f6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22f8:	6b 85       	ldd	r22, Y+11	; 0x0b
    22fa:	7c 85       	ldd	r23, Y+12	; 0x0c
    22fc:	8d 85       	ldd	r24, Y+13	; 0x0d
    22fe:	9e 85       	ldd	r25, Y+14	; 0x0e
    2300:	20 e0       	ldi	r18, 0x00	; 0
    2302:	30 e0       	ldi	r19, 0x00	; 0
    2304:	4a e7       	ldi	r20, 0x7A	; 122
    2306:	55 e4       	ldi	r21, 0x45	; 69
    2308:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    230c:	dc 01       	movw	r26, r24
    230e:	cb 01       	movw	r24, r22
    2310:	8f 83       	std	Y+7, r24	; 0x07
    2312:	98 87       	std	Y+8, r25	; 0x08
    2314:	a9 87       	std	Y+9, r26	; 0x09
    2316:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2318:	6f 81       	ldd	r22, Y+7	; 0x07
    231a:	78 85       	ldd	r23, Y+8	; 0x08
    231c:	89 85       	ldd	r24, Y+9	; 0x09
    231e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2320:	20 e0       	ldi	r18, 0x00	; 0
    2322:	30 e0       	ldi	r19, 0x00	; 0
    2324:	40 e8       	ldi	r20, 0x80	; 128
    2326:	5f e3       	ldi	r21, 0x3F	; 63
    2328:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    232c:	88 23       	and	r24, r24
    232e:	2c f4       	brge	.+10     	; 0x233a <H_LCD_void_Init+0x724>
		__ticks = 1;
    2330:	81 e0       	ldi	r24, 0x01	; 1
    2332:	90 e0       	ldi	r25, 0x00	; 0
    2334:	9e 83       	std	Y+6, r25	; 0x06
    2336:	8d 83       	std	Y+5, r24	; 0x05
    2338:	3f c0       	rjmp	.+126    	; 0x23b8 <H_LCD_void_Init+0x7a2>
	else if (__tmp > 65535)
    233a:	6f 81       	ldd	r22, Y+7	; 0x07
    233c:	78 85       	ldd	r23, Y+8	; 0x08
    233e:	89 85       	ldd	r24, Y+9	; 0x09
    2340:	9a 85       	ldd	r25, Y+10	; 0x0a
    2342:	20 e0       	ldi	r18, 0x00	; 0
    2344:	3f ef       	ldi	r19, 0xFF	; 255
    2346:	4f e7       	ldi	r20, 0x7F	; 127
    2348:	57 e4       	ldi	r21, 0x47	; 71
    234a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    234e:	18 16       	cp	r1, r24
    2350:	4c f5       	brge	.+82     	; 0x23a4 <H_LCD_void_Init+0x78e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2352:	6b 85       	ldd	r22, Y+11	; 0x0b
    2354:	7c 85       	ldd	r23, Y+12	; 0x0c
    2356:	8d 85       	ldd	r24, Y+13	; 0x0d
    2358:	9e 85       	ldd	r25, Y+14	; 0x0e
    235a:	20 e0       	ldi	r18, 0x00	; 0
    235c:	30 e0       	ldi	r19, 0x00	; 0
    235e:	40 e2       	ldi	r20, 0x20	; 32
    2360:	51 e4       	ldi	r21, 0x41	; 65
    2362:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2366:	dc 01       	movw	r26, r24
    2368:	cb 01       	movw	r24, r22
    236a:	bc 01       	movw	r22, r24
    236c:	cd 01       	movw	r24, r26
    236e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2372:	dc 01       	movw	r26, r24
    2374:	cb 01       	movw	r24, r22
    2376:	9e 83       	std	Y+6, r25	; 0x06
    2378:	8d 83       	std	Y+5, r24	; 0x05
    237a:	0f c0       	rjmp	.+30     	; 0x239a <H_LCD_void_Init+0x784>
    237c:	80 e9       	ldi	r24, 0x90	; 144
    237e:	91 e0       	ldi	r25, 0x01	; 1
    2380:	9c 83       	std	Y+4, r25	; 0x04
    2382:	8b 83       	std	Y+3, r24	; 0x03
    2384:	8b 81       	ldd	r24, Y+3	; 0x03
    2386:	9c 81       	ldd	r25, Y+4	; 0x04
    2388:	01 97       	sbiw	r24, 0x01	; 1
    238a:	f1 f7       	brne	.-4      	; 0x2388 <H_LCD_void_Init+0x772>
    238c:	9c 83       	std	Y+4, r25	; 0x04
    238e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2390:	8d 81       	ldd	r24, Y+5	; 0x05
    2392:	9e 81       	ldd	r25, Y+6	; 0x06
    2394:	01 97       	sbiw	r24, 0x01	; 1
    2396:	9e 83       	std	Y+6, r25	; 0x06
    2398:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    239a:	8d 81       	ldd	r24, Y+5	; 0x05
    239c:	9e 81       	ldd	r25, Y+6	; 0x06
    239e:	00 97       	sbiw	r24, 0x00	; 0
    23a0:	69 f7       	brne	.-38     	; 0x237c <H_LCD_void_Init+0x766>
    23a2:	14 c0       	rjmp	.+40     	; 0x23cc <H_LCD_void_Init+0x7b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    23a4:	6f 81       	ldd	r22, Y+7	; 0x07
    23a6:	78 85       	ldd	r23, Y+8	; 0x08
    23a8:	89 85       	ldd	r24, Y+9	; 0x09
    23aa:	9a 85       	ldd	r25, Y+10	; 0x0a
    23ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23b0:	dc 01       	movw	r26, r24
    23b2:	cb 01       	movw	r24, r22
    23b4:	9e 83       	std	Y+6, r25	; 0x06
    23b6:	8d 83       	std	Y+5, r24	; 0x05
    23b8:	8d 81       	ldd	r24, Y+5	; 0x05
    23ba:	9e 81       	ldd	r25, Y+6	; 0x06
    23bc:	9a 83       	std	Y+2, r25	; 0x02
    23be:	89 83       	std	Y+1, r24	; 0x01
    23c0:	89 81       	ldd	r24, Y+1	; 0x01
    23c2:	9a 81       	ldd	r25, Y+2	; 0x02
    23c4:	01 97       	sbiw	r24, 0x01	; 1
    23c6:	f1 f7       	brne	.-4      	; 0x23c4 <H_LCD_void_Init+0x7ae>
    23c8:	9a 83       	std	Y+2, r25	; 0x02
    23ca:	89 83       	std	Y+1, r24	; 0x01
	H_LCD_void_sendCommand(LCD_Entery_mode_set);

#endif


}
    23cc:	c2 5a       	subi	r28, 0xA2	; 162
    23ce:	df 4f       	sbci	r29, 0xFF	; 255
    23d0:	0f b6       	in	r0, 0x3f	; 63
    23d2:	f8 94       	cli
    23d4:	de bf       	out	0x3e, r29	; 62
    23d6:	0f be       	out	0x3f, r0	; 63
    23d8:	cd bf       	out	0x3d, r28	; 61
    23da:	cf 91       	pop	r28
    23dc:	df 91       	pop	r29
    23de:	1f 91       	pop	r17
    23e0:	0f 91       	pop	r16
    23e2:	08 95       	ret

000023e4 <H_LCD_void_latchByte>:

static void H_LCD_void_latchByte(uint8 Byte)
{
    23e4:	0f 93       	push	r16
    23e6:	1f 93       	push	r17
    23e8:	df 93       	push	r29
    23ea:	cf 93       	push	r28
    23ec:	cd b7       	in	r28, 0x3d	; 61
    23ee:	de b7       	in	r29, 0x3e	; 62
    23f0:	c7 54       	subi	r28, 0x47	; 71
    23f2:	d0 40       	sbci	r29, 0x00	; 0
    23f4:	0f b6       	in	r0, 0x3f	; 63
    23f6:	f8 94       	cli
    23f8:	de bf       	out	0x3e, r29	; 62
    23fa:	0f be       	out	0x3f, r0	; 63
    23fc:	cd bf       	out	0x3d, r28	; 61
    23fe:	fe 01       	movw	r30, r28
    2400:	e9 5b       	subi	r30, 0xB9	; 185
    2402:	ff 4f       	sbci	r31, 0xFF	; 255
    2404:	80 83       	st	Z, r24

	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, LOGIC_LOW);
    2406:	89 e3       	ldi	r24, 0x39	; 57
    2408:	90 e0       	ldi	r25, 0x00	; 0
    240a:	62 e0       	ldi	r22, 0x02	; 2
    240c:	40 e0       	ldi	r20, 0x00	; 0
    240e:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    2412:	fe 01       	movw	r30, r28
    2414:	ed 5b       	subi	r30, 0xBD	; 189
    2416:	ff 4f       	sbci	r31, 0xFF	; 255
    2418:	80 e0       	ldi	r24, 0x00	; 0
    241a:	90 e0       	ldi	r25, 0x00	; 0
    241c:	a0 e8       	ldi	r26, 0x80	; 128
    241e:	bf e3       	ldi	r27, 0x3F	; 63
    2420:	80 83       	st	Z, r24
    2422:	91 83       	std	Z+1, r25	; 0x01
    2424:	a2 83       	std	Z+2, r26	; 0x02
    2426:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2428:	8e 01       	movw	r16, r28
    242a:	01 5c       	subi	r16, 0xC1	; 193
    242c:	1f 4f       	sbci	r17, 0xFF	; 255
    242e:	fe 01       	movw	r30, r28
    2430:	ed 5b       	subi	r30, 0xBD	; 189
    2432:	ff 4f       	sbci	r31, 0xFF	; 255
    2434:	60 81       	ld	r22, Z
    2436:	71 81       	ldd	r23, Z+1	; 0x01
    2438:	82 81       	ldd	r24, Z+2	; 0x02
    243a:	93 81       	ldd	r25, Z+3	; 0x03
    243c:	20 e0       	ldi	r18, 0x00	; 0
    243e:	30 e0       	ldi	r19, 0x00	; 0
    2440:	4a e7       	ldi	r20, 0x7A	; 122
    2442:	55 e4       	ldi	r21, 0x45	; 69
    2444:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2448:	dc 01       	movw	r26, r24
    244a:	cb 01       	movw	r24, r22
    244c:	f8 01       	movw	r30, r16
    244e:	80 83       	st	Z, r24
    2450:	91 83       	std	Z+1, r25	; 0x01
    2452:	a2 83       	std	Z+2, r26	; 0x02
    2454:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2456:	fe 01       	movw	r30, r28
    2458:	ff 96       	adiw	r30, 0x3f	; 63
    245a:	60 81       	ld	r22, Z
    245c:	71 81       	ldd	r23, Z+1	; 0x01
    245e:	82 81       	ldd	r24, Z+2	; 0x02
    2460:	93 81       	ldd	r25, Z+3	; 0x03
    2462:	20 e0       	ldi	r18, 0x00	; 0
    2464:	30 e0       	ldi	r19, 0x00	; 0
    2466:	40 e8       	ldi	r20, 0x80	; 128
    2468:	5f e3       	ldi	r21, 0x3F	; 63
    246a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    246e:	88 23       	and	r24, r24
    2470:	2c f4       	brge	.+10     	; 0x247c <H_LCD_void_latchByte+0x98>
		__ticks = 1;
    2472:	81 e0       	ldi	r24, 0x01	; 1
    2474:	90 e0       	ldi	r25, 0x00	; 0
    2476:	9e af       	std	Y+62, r25	; 0x3e
    2478:	8d af       	std	Y+61, r24	; 0x3d
    247a:	46 c0       	rjmp	.+140    	; 0x2508 <H_LCD_void_latchByte+0x124>
	else if (__tmp > 65535)
    247c:	fe 01       	movw	r30, r28
    247e:	ff 96       	adiw	r30, 0x3f	; 63
    2480:	60 81       	ld	r22, Z
    2482:	71 81       	ldd	r23, Z+1	; 0x01
    2484:	82 81       	ldd	r24, Z+2	; 0x02
    2486:	93 81       	ldd	r25, Z+3	; 0x03
    2488:	20 e0       	ldi	r18, 0x00	; 0
    248a:	3f ef       	ldi	r19, 0xFF	; 255
    248c:	4f e7       	ldi	r20, 0x7F	; 127
    248e:	57 e4       	ldi	r21, 0x47	; 71
    2490:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2494:	18 16       	cp	r1, r24
    2496:	64 f5       	brge	.+88     	; 0x24f0 <H_LCD_void_latchByte+0x10c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2498:	fe 01       	movw	r30, r28
    249a:	ed 5b       	subi	r30, 0xBD	; 189
    249c:	ff 4f       	sbci	r31, 0xFF	; 255
    249e:	60 81       	ld	r22, Z
    24a0:	71 81       	ldd	r23, Z+1	; 0x01
    24a2:	82 81       	ldd	r24, Z+2	; 0x02
    24a4:	93 81       	ldd	r25, Z+3	; 0x03
    24a6:	20 e0       	ldi	r18, 0x00	; 0
    24a8:	30 e0       	ldi	r19, 0x00	; 0
    24aa:	40 e2       	ldi	r20, 0x20	; 32
    24ac:	51 e4       	ldi	r21, 0x41	; 65
    24ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24b2:	dc 01       	movw	r26, r24
    24b4:	cb 01       	movw	r24, r22
    24b6:	bc 01       	movw	r22, r24
    24b8:	cd 01       	movw	r24, r26
    24ba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24be:	dc 01       	movw	r26, r24
    24c0:	cb 01       	movw	r24, r22
    24c2:	9e af       	std	Y+62, r25	; 0x3e
    24c4:	8d af       	std	Y+61, r24	; 0x3d
    24c6:	0f c0       	rjmp	.+30     	; 0x24e6 <H_LCD_void_latchByte+0x102>
    24c8:	80 e9       	ldi	r24, 0x90	; 144
    24ca:	91 e0       	ldi	r25, 0x01	; 1
    24cc:	9c af       	std	Y+60, r25	; 0x3c
    24ce:	8b af       	std	Y+59, r24	; 0x3b
    24d0:	8b ad       	ldd	r24, Y+59	; 0x3b
    24d2:	9c ad       	ldd	r25, Y+60	; 0x3c
    24d4:	01 97       	sbiw	r24, 0x01	; 1
    24d6:	f1 f7       	brne	.-4      	; 0x24d4 <H_LCD_void_latchByte+0xf0>
    24d8:	9c af       	std	Y+60, r25	; 0x3c
    24da:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24dc:	8d ad       	ldd	r24, Y+61	; 0x3d
    24de:	9e ad       	ldd	r25, Y+62	; 0x3e
    24e0:	01 97       	sbiw	r24, 0x01	; 1
    24e2:	9e af       	std	Y+62, r25	; 0x3e
    24e4:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    24e6:	8d ad       	ldd	r24, Y+61	; 0x3d
    24e8:	9e ad       	ldd	r25, Y+62	; 0x3e
    24ea:	00 97       	sbiw	r24, 0x00	; 0
    24ec:	69 f7       	brne	.-38     	; 0x24c8 <H_LCD_void_latchByte+0xe4>
    24ee:	16 c0       	rjmp	.+44     	; 0x251c <H_LCD_void_latchByte+0x138>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    24f0:	fe 01       	movw	r30, r28
    24f2:	ff 96       	adiw	r30, 0x3f	; 63
    24f4:	60 81       	ld	r22, Z
    24f6:	71 81       	ldd	r23, Z+1	; 0x01
    24f8:	82 81       	ldd	r24, Z+2	; 0x02
    24fa:	93 81       	ldd	r25, Z+3	; 0x03
    24fc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2500:	dc 01       	movw	r26, r24
    2502:	cb 01       	movw	r24, r22
    2504:	9e af       	std	Y+62, r25	; 0x3e
    2506:	8d af       	std	Y+61, r24	; 0x3d
    2508:	8d ad       	ldd	r24, Y+61	; 0x3d
    250a:	9e ad       	ldd	r25, Y+62	; 0x3e
    250c:	9a af       	std	Y+58, r25	; 0x3a
    250e:	89 af       	std	Y+57, r24	; 0x39
    2510:	89 ad       	ldd	r24, Y+57	; 0x39
    2512:	9a ad       	ldd	r25, Y+58	; 0x3a
    2514:	01 97       	sbiw	r24, 0x01	; 1
    2516:	f1 f7       	brne	.-4      	; 0x2514 <H_LCD_void_latchByte+0x130>
    2518:	9a af       	std	Y+58, r25	; 0x3a
    251a:	89 af       	std	Y+57, r24	; 0x39

	_delay_ms(1);
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_D4_PIN, GET_BIT(Byte,4));
    251c:	fe 01       	movw	r30, r28
    251e:	e9 5b       	subi	r30, 0xB9	; 185
    2520:	ff 4f       	sbci	r31, 0xFF	; 255
    2522:	80 81       	ld	r24, Z
    2524:	88 2f       	mov	r24, r24
    2526:	90 e0       	ldi	r25, 0x00	; 0
    2528:	80 71       	andi	r24, 0x10	; 16
    252a:	90 70       	andi	r25, 0x00	; 0
    252c:	95 95       	asr	r25
    252e:	87 95       	ror	r24
    2530:	95 95       	asr	r25
    2532:	87 95       	ror	r24
    2534:	95 95       	asr	r25
    2536:	87 95       	ror	r24
    2538:	95 95       	asr	r25
    253a:	87 95       	ror	r24
    253c:	28 2f       	mov	r18, r24
    253e:	86 e3       	ldi	r24, 0x36	; 54
    2540:	90 e0       	ldi	r25, 0x00	; 0
    2542:	60 e0       	ldi	r22, 0x00	; 0
    2544:	42 2f       	mov	r20, r18
    2546:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_D5_PIN, GET_BIT(Byte,5));
    254a:	fe 01       	movw	r30, r28
    254c:	e9 5b       	subi	r30, 0xB9	; 185
    254e:	ff 4f       	sbci	r31, 0xFF	; 255
    2550:	80 81       	ld	r24, Z
    2552:	88 2f       	mov	r24, r24
    2554:	90 e0       	ldi	r25, 0x00	; 0
    2556:	80 72       	andi	r24, 0x20	; 32
    2558:	90 70       	andi	r25, 0x00	; 0
    255a:	95 95       	asr	r25
    255c:	87 95       	ror	r24
    255e:	95 95       	asr	r25
    2560:	87 95       	ror	r24
    2562:	95 95       	asr	r25
    2564:	87 95       	ror	r24
    2566:	95 95       	asr	r25
    2568:	87 95       	ror	r24
    256a:	95 95       	asr	r25
    256c:	87 95       	ror	r24
    256e:	28 2f       	mov	r18, r24
    2570:	86 e3       	ldi	r24, 0x36	; 54
    2572:	90 e0       	ldi	r25, 0x00	; 0
    2574:	61 e0       	ldi	r22, 0x01	; 1
    2576:	42 2f       	mov	r20, r18
    2578:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_D6_PIN, GET_BIT(Byte,6));
    257c:	fe 01       	movw	r30, r28
    257e:	e9 5b       	subi	r30, 0xB9	; 185
    2580:	ff 4f       	sbci	r31, 0xFF	; 255
    2582:	80 81       	ld	r24, Z
    2584:	88 2f       	mov	r24, r24
    2586:	90 e0       	ldi	r25, 0x00	; 0
    2588:	80 74       	andi	r24, 0x40	; 64
    258a:	90 70       	andi	r25, 0x00	; 0
    258c:	08 2e       	mov	r0, r24
    258e:	89 2f       	mov	r24, r25
    2590:	00 0c       	add	r0, r0
    2592:	88 1f       	adc	r24, r24
    2594:	99 0b       	sbc	r25, r25
    2596:	00 0c       	add	r0, r0
    2598:	88 1f       	adc	r24, r24
    259a:	99 1f       	adc	r25, r25
    259c:	28 2f       	mov	r18, r24
    259e:	86 e3       	ldi	r24, 0x36	; 54
    25a0:	90 e0       	ldi	r25, 0x00	; 0
    25a2:	62 e0       	ldi	r22, 0x02	; 2
    25a4:	42 2f       	mov	r20, r18
    25a6:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_D7_PIN, GET_BIT(Byte,7));
    25aa:	fe 01       	movw	r30, r28
    25ac:	e9 5b       	subi	r30, 0xB9	; 185
    25ae:	ff 4f       	sbci	r31, 0xFF	; 255
    25b0:	80 81       	ld	r24, Z
    25b2:	28 2f       	mov	r18, r24
    25b4:	22 1f       	adc	r18, r18
    25b6:	22 27       	eor	r18, r18
    25b8:	22 1f       	adc	r18, r18
    25ba:	86 e3       	ldi	r24, 0x36	; 54
    25bc:	90 e0       	ldi	r25, 0x00	; 0
    25be:	64 e0       	ldi	r22, 0x04	; 4
    25c0:	42 2f       	mov	r20, r18
    25c2:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, LOGIC_HIGH);
    25c6:	89 e3       	ldi	r24, 0x39	; 57
    25c8:	90 e0       	ldi	r25, 0x00	; 0
    25ca:	62 e0       	ldi	r22, 0x02	; 2
    25cc:	41 e0       	ldi	r20, 0x01	; 1
    25ce:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    25d2:	80 e0       	ldi	r24, 0x00	; 0
    25d4:	90 e0       	ldi	r25, 0x00	; 0
    25d6:	a0 e8       	ldi	r26, 0x80	; 128
    25d8:	bf e3       	ldi	r27, 0x3F	; 63
    25da:	8d ab       	std	Y+53, r24	; 0x35
    25dc:	9e ab       	std	Y+54, r25	; 0x36
    25de:	af ab       	std	Y+55, r26	; 0x37
    25e0:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25e2:	6d a9       	ldd	r22, Y+53	; 0x35
    25e4:	7e a9       	ldd	r23, Y+54	; 0x36
    25e6:	8f a9       	ldd	r24, Y+55	; 0x37
    25e8:	98 ad       	ldd	r25, Y+56	; 0x38
    25ea:	20 e0       	ldi	r18, 0x00	; 0
    25ec:	30 e0       	ldi	r19, 0x00	; 0
    25ee:	4a e7       	ldi	r20, 0x7A	; 122
    25f0:	55 e4       	ldi	r21, 0x45	; 69
    25f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25f6:	dc 01       	movw	r26, r24
    25f8:	cb 01       	movw	r24, r22
    25fa:	89 ab       	std	Y+49, r24	; 0x31
    25fc:	9a ab       	std	Y+50, r25	; 0x32
    25fe:	ab ab       	std	Y+51, r26	; 0x33
    2600:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2602:	69 a9       	ldd	r22, Y+49	; 0x31
    2604:	7a a9       	ldd	r23, Y+50	; 0x32
    2606:	8b a9       	ldd	r24, Y+51	; 0x33
    2608:	9c a9       	ldd	r25, Y+52	; 0x34
    260a:	20 e0       	ldi	r18, 0x00	; 0
    260c:	30 e0       	ldi	r19, 0x00	; 0
    260e:	40 e8       	ldi	r20, 0x80	; 128
    2610:	5f e3       	ldi	r21, 0x3F	; 63
    2612:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2616:	88 23       	and	r24, r24
    2618:	2c f4       	brge	.+10     	; 0x2624 <H_LCD_void_latchByte+0x240>
		__ticks = 1;
    261a:	81 e0       	ldi	r24, 0x01	; 1
    261c:	90 e0       	ldi	r25, 0x00	; 0
    261e:	98 ab       	std	Y+48, r25	; 0x30
    2620:	8f a7       	std	Y+47, r24	; 0x2f
    2622:	3f c0       	rjmp	.+126    	; 0x26a2 <H_LCD_void_latchByte+0x2be>
	else if (__tmp > 65535)
    2624:	69 a9       	ldd	r22, Y+49	; 0x31
    2626:	7a a9       	ldd	r23, Y+50	; 0x32
    2628:	8b a9       	ldd	r24, Y+51	; 0x33
    262a:	9c a9       	ldd	r25, Y+52	; 0x34
    262c:	20 e0       	ldi	r18, 0x00	; 0
    262e:	3f ef       	ldi	r19, 0xFF	; 255
    2630:	4f e7       	ldi	r20, 0x7F	; 127
    2632:	57 e4       	ldi	r21, 0x47	; 71
    2634:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2638:	18 16       	cp	r1, r24
    263a:	4c f5       	brge	.+82     	; 0x268e <H_LCD_void_latchByte+0x2aa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    263c:	6d a9       	ldd	r22, Y+53	; 0x35
    263e:	7e a9       	ldd	r23, Y+54	; 0x36
    2640:	8f a9       	ldd	r24, Y+55	; 0x37
    2642:	98 ad       	ldd	r25, Y+56	; 0x38
    2644:	20 e0       	ldi	r18, 0x00	; 0
    2646:	30 e0       	ldi	r19, 0x00	; 0
    2648:	40 e2       	ldi	r20, 0x20	; 32
    264a:	51 e4       	ldi	r21, 0x41	; 65
    264c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2650:	dc 01       	movw	r26, r24
    2652:	cb 01       	movw	r24, r22
    2654:	bc 01       	movw	r22, r24
    2656:	cd 01       	movw	r24, r26
    2658:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    265c:	dc 01       	movw	r26, r24
    265e:	cb 01       	movw	r24, r22
    2660:	98 ab       	std	Y+48, r25	; 0x30
    2662:	8f a7       	std	Y+47, r24	; 0x2f
    2664:	0f c0       	rjmp	.+30     	; 0x2684 <H_LCD_void_latchByte+0x2a0>
    2666:	80 e9       	ldi	r24, 0x90	; 144
    2668:	91 e0       	ldi	r25, 0x01	; 1
    266a:	9e a7       	std	Y+46, r25	; 0x2e
    266c:	8d a7       	std	Y+45, r24	; 0x2d
    266e:	8d a5       	ldd	r24, Y+45	; 0x2d
    2670:	9e a5       	ldd	r25, Y+46	; 0x2e
    2672:	01 97       	sbiw	r24, 0x01	; 1
    2674:	f1 f7       	brne	.-4      	; 0x2672 <H_LCD_void_latchByte+0x28e>
    2676:	9e a7       	std	Y+46, r25	; 0x2e
    2678:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    267a:	8f a5       	ldd	r24, Y+47	; 0x2f
    267c:	98 a9       	ldd	r25, Y+48	; 0x30
    267e:	01 97       	sbiw	r24, 0x01	; 1
    2680:	98 ab       	std	Y+48, r25	; 0x30
    2682:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2684:	8f a5       	ldd	r24, Y+47	; 0x2f
    2686:	98 a9       	ldd	r25, Y+48	; 0x30
    2688:	00 97       	sbiw	r24, 0x00	; 0
    268a:	69 f7       	brne	.-38     	; 0x2666 <H_LCD_void_latchByte+0x282>
    268c:	14 c0       	rjmp	.+40     	; 0x26b6 <H_LCD_void_latchByte+0x2d2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    268e:	69 a9       	ldd	r22, Y+49	; 0x31
    2690:	7a a9       	ldd	r23, Y+50	; 0x32
    2692:	8b a9       	ldd	r24, Y+51	; 0x33
    2694:	9c a9       	ldd	r25, Y+52	; 0x34
    2696:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    269a:	dc 01       	movw	r26, r24
    269c:	cb 01       	movw	r24, r22
    269e:	98 ab       	std	Y+48, r25	; 0x30
    26a0:	8f a7       	std	Y+47, r24	; 0x2f
    26a2:	8f a5       	ldd	r24, Y+47	; 0x2f
    26a4:	98 a9       	ldd	r25, Y+48	; 0x30
    26a6:	9c a7       	std	Y+44, r25	; 0x2c
    26a8:	8b a7       	std	Y+43, r24	; 0x2b
    26aa:	8b a5       	ldd	r24, Y+43	; 0x2b
    26ac:	9c a5       	ldd	r25, Y+44	; 0x2c
    26ae:	01 97       	sbiw	r24, 0x01	; 1
    26b0:	f1 f7       	brne	.-4      	; 0x26ae <H_LCD_void_latchByte+0x2ca>
    26b2:	9c a7       	std	Y+44, r25	; 0x2c
    26b4:	8b a7       	std	Y+43, r24	; 0x2b

	_delay_ms(1);
	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, LOGIC_LOW);
    26b6:	89 e3       	ldi	r24, 0x39	; 57
    26b8:	90 e0       	ldi	r25, 0x00	; 0
    26ba:	62 e0       	ldi	r22, 0x02	; 2
    26bc:	40 e0       	ldi	r20, 0x00	; 0
    26be:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    26c2:	80 e0       	ldi	r24, 0x00	; 0
    26c4:	90 e0       	ldi	r25, 0x00	; 0
    26c6:	a0 e8       	ldi	r26, 0x80	; 128
    26c8:	bf e3       	ldi	r27, 0x3F	; 63
    26ca:	8f a3       	std	Y+39, r24	; 0x27
    26cc:	98 a7       	std	Y+40, r25	; 0x28
    26ce:	a9 a7       	std	Y+41, r26	; 0x29
    26d0:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    26d2:	6f a1       	ldd	r22, Y+39	; 0x27
    26d4:	78 a5       	ldd	r23, Y+40	; 0x28
    26d6:	89 a5       	ldd	r24, Y+41	; 0x29
    26d8:	9a a5       	ldd	r25, Y+42	; 0x2a
    26da:	20 e0       	ldi	r18, 0x00	; 0
    26dc:	30 e0       	ldi	r19, 0x00	; 0
    26de:	4a e7       	ldi	r20, 0x7A	; 122
    26e0:	55 e4       	ldi	r21, 0x45	; 69
    26e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26e6:	dc 01       	movw	r26, r24
    26e8:	cb 01       	movw	r24, r22
    26ea:	8b a3       	std	Y+35, r24	; 0x23
    26ec:	9c a3       	std	Y+36, r25	; 0x24
    26ee:	ad a3       	std	Y+37, r26	; 0x25
    26f0:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    26f2:	6b a1       	ldd	r22, Y+35	; 0x23
    26f4:	7c a1       	ldd	r23, Y+36	; 0x24
    26f6:	8d a1       	ldd	r24, Y+37	; 0x25
    26f8:	9e a1       	ldd	r25, Y+38	; 0x26
    26fa:	20 e0       	ldi	r18, 0x00	; 0
    26fc:	30 e0       	ldi	r19, 0x00	; 0
    26fe:	40 e8       	ldi	r20, 0x80	; 128
    2700:	5f e3       	ldi	r21, 0x3F	; 63
    2702:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2706:	88 23       	and	r24, r24
    2708:	2c f4       	brge	.+10     	; 0x2714 <H_LCD_void_latchByte+0x330>
		__ticks = 1;
    270a:	81 e0       	ldi	r24, 0x01	; 1
    270c:	90 e0       	ldi	r25, 0x00	; 0
    270e:	9a a3       	std	Y+34, r25	; 0x22
    2710:	89 a3       	std	Y+33, r24	; 0x21
    2712:	3f c0       	rjmp	.+126    	; 0x2792 <H_LCD_void_latchByte+0x3ae>
	else if (__tmp > 65535)
    2714:	6b a1       	ldd	r22, Y+35	; 0x23
    2716:	7c a1       	ldd	r23, Y+36	; 0x24
    2718:	8d a1       	ldd	r24, Y+37	; 0x25
    271a:	9e a1       	ldd	r25, Y+38	; 0x26
    271c:	20 e0       	ldi	r18, 0x00	; 0
    271e:	3f ef       	ldi	r19, 0xFF	; 255
    2720:	4f e7       	ldi	r20, 0x7F	; 127
    2722:	57 e4       	ldi	r21, 0x47	; 71
    2724:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2728:	18 16       	cp	r1, r24
    272a:	4c f5       	brge	.+82     	; 0x277e <H_LCD_void_latchByte+0x39a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    272c:	6f a1       	ldd	r22, Y+39	; 0x27
    272e:	78 a5       	ldd	r23, Y+40	; 0x28
    2730:	89 a5       	ldd	r24, Y+41	; 0x29
    2732:	9a a5       	ldd	r25, Y+42	; 0x2a
    2734:	20 e0       	ldi	r18, 0x00	; 0
    2736:	30 e0       	ldi	r19, 0x00	; 0
    2738:	40 e2       	ldi	r20, 0x20	; 32
    273a:	51 e4       	ldi	r21, 0x41	; 65
    273c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2740:	dc 01       	movw	r26, r24
    2742:	cb 01       	movw	r24, r22
    2744:	bc 01       	movw	r22, r24
    2746:	cd 01       	movw	r24, r26
    2748:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    274c:	dc 01       	movw	r26, r24
    274e:	cb 01       	movw	r24, r22
    2750:	9a a3       	std	Y+34, r25	; 0x22
    2752:	89 a3       	std	Y+33, r24	; 0x21
    2754:	0f c0       	rjmp	.+30     	; 0x2774 <H_LCD_void_latchByte+0x390>
    2756:	80 e9       	ldi	r24, 0x90	; 144
    2758:	91 e0       	ldi	r25, 0x01	; 1
    275a:	98 a3       	std	Y+32, r25	; 0x20
    275c:	8f 8f       	std	Y+31, r24	; 0x1f
    275e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2760:	98 a1       	ldd	r25, Y+32	; 0x20
    2762:	01 97       	sbiw	r24, 0x01	; 1
    2764:	f1 f7       	brne	.-4      	; 0x2762 <H_LCD_void_latchByte+0x37e>
    2766:	98 a3       	std	Y+32, r25	; 0x20
    2768:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    276a:	89 a1       	ldd	r24, Y+33	; 0x21
    276c:	9a a1       	ldd	r25, Y+34	; 0x22
    276e:	01 97       	sbiw	r24, 0x01	; 1
    2770:	9a a3       	std	Y+34, r25	; 0x22
    2772:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2774:	89 a1       	ldd	r24, Y+33	; 0x21
    2776:	9a a1       	ldd	r25, Y+34	; 0x22
    2778:	00 97       	sbiw	r24, 0x00	; 0
    277a:	69 f7       	brne	.-38     	; 0x2756 <H_LCD_void_latchByte+0x372>
    277c:	14 c0       	rjmp	.+40     	; 0x27a6 <H_LCD_void_latchByte+0x3c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    277e:	6b a1       	ldd	r22, Y+35	; 0x23
    2780:	7c a1       	ldd	r23, Y+36	; 0x24
    2782:	8d a1       	ldd	r24, Y+37	; 0x25
    2784:	9e a1       	ldd	r25, Y+38	; 0x26
    2786:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    278a:	dc 01       	movw	r26, r24
    278c:	cb 01       	movw	r24, r22
    278e:	9a a3       	std	Y+34, r25	; 0x22
    2790:	89 a3       	std	Y+33, r24	; 0x21
    2792:	89 a1       	ldd	r24, Y+33	; 0x21
    2794:	9a a1       	ldd	r25, Y+34	; 0x22
    2796:	9e 8f       	std	Y+30, r25	; 0x1e
    2798:	8d 8f       	std	Y+29, r24	; 0x1d
    279a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    279c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    279e:	01 97       	sbiw	r24, 0x01	; 1
    27a0:	f1 f7       	brne	.-4      	; 0x279e <H_LCD_void_latchByte+0x3ba>
    27a2:	9e 8f       	std	Y+30, r25	; 0x1e
    27a4:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);

	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_D4_PIN, GET_BIT(Byte,0));
    27a6:	fe 01       	movw	r30, r28
    27a8:	e9 5b       	subi	r30, 0xB9	; 185
    27aa:	ff 4f       	sbci	r31, 0xFF	; 255
    27ac:	80 81       	ld	r24, Z
    27ae:	28 2f       	mov	r18, r24
    27b0:	21 70       	andi	r18, 0x01	; 1
    27b2:	86 e3       	ldi	r24, 0x36	; 54
    27b4:	90 e0       	ldi	r25, 0x00	; 0
    27b6:	60 e0       	ldi	r22, 0x00	; 0
    27b8:	42 2f       	mov	r20, r18
    27ba:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_D5_PIN, GET_BIT(Byte,1));
    27be:	fe 01       	movw	r30, r28
    27c0:	e9 5b       	subi	r30, 0xB9	; 185
    27c2:	ff 4f       	sbci	r31, 0xFF	; 255
    27c4:	80 81       	ld	r24, Z
    27c6:	88 2f       	mov	r24, r24
    27c8:	90 e0       	ldi	r25, 0x00	; 0
    27ca:	82 70       	andi	r24, 0x02	; 2
    27cc:	90 70       	andi	r25, 0x00	; 0
    27ce:	95 95       	asr	r25
    27d0:	87 95       	ror	r24
    27d2:	28 2f       	mov	r18, r24
    27d4:	86 e3       	ldi	r24, 0x36	; 54
    27d6:	90 e0       	ldi	r25, 0x00	; 0
    27d8:	61 e0       	ldi	r22, 0x01	; 1
    27da:	42 2f       	mov	r20, r18
    27dc:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_D6_PIN, GET_BIT(Byte,2));
    27e0:	fe 01       	movw	r30, r28
    27e2:	e9 5b       	subi	r30, 0xB9	; 185
    27e4:	ff 4f       	sbci	r31, 0xFF	; 255
    27e6:	80 81       	ld	r24, Z
    27e8:	88 2f       	mov	r24, r24
    27ea:	90 e0       	ldi	r25, 0x00	; 0
    27ec:	84 70       	andi	r24, 0x04	; 4
    27ee:	90 70       	andi	r25, 0x00	; 0
    27f0:	95 95       	asr	r25
    27f2:	87 95       	ror	r24
    27f4:	95 95       	asr	r25
    27f6:	87 95       	ror	r24
    27f8:	28 2f       	mov	r18, r24
    27fa:	86 e3       	ldi	r24, 0x36	; 54
    27fc:	90 e0       	ldi	r25, 0x00	; 0
    27fe:	62 e0       	ldi	r22, 0x02	; 2
    2800:	42 2f       	mov	r20, r18
    2802:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_DATA_PORT_ID, LCD_D7_PIN, GET_BIT(Byte,3));
    2806:	fe 01       	movw	r30, r28
    2808:	e9 5b       	subi	r30, 0xB9	; 185
    280a:	ff 4f       	sbci	r31, 0xFF	; 255
    280c:	80 81       	ld	r24, Z
    280e:	88 2f       	mov	r24, r24
    2810:	90 e0       	ldi	r25, 0x00	; 0
    2812:	88 70       	andi	r24, 0x08	; 8
    2814:	90 70       	andi	r25, 0x00	; 0
    2816:	95 95       	asr	r25
    2818:	87 95       	ror	r24
    281a:	95 95       	asr	r25
    281c:	87 95       	ror	r24
    281e:	95 95       	asr	r25
    2820:	87 95       	ror	r24
    2822:	28 2f       	mov	r18, r24
    2824:	86 e3       	ldi	r24, 0x36	; 54
    2826:	90 e0       	ldi	r25, 0x00	; 0
    2828:	64 e0       	ldi	r22, 0x04	; 4
    282a:	42 2f       	mov	r20, r18
    282c:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, LOGIC_HIGH);
    2830:	89 e3       	ldi	r24, 0x39	; 57
    2832:	90 e0       	ldi	r25, 0x00	; 0
    2834:	62 e0       	ldi	r22, 0x02	; 2
    2836:	41 e0       	ldi	r20, 0x01	; 1
    2838:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    283c:	80 e0       	ldi	r24, 0x00	; 0
    283e:	90 e0       	ldi	r25, 0x00	; 0
    2840:	a0 e8       	ldi	r26, 0x80	; 128
    2842:	bf e3       	ldi	r27, 0x3F	; 63
    2844:	89 8f       	std	Y+25, r24	; 0x19
    2846:	9a 8f       	std	Y+26, r25	; 0x1a
    2848:	ab 8f       	std	Y+27, r26	; 0x1b
    284a:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    284c:	69 8d       	ldd	r22, Y+25	; 0x19
    284e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2850:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2852:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2854:	20 e0       	ldi	r18, 0x00	; 0
    2856:	30 e0       	ldi	r19, 0x00	; 0
    2858:	4a e7       	ldi	r20, 0x7A	; 122
    285a:	55 e4       	ldi	r21, 0x45	; 69
    285c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2860:	dc 01       	movw	r26, r24
    2862:	cb 01       	movw	r24, r22
    2864:	8d 8b       	std	Y+21, r24	; 0x15
    2866:	9e 8b       	std	Y+22, r25	; 0x16
    2868:	af 8b       	std	Y+23, r26	; 0x17
    286a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    286c:	6d 89       	ldd	r22, Y+21	; 0x15
    286e:	7e 89       	ldd	r23, Y+22	; 0x16
    2870:	8f 89       	ldd	r24, Y+23	; 0x17
    2872:	98 8d       	ldd	r25, Y+24	; 0x18
    2874:	20 e0       	ldi	r18, 0x00	; 0
    2876:	30 e0       	ldi	r19, 0x00	; 0
    2878:	40 e8       	ldi	r20, 0x80	; 128
    287a:	5f e3       	ldi	r21, 0x3F	; 63
    287c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2880:	88 23       	and	r24, r24
    2882:	2c f4       	brge	.+10     	; 0x288e <H_LCD_void_latchByte+0x4aa>
		__ticks = 1;
    2884:	81 e0       	ldi	r24, 0x01	; 1
    2886:	90 e0       	ldi	r25, 0x00	; 0
    2888:	9c 8b       	std	Y+20, r25	; 0x14
    288a:	8b 8b       	std	Y+19, r24	; 0x13
    288c:	3f c0       	rjmp	.+126    	; 0x290c <H_LCD_void_latchByte+0x528>
	else if (__tmp > 65535)
    288e:	6d 89       	ldd	r22, Y+21	; 0x15
    2890:	7e 89       	ldd	r23, Y+22	; 0x16
    2892:	8f 89       	ldd	r24, Y+23	; 0x17
    2894:	98 8d       	ldd	r25, Y+24	; 0x18
    2896:	20 e0       	ldi	r18, 0x00	; 0
    2898:	3f ef       	ldi	r19, 0xFF	; 255
    289a:	4f e7       	ldi	r20, 0x7F	; 127
    289c:	57 e4       	ldi	r21, 0x47	; 71
    289e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    28a2:	18 16       	cp	r1, r24
    28a4:	4c f5       	brge	.+82     	; 0x28f8 <H_LCD_void_latchByte+0x514>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28a6:	69 8d       	ldd	r22, Y+25	; 0x19
    28a8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    28aa:	8b 8d       	ldd	r24, Y+27	; 0x1b
    28ac:	9c 8d       	ldd	r25, Y+28	; 0x1c
    28ae:	20 e0       	ldi	r18, 0x00	; 0
    28b0:	30 e0       	ldi	r19, 0x00	; 0
    28b2:	40 e2       	ldi	r20, 0x20	; 32
    28b4:	51 e4       	ldi	r21, 0x41	; 65
    28b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28ba:	dc 01       	movw	r26, r24
    28bc:	cb 01       	movw	r24, r22
    28be:	bc 01       	movw	r22, r24
    28c0:	cd 01       	movw	r24, r26
    28c2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28c6:	dc 01       	movw	r26, r24
    28c8:	cb 01       	movw	r24, r22
    28ca:	9c 8b       	std	Y+20, r25	; 0x14
    28cc:	8b 8b       	std	Y+19, r24	; 0x13
    28ce:	0f c0       	rjmp	.+30     	; 0x28ee <H_LCD_void_latchByte+0x50a>
    28d0:	80 e9       	ldi	r24, 0x90	; 144
    28d2:	91 e0       	ldi	r25, 0x01	; 1
    28d4:	9a 8b       	std	Y+18, r25	; 0x12
    28d6:	89 8b       	std	Y+17, r24	; 0x11
    28d8:	89 89       	ldd	r24, Y+17	; 0x11
    28da:	9a 89       	ldd	r25, Y+18	; 0x12
    28dc:	01 97       	sbiw	r24, 0x01	; 1
    28de:	f1 f7       	brne	.-4      	; 0x28dc <H_LCD_void_latchByte+0x4f8>
    28e0:	9a 8b       	std	Y+18, r25	; 0x12
    28e2:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    28e4:	8b 89       	ldd	r24, Y+19	; 0x13
    28e6:	9c 89       	ldd	r25, Y+20	; 0x14
    28e8:	01 97       	sbiw	r24, 0x01	; 1
    28ea:	9c 8b       	std	Y+20, r25	; 0x14
    28ec:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    28ee:	8b 89       	ldd	r24, Y+19	; 0x13
    28f0:	9c 89       	ldd	r25, Y+20	; 0x14
    28f2:	00 97       	sbiw	r24, 0x00	; 0
    28f4:	69 f7       	brne	.-38     	; 0x28d0 <H_LCD_void_latchByte+0x4ec>
    28f6:	14 c0       	rjmp	.+40     	; 0x2920 <H_LCD_void_latchByte+0x53c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    28f8:	6d 89       	ldd	r22, Y+21	; 0x15
    28fa:	7e 89       	ldd	r23, Y+22	; 0x16
    28fc:	8f 89       	ldd	r24, Y+23	; 0x17
    28fe:	98 8d       	ldd	r25, Y+24	; 0x18
    2900:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2904:	dc 01       	movw	r26, r24
    2906:	cb 01       	movw	r24, r22
    2908:	9c 8b       	std	Y+20, r25	; 0x14
    290a:	8b 8b       	std	Y+19, r24	; 0x13
    290c:	8b 89       	ldd	r24, Y+19	; 0x13
    290e:	9c 89       	ldd	r25, Y+20	; 0x14
    2910:	98 8b       	std	Y+16, r25	; 0x10
    2912:	8f 87       	std	Y+15, r24	; 0x0f
    2914:	8f 85       	ldd	r24, Y+15	; 0x0f
    2916:	98 89       	ldd	r25, Y+16	; 0x10
    2918:	01 97       	sbiw	r24, 0x01	; 1
    291a:	f1 f7       	brne	.-4      	; 0x2918 <H_LCD_void_latchByte+0x534>
    291c:	98 8b       	std	Y+16, r25	; 0x10
    291e:	8f 87       	std	Y+15, r24	; 0x0f

	_delay_ms(1);
	DIO_voidSetPinValue(LCD_E_PORT_ID, LCD_E_PIN_ID, LOGIC_LOW);
    2920:	89 e3       	ldi	r24, 0x39	; 57
    2922:	90 e0       	ldi	r25, 0x00	; 0
    2924:	62 e0       	ldi	r22, 0x02	; 2
    2926:	40 e0       	ldi	r20, 0x00	; 0
    2928:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    292c:	80 e0       	ldi	r24, 0x00	; 0
    292e:	90 e0       	ldi	r25, 0x00	; 0
    2930:	a0 ea       	ldi	r26, 0xA0	; 160
    2932:	b0 e4       	ldi	r27, 0x40	; 64
    2934:	8b 87       	std	Y+11, r24	; 0x0b
    2936:	9c 87       	std	Y+12, r25	; 0x0c
    2938:	ad 87       	std	Y+13, r26	; 0x0d
    293a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    293c:	6b 85       	ldd	r22, Y+11	; 0x0b
    293e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2940:	8d 85       	ldd	r24, Y+13	; 0x0d
    2942:	9e 85       	ldd	r25, Y+14	; 0x0e
    2944:	20 e0       	ldi	r18, 0x00	; 0
    2946:	30 e0       	ldi	r19, 0x00	; 0
    2948:	4a e7       	ldi	r20, 0x7A	; 122
    294a:	55 e4       	ldi	r21, 0x45	; 69
    294c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2950:	dc 01       	movw	r26, r24
    2952:	cb 01       	movw	r24, r22
    2954:	8f 83       	std	Y+7, r24	; 0x07
    2956:	98 87       	std	Y+8, r25	; 0x08
    2958:	a9 87       	std	Y+9, r26	; 0x09
    295a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    295c:	6f 81       	ldd	r22, Y+7	; 0x07
    295e:	78 85       	ldd	r23, Y+8	; 0x08
    2960:	89 85       	ldd	r24, Y+9	; 0x09
    2962:	9a 85       	ldd	r25, Y+10	; 0x0a
    2964:	20 e0       	ldi	r18, 0x00	; 0
    2966:	30 e0       	ldi	r19, 0x00	; 0
    2968:	40 e8       	ldi	r20, 0x80	; 128
    296a:	5f e3       	ldi	r21, 0x3F	; 63
    296c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2970:	88 23       	and	r24, r24
    2972:	2c f4       	brge	.+10     	; 0x297e <H_LCD_void_latchByte+0x59a>
		__ticks = 1;
    2974:	81 e0       	ldi	r24, 0x01	; 1
    2976:	90 e0       	ldi	r25, 0x00	; 0
    2978:	9e 83       	std	Y+6, r25	; 0x06
    297a:	8d 83       	std	Y+5, r24	; 0x05
    297c:	3f c0       	rjmp	.+126    	; 0x29fc <H_LCD_void_latchByte+0x618>
	else if (__tmp > 65535)
    297e:	6f 81       	ldd	r22, Y+7	; 0x07
    2980:	78 85       	ldd	r23, Y+8	; 0x08
    2982:	89 85       	ldd	r24, Y+9	; 0x09
    2984:	9a 85       	ldd	r25, Y+10	; 0x0a
    2986:	20 e0       	ldi	r18, 0x00	; 0
    2988:	3f ef       	ldi	r19, 0xFF	; 255
    298a:	4f e7       	ldi	r20, 0x7F	; 127
    298c:	57 e4       	ldi	r21, 0x47	; 71
    298e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2992:	18 16       	cp	r1, r24
    2994:	4c f5       	brge	.+82     	; 0x29e8 <H_LCD_void_latchByte+0x604>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2996:	6b 85       	ldd	r22, Y+11	; 0x0b
    2998:	7c 85       	ldd	r23, Y+12	; 0x0c
    299a:	8d 85       	ldd	r24, Y+13	; 0x0d
    299c:	9e 85       	ldd	r25, Y+14	; 0x0e
    299e:	20 e0       	ldi	r18, 0x00	; 0
    29a0:	30 e0       	ldi	r19, 0x00	; 0
    29a2:	40 e2       	ldi	r20, 0x20	; 32
    29a4:	51 e4       	ldi	r21, 0x41	; 65
    29a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29aa:	dc 01       	movw	r26, r24
    29ac:	cb 01       	movw	r24, r22
    29ae:	bc 01       	movw	r22, r24
    29b0:	cd 01       	movw	r24, r26
    29b2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29b6:	dc 01       	movw	r26, r24
    29b8:	cb 01       	movw	r24, r22
    29ba:	9e 83       	std	Y+6, r25	; 0x06
    29bc:	8d 83       	std	Y+5, r24	; 0x05
    29be:	0f c0       	rjmp	.+30     	; 0x29de <H_LCD_void_latchByte+0x5fa>
    29c0:	80 e9       	ldi	r24, 0x90	; 144
    29c2:	91 e0       	ldi	r25, 0x01	; 1
    29c4:	9c 83       	std	Y+4, r25	; 0x04
    29c6:	8b 83       	std	Y+3, r24	; 0x03
    29c8:	8b 81       	ldd	r24, Y+3	; 0x03
    29ca:	9c 81       	ldd	r25, Y+4	; 0x04
    29cc:	01 97       	sbiw	r24, 0x01	; 1
    29ce:	f1 f7       	brne	.-4      	; 0x29cc <H_LCD_void_latchByte+0x5e8>
    29d0:	9c 83       	std	Y+4, r25	; 0x04
    29d2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29d4:	8d 81       	ldd	r24, Y+5	; 0x05
    29d6:	9e 81       	ldd	r25, Y+6	; 0x06
    29d8:	01 97       	sbiw	r24, 0x01	; 1
    29da:	9e 83       	std	Y+6, r25	; 0x06
    29dc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29de:	8d 81       	ldd	r24, Y+5	; 0x05
    29e0:	9e 81       	ldd	r25, Y+6	; 0x06
    29e2:	00 97       	sbiw	r24, 0x00	; 0
    29e4:	69 f7       	brne	.-38     	; 0x29c0 <H_LCD_void_latchByte+0x5dc>
    29e6:	14 c0       	rjmp	.+40     	; 0x2a10 <H_LCD_void_latchByte+0x62c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29e8:	6f 81       	ldd	r22, Y+7	; 0x07
    29ea:	78 85       	ldd	r23, Y+8	; 0x08
    29ec:	89 85       	ldd	r24, Y+9	; 0x09
    29ee:	9a 85       	ldd	r25, Y+10	; 0x0a
    29f0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29f4:	dc 01       	movw	r26, r24
    29f6:	cb 01       	movw	r24, r22
    29f8:	9e 83       	std	Y+6, r25	; 0x06
    29fa:	8d 83       	std	Y+5, r24	; 0x05
    29fc:	8d 81       	ldd	r24, Y+5	; 0x05
    29fe:	9e 81       	ldd	r25, Y+6	; 0x06
    2a00:	9a 83       	std	Y+2, r25	; 0x02
    2a02:	89 83       	std	Y+1, r24	; 0x01
    2a04:	89 81       	ldd	r24, Y+1	; 0x01
    2a06:	9a 81       	ldd	r25, Y+2	; 0x02
    2a08:	01 97       	sbiw	r24, 0x01	; 1
    2a0a:	f1 f7       	brne	.-4      	; 0x2a08 <H_LCD_void_latchByte+0x624>
    2a0c:	9a 83       	std	Y+2, r25	; 0x02
    2a0e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(5);
}
    2a10:	c9 5b       	subi	r28, 0xB9	; 185
    2a12:	df 4f       	sbci	r29, 0xFF	; 255
    2a14:	0f b6       	in	r0, 0x3f	; 63
    2a16:	f8 94       	cli
    2a18:	de bf       	out	0x3e, r29	; 62
    2a1a:	0f be       	out	0x3f, r0	; 63
    2a1c:	cd bf       	out	0x3d, r28	; 61
    2a1e:	cf 91       	pop	r28
    2a20:	df 91       	pop	r29
    2a22:	1f 91       	pop	r17
    2a24:	0f 91       	pop	r16
    2a26:	08 95       	ret

00002a28 <H_LCD_void_sendCommand>:
/*
 * Description :
 * Send the required command to the screen
 */
void H_LCD_void_sendCommand(uint8 command)
{
    2a28:	df 93       	push	r29
    2a2a:	cf 93       	push	r28
    2a2c:	cd b7       	in	r28, 0x3d	; 61
    2a2e:	de b7       	in	r29, 0x3e	; 62
    2a30:	2f 97       	sbiw	r28, 0x0f	; 15
    2a32:	0f b6       	in	r0, 0x3f	; 63
    2a34:	f8 94       	cli
    2a36:	de bf       	out	0x3e, r29	; 62
    2a38:	0f be       	out	0x3f, r0	; 63
    2a3a:	cd bf       	out	0x3d, r28	; 61
    2a3c:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_voidSetPinValue(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_LOW); /* Instruction Mode RS=0 */
    2a3e:	89 e3       	ldi	r24, 0x39	; 57
    2a40:	90 e0       	ldi	r25, 0x00	; 0
    2a42:	63 e0       	ldi	r22, 0x03	; 3
    2a44:	40 e0       	ldi	r20, 0x00	; 0
    2a46:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    2a4a:	80 e0       	ldi	r24, 0x00	; 0
    2a4c:	90 e0       	ldi	r25, 0x00	; 0
    2a4e:	a0 e8       	ldi	r26, 0x80	; 128
    2a50:	bf e3       	ldi	r27, 0x3F	; 63
    2a52:	8b 87       	std	Y+11, r24	; 0x0b
    2a54:	9c 87       	std	Y+12, r25	; 0x0c
    2a56:	ad 87       	std	Y+13, r26	; 0x0d
    2a58:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a5a:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a5c:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a5e:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a60:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a62:	20 e0       	ldi	r18, 0x00	; 0
    2a64:	30 e0       	ldi	r19, 0x00	; 0
    2a66:	4a e7       	ldi	r20, 0x7A	; 122
    2a68:	55 e4       	ldi	r21, 0x45	; 69
    2a6a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a6e:	dc 01       	movw	r26, r24
    2a70:	cb 01       	movw	r24, r22
    2a72:	8f 83       	std	Y+7, r24	; 0x07
    2a74:	98 87       	std	Y+8, r25	; 0x08
    2a76:	a9 87       	std	Y+9, r26	; 0x09
    2a78:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a7a:	6f 81       	ldd	r22, Y+7	; 0x07
    2a7c:	78 85       	ldd	r23, Y+8	; 0x08
    2a7e:	89 85       	ldd	r24, Y+9	; 0x09
    2a80:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a82:	20 e0       	ldi	r18, 0x00	; 0
    2a84:	30 e0       	ldi	r19, 0x00	; 0
    2a86:	40 e8       	ldi	r20, 0x80	; 128
    2a88:	5f e3       	ldi	r21, 0x3F	; 63
    2a8a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2a8e:	88 23       	and	r24, r24
    2a90:	2c f4       	brge	.+10     	; 0x2a9c <H_LCD_void_sendCommand+0x74>
		__ticks = 1;
    2a92:	81 e0       	ldi	r24, 0x01	; 1
    2a94:	90 e0       	ldi	r25, 0x00	; 0
    2a96:	9e 83       	std	Y+6, r25	; 0x06
    2a98:	8d 83       	std	Y+5, r24	; 0x05
    2a9a:	3f c0       	rjmp	.+126    	; 0x2b1a <H_LCD_void_sendCommand+0xf2>
	else if (__tmp > 65535)
    2a9c:	6f 81       	ldd	r22, Y+7	; 0x07
    2a9e:	78 85       	ldd	r23, Y+8	; 0x08
    2aa0:	89 85       	ldd	r24, Y+9	; 0x09
    2aa2:	9a 85       	ldd	r25, Y+10	; 0x0a
    2aa4:	20 e0       	ldi	r18, 0x00	; 0
    2aa6:	3f ef       	ldi	r19, 0xFF	; 255
    2aa8:	4f e7       	ldi	r20, 0x7F	; 127
    2aaa:	57 e4       	ldi	r21, 0x47	; 71
    2aac:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2ab0:	18 16       	cp	r1, r24
    2ab2:	4c f5       	brge	.+82     	; 0x2b06 <H_LCD_void_sendCommand+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ab4:	6b 85       	ldd	r22, Y+11	; 0x0b
    2ab6:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ab8:	8d 85       	ldd	r24, Y+13	; 0x0d
    2aba:	9e 85       	ldd	r25, Y+14	; 0x0e
    2abc:	20 e0       	ldi	r18, 0x00	; 0
    2abe:	30 e0       	ldi	r19, 0x00	; 0
    2ac0:	40 e2       	ldi	r20, 0x20	; 32
    2ac2:	51 e4       	ldi	r21, 0x41	; 65
    2ac4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ac8:	dc 01       	movw	r26, r24
    2aca:	cb 01       	movw	r24, r22
    2acc:	bc 01       	movw	r22, r24
    2ace:	cd 01       	movw	r24, r26
    2ad0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ad4:	dc 01       	movw	r26, r24
    2ad6:	cb 01       	movw	r24, r22
    2ad8:	9e 83       	std	Y+6, r25	; 0x06
    2ada:	8d 83       	std	Y+5, r24	; 0x05
    2adc:	0f c0       	rjmp	.+30     	; 0x2afc <H_LCD_void_sendCommand+0xd4>
    2ade:	80 e9       	ldi	r24, 0x90	; 144
    2ae0:	91 e0       	ldi	r25, 0x01	; 1
    2ae2:	9c 83       	std	Y+4, r25	; 0x04
    2ae4:	8b 83       	std	Y+3, r24	; 0x03
    2ae6:	8b 81       	ldd	r24, Y+3	; 0x03
    2ae8:	9c 81       	ldd	r25, Y+4	; 0x04
    2aea:	01 97       	sbiw	r24, 0x01	; 1
    2aec:	f1 f7       	brne	.-4      	; 0x2aea <H_LCD_void_sendCommand+0xc2>
    2aee:	9c 83       	std	Y+4, r25	; 0x04
    2af0:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2af2:	8d 81       	ldd	r24, Y+5	; 0x05
    2af4:	9e 81       	ldd	r25, Y+6	; 0x06
    2af6:	01 97       	sbiw	r24, 0x01	; 1
    2af8:	9e 83       	std	Y+6, r25	; 0x06
    2afa:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2afc:	8d 81       	ldd	r24, Y+5	; 0x05
    2afe:	9e 81       	ldd	r25, Y+6	; 0x06
    2b00:	00 97       	sbiw	r24, 0x00	; 0
    2b02:	69 f7       	brne	.-38     	; 0x2ade <H_LCD_void_sendCommand+0xb6>
    2b04:	14 c0       	rjmp	.+40     	; 0x2b2e <H_LCD_void_sendCommand+0x106>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b06:	6f 81       	ldd	r22, Y+7	; 0x07
    2b08:	78 85       	ldd	r23, Y+8	; 0x08
    2b0a:	89 85       	ldd	r24, Y+9	; 0x09
    2b0c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b0e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b12:	dc 01       	movw	r26, r24
    2b14:	cb 01       	movw	r24, r22
    2b16:	9e 83       	std	Y+6, r25	; 0x06
    2b18:	8d 83       	std	Y+5, r24	; 0x05
    2b1a:	8d 81       	ldd	r24, Y+5	; 0x05
    2b1c:	9e 81       	ldd	r25, Y+6	; 0x06
    2b1e:	9a 83       	std	Y+2, r25	; 0x02
    2b20:	89 83       	std	Y+1, r24	; 0x01
    2b22:	89 81       	ldd	r24, Y+1	; 0x01
    2b24:	9a 81       	ldd	r25, Y+2	; 0x02
    2b26:	01 97       	sbiw	r24, 0x01	; 1
    2b28:	f1 f7       	brne	.-4      	; 0x2b26 <H_LCD_void_sendCommand+0xfe>
    2b2a:	9a 83       	std	Y+2, r25	; 0x02
    2b2c:	89 83       	std	Y+1, r24	; 0x01

	_delay_ms(1); /* delay for processing Tas = 50ns */
	H_LCD_void_latchByte(command);
    2b2e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2b30:	0e 94 f2 11 	call	0x23e4	; 0x23e4 <H_LCD_void_latchByte>

}
    2b34:	2f 96       	adiw	r28, 0x0f	; 15
    2b36:	0f b6       	in	r0, 0x3f	; 63
    2b38:	f8 94       	cli
    2b3a:	de bf       	out	0x3e, r29	; 62
    2b3c:	0f be       	out	0x3f, r0	; 63
    2b3e:	cd bf       	out	0x3d, r28	; 61
    2b40:	cf 91       	pop	r28
    2b42:	df 91       	pop	r29
    2b44:	08 95       	ret

00002b46 <H_LCD_void_sendData>:

void H_LCD_void_sendData(uint8 data )
{
    2b46:	df 93       	push	r29
    2b48:	cf 93       	push	r28
    2b4a:	cd b7       	in	r28, 0x3d	; 61
    2b4c:	de b7       	in	r29, 0x3e	; 62
    2b4e:	2f 97       	sbiw	r28, 0x0f	; 15
    2b50:	0f b6       	in	r0, 0x3f	; 63
    2b52:	f8 94       	cli
    2b54:	de bf       	out	0x3e, r29	; 62
    2b56:	0f be       	out	0x3f, r0	; 63
    2b58:	cd bf       	out	0x3d, r28	; 61
    2b5a:	8f 87       	std	Y+15, r24	; 0x0f
	DIO_voidSetPinValue(LCD_RS_PORT_ID,LCD_RS_PIN_ID,LOGIC_HIGH); /* Instruction Mode RS=0 */
    2b5c:	89 e3       	ldi	r24, 0x39	; 57
    2b5e:	90 e0       	ldi	r25, 0x00	; 0
    2b60:	63 e0       	ldi	r22, 0x03	; 3
    2b62:	41 e0       	ldi	r20, 0x01	; 1
    2b64:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    2b68:	80 e0       	ldi	r24, 0x00	; 0
    2b6a:	90 e0       	ldi	r25, 0x00	; 0
    2b6c:	a0 e8       	ldi	r26, 0x80	; 128
    2b6e:	bf e3       	ldi	r27, 0x3F	; 63
    2b70:	8b 87       	std	Y+11, r24	; 0x0b
    2b72:	9c 87       	std	Y+12, r25	; 0x0c
    2b74:	ad 87       	std	Y+13, r26	; 0x0d
    2b76:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b78:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b7a:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b7c:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b7e:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b80:	20 e0       	ldi	r18, 0x00	; 0
    2b82:	30 e0       	ldi	r19, 0x00	; 0
    2b84:	4a e7       	ldi	r20, 0x7A	; 122
    2b86:	55 e4       	ldi	r21, 0x45	; 69
    2b88:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b8c:	dc 01       	movw	r26, r24
    2b8e:	cb 01       	movw	r24, r22
    2b90:	8f 83       	std	Y+7, r24	; 0x07
    2b92:	98 87       	std	Y+8, r25	; 0x08
    2b94:	a9 87       	std	Y+9, r26	; 0x09
    2b96:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2b98:	6f 81       	ldd	r22, Y+7	; 0x07
    2b9a:	78 85       	ldd	r23, Y+8	; 0x08
    2b9c:	89 85       	ldd	r24, Y+9	; 0x09
    2b9e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ba0:	20 e0       	ldi	r18, 0x00	; 0
    2ba2:	30 e0       	ldi	r19, 0x00	; 0
    2ba4:	40 e8       	ldi	r20, 0x80	; 128
    2ba6:	5f e3       	ldi	r21, 0x3F	; 63
    2ba8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2bac:	88 23       	and	r24, r24
    2bae:	2c f4       	brge	.+10     	; 0x2bba <H_LCD_void_sendData+0x74>
		__ticks = 1;
    2bb0:	81 e0       	ldi	r24, 0x01	; 1
    2bb2:	90 e0       	ldi	r25, 0x00	; 0
    2bb4:	9e 83       	std	Y+6, r25	; 0x06
    2bb6:	8d 83       	std	Y+5, r24	; 0x05
    2bb8:	3f c0       	rjmp	.+126    	; 0x2c38 <H_LCD_void_sendData+0xf2>
	else if (__tmp > 65535)
    2bba:	6f 81       	ldd	r22, Y+7	; 0x07
    2bbc:	78 85       	ldd	r23, Y+8	; 0x08
    2bbe:	89 85       	ldd	r24, Y+9	; 0x09
    2bc0:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bc2:	20 e0       	ldi	r18, 0x00	; 0
    2bc4:	3f ef       	ldi	r19, 0xFF	; 255
    2bc6:	4f e7       	ldi	r20, 0x7F	; 127
    2bc8:	57 e4       	ldi	r21, 0x47	; 71
    2bca:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2bce:	18 16       	cp	r1, r24
    2bd0:	4c f5       	brge	.+82     	; 0x2c24 <H_LCD_void_sendData+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2bd2:	6b 85       	ldd	r22, Y+11	; 0x0b
    2bd4:	7c 85       	ldd	r23, Y+12	; 0x0c
    2bd6:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bd8:	9e 85       	ldd	r25, Y+14	; 0x0e
    2bda:	20 e0       	ldi	r18, 0x00	; 0
    2bdc:	30 e0       	ldi	r19, 0x00	; 0
    2bde:	40 e2       	ldi	r20, 0x20	; 32
    2be0:	51 e4       	ldi	r21, 0x41	; 65
    2be2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2be6:	dc 01       	movw	r26, r24
    2be8:	cb 01       	movw	r24, r22
    2bea:	bc 01       	movw	r22, r24
    2bec:	cd 01       	movw	r24, r26
    2bee:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bf2:	dc 01       	movw	r26, r24
    2bf4:	cb 01       	movw	r24, r22
    2bf6:	9e 83       	std	Y+6, r25	; 0x06
    2bf8:	8d 83       	std	Y+5, r24	; 0x05
    2bfa:	0f c0       	rjmp	.+30     	; 0x2c1a <H_LCD_void_sendData+0xd4>
    2bfc:	80 e9       	ldi	r24, 0x90	; 144
    2bfe:	91 e0       	ldi	r25, 0x01	; 1
    2c00:	9c 83       	std	Y+4, r25	; 0x04
    2c02:	8b 83       	std	Y+3, r24	; 0x03
    2c04:	8b 81       	ldd	r24, Y+3	; 0x03
    2c06:	9c 81       	ldd	r25, Y+4	; 0x04
    2c08:	01 97       	sbiw	r24, 0x01	; 1
    2c0a:	f1 f7       	brne	.-4      	; 0x2c08 <H_LCD_void_sendData+0xc2>
    2c0c:	9c 83       	std	Y+4, r25	; 0x04
    2c0e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c10:	8d 81       	ldd	r24, Y+5	; 0x05
    2c12:	9e 81       	ldd	r25, Y+6	; 0x06
    2c14:	01 97       	sbiw	r24, 0x01	; 1
    2c16:	9e 83       	std	Y+6, r25	; 0x06
    2c18:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c1a:	8d 81       	ldd	r24, Y+5	; 0x05
    2c1c:	9e 81       	ldd	r25, Y+6	; 0x06
    2c1e:	00 97       	sbiw	r24, 0x00	; 0
    2c20:	69 f7       	brne	.-38     	; 0x2bfc <H_LCD_void_sendData+0xb6>
    2c22:	14 c0       	rjmp	.+40     	; 0x2c4c <H_LCD_void_sendData+0x106>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c24:	6f 81       	ldd	r22, Y+7	; 0x07
    2c26:	78 85       	ldd	r23, Y+8	; 0x08
    2c28:	89 85       	ldd	r24, Y+9	; 0x09
    2c2a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c2c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c30:	dc 01       	movw	r26, r24
    2c32:	cb 01       	movw	r24, r22
    2c34:	9e 83       	std	Y+6, r25	; 0x06
    2c36:	8d 83       	std	Y+5, r24	; 0x05
    2c38:	8d 81       	ldd	r24, Y+5	; 0x05
    2c3a:	9e 81       	ldd	r25, Y+6	; 0x06
    2c3c:	9a 83       	std	Y+2, r25	; 0x02
    2c3e:	89 83       	std	Y+1, r24	; 0x01
    2c40:	89 81       	ldd	r24, Y+1	; 0x01
    2c42:	9a 81       	ldd	r25, Y+2	; 0x02
    2c44:	01 97       	sbiw	r24, 0x01	; 1
    2c46:	f1 f7       	brne	.-4      	; 0x2c44 <H_LCD_void_sendData+0xfe>
    2c48:	9a 83       	std	Y+2, r25	; 0x02
    2c4a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1); /* delay for processing Tas = 50ns */
	H_LCD_void_latchByte(data);
    2c4c:	8f 85       	ldd	r24, Y+15	; 0x0f
    2c4e:	0e 94 f2 11 	call	0x23e4	; 0x23e4 <H_LCD_void_latchByte>

}
    2c52:	2f 96       	adiw	r28, 0x0f	; 15
    2c54:	0f b6       	in	r0, 0x3f	; 63
    2c56:	f8 94       	cli
    2c58:	de bf       	out	0x3e, r29	; 62
    2c5a:	0f be       	out	0x3f, r0	; 63
    2c5c:	cd bf       	out	0x3d, r28	; 61
    2c5e:	cf 91       	pop	r28
    2c60:	df 91       	pop	r29
    2c62:	08 95       	ret

00002c64 <H_LCD_void_sendString>:
/*
 * Description :
 * Display the required string on the screen
 */
void H_LCD_void_sendString(const char *Str)
{
    2c64:	df 93       	push	r29
    2c66:	cf 93       	push	r28
    2c68:	00 d0       	rcall	.+0      	; 0x2c6a <H_LCD_void_sendString+0x6>
    2c6a:	0f 92       	push	r0
    2c6c:	cd b7       	in	r28, 0x3d	; 61
    2c6e:	de b7       	in	r29, 0x3e	; 62
    2c70:	9b 83       	std	Y+3, r25	; 0x03
    2c72:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    2c74:	19 82       	std	Y+1, r1	; 0x01
    2c76:	0e c0       	rjmp	.+28     	; 0x2c94 <H_LCD_void_sendString+0x30>
	while(Str[i] != '\0')
	{
		H_LCD_void_sendData(Str[i]);
    2c78:	89 81       	ldd	r24, Y+1	; 0x01
    2c7a:	28 2f       	mov	r18, r24
    2c7c:	30 e0       	ldi	r19, 0x00	; 0
    2c7e:	8a 81       	ldd	r24, Y+2	; 0x02
    2c80:	9b 81       	ldd	r25, Y+3	; 0x03
    2c82:	fc 01       	movw	r30, r24
    2c84:	e2 0f       	add	r30, r18
    2c86:	f3 1f       	adc	r31, r19
    2c88:	80 81       	ld	r24, Z
    2c8a:	0e 94 a3 15 	call	0x2b46	; 0x2b46 <H_LCD_void_sendData>
		i++;
    2c8e:	89 81       	ldd	r24, Y+1	; 0x01
    2c90:	8f 5f       	subi	r24, 0xFF	; 255
    2c92:	89 83       	std	Y+1, r24	; 0x01
 * Display the required string on the screen
 */
void H_LCD_void_sendString(const char *Str)
{
	uint8 i = 0;
	while(Str[i] != '\0')
    2c94:	89 81       	ldd	r24, Y+1	; 0x01
    2c96:	28 2f       	mov	r18, r24
    2c98:	30 e0       	ldi	r19, 0x00	; 0
    2c9a:	8a 81       	ldd	r24, Y+2	; 0x02
    2c9c:	9b 81       	ldd	r25, Y+3	; 0x03
    2c9e:	fc 01       	movw	r30, r24
    2ca0:	e2 0f       	add	r30, r18
    2ca2:	f3 1f       	adc	r31, r19
    2ca4:	80 81       	ld	r24, Z
    2ca6:	88 23       	and	r24, r24
    2ca8:	39 f7       	brne	.-50     	; 0x2c78 <H_LCD_void_sendString+0x14>
	{
		LCD_displayCharacter(*Str);
		Str++;
	}
	 *********************************************************/
}
    2caa:	0f 90       	pop	r0
    2cac:	0f 90       	pop	r0
    2cae:	0f 90       	pop	r0
    2cb0:	cf 91       	pop	r28
    2cb2:	df 91       	pop	r29
    2cb4:	08 95       	ret

00002cb6 <H_LCD_void_gotoXY>:
/*
 * Description :
 * Move the cursor to a specified row and column index on the screen
 */
void H_LCD_void_gotoXY(uint8 row,uint8 col)
{
    2cb6:	df 93       	push	r29
    2cb8:	cf 93       	push	r28
    2cba:	00 d0       	rcall	.+0      	; 0x2cbc <H_LCD_void_gotoXY+0x6>
    2cbc:	00 d0       	rcall	.+0      	; 0x2cbe <H_LCD_void_gotoXY+0x8>
    2cbe:	0f 92       	push	r0
    2cc0:	cd b7       	in	r28, 0x3d	; 61
    2cc2:	de b7       	in	r29, 0x3e	; 62
    2cc4:	8a 83       	std	Y+2, r24	; 0x02
    2cc6:	6b 83       	std	Y+3, r22	; 0x03
	uint8 lcd_memory_address;

	/* Calculate the required address in the LCD DDRAM */
	switch(row)
    2cc8:	8a 81       	ldd	r24, Y+2	; 0x02
    2cca:	28 2f       	mov	r18, r24
    2ccc:	30 e0       	ldi	r19, 0x00	; 0
    2cce:	3d 83       	std	Y+5, r19	; 0x05
    2cd0:	2c 83       	std	Y+4, r18	; 0x04
    2cd2:	8c 81       	ldd	r24, Y+4	; 0x04
    2cd4:	9d 81       	ldd	r25, Y+5	; 0x05
    2cd6:	81 30       	cpi	r24, 0x01	; 1
    2cd8:	91 05       	cpc	r25, r1
    2cda:	c1 f0       	breq	.+48     	; 0x2d0c <H_LCD_void_gotoXY+0x56>
    2cdc:	2c 81       	ldd	r18, Y+4	; 0x04
    2cde:	3d 81       	ldd	r19, Y+5	; 0x05
    2ce0:	22 30       	cpi	r18, 0x02	; 2
    2ce2:	31 05       	cpc	r19, r1
    2ce4:	2c f4       	brge	.+10     	; 0x2cf0 <H_LCD_void_gotoXY+0x3a>
    2ce6:	8c 81       	ldd	r24, Y+4	; 0x04
    2ce8:	9d 81       	ldd	r25, Y+5	; 0x05
    2cea:	00 97       	sbiw	r24, 0x00	; 0
    2cec:	61 f0       	breq	.+24     	; 0x2d06 <H_LCD_void_gotoXY+0x50>
    2cee:	19 c0       	rjmp	.+50     	; 0x2d22 <H_LCD_void_gotoXY+0x6c>
    2cf0:	2c 81       	ldd	r18, Y+4	; 0x04
    2cf2:	3d 81       	ldd	r19, Y+5	; 0x05
    2cf4:	22 30       	cpi	r18, 0x02	; 2
    2cf6:	31 05       	cpc	r19, r1
    2cf8:	69 f0       	breq	.+26     	; 0x2d14 <H_LCD_void_gotoXY+0x5e>
    2cfa:	8c 81       	ldd	r24, Y+4	; 0x04
    2cfc:	9d 81       	ldd	r25, Y+5	; 0x05
    2cfe:	83 30       	cpi	r24, 0x03	; 3
    2d00:	91 05       	cpc	r25, r1
    2d02:	61 f0       	breq	.+24     	; 0x2d1c <H_LCD_void_gotoXY+0x66>
    2d04:	0e c0       	rjmp	.+28     	; 0x2d22 <H_LCD_void_gotoXY+0x6c>
	{
	case 0:
		lcd_memory_address=col;
    2d06:	8b 81       	ldd	r24, Y+3	; 0x03
    2d08:	89 83       	std	Y+1, r24	; 0x01
    2d0a:	0b c0       	rjmp	.+22     	; 0x2d22 <H_LCD_void_gotoXY+0x6c>
		break;
	case 1:
		lcd_memory_address=col+0x40;
    2d0c:	8b 81       	ldd	r24, Y+3	; 0x03
    2d0e:	80 5c       	subi	r24, 0xC0	; 192
    2d10:	89 83       	std	Y+1, r24	; 0x01
    2d12:	07 c0       	rjmp	.+14     	; 0x2d22 <H_LCD_void_gotoXY+0x6c>
		break;
	case 2:
		lcd_memory_address=col+0x10;
    2d14:	8b 81       	ldd	r24, Y+3	; 0x03
    2d16:	80 5f       	subi	r24, 0xF0	; 240
    2d18:	89 83       	std	Y+1, r24	; 0x01
    2d1a:	03 c0       	rjmp	.+6      	; 0x2d22 <H_LCD_void_gotoXY+0x6c>
		break;
	case 3:
		lcd_memory_address=col+0x50;
    2d1c:	8b 81       	ldd	r24, Y+3	; 0x03
    2d1e:	80 5b       	subi	r24, 0xB0	; 176
    2d20:	89 83       	std	Y+1, r24	; 0x01
		break;
	}
	/* Move the LCD cursor to this specific address */
	H_LCD_void_sendCommand(lcd_memory_address | LCD_SET_CURSOR_LOCATION);
    2d22:	89 81       	ldd	r24, Y+1	; 0x01
    2d24:	80 68       	ori	r24, 0x80	; 128
    2d26:	0e 94 14 15 	call	0x2a28	; 0x2a28 <H_LCD_void_sendCommand>
}
    2d2a:	0f 90       	pop	r0
    2d2c:	0f 90       	pop	r0
    2d2e:	0f 90       	pop	r0
    2d30:	0f 90       	pop	r0
    2d32:	0f 90       	pop	r0
    2d34:	cf 91       	pop	r28
    2d36:	df 91       	pop	r29
    2d38:	08 95       	ret

00002d3a <LCD_displayStringRowColumn>:
/*
 * Description :
 * Display the required string in a specified row and column index on the screen
 */
void LCD_displayStringRowColumn(uint8 row,uint8 col,const char *Str)
{
    2d3a:	df 93       	push	r29
    2d3c:	cf 93       	push	r28
    2d3e:	00 d0       	rcall	.+0      	; 0x2d40 <LCD_displayStringRowColumn+0x6>
    2d40:	00 d0       	rcall	.+0      	; 0x2d42 <LCD_displayStringRowColumn+0x8>
    2d42:	cd b7       	in	r28, 0x3d	; 61
    2d44:	de b7       	in	r29, 0x3e	; 62
    2d46:	89 83       	std	Y+1, r24	; 0x01
    2d48:	6a 83       	std	Y+2, r22	; 0x02
    2d4a:	5c 83       	std	Y+4, r21	; 0x04
    2d4c:	4b 83       	std	Y+3, r20	; 0x03
	H_LCD_void_gotoXY(row,col); /* go to to the required LCD position */
    2d4e:	89 81       	ldd	r24, Y+1	; 0x01
    2d50:	6a 81       	ldd	r22, Y+2	; 0x02
    2d52:	0e 94 5b 16 	call	0x2cb6	; 0x2cb6 <H_LCD_void_gotoXY>
	H_LCD_void_sendString(Str); /* display the string */
    2d56:	8b 81       	ldd	r24, Y+3	; 0x03
    2d58:	9c 81       	ldd	r25, Y+4	; 0x04
    2d5a:	0e 94 32 16 	call	0x2c64	; 0x2c64 <H_LCD_void_sendString>
}
    2d5e:	0f 90       	pop	r0
    2d60:	0f 90       	pop	r0
    2d62:	0f 90       	pop	r0
    2d64:	0f 90       	pop	r0
    2d66:	cf 91       	pop	r28
    2d68:	df 91       	pop	r29
    2d6a:	08 95       	ret

00002d6c <H_LCD_void_sendIntNum>:
/*
 * Description :
 * Display the required decimal value on the screen
 */
void H_LCD_void_sendIntNum(uint32 data)
{
    2d6c:	df 93       	push	r29
    2d6e:	cf 93       	push	r28
    2d70:	cd b7       	in	r28, 0x3d	; 61
    2d72:	de b7       	in	r29, 0x3e	; 62
    2d74:	64 97       	sbiw	r28, 0x14	; 20
    2d76:	0f b6       	in	r0, 0x3f	; 63
    2d78:	f8 94       	cli
    2d7a:	de bf       	out	0x3e, r29	; 62
    2d7c:	0f be       	out	0x3f, r0	; 63
    2d7e:	cd bf       	out	0x3d, r28	; 61
    2d80:	69 8b       	std	Y+17, r22	; 0x11
    2d82:	7a 8b       	std	Y+18, r23	; 0x12
    2d84:	8b 8b       	std	Y+19, r24	; 0x13
    2d86:	9c 8b       	std	Y+20, r25	; 0x14
	char buff[16]; /* String to hold the ascii result */
	itoa(data,buff,10); /* Use itoa C function to convert the data to its corresponding ASCII value, 10 for decimal */
    2d88:	89 89       	ldd	r24, Y+17	; 0x11
    2d8a:	9a 89       	ldd	r25, Y+18	; 0x12
    2d8c:	9e 01       	movw	r18, r28
    2d8e:	2f 5f       	subi	r18, 0xFF	; 255
    2d90:	3f 4f       	sbci	r19, 0xFF	; 255
    2d92:	b9 01       	movw	r22, r18
    2d94:	4a e0       	ldi	r20, 0x0A	; 10
    2d96:	50 e0       	ldi	r21, 0x00	; 0
    2d98:	0e 94 93 1a 	call	0x3526	; 0x3526 <itoa>
	H_LCD_void_sendString(buff); /* Display the string */
    2d9c:	ce 01       	movw	r24, r28
    2d9e:	01 96       	adiw	r24, 0x01	; 1
    2da0:	0e 94 32 16 	call	0x2c64	; 0x2c64 <H_LCD_void_sendString>
}
    2da4:	64 96       	adiw	r28, 0x14	; 20
    2da6:	0f b6       	in	r0, 0x3f	; 63
    2da8:	f8 94       	cli
    2daa:	de bf       	out	0x3e, r29	; 62
    2dac:	0f be       	out	0x3f, r0	; 63
    2dae:	cd bf       	out	0x3d, r28	; 61
    2db0:	cf 91       	pop	r28
    2db2:	df 91       	pop	r29
    2db4:	08 95       	ret

00002db6 <LCD_clearScreen>:
/*
 * Description :
 * Send the clear screen command
 */
void LCD_clearScreen(void)
{
    2db6:	df 93       	push	r29
    2db8:	cf 93       	push	r28
    2dba:	cd b7       	in	r28, 0x3d	; 61
    2dbc:	de b7       	in	r29, 0x3e	; 62
	H_LCD_void_sendCommand(LCD_CLEAR_COMMAND); /* Send clear display command */
    2dbe:	81 e0       	ldi	r24, 0x01	; 1
    2dc0:	0e 94 14 15 	call	0x2a28	; 0x2a28 <H_LCD_void_sendCommand>
}
    2dc4:	cf 91       	pop	r28
    2dc6:	df 91       	pop	r29
    2dc8:	08 95       	ret

00002dca <segment_init>:
#include "driver_7segment.h"



void segment_init(channel_number ch_num)
{
    2dca:	df 93       	push	r29
    2dcc:	cf 93       	push	r28
    2dce:	00 d0       	rcall	.+0      	; 0x2dd0 <segment_init+0x6>
    2dd0:	0f 92       	push	r0
    2dd2:	cd b7       	in	r28, 0x3d	; 61
    2dd4:	de b7       	in	r29, 0x3e	; 62
    2dd6:	89 83       	std	Y+1, r24	; 0x01
                      	  	  /***********************SET THE DIRECTION AS OUTPUT FOR ALL CHANNELS*********************/
	DIO_voidSetPinDirection(PORTB,PIN0_ID,OUTPUT);
    2dd8:	86 e3       	ldi	r24, 0x36	; 54
    2dda:	90 e0       	ldi	r25, 0x00	; 0
    2ddc:	60 e0       	ldi	r22, 0x00	; 0
    2dde:	41 e0       	ldi	r20, 0x01	; 1
    2de0:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTB,PIN1_ID,OUTPUT);
    2de4:	86 e3       	ldi	r24, 0x36	; 54
    2de6:	90 e0       	ldi	r25, 0x00	; 0
    2de8:	61 e0       	ldi	r22, 0x01	; 1
    2dea:	41 e0       	ldi	r20, 0x01	; 1
    2dec:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTB,PIN2_ID,OUTPUT);
    2df0:	86 e3       	ldi	r24, 0x36	; 54
    2df2:	90 e0       	ldi	r25, 0x00	; 0
    2df4:	62 e0       	ldi	r22, 0x02	; 2
    2df6:	41 e0       	ldi	r20, 0x01	; 1
    2df8:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTB,PIN4_ID,OUTPUT);
    2dfc:	86 e3       	ldi	r24, 0x36	; 54
    2dfe:	90 e0       	ldi	r25, 0x00	; 0
    2e00:	64 e0       	ldi	r22, 0x04	; 4
    2e02:	41 e0       	ldi	r20, 0x01	; 1
    2e04:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>

	DIO_voidSetPinDirection(PORTA,PIN3_ID,OUTPUT);
    2e08:	89 e3       	ldi	r24, 0x39	; 57
    2e0a:	90 e0       	ldi	r25, 0x00	; 0
    2e0c:	63 e0       	ldi	r22, 0x03	; 3
    2e0e:	41 e0       	ldi	r20, 0x01	; 1
    2e10:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTA,PIN2_ID,OUTPUT);
    2e14:	89 e3       	ldi	r24, 0x39	; 57
    2e16:	90 e0       	ldi	r25, 0x00	; 0
    2e18:	62 e0       	ldi	r22, 0x02	; 2
    2e1a:	41 e0       	ldi	r20, 0x01	; 1
    2e1c:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTB,PIN5_ID,OUTPUT);
    2e20:	86 e3       	ldi	r24, 0x36	; 54
    2e22:	90 e0       	ldi	r25, 0x00	; 0
    2e24:	65 e0       	ldi	r22, 0x05	; 5
    2e26:	41 e0       	ldi	r20, 0x01	; 1
    2e28:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>
	DIO_voidSetPinDirection(PORTB,PIN6_ID,OUTPUT);
    2e2c:	86 e3       	ldi	r24, 0x36	; 54
    2e2e:	90 e0       	ldi	r25, 0x00	; 0
    2e30:	66 e0       	ldi	r22, 0x06	; 6
    2e32:	41 e0       	ldi	r20, 0x01	; 1
    2e34:	0e 94 79 07 	call	0xef2	; 0xef2 <DIO_voidSetPinDirection>


							/********************INITIALIZE ALL CHHANNELS TO DISPLAY ZERO*****************************/
	DIO_voidSetPinValue(PORTB,PIN0_ID,LOGIC_LOW);
    2e38:	86 e3       	ldi	r24, 0x36	; 54
    2e3a:	90 e0       	ldi	r25, 0x00	; 0
    2e3c:	60 e0       	ldi	r22, 0x00	; 0
    2e3e:	40 e0       	ldi	r20, 0x00	; 0
    2e40:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(PORTB,PIN1_ID,LOGIC_LOW);
    2e44:	86 e3       	ldi	r24, 0x36	; 54
    2e46:	90 e0       	ldi	r25, 0x00	; 0
    2e48:	61 e0       	ldi	r22, 0x01	; 1
    2e4a:	40 e0       	ldi	r20, 0x00	; 0
    2e4c:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(PORTB,PIN2_ID,LOGIC_LOW);
    2e50:	86 e3       	ldi	r24, 0x36	; 54
    2e52:	90 e0       	ldi	r25, 0x00	; 0
    2e54:	62 e0       	ldi	r22, 0x02	; 2
    2e56:	40 e0       	ldi	r20, 0x00	; 0
    2e58:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
	DIO_voidSetPinValue(PORTB,PIN4_ID,LOGIC_LOW);
    2e5c:	86 e3       	ldi	r24, 0x36	; 54
    2e5e:	90 e0       	ldi	r25, 0x00	; 0
    2e60:	64 e0       	ldi	r22, 0x04	; 4
    2e62:	40 e0       	ldi	r20, 0x00	; 0
    2e64:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>


	switch(ch_num)
    2e68:	89 81       	ldd	r24, Y+1	; 0x01
    2e6a:	28 2f       	mov	r18, r24
    2e6c:	30 e0       	ldi	r19, 0x00	; 0
    2e6e:	3b 83       	std	Y+3, r19	; 0x03
    2e70:	2a 83       	std	Y+2, r18	; 0x02
    2e72:	8a 81       	ldd	r24, Y+2	; 0x02
    2e74:	9b 81       	ldd	r25, Y+3	; 0x03
    2e76:	81 30       	cpi	r24, 0x01	; 1
    2e78:	91 05       	cpc	r25, r1
    2e7a:	79 f1       	breq	.+94     	; 0x2eda <segment_init+0x110>
    2e7c:	2a 81       	ldd	r18, Y+2	; 0x02
    2e7e:	3b 81       	ldd	r19, Y+3	; 0x03
    2e80:	22 30       	cpi	r18, 0x02	; 2
    2e82:	31 05       	cpc	r19, r1
    2e84:	2c f4       	brge	.+10     	; 0x2e90 <segment_init+0xc6>
    2e86:	8a 81       	ldd	r24, Y+2	; 0x02
    2e88:	9b 81       	ldd	r25, Y+3	; 0x03
    2e8a:	00 97       	sbiw	r24, 0x00	; 0
    2e8c:	69 f0       	breq	.+26     	; 0x2ea8 <segment_init+0xde>
    2e8e:	6f c0       	rjmp	.+222    	; 0x2f6e <segment_init+0x1a4>
    2e90:	2a 81       	ldd	r18, Y+2	; 0x02
    2e92:	3b 81       	ldd	r19, Y+3	; 0x03
    2e94:	22 30       	cpi	r18, 0x02	; 2
    2e96:	31 05       	cpc	r19, r1
    2e98:	c9 f1       	breq	.+114    	; 0x2f0c <segment_init+0x142>
    2e9a:	8a 81       	ldd	r24, Y+2	; 0x02
    2e9c:	9b 81       	ldd	r25, Y+3	; 0x03
    2e9e:	83 30       	cpi	r24, 0x03	; 3
    2ea0:	91 05       	cpc	r25, r1
    2ea2:	09 f4       	brne	.+2      	; 0x2ea6 <segment_init+0xdc>
    2ea4:	4c c0       	rjmp	.+152    	; 0x2f3e <segment_init+0x174>
    2ea6:	63 c0       	rjmp	.+198    	; 0x2f6e <segment_init+0x1a4>
	{
												/***************SELECT THE FIRST CHANNEL AND DISABLE THE OTHERS*****************/

	case _1_channels:
		DIO_voidSetPinValue(PORTA,PIN3_ID,LOGIC_LOW);
    2ea8:	89 e3       	ldi	r24, 0x39	; 57
    2eaa:	90 e0       	ldi	r25, 0x00	; 0
    2eac:	63 e0       	ldi	r22, 0x03	; 3
    2eae:	40 e0       	ldi	r20, 0x00	; 0
    2eb0:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTA,PIN2_ID,LOGIC_HIGH);
    2eb4:	89 e3       	ldi	r24, 0x39	; 57
    2eb6:	90 e0       	ldi	r25, 0x00	; 0
    2eb8:	62 e0       	ldi	r22, 0x02	; 2
    2eba:	41 e0       	ldi	r20, 0x01	; 1
    2ebc:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN5_ID,LOGIC_HIGH);
    2ec0:	86 e3       	ldi	r24, 0x36	; 54
    2ec2:	90 e0       	ldi	r25, 0x00	; 0
    2ec4:	65 e0       	ldi	r22, 0x05	; 5
    2ec6:	41 e0       	ldi	r20, 0x01	; 1
    2ec8:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN6_ID,LOGIC_HIGH);
    2ecc:	86 e3       	ldi	r24, 0x36	; 54
    2ece:	90 e0       	ldi	r25, 0x00	; 0
    2ed0:	66 e0       	ldi	r22, 0x06	; 6
    2ed2:	41 e0       	ldi	r20, 0x01	; 1
    2ed4:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    2ed8:	4a c0       	rjmp	.+148    	; 0x2f6e <segment_init+0x1a4>
		break;

												/***************SELECT THE FIRST & SECOND CHANNELS AND DISABLE THE OTHERS*****************/

	case _2_channels:
		DIO_voidSetPinValue(PORTA,PIN3_ID,LOGIC_LOW);
    2eda:	89 e3       	ldi	r24, 0x39	; 57
    2edc:	90 e0       	ldi	r25, 0x00	; 0
    2ede:	63 e0       	ldi	r22, 0x03	; 3
    2ee0:	40 e0       	ldi	r20, 0x00	; 0
    2ee2:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTA,PIN2_ID,LOGIC_LOW);
    2ee6:	89 e3       	ldi	r24, 0x39	; 57
    2ee8:	90 e0       	ldi	r25, 0x00	; 0
    2eea:	62 e0       	ldi	r22, 0x02	; 2
    2eec:	40 e0       	ldi	r20, 0x00	; 0
    2eee:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN5_ID,LOGIC_HIGH);
    2ef2:	86 e3       	ldi	r24, 0x36	; 54
    2ef4:	90 e0       	ldi	r25, 0x00	; 0
    2ef6:	65 e0       	ldi	r22, 0x05	; 5
    2ef8:	41 e0       	ldi	r20, 0x01	; 1
    2efa:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN6_ID,LOGIC_HIGH);
    2efe:	86 e3       	ldi	r24, 0x36	; 54
    2f00:	90 e0       	ldi	r25, 0x00	; 0
    2f02:	66 e0       	ldi	r22, 0x06	; 6
    2f04:	41 e0       	ldi	r20, 0x01	; 1
    2f06:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    2f0a:	31 c0       	rjmp	.+98     	; 0x2f6e <segment_init+0x1a4>
		break;

												/***************SELECT THE FIRST,SECOND & THIRD CHANNEL AND DISABLE THE OTHER*****************/

	case _3_channels:
		DIO_voidSetPinValue(PORTA,PIN3_ID,LOGIC_LOW);
    2f0c:	89 e3       	ldi	r24, 0x39	; 57
    2f0e:	90 e0       	ldi	r25, 0x00	; 0
    2f10:	63 e0       	ldi	r22, 0x03	; 3
    2f12:	40 e0       	ldi	r20, 0x00	; 0
    2f14:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTA,PIN2_ID,LOGIC_LOW);
    2f18:	89 e3       	ldi	r24, 0x39	; 57
    2f1a:	90 e0       	ldi	r25, 0x00	; 0
    2f1c:	62 e0       	ldi	r22, 0x02	; 2
    2f1e:	40 e0       	ldi	r20, 0x00	; 0
    2f20:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN5_ID,LOGIC_LOW);
    2f24:	86 e3       	ldi	r24, 0x36	; 54
    2f26:	90 e0       	ldi	r25, 0x00	; 0
    2f28:	65 e0       	ldi	r22, 0x05	; 5
    2f2a:	40 e0       	ldi	r20, 0x00	; 0
    2f2c:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN6_ID,LOGIC_HIGH);
    2f30:	86 e3       	ldi	r24, 0x36	; 54
    2f32:	90 e0       	ldi	r25, 0x00	; 0
    2f34:	66 e0       	ldi	r22, 0x06	; 6
    2f36:	41 e0       	ldi	r20, 0x01	; 1
    2f38:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    2f3c:	18 c0       	rjmp	.+48     	; 0x2f6e <segment_init+0x1a4>
		break;

												/***************SELECT ALL CHANNELS*****************/

	case _4_channels:
		DIO_voidSetPinValue(PORTA,PIN3_ID,LOGIC_LOW);
    2f3e:	89 e3       	ldi	r24, 0x39	; 57
    2f40:	90 e0       	ldi	r25, 0x00	; 0
    2f42:	63 e0       	ldi	r22, 0x03	; 3
    2f44:	40 e0       	ldi	r20, 0x00	; 0
    2f46:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTA,PIN2_ID,LOGIC_LOW);
    2f4a:	89 e3       	ldi	r24, 0x39	; 57
    2f4c:	90 e0       	ldi	r25, 0x00	; 0
    2f4e:	62 e0       	ldi	r22, 0x02	; 2
    2f50:	40 e0       	ldi	r20, 0x00	; 0
    2f52:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN5_ID,LOGIC_LOW);
    2f56:	86 e3       	ldi	r24, 0x36	; 54
    2f58:	90 e0       	ldi	r25, 0x00	; 0
    2f5a:	65 e0       	ldi	r22, 0x05	; 5
    2f5c:	40 e0       	ldi	r20, 0x00	; 0
    2f5e:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN6_ID,LOGIC_LOW);
    2f62:	86 e3       	ldi	r24, 0x36	; 54
    2f64:	90 e0       	ldi	r25, 0x00	; 0
    2f66:	66 e0       	ldi	r22, 0x06	; 6
    2f68:	40 e0       	ldi	r20, 0x00	; 0
    2f6a:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		break;

	}


};
    2f6e:	0f 90       	pop	r0
    2f70:	0f 90       	pop	r0
    2f72:	0f 90       	pop	r0
    2f74:	cf 91       	pop	r28
    2f76:	df 91       	pop	r29
    2f78:	08 95       	ret

00002f7a <segment_num>:


void segment_num(number num)
{
    2f7a:	df 93       	push	r29
    2f7c:	cf 93       	push	r28
    2f7e:	00 d0       	rcall	.+0      	; 0x2f80 <segment_num+0x6>
    2f80:	0f 92       	push	r0
    2f82:	cd b7       	in	r28, 0x3d	; 61
    2f84:	de b7       	in	r29, 0x3e	; 62
    2f86:	89 83       	std	Y+1, r24	; 0x01
	switch(num)
    2f88:	89 81       	ldd	r24, Y+1	; 0x01
    2f8a:	28 2f       	mov	r18, r24
    2f8c:	30 e0       	ldi	r19, 0x00	; 0
    2f8e:	3b 83       	std	Y+3, r19	; 0x03
    2f90:	2a 83       	std	Y+2, r18	; 0x02
    2f92:	8a 81       	ldd	r24, Y+2	; 0x02
    2f94:	9b 81       	ldd	r25, Y+3	; 0x03
    2f96:	84 30       	cpi	r24, 0x04	; 4
    2f98:	91 05       	cpc	r25, r1
    2f9a:	09 f4       	brne	.+2      	; 0x2f9e <segment_num+0x24>
    2f9c:	ab c0       	rjmp	.+342    	; 0x30f4 <segment_num+0x17a>
    2f9e:	2a 81       	ldd	r18, Y+2	; 0x02
    2fa0:	3b 81       	ldd	r19, Y+3	; 0x03
    2fa2:	25 30       	cpi	r18, 0x05	; 5
    2fa4:	31 05       	cpc	r19, r1
    2fa6:	ec f4       	brge	.+58     	; 0x2fe2 <segment_num+0x68>
    2fa8:	8a 81       	ldd	r24, Y+2	; 0x02
    2faa:	9b 81       	ldd	r25, Y+3	; 0x03
    2fac:	81 30       	cpi	r24, 0x01	; 1
    2fae:	91 05       	cpc	r25, r1
    2fb0:	09 f4       	brne	.+2      	; 0x2fb4 <segment_num+0x3a>
    2fb2:	55 c0       	rjmp	.+170    	; 0x305e <segment_num+0xe4>
    2fb4:	2a 81       	ldd	r18, Y+2	; 0x02
    2fb6:	3b 81       	ldd	r19, Y+3	; 0x03
    2fb8:	22 30       	cpi	r18, 0x02	; 2
    2fba:	31 05       	cpc	r19, r1
    2fbc:	2c f4       	brge	.+10     	; 0x2fc8 <segment_num+0x4e>
    2fbe:	8a 81       	ldd	r24, Y+2	; 0x02
    2fc0:	9b 81       	ldd	r25, Y+3	; 0x03
    2fc2:	00 97       	sbiw	r24, 0x00	; 0
    2fc4:	99 f1       	breq	.+102    	; 0x302c <segment_num+0xb2>
    2fc6:	2b c1       	rjmp	.+598    	; 0x321e <segment_num+0x2a4>
    2fc8:	2a 81       	ldd	r18, Y+2	; 0x02
    2fca:	3b 81       	ldd	r19, Y+3	; 0x03
    2fcc:	22 30       	cpi	r18, 0x02	; 2
    2fce:	31 05       	cpc	r19, r1
    2fd0:	09 f4       	brne	.+2      	; 0x2fd4 <segment_num+0x5a>
    2fd2:	5e c0       	rjmp	.+188    	; 0x3090 <segment_num+0x116>
    2fd4:	8a 81       	ldd	r24, Y+2	; 0x02
    2fd6:	9b 81       	ldd	r25, Y+3	; 0x03
    2fd8:	83 30       	cpi	r24, 0x03	; 3
    2fda:	91 05       	cpc	r25, r1
    2fdc:	09 f4       	brne	.+2      	; 0x2fe0 <segment_num+0x66>
    2fde:	71 c0       	rjmp	.+226    	; 0x30c2 <segment_num+0x148>
    2fe0:	1e c1       	rjmp	.+572    	; 0x321e <segment_num+0x2a4>
    2fe2:	2a 81       	ldd	r18, Y+2	; 0x02
    2fe4:	3b 81       	ldd	r19, Y+3	; 0x03
    2fe6:	27 30       	cpi	r18, 0x07	; 7
    2fe8:	31 05       	cpc	r19, r1
    2fea:	09 f4       	brne	.+2      	; 0x2fee <segment_num+0x74>
    2fec:	ce c0       	rjmp	.+412    	; 0x318a <segment_num+0x210>
    2fee:	8a 81       	ldd	r24, Y+2	; 0x02
    2ff0:	9b 81       	ldd	r25, Y+3	; 0x03
    2ff2:	88 30       	cpi	r24, 0x08	; 8
    2ff4:	91 05       	cpc	r25, r1
    2ff6:	6c f4       	brge	.+26     	; 0x3012 <segment_num+0x98>
    2ff8:	2a 81       	ldd	r18, Y+2	; 0x02
    2ffa:	3b 81       	ldd	r19, Y+3	; 0x03
    2ffc:	25 30       	cpi	r18, 0x05	; 5
    2ffe:	31 05       	cpc	r19, r1
    3000:	09 f4       	brne	.+2      	; 0x3004 <segment_num+0x8a>
    3002:	91 c0       	rjmp	.+290    	; 0x3126 <segment_num+0x1ac>
    3004:	8a 81       	ldd	r24, Y+2	; 0x02
    3006:	9b 81       	ldd	r25, Y+3	; 0x03
    3008:	86 30       	cpi	r24, 0x06	; 6
    300a:	91 05       	cpc	r25, r1
    300c:	09 f4       	brne	.+2      	; 0x3010 <segment_num+0x96>
    300e:	a4 c0       	rjmp	.+328    	; 0x3158 <segment_num+0x1de>
    3010:	06 c1       	rjmp	.+524    	; 0x321e <segment_num+0x2a4>
    3012:	2a 81       	ldd	r18, Y+2	; 0x02
    3014:	3b 81       	ldd	r19, Y+3	; 0x03
    3016:	28 30       	cpi	r18, 0x08	; 8
    3018:	31 05       	cpc	r19, r1
    301a:	09 f4       	brne	.+2      	; 0x301e <segment_num+0xa4>
    301c:	cf c0       	rjmp	.+414    	; 0x31bc <segment_num+0x242>
    301e:	8a 81       	ldd	r24, Y+2	; 0x02
    3020:	9b 81       	ldd	r25, Y+3	; 0x03
    3022:	89 30       	cpi	r24, 0x09	; 9
    3024:	91 05       	cpc	r25, r1
    3026:	09 f4       	brne	.+2      	; 0x302a <segment_num+0xb0>
    3028:	e2 c0       	rjmp	.+452    	; 0x31ee <segment_num+0x274>
    302a:	f9 c0       	rjmp	.+498    	; 0x321e <segment_num+0x2a4>
	{
													/********************DISPLAY ZERO*********************/
	case ZERO:
		DIO_voidSetPinValue(PORTB,PIN0_ID,LOGIC_LOW);
    302c:	86 e3       	ldi	r24, 0x36	; 54
    302e:	90 e0       	ldi	r25, 0x00	; 0
    3030:	60 e0       	ldi	r22, 0x00	; 0
    3032:	40 e0       	ldi	r20, 0x00	; 0
    3034:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN1_ID,LOGIC_LOW);
    3038:	86 e3       	ldi	r24, 0x36	; 54
    303a:	90 e0       	ldi	r25, 0x00	; 0
    303c:	61 e0       	ldi	r22, 0x01	; 1
    303e:	40 e0       	ldi	r20, 0x00	; 0
    3040:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN2_ID,LOGIC_LOW);
    3044:	86 e3       	ldi	r24, 0x36	; 54
    3046:	90 e0       	ldi	r25, 0x00	; 0
    3048:	62 e0       	ldi	r22, 0x02	; 2
    304a:	40 e0       	ldi	r20, 0x00	; 0
    304c:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN4_ID,LOGIC_LOW);
    3050:	86 e3       	ldi	r24, 0x36	; 54
    3052:	90 e0       	ldi	r25, 0x00	; 0
    3054:	64 e0       	ldi	r22, 0x04	; 4
    3056:	40 e0       	ldi	r20, 0x00	; 0
    3058:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    305c:	e0 c0       	rjmp	.+448    	; 0x321e <segment_num+0x2a4>
		break;
		/********************DISPLAY ONE*********************/

	case ONE:
		DIO_voidSetPinValue(PORTB,PIN0_ID,LOGIC_HIGH);
    305e:	86 e3       	ldi	r24, 0x36	; 54
    3060:	90 e0       	ldi	r25, 0x00	; 0
    3062:	60 e0       	ldi	r22, 0x00	; 0
    3064:	41 e0       	ldi	r20, 0x01	; 1
    3066:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN1_ID,LOGIC_LOW);
    306a:	86 e3       	ldi	r24, 0x36	; 54
    306c:	90 e0       	ldi	r25, 0x00	; 0
    306e:	61 e0       	ldi	r22, 0x01	; 1
    3070:	40 e0       	ldi	r20, 0x00	; 0
    3072:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN2_ID,LOGIC_LOW);
    3076:	86 e3       	ldi	r24, 0x36	; 54
    3078:	90 e0       	ldi	r25, 0x00	; 0
    307a:	62 e0       	ldi	r22, 0x02	; 2
    307c:	40 e0       	ldi	r20, 0x00	; 0
    307e:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN4_ID,LOGIC_LOW);
    3082:	86 e3       	ldi	r24, 0x36	; 54
    3084:	90 e0       	ldi	r25, 0x00	; 0
    3086:	64 e0       	ldi	r22, 0x04	; 4
    3088:	40 e0       	ldi	r20, 0x00	; 0
    308a:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    308e:	c7 c0       	rjmp	.+398    	; 0x321e <segment_num+0x2a4>
		break;
		/********************DISPLAY TWO*********************/

	case TWO:
		DIO_voidSetPinValue(PORTB,PIN0_ID,LOGIC_LOW);
    3090:	86 e3       	ldi	r24, 0x36	; 54
    3092:	90 e0       	ldi	r25, 0x00	; 0
    3094:	60 e0       	ldi	r22, 0x00	; 0
    3096:	40 e0       	ldi	r20, 0x00	; 0
    3098:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN1_ID,LOGIC_HIGH);
    309c:	86 e3       	ldi	r24, 0x36	; 54
    309e:	90 e0       	ldi	r25, 0x00	; 0
    30a0:	61 e0       	ldi	r22, 0x01	; 1
    30a2:	41 e0       	ldi	r20, 0x01	; 1
    30a4:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN2_ID,LOGIC_LOW);
    30a8:	86 e3       	ldi	r24, 0x36	; 54
    30aa:	90 e0       	ldi	r25, 0x00	; 0
    30ac:	62 e0       	ldi	r22, 0x02	; 2
    30ae:	40 e0       	ldi	r20, 0x00	; 0
    30b0:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN4_ID,LOGIC_LOW);
    30b4:	86 e3       	ldi	r24, 0x36	; 54
    30b6:	90 e0       	ldi	r25, 0x00	; 0
    30b8:	64 e0       	ldi	r22, 0x04	; 4
    30ba:	40 e0       	ldi	r20, 0x00	; 0
    30bc:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    30c0:	ae c0       	rjmp	.+348    	; 0x321e <segment_num+0x2a4>
		break;
		/********************DISPLAY THREE*********************/

	case THREE:
		DIO_voidSetPinValue(PORTB,PIN0_ID,LOGIC_HIGH);
    30c2:	86 e3       	ldi	r24, 0x36	; 54
    30c4:	90 e0       	ldi	r25, 0x00	; 0
    30c6:	60 e0       	ldi	r22, 0x00	; 0
    30c8:	41 e0       	ldi	r20, 0x01	; 1
    30ca:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN1_ID,LOGIC_HIGH);
    30ce:	86 e3       	ldi	r24, 0x36	; 54
    30d0:	90 e0       	ldi	r25, 0x00	; 0
    30d2:	61 e0       	ldi	r22, 0x01	; 1
    30d4:	41 e0       	ldi	r20, 0x01	; 1
    30d6:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN2_ID,LOGIC_LOW);
    30da:	86 e3       	ldi	r24, 0x36	; 54
    30dc:	90 e0       	ldi	r25, 0x00	; 0
    30de:	62 e0       	ldi	r22, 0x02	; 2
    30e0:	40 e0       	ldi	r20, 0x00	; 0
    30e2:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN4_ID,LOGIC_LOW);
    30e6:	86 e3       	ldi	r24, 0x36	; 54
    30e8:	90 e0       	ldi	r25, 0x00	; 0
    30ea:	64 e0       	ldi	r22, 0x04	; 4
    30ec:	40 e0       	ldi	r20, 0x00	; 0
    30ee:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    30f2:	95 c0       	rjmp	.+298    	; 0x321e <segment_num+0x2a4>
		break;
		/********************DISPLAY FOUR*********************/

	case FOUR:
		DIO_voidSetPinValue(PORTB,PIN0_ID,LOGIC_LOW);
    30f4:	86 e3       	ldi	r24, 0x36	; 54
    30f6:	90 e0       	ldi	r25, 0x00	; 0
    30f8:	60 e0       	ldi	r22, 0x00	; 0
    30fa:	40 e0       	ldi	r20, 0x00	; 0
    30fc:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN1_ID,LOGIC_LOW);
    3100:	86 e3       	ldi	r24, 0x36	; 54
    3102:	90 e0       	ldi	r25, 0x00	; 0
    3104:	61 e0       	ldi	r22, 0x01	; 1
    3106:	40 e0       	ldi	r20, 0x00	; 0
    3108:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN2_ID,LOGIC_HIGH);
    310c:	86 e3       	ldi	r24, 0x36	; 54
    310e:	90 e0       	ldi	r25, 0x00	; 0
    3110:	62 e0       	ldi	r22, 0x02	; 2
    3112:	41 e0       	ldi	r20, 0x01	; 1
    3114:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN4_ID,LOGIC_LOW);
    3118:	86 e3       	ldi	r24, 0x36	; 54
    311a:	90 e0       	ldi	r25, 0x00	; 0
    311c:	64 e0       	ldi	r22, 0x04	; 4
    311e:	40 e0       	ldi	r20, 0x00	; 0
    3120:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    3124:	7c c0       	rjmp	.+248    	; 0x321e <segment_num+0x2a4>
		break;
		/********************DISPLAY FIVE*********************/

	case FIVE:
		DIO_voidSetPinValue(PORTB,PIN0_ID,LOGIC_HIGH);
    3126:	86 e3       	ldi	r24, 0x36	; 54
    3128:	90 e0       	ldi	r25, 0x00	; 0
    312a:	60 e0       	ldi	r22, 0x00	; 0
    312c:	41 e0       	ldi	r20, 0x01	; 1
    312e:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN1_ID,LOGIC_LOW);
    3132:	86 e3       	ldi	r24, 0x36	; 54
    3134:	90 e0       	ldi	r25, 0x00	; 0
    3136:	61 e0       	ldi	r22, 0x01	; 1
    3138:	40 e0       	ldi	r20, 0x00	; 0
    313a:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN2_ID,LOGIC_HIGH);
    313e:	86 e3       	ldi	r24, 0x36	; 54
    3140:	90 e0       	ldi	r25, 0x00	; 0
    3142:	62 e0       	ldi	r22, 0x02	; 2
    3144:	41 e0       	ldi	r20, 0x01	; 1
    3146:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN4_ID,LOGIC_LOW);
    314a:	86 e3       	ldi	r24, 0x36	; 54
    314c:	90 e0       	ldi	r25, 0x00	; 0
    314e:	64 e0       	ldi	r22, 0x04	; 4
    3150:	40 e0       	ldi	r20, 0x00	; 0
    3152:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    3156:	63 c0       	rjmp	.+198    	; 0x321e <segment_num+0x2a4>
		break;
		/********************DISPLAY SIX*********************/

	case SIX:
		DIO_voidSetPinValue(PORTB,PIN0_ID,LOGIC_LOW);
    3158:	86 e3       	ldi	r24, 0x36	; 54
    315a:	90 e0       	ldi	r25, 0x00	; 0
    315c:	60 e0       	ldi	r22, 0x00	; 0
    315e:	40 e0       	ldi	r20, 0x00	; 0
    3160:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN1_ID,LOGIC_HIGH);
    3164:	86 e3       	ldi	r24, 0x36	; 54
    3166:	90 e0       	ldi	r25, 0x00	; 0
    3168:	61 e0       	ldi	r22, 0x01	; 1
    316a:	41 e0       	ldi	r20, 0x01	; 1
    316c:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN2_ID,LOGIC_HIGH);
    3170:	86 e3       	ldi	r24, 0x36	; 54
    3172:	90 e0       	ldi	r25, 0x00	; 0
    3174:	62 e0       	ldi	r22, 0x02	; 2
    3176:	41 e0       	ldi	r20, 0x01	; 1
    3178:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN4_ID,LOGIC_LOW);
    317c:	86 e3       	ldi	r24, 0x36	; 54
    317e:	90 e0       	ldi	r25, 0x00	; 0
    3180:	64 e0       	ldi	r22, 0x04	; 4
    3182:	40 e0       	ldi	r20, 0x00	; 0
    3184:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    3188:	4a c0       	rjmp	.+148    	; 0x321e <segment_num+0x2a4>
		break;
		/********************DISPLAY SEVEN*********************/

	case SEVEN:
		DIO_voidSetPinValue(PORTB,PIN0_ID,LOGIC_HIGH);
    318a:	86 e3       	ldi	r24, 0x36	; 54
    318c:	90 e0       	ldi	r25, 0x00	; 0
    318e:	60 e0       	ldi	r22, 0x00	; 0
    3190:	41 e0       	ldi	r20, 0x01	; 1
    3192:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN1_ID,LOGIC_HIGH);
    3196:	86 e3       	ldi	r24, 0x36	; 54
    3198:	90 e0       	ldi	r25, 0x00	; 0
    319a:	61 e0       	ldi	r22, 0x01	; 1
    319c:	41 e0       	ldi	r20, 0x01	; 1
    319e:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN2_ID,LOGIC_HIGH);
    31a2:	86 e3       	ldi	r24, 0x36	; 54
    31a4:	90 e0       	ldi	r25, 0x00	; 0
    31a6:	62 e0       	ldi	r22, 0x02	; 2
    31a8:	41 e0       	ldi	r20, 0x01	; 1
    31aa:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN4_ID,LOGIC_LOW);
    31ae:	86 e3       	ldi	r24, 0x36	; 54
    31b0:	90 e0       	ldi	r25, 0x00	; 0
    31b2:	64 e0       	ldi	r22, 0x04	; 4
    31b4:	40 e0       	ldi	r20, 0x00	; 0
    31b6:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    31ba:	31 c0       	rjmp	.+98     	; 0x321e <segment_num+0x2a4>
		break;
		/********************DISPLAY EIGHT*********************/

	case EIGHT:
		DIO_voidSetPinValue(PORTB,PIN0_ID,LOGIC_LOW);
    31bc:	86 e3       	ldi	r24, 0x36	; 54
    31be:	90 e0       	ldi	r25, 0x00	; 0
    31c0:	60 e0       	ldi	r22, 0x00	; 0
    31c2:	40 e0       	ldi	r20, 0x00	; 0
    31c4:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN1_ID,LOGIC_LOW);
    31c8:	86 e3       	ldi	r24, 0x36	; 54
    31ca:	90 e0       	ldi	r25, 0x00	; 0
    31cc:	61 e0       	ldi	r22, 0x01	; 1
    31ce:	40 e0       	ldi	r20, 0x00	; 0
    31d0:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN2_ID,LOGIC_LOW);
    31d4:	86 e3       	ldi	r24, 0x36	; 54
    31d6:	90 e0       	ldi	r25, 0x00	; 0
    31d8:	62 e0       	ldi	r22, 0x02	; 2
    31da:	40 e0       	ldi	r20, 0x00	; 0
    31dc:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN4_ID,LOGIC_HIGH);
    31e0:	86 e3       	ldi	r24, 0x36	; 54
    31e2:	90 e0       	ldi	r25, 0x00	; 0
    31e4:	64 e0       	ldi	r22, 0x04	; 4
    31e6:	41 e0       	ldi	r20, 0x01	; 1
    31e8:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    31ec:	18 c0       	rjmp	.+48     	; 0x321e <segment_num+0x2a4>
		break;
		/********************DISPLAY NINE*********************/

	case NINE:
		DIO_voidSetPinValue(PORTB,PIN0_ID,LOGIC_HIGH);
    31ee:	86 e3       	ldi	r24, 0x36	; 54
    31f0:	90 e0       	ldi	r25, 0x00	; 0
    31f2:	60 e0       	ldi	r22, 0x00	; 0
    31f4:	41 e0       	ldi	r20, 0x01	; 1
    31f6:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN1_ID,LOGIC_LOW);
    31fa:	86 e3       	ldi	r24, 0x36	; 54
    31fc:	90 e0       	ldi	r25, 0x00	; 0
    31fe:	61 e0       	ldi	r22, 0x01	; 1
    3200:	40 e0       	ldi	r20, 0x00	; 0
    3202:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN2_ID,LOGIC_LOW);
    3206:	86 e3       	ldi	r24, 0x36	; 54
    3208:	90 e0       	ldi	r25, 0x00	; 0
    320a:	62 e0       	ldi	r22, 0x02	; 2
    320c:	40 e0       	ldi	r20, 0x00	; 0
    320e:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		DIO_voidSetPinValue(PORTB,PIN4_ID,LOGIC_HIGH);
    3212:	86 e3       	ldi	r24, 0x36	; 54
    3214:	90 e0       	ldi	r25, 0x00	; 0
    3216:	64 e0       	ldi	r22, 0x04	; 4
    3218:	41 e0       	ldi	r20, 0x01	; 1
    321a:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
		break;

	};


}
    321e:	0f 90       	pop	r0
    3220:	0f 90       	pop	r0
    3222:	0f 90       	pop	r0
    3224:	cf 91       	pop	r28
    3226:	df 91       	pop	r29
    3228:	08 95       	ret

0000322a <led_on>:


static uint8 flag=0;
/***********************EXTI DRIVER TESTING*******************************/
void led_on(void)
{
    322a:	df 93       	push	r29
    322c:	cf 93       	push	r28
    322e:	cd b7       	in	r28, 0x3d	; 61
    3230:	de b7       	in	r29, 0x3e	; 62
    3232:	6c 97       	sbiw	r28, 0x1c	; 28
    3234:	0f b6       	in	r0, 0x3f	; 63
    3236:	f8 94       	cli
    3238:	de bf       	out	0x3e, r29	; 62
    323a:	0f be       	out	0x3f, r0	; 63
    323c:	cd bf       	out	0x3d, r28	; 61
	//DIO_voidSetPinDirection(PORTA,PIN5_ID,OUTPUT);
	//DIO_voidSetPinValue(PORTA,PIN6_ID,LOGIC_HIGH);
	//DIO_voidSetPinValue(PORTA,PIN5_ID,LOGIC_HIGH);

	//_delay_ms(1000);
	flag ++;
    323e:	80 91 6b 00 	lds	r24, 0x006B
    3242:	8f 5f       	subi	r24, 0xFF	; 255
    3244:	80 93 6b 00 	sts	0x006B, r24
	if(flag == 1)
    3248:	80 91 6b 00 	lds	r24, 0x006B
    324c:	81 30       	cpi	r24, 0x01	; 1
    324e:	09 f0       	breq	.+2      	; 0x3252 <led_on+0x28>
    3250:	78 c0       	rjmp	.+240    	; 0x3342 <led_on+0x118>
	{
		DIO_voidSetPinValue(PORTB,PIN7_ID,LOGIC_HIGH);
    3252:	86 e3       	ldi	r24, 0x36	; 54
    3254:	90 e0       	ldi	r25, 0x00	; 0
    3256:	67 e0       	ldi	r22, 0x07	; 7
    3258:	41 e0       	ldi	r20, 0x01	; 1
    325a:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    325e:	80 e0       	ldi	r24, 0x00	; 0
    3260:	90 e0       	ldi	r25, 0x00	; 0
    3262:	a8 ec       	ldi	r26, 0xC8	; 200
    3264:	b2 e4       	ldi	r27, 0x42	; 66
    3266:	89 8f       	std	Y+25, r24	; 0x19
    3268:	9a 8f       	std	Y+26, r25	; 0x1a
    326a:	ab 8f       	std	Y+27, r26	; 0x1b
    326c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    326e:	69 8d       	ldd	r22, Y+25	; 0x19
    3270:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3272:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3274:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3276:	20 e0       	ldi	r18, 0x00	; 0
    3278:	30 e0       	ldi	r19, 0x00	; 0
    327a:	4a e7       	ldi	r20, 0x7A	; 122
    327c:	55 e4       	ldi	r21, 0x45	; 69
    327e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3282:	dc 01       	movw	r26, r24
    3284:	cb 01       	movw	r24, r22
    3286:	8d 8b       	std	Y+21, r24	; 0x15
    3288:	9e 8b       	std	Y+22, r25	; 0x16
    328a:	af 8b       	std	Y+23, r26	; 0x17
    328c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    328e:	6d 89       	ldd	r22, Y+21	; 0x15
    3290:	7e 89       	ldd	r23, Y+22	; 0x16
    3292:	8f 89       	ldd	r24, Y+23	; 0x17
    3294:	98 8d       	ldd	r25, Y+24	; 0x18
    3296:	20 e0       	ldi	r18, 0x00	; 0
    3298:	30 e0       	ldi	r19, 0x00	; 0
    329a:	40 e8       	ldi	r20, 0x80	; 128
    329c:	5f e3       	ldi	r21, 0x3F	; 63
    329e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    32a2:	88 23       	and	r24, r24
    32a4:	2c f4       	brge	.+10     	; 0x32b0 <led_on+0x86>
		__ticks = 1;
    32a6:	81 e0       	ldi	r24, 0x01	; 1
    32a8:	90 e0       	ldi	r25, 0x00	; 0
    32aa:	9c 8b       	std	Y+20, r25	; 0x14
    32ac:	8b 8b       	std	Y+19, r24	; 0x13
    32ae:	3f c0       	rjmp	.+126    	; 0x332e <led_on+0x104>
	else if (__tmp > 65535)
    32b0:	6d 89       	ldd	r22, Y+21	; 0x15
    32b2:	7e 89       	ldd	r23, Y+22	; 0x16
    32b4:	8f 89       	ldd	r24, Y+23	; 0x17
    32b6:	98 8d       	ldd	r25, Y+24	; 0x18
    32b8:	20 e0       	ldi	r18, 0x00	; 0
    32ba:	3f ef       	ldi	r19, 0xFF	; 255
    32bc:	4f e7       	ldi	r20, 0x7F	; 127
    32be:	57 e4       	ldi	r21, 0x47	; 71
    32c0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    32c4:	18 16       	cp	r1, r24
    32c6:	4c f5       	brge	.+82     	; 0x331a <led_on+0xf0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    32c8:	69 8d       	ldd	r22, Y+25	; 0x19
    32ca:	7a 8d       	ldd	r23, Y+26	; 0x1a
    32cc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    32ce:	9c 8d       	ldd	r25, Y+28	; 0x1c
    32d0:	20 e0       	ldi	r18, 0x00	; 0
    32d2:	30 e0       	ldi	r19, 0x00	; 0
    32d4:	40 e2       	ldi	r20, 0x20	; 32
    32d6:	51 e4       	ldi	r21, 0x41	; 65
    32d8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32dc:	dc 01       	movw	r26, r24
    32de:	cb 01       	movw	r24, r22
    32e0:	bc 01       	movw	r22, r24
    32e2:	cd 01       	movw	r24, r26
    32e4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32e8:	dc 01       	movw	r26, r24
    32ea:	cb 01       	movw	r24, r22
    32ec:	9c 8b       	std	Y+20, r25	; 0x14
    32ee:	8b 8b       	std	Y+19, r24	; 0x13
    32f0:	0f c0       	rjmp	.+30     	; 0x3310 <led_on+0xe6>
    32f2:	80 e9       	ldi	r24, 0x90	; 144
    32f4:	91 e0       	ldi	r25, 0x01	; 1
    32f6:	9a 8b       	std	Y+18, r25	; 0x12
    32f8:	89 8b       	std	Y+17, r24	; 0x11
    32fa:	89 89       	ldd	r24, Y+17	; 0x11
    32fc:	9a 89       	ldd	r25, Y+18	; 0x12
    32fe:	01 97       	sbiw	r24, 0x01	; 1
    3300:	f1 f7       	brne	.-4      	; 0x32fe <led_on+0xd4>
    3302:	9a 8b       	std	Y+18, r25	; 0x12
    3304:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3306:	8b 89       	ldd	r24, Y+19	; 0x13
    3308:	9c 89       	ldd	r25, Y+20	; 0x14
    330a:	01 97       	sbiw	r24, 0x01	; 1
    330c:	9c 8b       	std	Y+20, r25	; 0x14
    330e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3310:	8b 89       	ldd	r24, Y+19	; 0x13
    3312:	9c 89       	ldd	r25, Y+20	; 0x14
    3314:	00 97       	sbiw	r24, 0x00	; 0
    3316:	69 f7       	brne	.-38     	; 0x32f2 <led_on+0xc8>
    3318:	14 c0       	rjmp	.+40     	; 0x3342 <led_on+0x118>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    331a:	6d 89       	ldd	r22, Y+21	; 0x15
    331c:	7e 89       	ldd	r23, Y+22	; 0x16
    331e:	8f 89       	ldd	r24, Y+23	; 0x17
    3320:	98 8d       	ldd	r25, Y+24	; 0x18
    3322:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3326:	dc 01       	movw	r26, r24
    3328:	cb 01       	movw	r24, r22
    332a:	9c 8b       	std	Y+20, r25	; 0x14
    332c:	8b 8b       	std	Y+19, r24	; 0x13
    332e:	8b 89       	ldd	r24, Y+19	; 0x13
    3330:	9c 89       	ldd	r25, Y+20	; 0x14
    3332:	98 8b       	std	Y+16, r25	; 0x10
    3334:	8f 87       	std	Y+15, r24	; 0x0f
    3336:	8f 85       	ldd	r24, Y+15	; 0x0f
    3338:	98 89       	ldd	r25, Y+16	; 0x10
    333a:	01 97       	sbiw	r24, 0x01	; 1
    333c:	f1 f7       	brne	.-4      	; 0x333a <led_on+0x110>
    333e:	98 8b       	std	Y+16, r25	; 0x10
    3340:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(100);
	}
	if(flag == 10)
    3342:	80 91 6b 00 	lds	r24, 0x006B
    3346:	8a 30       	cpi	r24, 0x0A	; 10
    3348:	09 f0       	breq	.+2      	; 0x334c <led_on+0x122>
    334a:	7a c0       	rjmp	.+244    	; 0x3440 <led_on+0x216>
	{
		DIO_voidSetPinValue(PORTB,PIN7_ID,LOGIC_LOW);
    334c:	86 e3       	ldi	r24, 0x36	; 54
    334e:	90 e0       	ldi	r25, 0x00	; 0
    3350:	67 e0       	ldi	r22, 0x07	; 7
    3352:	40 e0       	ldi	r20, 0x00	; 0
    3354:	0e 94 2d 08 	call	0x105a	; 0x105a <DIO_voidSetPinValue>
    3358:	80 e0       	ldi	r24, 0x00	; 0
    335a:	90 e0       	ldi	r25, 0x00	; 0
    335c:	a8 ec       	ldi	r26, 0xC8	; 200
    335e:	b2 e4       	ldi	r27, 0x42	; 66
    3360:	8b 87       	std	Y+11, r24	; 0x0b
    3362:	9c 87       	std	Y+12, r25	; 0x0c
    3364:	ad 87       	std	Y+13, r26	; 0x0d
    3366:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3368:	6b 85       	ldd	r22, Y+11	; 0x0b
    336a:	7c 85       	ldd	r23, Y+12	; 0x0c
    336c:	8d 85       	ldd	r24, Y+13	; 0x0d
    336e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3370:	20 e0       	ldi	r18, 0x00	; 0
    3372:	30 e0       	ldi	r19, 0x00	; 0
    3374:	4a e7       	ldi	r20, 0x7A	; 122
    3376:	55 e4       	ldi	r21, 0x45	; 69
    3378:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    337c:	dc 01       	movw	r26, r24
    337e:	cb 01       	movw	r24, r22
    3380:	8f 83       	std	Y+7, r24	; 0x07
    3382:	98 87       	std	Y+8, r25	; 0x08
    3384:	a9 87       	std	Y+9, r26	; 0x09
    3386:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3388:	6f 81       	ldd	r22, Y+7	; 0x07
    338a:	78 85       	ldd	r23, Y+8	; 0x08
    338c:	89 85       	ldd	r24, Y+9	; 0x09
    338e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3390:	20 e0       	ldi	r18, 0x00	; 0
    3392:	30 e0       	ldi	r19, 0x00	; 0
    3394:	40 e8       	ldi	r20, 0x80	; 128
    3396:	5f e3       	ldi	r21, 0x3F	; 63
    3398:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    339c:	88 23       	and	r24, r24
    339e:	2c f4       	brge	.+10     	; 0x33aa <led_on+0x180>
		__ticks = 1;
    33a0:	81 e0       	ldi	r24, 0x01	; 1
    33a2:	90 e0       	ldi	r25, 0x00	; 0
    33a4:	9e 83       	std	Y+6, r25	; 0x06
    33a6:	8d 83       	std	Y+5, r24	; 0x05
    33a8:	3f c0       	rjmp	.+126    	; 0x3428 <led_on+0x1fe>
	else if (__tmp > 65535)
    33aa:	6f 81       	ldd	r22, Y+7	; 0x07
    33ac:	78 85       	ldd	r23, Y+8	; 0x08
    33ae:	89 85       	ldd	r24, Y+9	; 0x09
    33b0:	9a 85       	ldd	r25, Y+10	; 0x0a
    33b2:	20 e0       	ldi	r18, 0x00	; 0
    33b4:	3f ef       	ldi	r19, 0xFF	; 255
    33b6:	4f e7       	ldi	r20, 0x7F	; 127
    33b8:	57 e4       	ldi	r21, 0x47	; 71
    33ba:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    33be:	18 16       	cp	r1, r24
    33c0:	4c f5       	brge	.+82     	; 0x3414 <led_on+0x1ea>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    33c2:	6b 85       	ldd	r22, Y+11	; 0x0b
    33c4:	7c 85       	ldd	r23, Y+12	; 0x0c
    33c6:	8d 85       	ldd	r24, Y+13	; 0x0d
    33c8:	9e 85       	ldd	r25, Y+14	; 0x0e
    33ca:	20 e0       	ldi	r18, 0x00	; 0
    33cc:	30 e0       	ldi	r19, 0x00	; 0
    33ce:	40 e2       	ldi	r20, 0x20	; 32
    33d0:	51 e4       	ldi	r21, 0x41	; 65
    33d2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    33d6:	dc 01       	movw	r26, r24
    33d8:	cb 01       	movw	r24, r22
    33da:	bc 01       	movw	r22, r24
    33dc:	cd 01       	movw	r24, r26
    33de:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33e2:	dc 01       	movw	r26, r24
    33e4:	cb 01       	movw	r24, r22
    33e6:	9e 83       	std	Y+6, r25	; 0x06
    33e8:	8d 83       	std	Y+5, r24	; 0x05
    33ea:	0f c0       	rjmp	.+30     	; 0x340a <led_on+0x1e0>
    33ec:	80 e9       	ldi	r24, 0x90	; 144
    33ee:	91 e0       	ldi	r25, 0x01	; 1
    33f0:	9c 83       	std	Y+4, r25	; 0x04
    33f2:	8b 83       	std	Y+3, r24	; 0x03
    33f4:	8b 81       	ldd	r24, Y+3	; 0x03
    33f6:	9c 81       	ldd	r25, Y+4	; 0x04
    33f8:	01 97       	sbiw	r24, 0x01	; 1
    33fa:	f1 f7       	brne	.-4      	; 0x33f8 <led_on+0x1ce>
    33fc:	9c 83       	std	Y+4, r25	; 0x04
    33fe:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3400:	8d 81       	ldd	r24, Y+5	; 0x05
    3402:	9e 81       	ldd	r25, Y+6	; 0x06
    3404:	01 97       	sbiw	r24, 0x01	; 1
    3406:	9e 83       	std	Y+6, r25	; 0x06
    3408:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    340a:	8d 81       	ldd	r24, Y+5	; 0x05
    340c:	9e 81       	ldd	r25, Y+6	; 0x06
    340e:	00 97       	sbiw	r24, 0x00	; 0
    3410:	69 f7       	brne	.-38     	; 0x33ec <led_on+0x1c2>
    3412:	14 c0       	rjmp	.+40     	; 0x343c <led_on+0x212>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3414:	6f 81       	ldd	r22, Y+7	; 0x07
    3416:	78 85       	ldd	r23, Y+8	; 0x08
    3418:	89 85       	ldd	r24, Y+9	; 0x09
    341a:	9a 85       	ldd	r25, Y+10	; 0x0a
    341c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3420:	dc 01       	movw	r26, r24
    3422:	cb 01       	movw	r24, r22
    3424:	9e 83       	std	Y+6, r25	; 0x06
    3426:	8d 83       	std	Y+5, r24	; 0x05
    3428:	8d 81       	ldd	r24, Y+5	; 0x05
    342a:	9e 81       	ldd	r25, Y+6	; 0x06
    342c:	9a 83       	std	Y+2, r25	; 0x02
    342e:	89 83       	std	Y+1, r24	; 0x01
    3430:	89 81       	ldd	r24, Y+1	; 0x01
    3432:	9a 81       	ldd	r25, Y+2	; 0x02
    3434:	01 97       	sbiw	r24, 0x01	; 1
    3436:	f1 f7       	brne	.-4      	; 0x3434 <led_on+0x20a>
    3438:	9a 83       	std	Y+2, r25	; 0x02
    343a:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(100);
		flag = 0;
    343c:	10 92 6b 00 	sts	0x006B, r1
	}

}
    3440:	6c 96       	adiw	r28, 0x1c	; 28
    3442:	0f b6       	in	r0, 0x3f	; 63
    3444:	f8 94       	cli
    3446:	de bf       	out	0x3e, r29	; 62
    3448:	0f be       	out	0x3f, r0	; 63
    344a:	cd bf       	out	0x3d, r28	; 61
    344c:	cf 91       	pop	r28
    344e:	df 91       	pop	r29
    3450:	08 95       	ret

00003452 <main>:




int main ()
{
    3452:	df 93       	push	r29
    3454:	cf 93       	push	r28
    3456:	cd b7       	in	r28, 0x3d	; 61
    3458:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(SREG,PIN7_ID);
    345a:	af e5       	ldi	r26, 0x5F	; 95
    345c:	b0 e0       	ldi	r27, 0x00	; 0
    345e:	ef e5       	ldi	r30, 0x5F	; 95
    3460:	f0 e0       	ldi	r31, 0x00	; 0
    3462:	80 81       	ld	r24, Z
    3464:	80 68       	ori	r24, 0x80	; 128
    3466:	8c 93       	st	X, r24
    3468:	ff cf       	rjmp	.-2      	; 0x3468 <main+0x16>

0000346a <__divmodhi4>:
    346a:	97 fb       	bst	r25, 7
    346c:	09 2e       	mov	r0, r25
    346e:	07 26       	eor	r0, r23
    3470:	0a d0       	rcall	.+20     	; 0x3486 <__divmodhi4_neg1>
    3472:	77 fd       	sbrc	r23, 7
    3474:	04 d0       	rcall	.+8      	; 0x347e <__divmodhi4_neg2>
    3476:	0c d0       	rcall	.+24     	; 0x3490 <__udivmodhi4>
    3478:	06 d0       	rcall	.+12     	; 0x3486 <__divmodhi4_neg1>
    347a:	00 20       	and	r0, r0
    347c:	1a f4       	brpl	.+6      	; 0x3484 <__divmodhi4_exit>

0000347e <__divmodhi4_neg2>:
    347e:	70 95       	com	r23
    3480:	61 95       	neg	r22
    3482:	7f 4f       	sbci	r23, 0xFF	; 255

00003484 <__divmodhi4_exit>:
    3484:	08 95       	ret

00003486 <__divmodhi4_neg1>:
    3486:	f6 f7       	brtc	.-4      	; 0x3484 <__divmodhi4_exit>
    3488:	90 95       	com	r25
    348a:	81 95       	neg	r24
    348c:	9f 4f       	sbci	r25, 0xFF	; 255
    348e:	08 95       	ret

00003490 <__udivmodhi4>:
    3490:	aa 1b       	sub	r26, r26
    3492:	bb 1b       	sub	r27, r27
    3494:	51 e1       	ldi	r21, 0x11	; 17
    3496:	07 c0       	rjmp	.+14     	; 0x34a6 <__udivmodhi4_ep>

00003498 <__udivmodhi4_loop>:
    3498:	aa 1f       	adc	r26, r26
    349a:	bb 1f       	adc	r27, r27
    349c:	a6 17       	cp	r26, r22
    349e:	b7 07       	cpc	r27, r23
    34a0:	10 f0       	brcs	.+4      	; 0x34a6 <__udivmodhi4_ep>
    34a2:	a6 1b       	sub	r26, r22
    34a4:	b7 0b       	sbc	r27, r23

000034a6 <__udivmodhi4_ep>:
    34a6:	88 1f       	adc	r24, r24
    34a8:	99 1f       	adc	r25, r25
    34aa:	5a 95       	dec	r21
    34ac:	a9 f7       	brne	.-22     	; 0x3498 <__udivmodhi4_loop>
    34ae:	80 95       	com	r24
    34b0:	90 95       	com	r25
    34b2:	bc 01       	movw	r22, r24
    34b4:	cd 01       	movw	r24, r26
    34b6:	08 95       	ret

000034b8 <__prologue_saves__>:
    34b8:	2f 92       	push	r2
    34ba:	3f 92       	push	r3
    34bc:	4f 92       	push	r4
    34be:	5f 92       	push	r5
    34c0:	6f 92       	push	r6
    34c2:	7f 92       	push	r7
    34c4:	8f 92       	push	r8
    34c6:	9f 92       	push	r9
    34c8:	af 92       	push	r10
    34ca:	bf 92       	push	r11
    34cc:	cf 92       	push	r12
    34ce:	df 92       	push	r13
    34d0:	ef 92       	push	r14
    34d2:	ff 92       	push	r15
    34d4:	0f 93       	push	r16
    34d6:	1f 93       	push	r17
    34d8:	cf 93       	push	r28
    34da:	df 93       	push	r29
    34dc:	cd b7       	in	r28, 0x3d	; 61
    34de:	de b7       	in	r29, 0x3e	; 62
    34e0:	ca 1b       	sub	r28, r26
    34e2:	db 0b       	sbc	r29, r27
    34e4:	0f b6       	in	r0, 0x3f	; 63
    34e6:	f8 94       	cli
    34e8:	de bf       	out	0x3e, r29	; 62
    34ea:	0f be       	out	0x3f, r0	; 63
    34ec:	cd bf       	out	0x3d, r28	; 61
    34ee:	09 94       	ijmp

000034f0 <__epilogue_restores__>:
    34f0:	2a 88       	ldd	r2, Y+18	; 0x12
    34f2:	39 88       	ldd	r3, Y+17	; 0x11
    34f4:	48 88       	ldd	r4, Y+16	; 0x10
    34f6:	5f 84       	ldd	r5, Y+15	; 0x0f
    34f8:	6e 84       	ldd	r6, Y+14	; 0x0e
    34fa:	7d 84       	ldd	r7, Y+13	; 0x0d
    34fc:	8c 84       	ldd	r8, Y+12	; 0x0c
    34fe:	9b 84       	ldd	r9, Y+11	; 0x0b
    3500:	aa 84       	ldd	r10, Y+10	; 0x0a
    3502:	b9 84       	ldd	r11, Y+9	; 0x09
    3504:	c8 84       	ldd	r12, Y+8	; 0x08
    3506:	df 80       	ldd	r13, Y+7	; 0x07
    3508:	ee 80       	ldd	r14, Y+6	; 0x06
    350a:	fd 80       	ldd	r15, Y+5	; 0x05
    350c:	0c 81       	ldd	r16, Y+4	; 0x04
    350e:	1b 81       	ldd	r17, Y+3	; 0x03
    3510:	aa 81       	ldd	r26, Y+2	; 0x02
    3512:	b9 81       	ldd	r27, Y+1	; 0x01
    3514:	ce 0f       	add	r28, r30
    3516:	d1 1d       	adc	r29, r1
    3518:	0f b6       	in	r0, 0x3f	; 63
    351a:	f8 94       	cli
    351c:	de bf       	out	0x3e, r29	; 62
    351e:	0f be       	out	0x3f, r0	; 63
    3520:	cd bf       	out	0x3d, r28	; 61
    3522:	ed 01       	movw	r28, r26
    3524:	08 95       	ret

00003526 <itoa>:
    3526:	fb 01       	movw	r30, r22
    3528:	9f 01       	movw	r18, r30
    352a:	e8 94       	clt
    352c:	42 30       	cpi	r20, 0x02	; 2
    352e:	c4 f0       	brlt	.+48     	; 0x3560 <itoa+0x3a>
    3530:	45 32       	cpi	r20, 0x25	; 37
    3532:	b4 f4       	brge	.+44     	; 0x3560 <itoa+0x3a>
    3534:	4a 30       	cpi	r20, 0x0A	; 10
    3536:	29 f4       	brne	.+10     	; 0x3542 <itoa+0x1c>
    3538:	97 fb       	bst	r25, 7
    353a:	1e f4       	brtc	.+6      	; 0x3542 <itoa+0x1c>
    353c:	90 95       	com	r25
    353e:	81 95       	neg	r24
    3540:	9f 4f       	sbci	r25, 0xFF	; 255
    3542:	64 2f       	mov	r22, r20
    3544:	77 27       	eor	r23, r23
    3546:	0e 94 48 1a 	call	0x3490	; 0x3490 <__udivmodhi4>
    354a:	80 5d       	subi	r24, 0xD0	; 208
    354c:	8a 33       	cpi	r24, 0x3A	; 58
    354e:	0c f0       	brlt	.+2      	; 0x3552 <itoa+0x2c>
    3550:	89 5d       	subi	r24, 0xD9	; 217
    3552:	81 93       	st	Z+, r24
    3554:	cb 01       	movw	r24, r22
    3556:	00 97       	sbiw	r24, 0x00	; 0
    3558:	a1 f7       	brne	.-24     	; 0x3542 <itoa+0x1c>
    355a:	16 f4       	brtc	.+4      	; 0x3560 <itoa+0x3a>
    355c:	5d e2       	ldi	r21, 0x2D	; 45
    355e:	51 93       	st	Z+, r21
    3560:	10 82       	st	Z, r1
    3562:	c9 01       	movw	r24, r18
    3564:	0c 94 b4 1a 	jmp	0x3568	; 0x3568 <strrev>

00003568 <strrev>:
    3568:	dc 01       	movw	r26, r24
    356a:	fc 01       	movw	r30, r24
    356c:	67 2f       	mov	r22, r23
    356e:	71 91       	ld	r23, Z+
    3570:	77 23       	and	r23, r23
    3572:	e1 f7       	brne	.-8      	; 0x356c <strrev+0x4>
    3574:	32 97       	sbiw	r30, 0x02	; 2
    3576:	04 c0       	rjmp	.+8      	; 0x3580 <strrev+0x18>
    3578:	7c 91       	ld	r23, X
    357a:	6d 93       	st	X+, r22
    357c:	70 83       	st	Z, r23
    357e:	62 91       	ld	r22, -Z
    3580:	ae 17       	cp	r26, r30
    3582:	bf 07       	cpc	r27, r31
    3584:	c8 f3       	brcs	.-14     	; 0x3578 <strrev+0x10>
    3586:	08 95       	ret

00003588 <_exit>:
    3588:	f8 94       	cli

0000358a <__stop_program>:
    358a:	ff cf       	rjmp	.-2      	; 0x358a <__stop_program>
