175
adder32
carry
All
combined_tb.uut.EX_M_REG.ctrl_loop[0].ff
qbar
Scal
combined_tb.uut.EX_M_REG.ctrl_loop[1].ff
qbar
Scal
combined_tb.uut.EX_M_REG.ctrl_loop[2].ff
qbar
Scal
combined_tb.uut.EX_M_REG.ctrl_loop[3].ff
qbar
Scal
combined_tb.uut.EX_M_REG.ctrl_loop[4].ff
qbar
Scal
combined_tb.uut.EX_M_REG.ctrl_loop[5].ff
qbar
Scal
combined_tb.uut.EX_M_REG.ctrl_loop[6].ff
qbar
Scal
combined_tb.uut.EX_M_REG.dst_loop[0].ff
qbar
Scal
combined_tb.uut.EX_M_REG.dst_loop[1].ff
qbar
Scal
combined_tb.uut.EX_M_REG.dst_loop[2].ff
qbar
Scal
combined_tb.uut.EX_M_REG.valid_reg
qbar
Scal
combined_tb.uut.ID_RR_REG.ctrl_loop[0].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.ctrl_loop[1].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.ctrl_loop[2].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.ctrl_loop[3].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.ctrl_loop[4].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.ctrl_loop[5].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.ctrl_loop[6].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.len_loop[0].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.len_loop[1].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.len_loop[2].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.src1_loop[0].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.src1_loop[1].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.src1_loop[2].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.src2_loop[0].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.src2_loop[1].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.src2_loop[2].ff
qbar
Scal
combined_tb.uut.ID_RR_REG.valid_reg
qbar
Scal
combined_tb.uut.IF_ID_REG.len_loop[0].ff
qbar
Scal
combined_tb.uut.IF_ID_REG.len_loop[1].ff
qbar
Scal
combined_tb.uut.IF_ID_REG.len_loop[2].ff
qbar
Scal
combined_tb.uut.IF_ID_REG.valid_bit
qbar
Scal
combined_tb.uut.MEM_WB_REG.ctrl_loop[0].ff
qbar
Scal
combined_tb.uut.MEM_WB_REG.ctrl_loop[1].ff
qbar
Scal
combined_tb.uut.MEM_WB_REG.ctrl_loop[2].ff
qbar
Scal
combined_tb.uut.MEM_WB_REG.ctrl_loop[3].ff
qbar
Scal
combined_tb.uut.MEM_WB_REG.ctrl_loop[4].ff
qbar
Scal
combined_tb.uut.MEM_WB_REG.ctrl_loop[5].ff
qbar
Scal
combined_tb.uut.MEM_WB_REG.ctrl_loop[6].ff
qbar
Scal
combined_tb.uut.MEM_WB_REG.dst_loop[0].ff
qbar
Scal
combined_tb.uut.MEM_WB_REG.dst_loop[1].ff
qbar
Scal
combined_tb.uut.MEM_WB_REG.dst_loop[2].ff
qbar
Scal
combined_tb.uut.MEM_WB_REG.valid_reg
qbar
Scal
combined_tb.uut.REGISTERS.d1
YBAR
All
combined_tb.uut.RR_EX_REG.ctrl_loop[0].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.ctrl_loop[1].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.ctrl_loop[2].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.ctrl_loop[3].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.ctrl_loop[4].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.ctrl_loop[5].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.ctrl_loop[6].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.dst_loop[0].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.dst_loop[1].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.dst_loop[2].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.len_loop[0].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.len_loop[1].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.len_loop[2].ff
qbar
Scal
combined_tb.uut.RR_EX_REG.valid_reg
qbar
Scal
comp3
x0
Scal
comp3
x01
Scal
comp3
x1
Scal
comp3
x2
Scal
dependency_logic
D_src1_active
Scal
dependency_logic
D_src2_active
Scal
dependency_logic
D_valid
Scal
dependency_logic
E_active
Scal
dependency_logic
M_active
Scal
dependency_logic
R_active
Scal
dependency_logic
W_active
Scal
dependency_logic
m1E
Scal
dependency_logic
m1E_raw
Scal
dependency_logic
m1M
Scal
dependency_logic
m1M_raw
Scal
dependency_logic
m1R
Scal
dependency_logic
m1R_raw
Scal
dependency_logic
m1W
Scal
dependency_logic
m1W_raw
Scal
dependency_logic
m2E
Scal
dependency_logic
m2E_raw
Scal
dependency_logic
m2M
Scal
dependency_logic
m2M_raw
Scal
dependency_logic
m2R
Scal
dependency_logic
m2R_raw
Scal
dependency_logic
m2W
Scal
dependency_logic
m2W_raw
Scal
dependency_logic
s1_any_match
Scal
dependency_logic
s1_tier1_a
Scal
dependency_logic
s1_tier1_b
Scal
dependency_logic
s2_any_match
Scal
dependency_logic
s2_tier1_a
Scal
dependency_logic
s2_tier1_b
Scal
dependency_logic
stall_src1
Scal
dependency_logic
stall_src2
Scal
ex_m_pr
ctrl_loop€0›Æd_in
Scal
ex_m_pr
ctrl_loop€1›Æd_in
Scal
ex_m_pr
ctrl_loop€2›Æd_in
Scal
ex_m_pr
ctrl_loop€3›Æd_in
Scal
ex_m_pr
ctrl_loop€4›Æd_in
Scal
ex_m_pr
ctrl_loop€5›Æd_in
Scal
ex_m_pr
ctrl_loop€6›Æd_in
Scal
ex_m_pr
dst_loop€0›Æd_in
Scal
ex_m_pr
dst_loop€1›Æd_in
Scal
ex_m_pr
dst_loop€2›Æd_in
Scal
ex_m_pr
rst_bar
Scal
ex_m_pr
rst_sig
Scal
ex_m_pr
valid_next
Scal
ex_m_pr
we
Scal
id_rr_pr
ctrl_loop€0›Æd_in
Scal
id_rr_pr
ctrl_loop€1›Æd_in
Scal
id_rr_pr
ctrl_loop€2›Æd_in
Scal
id_rr_pr
ctrl_loop€3›Æd_in
Scal
id_rr_pr
ctrl_loop€4›Æd_in
Scal
id_rr_pr
ctrl_loop€5›Æd_in
Scal
id_rr_pr
ctrl_loop€6›Æd_in
Scal
id_rr_pr
len_loop€0›Æd_in
Scal
id_rr_pr
len_loop€1›Æd_in
Scal
id_rr_pr
len_loop€2›Æd_in
Scal
id_rr_pr
rst_bar
Scal
id_rr_pr
rst_sig
Scal
id_rr_pr
src1_loop€0›Æd_in
Scal
id_rr_pr
src1_loop€1›Æd_in
Scal
id_rr_pr
src1_loop€2›Æd_in
Scal
id_rr_pr
src2_loop€0›Æd_in
Scal
id_rr_pr
src2_loop€1›Æd_in
Scal
id_rr_pr
src2_loop€2›Æd_in
Scal
id_rr_pr
valid_to_reg
Scal
id_rr_pr
we
Scal
if_id_pr
len_loop€0›Æd_in
Scal
if_id_pr
len_loop€0›Æmux_out_b
Scal
if_id_pr
len_loop€1›Æd_in
Scal
if_id_pr
len_loop€1›Æmux_out_b
Scal
if_id_pr
len_loop€2›Æd_in
Scal
if_id_pr
len_loop€2›Æmux_out_b
Scal
if_id_pr
pc_we
Scal
if_id_pr
rst_bar
Scal
if_id_pr
rst_sig
Scal
if_id_pr
set_bar
Scal
if_id_pr
valid_next
Scal
mem_wb_pr
ctrl_loop€0›Æd_in
Scal
mem_wb_pr
ctrl_loop€1›Æd_in
Scal
mem_wb_pr
ctrl_loop€2›Æd_in
Scal
mem_wb_pr
ctrl_loop€3›Æd_in
Scal
mem_wb_pr
ctrl_loop€4›Æd_in
Scal
mem_wb_pr
ctrl_loop€5›Æd_in
Scal
mem_wb_pr
ctrl_loop€6›Æd_in
Scal
mem_wb_pr
dst_loop€0›Æd_in
Scal
mem_wb_pr
dst_loop€1›Æd_in
Scal
mem_wb_pr
dst_loop€2›Æd_in
Scal
mem_wb_pr
rst_bar
Scal
mem_wb_pr
rst_sig
Scal
mem_wb_pr
valid_next
Scal
mem_wb_pr
we
Scal
mux2_32
IN0_lsb
All
mux2_32
IN0_msb
All
mux2_32
IN1_lsb
All
mux2_32
IN1_msb
All
mux2_32
Y_lsb
All
mux2_32
Y_msb
All
reg32
candidate_input
All
reg32
qbar
All
reg32
rstbar
Scal
reg32
setbar
Scal
reg8
candidate_input
All
reg8
qbar
All
reg8
rstbar
Scal
reg8
setbar
Scal
reg_file
SEL
All
reg_file
enable_eax
Scal
reg_file
enable_ecx
Scal
reg_file
reg_sel
All
register_read_stage.REGFILE.d1
YBAR
All
rr_ex_pr
rst_bar
Scal
rr_ex_pr
rst_sig
Scal
rr_ex_pr
we
Scal
