#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Jun 12 12:51:45 2024
# Process ID: 20876
# Current directory: D:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.runs/Seg7_Dev_0_synth_1
# Command line: vivado.exe -log Seg7_Dev_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Seg7_Dev_0.tcl
# Log file: D:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.runs/Seg7_Dev_0_synth_1/Seg7_Dev_0.vds
# Journal file: D:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.runs/Seg7_Dev_0_synth_1\vivado.jou
# Running On: BAMBOO, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 14, Host memory: 33960 MB
#-----------------------------------------------------------
source Seg7_Dev_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 464.520 ; gain = 185.207
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/COLab/Lab5/Pipeline_CPU'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/COLab/Lab5/Pipeline_CPU' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.runs/Seg7_Dev_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Code/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: Seg7_Dev_0
Command: synth_design -top Seg7_Dev_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2996
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1324.723 ; gain = 438.441
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Seg7_Dev_0' [d:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/Seg7_Dev_0/synth/Seg7_Dev_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'Seg7_Dev' [d:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/Seg7_Dev_0/Seg7_Dev.v:23]
INFO: [Synth 8-6157] synthesizing module 'dispsync' [d:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/Seg7_Dev_0/DisplaySync.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dispsync' (0#1) [d:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/Seg7_Dev_0/DisplaySync.v:23]
INFO: [Synth 8-6157] synthesizing module 'MC_14495' [d:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/Seg7_Dev_0/MC_14495.v:23]
INFO: [Synth 8-6157] synthesizing module 'INV' [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78119]
INFO: [Synth 8-6155] done synthesizing module 'INV' (0#1) [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:78119]
INFO: [Synth 8-6157] synthesizing module 'AND4' [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1001]
INFO: [Synth 8-6155] done synthesizing module 'AND4' (0#1) [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:1001]
INFO: [Synth 8-6157] synthesizing module 'OR4' [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:97028]
INFO: [Synth 8-6155] done synthesizing module 'OR4' (0#1) [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:97028]
INFO: [Synth 8-6157] synthesizing module 'AND3' [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:953]
INFO: [Synth 8-6155] done synthesizing module 'AND3' (0#1) [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:953]
INFO: [Synth 8-6157] synthesizing module 'OR3' [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96980]
INFO: [Synth 8-6155] done synthesizing module 'OR3' (0#1) [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96980]
INFO: [Synth 8-6157] synthesizing module 'AND2' [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:905]
INFO: [Synth 8-6155] done synthesizing module 'AND2' (0#1) [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:905]
INFO: [Synth 8-6157] synthesizing module 'OR2' [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96934]
INFO: [Synth 8-6155] done synthesizing module 'OR2' (0#1) [D:/Code/Xilinx/Vivado/2023.2/scripts/rt/data/unisim_comp.v:96934]
INFO: [Synth 8-6155] done synthesizing module 'MC_14495' (0#1) [d:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/Seg7_Dev_0/MC_14495.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seg7_Dev' (0#1) [d:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/Seg7_Dev_0/Seg7_Dev.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Seg7_Dev_0' (0#1) [d:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.gen/sources_1/ip/Seg7_Dev_0/synth/Seg7_Dev_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.383 ; gain = 550.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.383 ; gain = 550.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1436.383 ; gain = 550.102
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1436.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1442.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  AND2 => LUT2: 1 instance 
  AND3 => LUT3: 11 instances
  AND4 => LUT4: 9 instances
  INV => LUT1: 5 instances
  OR2 => LUT2: 7 instances
  OR3 => LUT3: 3 instances
  OR4 => LUT4: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1442.973 ; gain = 0.637
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1442.973 ; gain = 556.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1442.973 ; gain = 556.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1442.973 ; gain = 556.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1442.973 ; gain = 556.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 1442.973 ; gain = 556.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.973 ; gain = 556.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.973 ; gain = 556.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 1442.973 ; gain = 556.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1443.930 ; gain = 557.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1443.930 ; gain = 557.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1443.930 ; gain = 557.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1443.930 ; gain = 557.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1443.930 ; gain = 557.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1443.930 ; gain = 557.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |AND2  |     1|
|2     |AND3  |    11|
|3     |AND4  |     9|
|4     |INV   |     5|
|5     |LUT3  |     8|
|6     |LUT6  |    12|
|7     |MUXF7 |     6|
|8     |OR2   |     7|
|9     |OR3   |     3|
|10    |OR4   |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1443.930 ; gain = 557.648
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1443.930 ; gain = 551.059
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1443.930 ; gain = 557.648
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1443.930 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1463.574 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 40 instances were transformed.
  AND2 => LUT2: 1 instance 
  AND3 => LUT3: 11 instances
  AND4 => LUT4: 9 instances
  INV => LUT1: 5 instances
  OR2 => LUT2: 7 instances
  OR3 => LUT3: 3 instances
  OR4 => LUT4: 4 instances

Synth Design complete | Checksum: a05e33b
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:32 . Memory (MB): peak = 1463.574 ; gain = 986.734
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1463.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.runs/Seg7_Dev_0_synth_1/Seg7_Dev_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Seg7_Dev_0, cache-ID = bffe10d67b5a1fe2
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1463.574 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/COLab/Lab5/Pipeline_CPU/Pipeline_CPU.runs/Seg7_Dev_0_synth_1/Seg7_Dev_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Seg7_Dev_0_utilization_synth.rpt -pb Seg7_Dev_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 12 12:52:25 2024...
