#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: H:\PANGO_EDA\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.26100
#Hostname: DESKTOP-4P2ET5G
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Feb 24 22:59:01 2025
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/Briey.v
I: Verilog-0001: Analyzing file H:/PANGO_EDA/my_project/Briey.v
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 7)] Analyzing module Briey (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 1232)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1793)] Analyzing module Apb3Router (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1904)] Analyzing module Apb3Decoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 1955)] Analyzing module Axi4SharedArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2217)] Analyzing module Axi4SharedArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2545)] Analyzing module Axi4SharedArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 2873)] Analyzing module Axi4SharedDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3241)] Analyzing module Axi4ReadOnlyDecoder (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3424)] Analyzing module SystemDebugger (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 3511)] Analyzing module JtagBridge (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 3650)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 4239)] Analyzing module BufferCC_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 4258)] Analyzing module VexRiscv (library work)
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4740)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4740)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4740)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4742)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4742)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 4742)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9105)] Analyzing module Apb3UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9524)] Analyzing module PinsecTimerCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 9995)] Analyzing module Apb3Gpio (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10087)] Analyzing module Axi4SharedToApb3Bridge (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10313)] Analyzing module Axi4SharedSdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 10790)] Analyzing module Axi4SharedOnChipRam (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11152)] Analyzing module BufferCC (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11172)] Analyzing module StreamArbiter (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11248)] Analyzing module StreamArbiter_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11342)] Analyzing module StreamFifoLowLatency_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11377)] Analyzing module StreamArbiter_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11471)] Analyzing module Axi4SharedErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11560)] Analyzing module Axi4ReadOnlyErrorSlave (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11619)] Analyzing module FlowCCUnsafeByToggle (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 11650)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 11691)] Analyzing module DataCache (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12545)] Analyzing module InstructionCache (library work)
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12597)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12597)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12597)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12612)] Convert attribute name from keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12612)] Convert attribute name from syn_keep to PAP_KEEP
I: [H:/PANGO_EDA/my_project/Briey.v(line number: 12612)] Convert attribute name from syn_keep to PAP_KEEP
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 12846)] Analyzing module StreamFifo (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13000)] Analyzing module UartCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13129)] Analyzing module InterruptCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13156)] Analyzing module Timer_1 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13202)] Analyzing module Timer (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13248)] Analyzing module Prescaler (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13271)] Analyzing module BufferCC_2 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13299)] Analyzing module BufferCC_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 13318)] Analyzing module SdramCtrl (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14533)] Analyzing module StreamFifo_4 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14627)] Analyzing module BufferCC_5 (library work)
W: Verilog-2010: [H:/PANGO_EDA/my_project/Briey.v(line number: 14637)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14653)] Analyzing module UartCtrlRx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 14947)] Analyzing module UartCtrlTx (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15187)] Analyzing module StreamFifoLowLatency_3 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15240)] Analyzing module BufferCC_6 (library work)
I: Verilog-0002: [H:/PANGO_EDA/my_project/Briey.v(line number: 15264)] Analyzing module StreamFifo_5 (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {H:/PANGO_EDA/my_project/first_try} H:/PANGO_EDA/my_project/Briey.v successfully.
I: Module "Briey" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.461s wall, 0.016s user + 0.000s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 7)] Elaborating module Briey
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 623)] Elaborating instance io_asyncReset_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11152)] Elaborating module BufferCC
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 628)] Elaborating instance axi_ram
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10790)] Elaborating module Axi4SharedOnChipRam
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 655)] Elaborating instance axi_sdramCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10313)] Elaborating module Axi4SharedSdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 10481)] Elaborating instance ctrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13318)] Elaborating module SdramCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13592)] Elaborating instance chip_backupIn_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15187)] Elaborating module StreamFifoLowLatency_3
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 15213)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15264)] Elaborating module StreamFifo_5
W: Sdm-2008: The attribute named ram_style is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 693)] Elaborating instance axi_apbBridge
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 10087)] Elaborating module Axi4SharedToApb3Bridge
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 728)] Elaborating instance axi_gpioACtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9995)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 10022)] Elaborating instance io_gpio_read_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13299)] Elaborating module BufferCC_4
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 744)] Elaborating instance axi_gpioBCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9995)] Elaborating module Apb3Gpio
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 760)] Elaborating instance axi_timerCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9524)] Elaborating module PinsecTimerCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9598)] Elaborating instance io_external_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13271)] Elaborating module BufferCC_2
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9606)] Elaborating instance prescaler_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13248)] Elaborating module Prescaler
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9613)] Elaborating instance timerA
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13202)] Elaborating module Timer
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9622)] Elaborating instance timerB
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13156)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9631)] Elaborating instance timerC
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13156)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9640)] Elaborating instance timerD
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13156)] Elaborating module Timer_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9649)] Elaborating instance interruptCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13129)] Elaborating module InterruptCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 775)] Elaborating instance axi_uartCtrl
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 9105)] Elaborating module Apb3UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9206)] Elaborating instance uartCtrl_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 13000)] Elaborating module UartCtrl
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13044)] Elaborating instance tx
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14947)] Elaborating module UartCtrlTx
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 13058)] Elaborating instance rx
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14653)] Elaborating module UartCtrlRx
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 14732)] Elaborating instance io_rxd_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 15240)] Elaborating module BufferCC_6
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9225)] Elaborating instance bridge_write_streamUnbuffered_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12846)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 9238)] Elaborating instance axi_uartCtrl_uartCtrl_1_io_read_queueWithOccupancy
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12846)] Elaborating module StreamFifo
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 789)] Elaborating instance axi_core_cpu
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 4258)] Elaborating module VexRiscv
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 5696)] Elaborating instance IBusCachedPlugin_cache
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 12545)] Elaborating module InstructionCache
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 5740)] Elaborating instance dataCache_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11691)] Elaborating module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11691)] Give an initial value for the no drive output pin io_cpu_writeBack_exclusiveOk in graph of sdm module DataCache
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11691)] Give an initial value for the no drive output pin io_cpu_writesPending in graph of sdm module DataCache
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5696)] Net IBusCachedPlugin_cache_io_cpu_fetch_isRemoved connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5696)] Net IBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.IBusCachedPlugin_cache has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5740)] Net DBusCachedPlugin_mmuBus_rsp_bypassTranslation connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5740)] Net dataCache_1_io_cpu_writeBack_fence_SW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5740)] Net dataCache_1_io_cpu_writeBack_fence_SR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5740)] Net dataCache_1_io_cpu_writeBack_fence_SO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5740)] Net dataCache_1_io_cpu_writeBack_fence_SI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5740)] Net dataCache_1_io_cpu_writeBack_fence_PW connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5740)] Net dataCache_1_io_cpu_writeBack_fence_PR connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5740)] Net dataCache_1_io_cpu_writeBack_fence_PO connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5740)] Net dataCache_1_io_cpu_writeBack_fence_PI connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 5740)] Net dataCache_1_io_cpu_writeBack_fence_FM connected to input port of module instance Briey.axi_core_cpu.dataCache_1 has no driver, tie it to 0
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 824)] Elaborating instance io_coreInterrupt_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 4239)] Elaborating module BufferCC_1
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 830)] Elaborating instance jtagBridge_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3511)] Elaborating module JtagBridge
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3639)] Elaborating instance flowCCUnsafeByToggle_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11619)] Elaborating module FlowCCUnsafeByToggle
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 11644)] Elaborating instance inputArea_target_buffercc
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14627)] Elaborating module BufferCC_5
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named async_reg is not legal, then it has no effect, ignore its value.
W: Sdm-2008: The attribute named keep_hierarchy is not legal, then it has no effect, ignore its value.
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 846)] Elaborating instance systemDebugger_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3424)] Elaborating module SystemDebugger
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 866)] Elaborating instance axi4ReadOnlyDecoder_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 3241)] Elaborating module Axi4ReadOnlyDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3310)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11560)] Elaborating module Axi4ReadOnlyErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11560)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4ReadOnlyErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 906)] Elaborating instance dbus_axi_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2873)] Elaborating module Axi4SharedDecoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 3017)] Elaborating instance errorSlave
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11471)] Elaborating module Axi4SharedErrorSlave
W: Verilog-2024: [H:/PANGO_EDA/my_project/Briey.v(line number: 11471)] Give an initial value for the no drive output pin io_axi_r_payload_data in graph of sdm module Axi4SharedErrorSlave
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 994)] Elaborating instance axi_ram_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2545)] Elaborating module Axi4SharedArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2694)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11377)] Elaborating module StreamArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2724)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11342)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 11359)] Elaborating instance fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 14533)] Elaborating module StreamFifo_4
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1057)] Elaborating instance axi_sdramCtrl_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 2217)] Elaborating module Axi4SharedArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2366)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11248)] Elaborating module StreamArbiter_1
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2396)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11342)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1120)] Elaborating instance axi_apbBridge_io_axi_arbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1955)] Elaborating module Axi4SharedArbiter_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2071)] Elaborating instance cmdArbiter
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11172)] Elaborating module StreamArbiter
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 2092)] Elaborating instance cmdRouteFork_thrown_translated_fifo
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 11342)] Elaborating module StreamFifoLowLatency_2
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1170)] Elaborating instance io_apb_decoder
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1904)] Elaborating module Apb3Decoder
I: Verilog-0004: [H:/PANGO_EDA/my_project/Briey.v(line number: 1188)] Elaborating instance apb3Router_1
I: Verilog-0003: [H:/PANGO_EDA/my_project/Briey.v(line number: 1793)] Elaborating module Apb3Router
W: [H:/PANGO_EDA/my_project/Briey.v(line number: 1233)] Lvalue in procedural assign is not memory, ignore it.
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 655)] Net io_sdram_DQ_read connected to input port of module instance Briey.axi_sdramCtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 728)] Net io_gpioA_read connected to input port of module instance Briey.axi_gpioACtrl has no driver, tie it to 0
W: Verilog-2036: [H:/PANGO_EDA/my_project/Briey.v(line number: 744)] Net io_gpioB_read connected to input port of module instance Briey.axi_gpioBCtrl has no driver, tie it to 0
Executing : rtl-elaborate successfully. Time elapsed: 0.188s wall, 0.156s user + 0.031s system = 0.188s CPU (99.6%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.176s wall, 0.172s user + 0.000s system = 0.172s CPU (97.7%)

Start rtl-infer.
Start DFF-inference.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : DFF-inference successfully.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10929)] Found Ram ram_symbol3, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10929)] Found Ram ram_symbol0, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10929)] Found Ram ram_symbol1, depth=65536, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 10929)] Found Ram ram_symbol2, depth=65536, width=8.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 5690)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 5690)] Found Ram RegFilePlugin_regFile, depth=32, width=32.
I: Removed inst jtag_writeArea_data that is redundant to jtag_tap_bypass.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12896)] Found Ram logic_ram, depth=16, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12656)] Found Ram banks_0, depth=256, width=32.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 12668)] Found Ram ways_0_tags, depth=32, width=24.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11944)] Found Ram ways_0_data_symbol2, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11944)] Found Ram ways_0_data_symbol3, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11926)] Found Ram ways_0_tags, depth=32, width=24.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11944)] Found Ram ways_0_data_symbol1, depth=256, width=8.
I: Sdm-0001: [H:/PANGO_EDA/my_project/Briey.v(line number: 11944)] Found Ram ways_0_data_symbol0, depth=256, width=8.
Executing : rtl-infer successfully. Time elapsed: 1.855s wall, 1.344s user + 0.516s system = 1.859s CPU (100.2%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.028s wall, 0.016s user + 0.000s system = 0.016s CPU (56.6%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.207s wall, 0.219s user + 0.000s system = 0.219s CPU (105.6%)

Start FSM inference.
I: FSM phase_fsm[1:0] inferred.
W: Loop was found during constant probe.
I: FSM IBusCachedPlugin_injector_port_state_fsm[2:0] inferred.
I: FSM CsrPlugin_interrupt_code_fsm[3:0] inferred.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: FSM jtag_tap_fsm_state_fsm[3:0] inferred.
I: FSM frontend_state_fsm[1:0] inferred.
I: FSM stateMachine_state_fsm[2:0] inferred.
I: FSM stateMachine_state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.281s wall, 0.250s user + 0.031s system = 0.281s CPU (100.1%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N93 (bmsWIDEMUX).
I: Constant propagation done on N364 (bmsPMUX).
I: Constant propagation done on N112 (bmsWIDEMUX).
I: Constant propagation done on N247 (bmsPMUX).
I: Constant propagation done on N92 (bmsWIDEMUX).
I: Constant propagation done on N65 (bmsWIDEINV).
I: Constant propagation done on N348 (bmsPMUX).
I: Constant propagation done on N66_2 (bmsREDAND).
I: Constant propagation done on N66_3 (bmsREDAND).
I: Constant propagation done on N66_4 (bmsREDAND).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.362s wall, 0.344s user + 0.016s system = 0.359s CPU (99.2%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:8s
Action compile: CPU time elapsed is 0h:0m:4s
Action compile: Process CPU time elapsed is 0h:0m:4s
Current time: Mon Feb 24 22:59:07 2025
Action compile: Peak memory pool usage is 193 MB
