INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/will_merge_vivado/dflipflop/dflipflop.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ninnart/will_merge_vivado/dflipflop/dflipflop.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
