("aska_top_16ele:/\taska_top_16ele ASKA_16ELE_TOP_FINAL_BK schematic" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_BK aska_top_16ele schematic }:r"))) (((-9.09375 -5.2875) (12.91875 2.7125)) "r" "Schematics XL" 10))("aska_top_16ele:/\taska_top_16ele ASKA_16ELE_TOP_FINAL_BK layout" (("open" (nil hierarchy "/{ASKA_16ELE_TOP_FINAL_BK aska_top_16ele layout }:r"))) (((910.795 2489.22) (1098.545 2576.72)) "r" "VLS-GXL" 9))("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_analog_extracted" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_analog_extracted}:a"))) nil)("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_schem_an_schem_dig" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_schem_an_schem_dig}:a"))) nil)("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_verilog_an_schem_dig" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_verilog_an_schem_dig}:a"))) nil)("aska_top16_tb:/\taska_top16_tb ASKA_TOP adexl" (("open" (nil hierarchy "/{ASKA_TOP aska_top16_tb adexl }:a"))) nil)("DIG_stimulus:/\tDIG_stimulus ASKA_DIG2 verilogams_por2" (("open" (nil hierarchy "/{ASKA_DIG2 DIG_stimulus verilogams_por2 }:a"))) nil)("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_verilog_an_gate_dig" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_verilog_an_gate_dig}:a"))) nil)("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_schem_an_gate_dig" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_schem_an_gate_dig}:a"))) nil)("aska_top16_tb:/\taska_top16_tb ASKA_TOP config_verilog_an_fun_dig" (("cfgopen" (nil hierarchy "/{ASKA_TOP aska_top16_tb config_verilog_an_fun_dig}:a"))) nil)