# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do UpDownCounter_8bit_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {UpDownCounter_8bit.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UpDownCounter_8bit
# 
# Top level modules:
# 	UpDownCounter_8bit
# 
# vlog -vlog01compat -work work +incdir+D:/University/Subjects/ECE\ 135/Quartus_Verilog/UpDownCounter {D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/UpDownCounter_8bit_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UpDownCounter_8bit_tb
# ** Error: D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/UpDownCounter_8bit_tb.v(55): near "end": syntax error, unexpected end, expecting ';'
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./UpDownCounter_8bit_run_msim_gate_verilog.do line 10
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+D:/University/Subjects/ECE\ 135/Quartus_Verilog/UpDownCounter {D:/University/Subjects/ECE 135/Quartus_Verilog/Up..."
vsim work.UpDownCounter_8bit
# vsim work.UpDownCounter_8bit 
# Loading work.UpDownCounter_8bit
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(103): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(122): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(135): Instantiation of 'cycloneiv_io_obuf' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(148): Instantiation of 'cycloneiv_io_obuf' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(161): Instantiation of 'cycloneiv_io_obuf' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(174): Instantiation of 'cycloneiv_io_obuf' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(187): Instantiation of 'cycloneiv_io_obuf' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(205): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(215): Instantiation of 'cycloneiv_io_ibuf' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(225): Instantiation of 'cycloneiv_io_ibuf' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(238): Instantiation of 'cycloneiv_clkctrl' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(255): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(272): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(289): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(308): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(325): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(342): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(359): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(376): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(393): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(410): Instantiation of 'cycloneiv_lcell_comb' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# ** Error: (vsim-3033) UpDownCounter_8bit.vo(420): Instantiation of 'cycloneiv_io_ibuf' failed. The design unit was not found.
# 
#         Region: /UpDownCounter_8bit
#         Searched libraries:
#             D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/simulation/modelsim/gate_work
# Error loading design
vlog -reportprogress 300 -work work {D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/UpDownCounter_8bit_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UpDownCounter_8bit_tb
# ** Error: D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/UpDownCounter_8bit_tb.v(55): near "end": syntax error, unexpected end, expecting ';'
vlog -reportprogress 300 -work work {D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/UpDownCounter_8bit_tb.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module UpDownCounter_8bit_tb
# ** Error: D:/University/Subjects/ECE 135/Quartus_Verilog/UpDownCounter/UpDownCounter_8bit_tb.v(55): near "end": syntax error, unexpected end, expecting ';'
