// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2_AR72614
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="filter11x11_strm,hls_ip_2019_2_AR72614,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=6.660000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=5.673000,HLS_SYN_LAT=102408,HLS_SYN_TPT=102406,HLS_SYN_MEM=44,HLS_SYN_DSP=36,HLS_SYN_FF=1206,HLS_SYN_LUT=2283,HLS_VERSION=2019_2_AR72614}" *)

module filter11x11_strm (
        width,
        height,
        src_V_TDATA,
        dst_V_TDATA,
        ap_clk,
        ap_rst_n,
        src_V_TVALID,
        src_V_TREADY,
        ap_start,
        dst_V_TVALID,
        dst_V_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);


input  [31:0] width;
input  [31:0] height;
input  [31:0] src_V_TDATA;
output  [31:0] dst_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   src_V_TVALID;
output   src_V_TREADY;
input   ap_start;
output   dst_V_TVALID;
input   dst_V_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    Loop_HConv_A_proc4_U0_ap_start;
wire    Loop_HConv_A_proc4_U0_ap_done;
wire    Loop_HConv_A_proc4_U0_ap_continue;
wire    Loop_HConv_A_proc4_U0_ap_idle;
wire    Loop_HConv_A_proc4_U0_ap_ready;
wire    Loop_HConv_A_proc4_U0_start_out;
wire    Loop_HConv_A_proc4_U0_start_write;
wire    Loop_HConv_A_proc4_U0_src_V_TREADY;
wire   [31:0] Loop_HConv_A_proc4_U0_hconv_V_din;
wire    Loop_HConv_A_proc4_U0_hconv_V_write;
wire    Loop_VConv_A_proc5_U0_ap_start;
wire    Loop_VConv_A_proc5_U0_ap_done;
wire    Loop_VConv_A_proc5_U0_ap_continue;
wire    Loop_VConv_A_proc5_U0_ap_idle;
wire    Loop_VConv_A_proc5_U0_ap_ready;
wire    Loop_VConv_A_proc5_U0_start_out;
wire    Loop_VConv_A_proc5_U0_start_write;
wire    Loop_VConv_A_proc5_U0_hconv_V_read;
wire   [31:0] Loop_VConv_A_proc5_U0_vconv_V_din;
wire    Loop_VConv_A_proc5_U0_vconv_V_write;
wire    Loop_border_A_proc6_U0_ap_start;
wire    Loop_border_A_proc6_U0_ap_done;
wire    Loop_border_A_proc6_U0_ap_continue;
wire    Loop_border_A_proc6_U0_ap_idle;
wire    Loop_border_A_proc6_U0_ap_ready;
wire   [31:0] Loop_border_A_proc6_U0_dst_V_TDATA;
wire    Loop_border_A_proc6_U0_dst_V_TVALID;
wire    Loop_border_A_proc6_U0_vconv_V_read;
wire    ap_sync_continue;
wire    hconv_V_full_n;
wire   [31:0] hconv_V_dout;
wire    hconv_V_empty_n;
wire    vconv_V_full_n;
wire   [31:0] vconv_V_dout;
wire    vconv_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_Loop_VConv_A_proc5_U0_din;
wire    start_for_Loop_VConv_A_proc5_U0_full_n;
wire   [0:0] start_for_Loop_VConv_A_proc5_U0_dout;
wire    start_for_Loop_VConv_A_proc5_U0_empty_n;
wire   [0:0] start_for_Loop_border_A_proc6_U0_din;
wire    start_for_Loop_border_A_proc6_U0_full_n;
wire   [0:0] start_for_Loop_border_A_proc6_U0_dout;
wire    start_for_Loop_border_A_proc6_U0_empty_n;
wire    Loop_border_A_proc6_U0_start_full_n;
wire    Loop_border_A_proc6_U0_start_write;

Loop_HConv_A_proc4 Loop_HConv_A_proc4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_HConv_A_proc4_U0_ap_start),
    .start_full_n(start_for_Loop_VConv_A_proc5_U0_full_n),
    .ap_done(Loop_HConv_A_proc4_U0_ap_done),
    .ap_continue(Loop_HConv_A_proc4_U0_ap_continue),
    .ap_idle(Loop_HConv_A_proc4_U0_ap_idle),
    .ap_ready(Loop_HConv_A_proc4_U0_ap_ready),
    .start_out(Loop_HConv_A_proc4_U0_start_out),
    .start_write(Loop_HConv_A_proc4_U0_start_write),
    .src_V_TDATA(src_V_TDATA),
    .src_V_TVALID(src_V_TVALID),
    .src_V_TREADY(Loop_HConv_A_proc4_U0_src_V_TREADY),
    .hconv_V_din(Loop_HConv_A_proc4_U0_hconv_V_din),
    .hconv_V_full_n(hconv_V_full_n),
    .hconv_V_write(Loop_HConv_A_proc4_U0_hconv_V_write)
);

Loop_VConv_A_proc5 Loop_VConv_A_proc5_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_VConv_A_proc5_U0_ap_start),
    .start_full_n(start_for_Loop_border_A_proc6_U0_full_n),
    .ap_done(Loop_VConv_A_proc5_U0_ap_done),
    .ap_continue(Loop_VConv_A_proc5_U0_ap_continue),
    .ap_idle(Loop_VConv_A_proc5_U0_ap_idle),
    .ap_ready(Loop_VConv_A_proc5_U0_ap_ready),
    .start_out(Loop_VConv_A_proc5_U0_start_out),
    .start_write(Loop_VConv_A_proc5_U0_start_write),
    .hconv_V_dout(hconv_V_dout),
    .hconv_V_empty_n(hconv_V_empty_n),
    .hconv_V_read(Loop_VConv_A_proc5_U0_hconv_V_read),
    .vconv_V_din(Loop_VConv_A_proc5_U0_vconv_V_din),
    .vconv_V_full_n(vconv_V_full_n),
    .vconv_V_write(Loop_VConv_A_proc5_U0_vconv_V_write)
);

Loop_border_A_proc6 Loop_border_A_proc6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(Loop_border_A_proc6_U0_ap_start),
    .ap_done(Loop_border_A_proc6_U0_ap_done),
    .ap_continue(Loop_border_A_proc6_U0_ap_continue),
    .ap_idle(Loop_border_A_proc6_U0_ap_idle),
    .ap_ready(Loop_border_A_proc6_U0_ap_ready),
    .dst_V_TDATA(Loop_border_A_proc6_U0_dst_V_TDATA),
    .dst_V_TVALID(Loop_border_A_proc6_U0_dst_V_TVALID),
    .dst_V_TREADY(dst_V_TREADY),
    .vconv_V_dout(vconv_V_dout),
    .vconv_V_empty_n(vconv_V_empty_n),
    .vconv_V_read(Loop_border_A_proc6_U0_vconv_V_read)
);

fifo_w32_d2_A hconv_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_HConv_A_proc4_U0_hconv_V_din),
    .if_full_n(hconv_V_full_n),
    .if_write(Loop_HConv_A_proc4_U0_hconv_V_write),
    .if_dout(hconv_V_dout),
    .if_empty_n(hconv_V_empty_n),
    .if_read(Loop_VConv_A_proc5_U0_hconv_V_read)
);

fifo_w32_d2_A vconv_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VConv_A_proc5_U0_vconv_V_din),
    .if_full_n(vconv_V_full_n),
    .if_write(Loop_VConv_A_proc5_U0_vconv_V_write),
    .if_dout(vconv_V_dout),
    .if_empty_n(vconv_V_empty_n),
    .if_read(Loop_border_A_proc6_U0_vconv_V_read)
);

start_for_Loop_VCmb6 start_for_Loop_VCmb6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_VConv_A_proc5_U0_din),
    .if_full_n(start_for_Loop_VConv_A_proc5_U0_full_n),
    .if_write(Loop_HConv_A_proc4_U0_start_write),
    .if_dout(start_for_Loop_VConv_A_proc5_U0_dout),
    .if_empty_n(start_for_Loop_VConv_A_proc5_U0_empty_n),
    .if_read(Loop_VConv_A_proc5_U0_ap_ready)
);

start_for_Loop_boncg start_for_Loop_boncg_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_border_A_proc6_U0_din),
    .if_full_n(start_for_Loop_border_A_proc6_U0_full_n),
    .if_write(Loop_VConv_A_proc5_U0_start_write),
    .if_dout(start_for_Loop_border_A_proc6_U0_dout),
    .if_empty_n(start_for_Loop_border_A_proc6_U0_empty_n),
    .if_read(Loop_border_A_proc6_U0_ap_ready)
);

assign Loop_HConv_A_proc4_U0_ap_continue = 1'b1;

assign Loop_HConv_A_proc4_U0_ap_start = ap_start;

assign Loop_VConv_A_proc5_U0_ap_continue = 1'b1;

assign Loop_VConv_A_proc5_U0_ap_start = start_for_Loop_VConv_A_proc5_U0_empty_n;

assign Loop_border_A_proc6_U0_ap_continue = 1'b1;

assign Loop_border_A_proc6_U0_ap_start = start_for_Loop_border_A_proc6_U0_empty_n;

assign Loop_border_A_proc6_U0_start_full_n = 1'b1;

assign Loop_border_A_proc6_U0_start_write = 1'b0;

assign ap_done = Loop_border_A_proc6_U0_ap_done;

assign ap_idle = (Loop_border_A_proc6_U0_ap_idle & Loop_VConv_A_proc5_U0_ap_idle & Loop_HConv_A_proc4_U0_ap_idle);

assign ap_ready = Loop_HConv_A_proc4_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = Loop_border_A_proc6_U0_ap_done;

assign ap_sync_ready = Loop_HConv_A_proc4_U0_ap_ready;

assign dst_V_TDATA = Loop_border_A_proc6_U0_dst_V_TDATA;

assign dst_V_TVALID = Loop_border_A_proc6_U0_dst_V_TVALID;

assign src_V_TREADY = Loop_HConv_A_proc4_U0_src_V_TREADY;

assign start_for_Loop_VConv_A_proc5_U0_din = 1'b1;

assign start_for_Loop_border_A_proc6_U0_din = 1'b1;

endmodule //filter11x11_strm
