Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Sat Mar  7 19:03:04 2020
| Host         : robuntu running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 263 register/latch pins with no clock driven by root clock pin: clk_div/o_50MHz_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 910 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.348        0.000                      0                  342        0.167        0.000                      0                  342        4.500        0.000                       0                   171  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.348        0.000                      0                  342        0.167        0.000                      0                  342        4.500        0.000                       0                   171  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.348ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.167ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.348ns  (required time - arrival time)
  Source:                 image_rom_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/color_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.626ns  (logic 2.191ns (28.730%)  route 5.435ns (71.270%))
  Logic Levels:           8  (LUT4=2 LUT5=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.628     5.149    clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  image_rom_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.456     5.605 r  image_rom_address_reg[1]/Q
                         net (fo=227, routed)         1.697     7.303    mnist_dataset/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[1]
    SLICE_X7Y4           LUT4 (Prop_lut4_I1_O)        0.152     7.455 r  mnist_dataset/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[573]_INST_0/O
                         net (fo=2, routed)           1.022     8.477    graphics_top/display_image/spo[573]
    SLICE_X13Y6          LUT6 (Prop_lut6_I3_O)        0.332     8.809 r  graphics_top/display_image/color_reg[0]_i_336/O
                         net (fo=1, routed)           0.962     9.771    graphics_top/display_image/color_reg[0]_i_336_n_0
    SLICE_X12Y2          LUT4 (Prop_lut4_I0_O)        0.124     9.895 r  graphics_top/display_image/color_reg[0]_i_165/O
                         net (fo=1, routed)           0.000     9.895    graphics_top/display_image/color_reg[0]_i_165_n_0
    SLICE_X12Y2          MUXF7 (Prop_muxf7_I1_O)      0.214    10.109 r  graphics_top/display_image/color_reg_reg[0]_i_79/O
                         net (fo=1, routed)           0.000    10.109    graphics_top/display_image/color_reg_reg[0]_i_79_n_0
    SLICE_X12Y2          MUXF8 (Prop_muxf8_I1_O)      0.088    10.197 r  graphics_top/display_image/color_reg_reg[0]_i_36/O
                         net (fo=1, routed)           0.745    10.942    graphics_top/display_image/color_reg_reg[0]_i_36_n_0
    SLICE_X10Y2          LUT6 (Prop_lut6_I3_O)        0.319    11.261 r  graphics_top/display_image/color_reg[0]_i_11/O
                         net (fo=1, routed)           0.000    11.261    graphics_top/display_image/color_reg[0]_i_11_n_0
    SLICE_X10Y2          MUXF7 (Prop_muxf7_I0_O)      0.209    11.470 r  graphics_top/display_image/color_reg_reg[0]_i_5/O
                         net (fo=1, routed)           1.009    12.478    graphics_top/display_image/color_reg_reg[0]_i_5_n_0
    SLICE_X4Y10          LUT5 (Prop_lut5_I4_O)        0.297    12.775 r  graphics_top/display_image/color_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.775    graphics_top/display_image/color_reg0
    SLICE_X4Y10          FDRE                                         r  graphics_top/display_image/color_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.515    14.856    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  graphics_top/display_image/color_reg_reg[0]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y10          FDRE (Setup_fdre_C_D)        0.029    15.123    graphics_top/display_image/color_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -12.775    
  -------------------------------------------------------------------
                         slack                                  2.348    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/x_trans_reg[1]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.472ns (27.816%)  route 3.820ns (72.184%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.154    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  graphics_top/vga_timing_handler/v_count_reg[5]/Q
                         net (fo=12, routed)          0.885     6.558    graphics_top/vga_timing_handler/v_count[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.150     6.708 f  graphics_top/vga_timing_handler/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           1.044     7.752    graphics_top/vga_timing_handler/rgb_reg[11]_i_3_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.354     8.106 r  graphics_top/vga_timing_handler/x_trans[9]_i_6/O
                         net (fo=1, routed)           0.654     8.760    graphics_top/vga_timing_handler/x_trans[9]_i_6_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.326     9.086 f  graphics_top/vga_timing_handler/x_trans[9]_i_4/O
                         net (fo=2, routed)           0.628     9.714    graphics_top/vga_timing_handler/x_trans[9]_i_4_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     9.838 r  graphics_top/vga_timing_handler/x_trans[9]_i_1/O
                         net (fo=20, routed)          0.609    10.446    graphics_top/display_image/color_reg
    SLICE_X4Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[1]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.514    14.855    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[1]_rep/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDRE (Setup_fdre_C_CE)      -0.205    14.875    graphics_top/display_image/x_trans_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/x_trans_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.472ns (27.816%)  route 3.820ns (72.184%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.154    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  graphics_top/vga_timing_handler/v_count_reg[5]/Q
                         net (fo=12, routed)          0.885     6.558    graphics_top/vga_timing_handler/v_count[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.150     6.708 f  graphics_top/vga_timing_handler/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           1.044     7.752    graphics_top/vga_timing_handler/rgb_reg[11]_i_3_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.354     8.106 r  graphics_top/vga_timing_handler/x_trans[9]_i_6/O
                         net (fo=1, routed)           0.654     8.760    graphics_top/vga_timing_handler/x_trans[9]_i_6_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.326     9.086 f  graphics_top/vga_timing_handler/x_trans[9]_i_4/O
                         net (fo=2, routed)           0.628     9.714    graphics_top/vga_timing_handler/x_trans[9]_i_4_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     9.838 r  graphics_top/vga_timing_handler/x_trans[9]_i_1/O
                         net (fo=20, routed)          0.609    10.446    graphics_top/display_image/color_reg
    SLICE_X4Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.514    14.855    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[2]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDRE (Setup_fdre_C_CE)      -0.205    14.875    graphics_top/display_image/x_trans_reg[2]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/x_trans_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.472ns (27.816%)  route 3.820ns (72.184%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.154    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  graphics_top/vga_timing_handler/v_count_reg[5]/Q
                         net (fo=12, routed)          0.885     6.558    graphics_top/vga_timing_handler/v_count[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.150     6.708 f  graphics_top/vga_timing_handler/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           1.044     7.752    graphics_top/vga_timing_handler/rgb_reg[11]_i_3_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.354     8.106 r  graphics_top/vga_timing_handler/x_trans[9]_i_6/O
                         net (fo=1, routed)           0.654     8.760    graphics_top/vga_timing_handler/x_trans[9]_i_6_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.326     9.086 f  graphics_top/vga_timing_handler/x_trans[9]_i_4/O
                         net (fo=2, routed)           0.628     9.714    graphics_top/vga_timing_handler/x_trans[9]_i_4_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     9.838 r  graphics_top/vga_timing_handler/x_trans[9]_i_1/O
                         net (fo=20, routed)          0.609    10.446    graphics_top/display_image/color_reg
    SLICE_X4Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.514    14.855    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[3]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDRE (Setup_fdre_C_CE)      -0.205    14.875    graphics_top/display_image/x_trans_reg[3]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/x_trans_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.472ns (27.816%)  route 3.820ns (72.184%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.154    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  graphics_top/vga_timing_handler/v_count_reg[5]/Q
                         net (fo=12, routed)          0.885     6.558    graphics_top/vga_timing_handler/v_count[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.150     6.708 f  graphics_top/vga_timing_handler/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           1.044     7.752    graphics_top/vga_timing_handler/rgb_reg[11]_i_3_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.354     8.106 r  graphics_top/vga_timing_handler/x_trans[9]_i_6/O
                         net (fo=1, routed)           0.654     8.760    graphics_top/vga_timing_handler/x_trans[9]_i_6_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.326     9.086 f  graphics_top/vga_timing_handler/x_trans[9]_i_4/O
                         net (fo=2, routed)           0.628     9.714    graphics_top/vga_timing_handler/x_trans[9]_i_4_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     9.838 r  graphics_top/vga_timing_handler/x_trans[9]_i_1/O
                         net (fo=20, routed)          0.609    10.446    graphics_top/display_image/color_reg
    SLICE_X4Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.514    14.855    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[4]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDRE (Setup_fdre_C_CE)      -0.205    14.875    graphics_top/display_image/x_trans_reg[4]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/x_trans_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 1.472ns (27.816%)  route 3.820ns (72.184%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.154    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  graphics_top/vga_timing_handler/v_count_reg[5]/Q
                         net (fo=12, routed)          0.885     6.558    graphics_top/vga_timing_handler/v_count[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.150     6.708 f  graphics_top/vga_timing_handler/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           1.044     7.752    graphics_top/vga_timing_handler/rgb_reg[11]_i_3_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.354     8.106 r  graphics_top/vga_timing_handler/x_trans[9]_i_6/O
                         net (fo=1, routed)           0.654     8.760    graphics_top/vga_timing_handler/x_trans[9]_i_6_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.326     9.086 f  graphics_top/vga_timing_handler/x_trans[9]_i_4/O
                         net (fo=2, routed)           0.628     9.714    graphics_top/vga_timing_handler/x_trans[9]_i_4_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     9.838 r  graphics_top/vga_timing_handler/x_trans[9]_i_1/O
                         net (fo=20, routed)          0.609    10.446    graphics_top/display_image/color_reg
    SLICE_X4Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.514    14.855    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X4Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[5]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X4Y11          FDRE (Setup_fdre_C_CE)      -0.205    14.875    graphics_top/display_image/x_trans_reg[5]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.470ns  (required time - arrival time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/color_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.251ns  (logic 1.472ns (28.030%)  route 3.779ns (71.970%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.154    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  graphics_top/vga_timing_handler/v_count_reg[5]/Q
                         net (fo=12, routed)          0.885     6.558    graphics_top/vga_timing_handler/v_count[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.150     6.708 f  graphics_top/vga_timing_handler/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           1.044     7.752    graphics_top/vga_timing_handler/rgb_reg[11]_i_3_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.354     8.106 r  graphics_top/vga_timing_handler/x_trans[9]_i_6/O
                         net (fo=1, routed)           0.654     8.760    graphics_top/vga_timing_handler/x_trans[9]_i_6_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.326     9.086 f  graphics_top/vga_timing_handler/x_trans[9]_i_4/O
                         net (fo=2, routed)           0.628     9.714    graphics_top/vga_timing_handler/x_trans[9]_i_4_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     9.838 r  graphics_top/vga_timing_handler/x_trans[9]_i_1/O
                         net (fo=20, routed)          0.568    10.406    graphics_top/display_image/color_reg
    SLICE_X4Y10          FDRE                                         r  graphics_top/display_image/color_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.515    14.856    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X4Y10          FDRE                                         r  graphics_top/display_image/color_reg_reg[0]/C
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X4Y10          FDRE (Setup_fdre_C_CE)      -0.205    14.876    graphics_top/display_image/color_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.876    
                         arrival time                         -10.406    
  -------------------------------------------------------------------
                         slack                                  4.470    

Slack (MET) :             4.493ns  (required time - arrival time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/x_trans_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.280ns  (logic 1.472ns (27.879%)  route 3.808ns (72.121%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.154    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  graphics_top/vga_timing_handler/v_count_reg[5]/Q
                         net (fo=12, routed)          0.885     6.558    graphics_top/vga_timing_handler/v_count[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.150     6.708 f  graphics_top/vga_timing_handler/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           1.044     7.752    graphics_top/vga_timing_handler/rgb_reg[11]_i_3_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.354     8.106 r  graphics_top/vga_timing_handler/x_trans[9]_i_6/O
                         net (fo=1, routed)           0.654     8.760    graphics_top/vga_timing_handler/x_trans[9]_i_6_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.326     9.086 f  graphics_top/vga_timing_handler/x_trans[9]_i_4/O
                         net (fo=2, routed)           0.628     9.714    graphics_top/vga_timing_handler/x_trans[9]_i_4_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     9.838 r  graphics_top/vga_timing_handler/x_trans[9]_i_1/O
                         net (fo=20, routed)          0.597    10.434    graphics_top/display_image/color_reg
    SLICE_X2Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.516    14.857    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[9]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X2Y11          FDRE (Setup_fdre_C_CE)      -0.169    14.927    graphics_top/display_image/x_trans_reg[9]
  -------------------------------------------------------------------
                         required time                         14.927    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  4.493    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/x_trans_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 1.472ns (28.848%)  route 3.631ns (71.152%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.154    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  graphics_top/vga_timing_handler/v_count_reg[5]/Q
                         net (fo=12, routed)          0.885     6.558    graphics_top/vga_timing_handler/v_count[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.150     6.708 f  graphics_top/vga_timing_handler/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           1.044     7.752    graphics_top/vga_timing_handler/rgb_reg[11]_i_3_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.354     8.106 r  graphics_top/vga_timing_handler/x_trans[9]_i_6/O
                         net (fo=1, routed)           0.654     8.760    graphics_top/vga_timing_handler/x_trans[9]_i_6_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.326     9.086 f  graphics_top/vga_timing_handler/x_trans[9]_i_4/O
                         net (fo=2, routed)           0.628     9.714    graphics_top/vga_timing_handler/x_trans[9]_i_4_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     9.838 r  graphics_top/vga_timing_handler/x_trans[9]_i_1/O
                         net (fo=20, routed)          0.419    10.257    graphics_top/display_image/color_reg
    SLICE_X5Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.514    14.855    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y11          FDRE (Setup_fdre_C_CE)      -0.205    14.875    graphics_top/display_image/x_trans_reg[0]
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  4.618    

Slack (MET) :             4.618ns  (required time - arrival time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/display_image/x_trans_reg[0]_rep/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.103ns  (logic 1.472ns (28.848%)  route 3.631ns (71.152%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.633     5.154    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  graphics_top/vga_timing_handler/v_count_reg[5]/Q
                         net (fo=12, routed)          0.885     6.558    graphics_top/vga_timing_handler/v_count[5]
    SLICE_X4Y13          LUT5 (Prop_lut5_I1_O)        0.150     6.708 f  graphics_top/vga_timing_handler/rgb_reg[11]_i_3/O
                         net (fo=3, routed)           1.044     7.752    graphics_top/vga_timing_handler/rgb_reg[11]_i_3_n_0
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.354     8.106 r  graphics_top/vga_timing_handler/x_trans[9]_i_6/O
                         net (fo=1, routed)           0.654     8.760    graphics_top/vga_timing_handler/x_trans[9]_i_6_n_0
    SLICE_X3Y13          LUT6 (Prop_lut6_I1_O)        0.326     9.086 f  graphics_top/vga_timing_handler/x_trans[9]_i_4/O
                         net (fo=2, routed)           0.628     9.714    graphics_top/vga_timing_handler/x_trans[9]_i_4_n_0
    SLICE_X2Y12          LUT4 (Prop_lut4_I3_O)        0.124     9.838 r  graphics_top/vga_timing_handler/x_trans[9]_i_1/O
                         net (fo=20, routed)          0.419    10.257    graphics_top/display_image/color_reg
    SLICE_X5Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         1.514    14.855    graphics_top/display_image/clk_IBUF_BUFG
    SLICE_X5Y11          FDRE                                         r  graphics_top/display_image/x_trans_reg[0]_rep/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X5Y11          FDRE (Setup_fdre_C_CE)      -0.205    14.875    graphics_top/display_image/x_trans_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.875    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                  4.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/v_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.189ns (60.679%)  route 0.122ns (39.321%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  graphics_top/vga_timing_handler/v_count_reg[1]/Q
                         net (fo=10, routed)          0.122     1.738    graphics_top/vga_timing_handler/v_count[1]
    SLICE_X2Y14          LUT5 (Prop_lut5_I2_O)        0.048     1.786 r  graphics_top/vga_timing_handler/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.786    graphics_top/vga_timing_handler/v_count[4]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     1.988    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[4]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.131     1.618    graphics_top/vga_timing_handler/v_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/v_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.296%)  route 0.122ns (39.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  graphics_top/vga_timing_handler/v_count_reg[1]/Q
                         net (fo=10, routed)          0.122     1.738    graphics_top/vga_timing_handler/v_count[1]
    SLICE_X2Y14          LUT3 (Prop_lut3_I1_O)        0.045     1.783 r  graphics_top/vga_timing_handler/v_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.783    graphics_top/vga_timing_handler/v_count[2]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     1.988    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[2]/C
                         clock pessimism             -0.501     1.487    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.120     1.607    graphics_top/vga_timing_handler/v_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.850%)  route 0.132ns (41.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.589     1.472    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  graphics_top/vga_timing_handler/h_count_reg[0]/Q
                         net (fo=9, routed)           0.132     1.745    graphics_top/vga_timing_handler/h_count_reg[0]
    SLICE_X5Y14          LUT4 (Prop_lut4_I2_O)        0.048     1.793 r  graphics_top/vga_timing_handler/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.793    graphics_top/vga_timing_handler/p_0_in__0[3]
    SLICE_X5Y14          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.859     1.986    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[3]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.107     1.592    graphics_top/vga_timing_handler/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ss_display/digit_posn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/o_digit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.212ns (63.911%)  route 0.120ns (36.089%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     1.438    ss_display/clk_IBUF_BUFG
    SLICE_X46Y20         FDRE                                         r  ss_display/digit_posn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.164     1.602 f  ss_display/digit_posn_reg[0]/Q
                         net (fo=10, routed)          0.120     1.722    ss_display/digit_posn_reg[0]_0[0]
    SLICE_X47Y20         LUT2 (Prop_lut2_I1_O)        0.048     1.770 r  ss_display/o_digit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.770    ss_display/o_digit[3]_i_1_n_0
    SLICE_X47Y20         FDRE                                         r  ss_display/o_digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823     1.950    ss_display/clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  ss_display/o_digit_reg[3]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X47Y20         FDRE (Hold_fdre_C_D)         0.107     1.558    ss_display/o_digit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/h_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.462%)  route 0.132ns (41.538%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.589     1.472    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X4Y14          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  graphics_top/vga_timing_handler/h_count_reg[0]/Q
                         net (fo=9, routed)           0.132     1.745    graphics_top/vga_timing_handler/h_count_reg[0]
    SLICE_X5Y14          LUT3 (Prop_lut3_I1_O)        0.045     1.790 r  graphics_top/vga_timing_handler/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    graphics_top/vga_timing_handler/p_0_in__0[2]
    SLICE_X5Y14          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.859     1.986    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X5Y14          FDRE                                         r  graphics_top/vga_timing_handler/h_count_reg[2]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X5Y14          FDRE (Hold_fdre_C_D)         0.091     1.576    graphics_top/vga_timing_handler/h_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 ss_display/digit_posn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/o_digit_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.209ns (63.582%)  route 0.120ns (36.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     1.438    ss_display/clk_IBUF_BUFG
    SLICE_X46Y20         FDRE                                         r  ss_display/digit_posn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  ss_display/digit_posn_reg[0]/Q
                         net (fo=10, routed)          0.120     1.722    ss_display/digit_posn_reg[0]_0[0]
    SLICE_X47Y20         LUT2 (Prop_lut2_I0_O)        0.045     1.767 r  ss_display/o_digit[2]_i_1/O
                         net (fo=1, routed)           0.000     1.767    ss_display/o_digit[2]_i_1_n_0
    SLICE_X47Y20         FDRE                                         r  ss_display/o_digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.823     1.950    ss_display/clk_IBUF_BUFG
    SLICE_X47Y20         FDRE                                         r  ss_display/o_digit_reg[2]/C
                         clock pessimism             -0.499     1.451    
    SLICE_X47Y20         FDRE (Hold_fdre_C_D)         0.091     1.542    ss_display/o_digit_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ss_display/digit_posn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_display/o_digit_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.992%)  route 0.158ns (49.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.555     1.438    ss_display/clk_IBUF_BUFG
    SLICE_X46Y20         FDRE                                         r  ss_display/digit_posn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y20         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  ss_display/digit_posn_reg[0]/Q
                         net (fo=10, routed)          0.158     1.760    ss_display/digit_posn_reg[0]_0[0]
    SLICE_X47Y21         FDSE                                         r  ss_display/o_digit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.822     1.949    ss_display/clk_IBUF_BUFG
    SLICE_X47Y21         FDSE                                         r  ss_display/o_digit_reg[0]/C
                         clock pessimism             -0.498     1.451    
    SLICE_X47Y21         FDSE (Hold_fdse_C_D)         0.075     1.526    ss_display/o_digit_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.214%)  route 0.177ns (48.786%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.589     1.472    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X4Y13          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  graphics_top/vga_timing_handler/v_count_reg[6]/Q
                         net (fo=14, routed)          0.177     1.790    graphics_top/vga_timing_handler/v_count[6]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  graphics_top/vga_timing_handler/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.835    graphics_top/vga_timing_handler/v_count[8]_i_1_n_0
    SLICE_X3Y13          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     1.988    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[8]/C
                         clock pessimism             -0.478     1.510    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.091     1.601    graphics_top/vga_timing_handler/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 graphics_top/vga_timing_handler/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/vga_timing_handler/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  graphics_top/vga_timing_handler/v_count_reg[5]/Q
                         net (fo=12, routed)          0.150     1.788    graphics_top/vga_timing_handler/v_count[5]
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.045     1.833 r  graphics_top/vga_timing_handler/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.833    graphics_top/vga_timing_handler/v_count[5]_i_1_n_0
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.861     1.988    graphics_top/vga_timing_handler/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  graphics_top/vga_timing_handler/v_count_reg[5]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.121     1.595    graphics_top/vga_timing_handler/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 graphics_top/display_borders/o_rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            graphics_top/rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.486%)  route 0.162ns (46.514%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.591     1.474    graphics_top/display_borders/clk_IBUF_BUFG
    SLICE_X0Y14          FDRE                                         r  graphics_top/display_borders/o_rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  graphics_top/display_borders/o_rgb_reg[3]/Q
                         net (fo=1, routed)           0.162     1.777    graphics_top/display_borders/o_rgb[3]
    SLICE_X0Y16          LUT5 (Prop_lut5_I1_O)        0.045     1.822 r  graphics_top/display_borders/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    graphics_top/display_borders_n_5
    SLICE_X0Y16          FDRE                                         r  graphics_top/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=170, routed)         0.859     1.986    graphics_top/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  graphics_top/rgb_reg_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.092     1.579    graphics_top/rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    btnL_deb/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    btnL_deb/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y20    btnL_deb/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    btnL_deb/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    btnL_deb/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    btnL_deb/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y21    btnL_deb/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y22    btnL_deb/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    btnL_deb/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk_div/o_50MHz_clk_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y14   ss_display/decoder/seg_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    btnL_deb/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    btnL_deb/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y20    btnL_deb/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    btnL_deb/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    btnL_deb/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    btnL_deb/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    btnL_deb/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y21    btnL_deb/count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y22    btnL_deb/count_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    btnL_deb/o_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    btnL_deb/sync_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    btnL_deb/sync_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    btnR_deb/o_state_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    btnR_deb/sync_0_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    btnR_deb/sync_0_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    btnR_deb/sync_1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    clk_div/o_25MHz_clk_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    clk_div/pix_cnt_reg[13]/C



