

================================================================
== Vivado HLS Report for 'filt_Block_codeRepl42_proc'
================================================================
* Date:           Fri Aug 26 09:20:26 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        filt_hls_proj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|      4.63|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|      1|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      4|
|Register         |        -|      -|      2|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      2|      5|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |ap_sig_58     |    or    |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|   1|           1|           1|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |dst_mat_cols_V_out_blk_n  |   1|          2|    1|          2|
    |dst_mat_rows_V_out_blk_n  |   1|          2|    1|          2|
    |src_mat_cols_V_out_blk_n  |   1|          2|    1|          2|
    |src_mat_rows_V_out_blk_n  |   1|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |   4|          8|    4|          8|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  2|   0|    2|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+----------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+---------------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|ap_start                   |  in |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|ap_done                    | out |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|ap_continue                |  in |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|ap_idle                    | out |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|ap_ready                   | out |    1| ap_ctrl_hs | filt_Block_codeRepl42_proc | return value |
|src_mat_rows_V_out_din     | out |    9|   ap_fifo  |     src_mat_rows_V_out     |    pointer   |
|src_mat_rows_V_out_full_n  |  in |    1|   ap_fifo  |     src_mat_rows_V_out     |    pointer   |
|src_mat_rows_V_out_write   | out |    1|   ap_fifo  |     src_mat_rows_V_out     |    pointer   |
|src_mat_cols_V_out_din     | out |   10|   ap_fifo  |     src_mat_cols_V_out     |    pointer   |
|src_mat_cols_V_out_full_n  |  in |    1|   ap_fifo  |     src_mat_cols_V_out     |    pointer   |
|src_mat_cols_V_out_write   | out |    1|   ap_fifo  |     src_mat_cols_V_out     |    pointer   |
|dst_mat_rows_V_out_din     | out |   10|   ap_fifo  |     dst_mat_rows_V_out     |    pointer   |
|dst_mat_rows_V_out_full_n  |  in |    1|   ap_fifo  |     dst_mat_rows_V_out     |    pointer   |
|dst_mat_rows_V_out_write   | out |    1|   ap_fifo  |     dst_mat_rows_V_out     |    pointer   |
|dst_mat_cols_V_out_din     | out |   11|   ap_fifo  |     dst_mat_cols_V_out     |    pointer   |
|dst_mat_cols_V_out_full_n  |  in |    1|   ap_fifo  |     dst_mat_cols_V_out     |    pointer   |
|dst_mat_cols_V_out_write   | out |    1|   ap_fifo  |     dst_mat_cols_V_out     |    pointer   |
+---------------------------+-----+-----+------------+----------------------------+--------------+

