Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6481f557c5d34f1d8d1ab44bdf941a53 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L dist_mem_gen_v8_0_13 -L fifo_generator_v13_2_5 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot topP_behav xil_defaultlib.topP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-718] formal port <clk_in> does not exist in entity <lfsr>.  Please compare the definition of block <lfsr> to its component declaration and its instantion to detect the mismatch. [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:188]
ERROR: [VRFC 10-718] formal port <rst_n_in> does not exist in entity <lfsr>.  Please compare the definition of block <lfsr> to its component declaration and its instantion to detect the mismatch. [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:189]
ERROR: [VRFC 10-718] formal port <rnd_num> does not exist in entity <lfsr>.  Please compare the definition of block <lfsr> to its component declaration and its instantion to detect the mismatch. [C:/Users/ilpes/Desktop/Didattica2022/project_8_randomsequenceVHDL/project_8_randomsequenceVHDL.srcs/sources_1/imports/mcc-simulator/pixel_simulator.vhd:190]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
