****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : top
Version: S-2021.06
Date   : Thu May  5 22:58:29 2022
****************************************


  Startpoint: x3_node0[0]
               (input port clocked by clk)
  Endpoint: node0/mul3_reg[20]
               (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.25       0.25 r
  x3_node0[0] (in)                                        0.00 +     0.25 r
  U12057/ZN (CKND0BWP)                                    0.01 +     0.26 f
  U12058/ZN (NR2XD0BWP)                                   0.02 +     0.28 r
  U929/CO (FA1D0BWP)                                      0.04 +     0.32 r
  U18/Z (XOR2D0BWP)                                       0.05 +     0.37 f
  U949/S (FA1D0BWP)                                       0.07 +     0.45 r
  U394/ZN (CKND2D0BWP)                                    0.02 +     0.46 f
  U396/Z (CKAN2D2BWP)                                     0.06 +     0.53 f
  U11715/ZN (IOA21D0BWP)                                  0.04 +     0.56 r
  U199/ZN (CKND0BWP)                                      0.04 +     0.61 f
  U8445/ZN (NR2D0BWP)                                     0.05 +     0.65 r
  node0/mult_139_4/S1_2_0/CO (FA1D0BWP)                   0.08 +     0.74 r
  node0/mult_139_4/S1_3_0/CO (FA1D0BWP)                   0.07 +     0.81 r
  node0/mult_139_4/S1_4_0/CO (FA1D0BWP)                   0.07 +     0.88 r
  node0/mult_139_4/S1_5_0/CO (FA1D0BWP)                   0.08 +     0.96 r
  node0/mult_139_4/S1_6_0/CO (FA1D0BWP)                   0.07 +     1.03 r
  node0/mult_139_4/S1_7_0/CO (FA1D0BWP)                   0.07 +     1.10 r
  node0/mult_139_4/S1_8_0/CO (FA1D0BWP)                   0.07 +     1.17 r
  node0/mult_139_4/S1_9_0/CO (FA1D0BWP)                   0.07 +     1.24 r
  node0/mult_139_4/S1_10_0/CO (FA1D0BWP)                  0.07 +     1.31 r
  node0/mult_139_4/S1_11_0/CO (FA1D0BWP)                  0.07 +     1.38 r
  node0/mult_139_4/S1_12_0/CO (FA1D0BWP)                  0.07 +     1.45 r
  node0/mult_139_4/S1_13_0/CO (FA1D0BWP)                  0.07 +     1.52 r
  node0/mult_139_4/S4_0/CO (FA1D0BWP)                     0.07 +     1.59 r
  U5265/Z (XOR2D0BWP)                                     0.05 +     1.64 f
  U7697/Z (CKAN2D0BWP)                                    0.03 +     1.67 f
  U7547/ZN (NR2D0BWP)                                     0.02 +     1.70 r
  U5261/Z (XOR2D0BWP)                                     0.05 +     1.75 r
  node0/add_1_root_add_0_root_add_139_3/U1_15/CO (FA1D0BWP)
                                                          0.07 +     1.82 r
  node0/add_1_root_add_0_root_add_139_3/U1_16/CO (FA1D0BWP)
                                                          0.04 +     1.86 r
  node0/add_1_root_add_0_root_add_139_3/U1_17/CO (FA1D0BWP)
                                                          0.04 +     1.90 r
  node0/add_1_root_add_0_root_add_139_3/U1_18/CO (FA1D0BWP)
                                                          0.04 +     1.94 r
  node0/add_1_root_add_0_root_add_139_3/U1_19/CO (FA1D0BWP)
                                                          0.04 +     1.97 r
  node0/add_1_root_add_0_root_add_139_3/U1_20/Z (XOR3D0BWP)
                                                          0.05 +     2.02 f
  node0/add_0_root_add_0_root_add_139_3/U1_20/Z (XOR3D0BWP)
                                                          0.07 +     2.10 r
  node0/mul3_reg[20]/D (DFQD1BWP)                         0.00 +     2.10 r
  data arrival time                                                  2.10

  clock clk (rise edge)                                   2.22       2.22
  clock network delay (propagated)                        0.05       2.27
  clock reconvergence pessimism                           0.00       2.27
  clock uncertainty                                      -0.15       2.12
  node0/mul3_reg[20]/CP (DFQD1BWP)                                   2.12 r
  library setup time                                     -0.00       2.12
  data required time                                                 2.12
  ------------------------------------------------------------------------------
  data required time                                                 2.12
  data arrival time                                                 -2.10
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.02


1
