Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Oct 27 21:26:29 2023
| Host         : DESKTOP-B5G40IL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopFile_timing_summary_routed.rpt -pb TopFile_timing_summary_routed.pb -rpx TopFile_timing_summary_routed.rpx -warn_on_violation
| Design       : TopFile
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                                                                          35          
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           
XDCH-2     Warning   Same min and max delay values on IO port                                                               44          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.658        0.000                      0                  301        0.032        0.000                      0                  301        4.500        0.000                       0                   146  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)             Period(ns)      Frequency(MHz)
-----        ------------             ----------      --------------
extern_clk   {0.000 49999.999}        99999.997       0.010           
sys_clk_pin  {0.000 5.000}            10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
extern_clk      99986.094        0.000                      0                   16        4.015        0.000                      0                   16                                                                          
sys_clk_pin         5.658        0.000                      0                  284        0.032        0.000                      0                  284        4.500        0.000                       0                   146  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              6.549        0.000                      0                    1        0.906        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin   extern_clk    
(none)        extern_clk    sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  extern_clk
  To Clock:  extern_clk

Setup :            0  Failing Endpoints,  Worst Slack    99986.094ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.015ns,  Total Violation        0.000ns
PW    :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             99986.094ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[7]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.679ns  (logic 5.322ns (38.911%)  route 8.356ns (61.089%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.955     5.518    instAdc/sw_IBUF[2]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.150     5.668 r  instAdc/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.402    10.070    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.709    13.779 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.779    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.779    
  -------------------------------------------------------------------
                         slack                              99986.094    

Slack (MET) :             99986.102ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[5]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.674ns  (logic 5.334ns (39.011%)  route 8.339ns (60.988%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.798     5.362    instAdc/sw_IBUF[2]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.153     5.515 r  instAdc/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.541    10.056    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.717    13.774 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.774    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.774    
  -------------------------------------------------------------------
                         slack                              99986.102    

Slack (MET) :             99986.133ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[6]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.644ns  (logic 5.094ns (37.335%)  route 8.550ns (62.665%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.955     5.518    instAdc/sw_IBUF[2]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.124     5.642 r  instAdc/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.595    10.238    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    13.744 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.744    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.744    
  -------------------------------------------------------------------
                         slack                              99986.133    

Slack (MET) :             99986.391ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[0]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.383ns  (logic 5.321ns (39.757%)  route 8.062ns (60.243%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.514     5.078    instAdc/sw_IBUF[2]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.150     5.228 r  instAdc/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.548     9.776    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    13.483 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.483    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.483    
  -------------------------------------------------------------------
                         slack                              99986.391    

Slack (MET) :             99986.578ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[8]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        13.196ns  (logic 5.092ns (38.585%)  route 8.105ns (61.415%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.549     5.113    instAdc/sw_IBUF[2]
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.124     5.237 r  instAdc/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.556     9.792    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    13.296 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.296    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -13.296    
  -------------------------------------------------------------------
                         slack                              99986.578    

Slack (MET) :             99986.984ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[11]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        12.783ns  (logic 5.320ns (41.613%)  route 7.464ns (58.387%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.634     5.198    instAdc/sw_IBUF[2]
    SLICE_X33Y67         LUT3 (Prop_lut3_I1_O)        0.150     5.348 r  instAdc/led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           3.830     9.178    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.706    12.883 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    12.883    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -12.883    
  -------------------------------------------------------------------
                         slack                              99986.984    

Slack (MET) :             99987.047ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[4]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        12.725ns  (logic 5.096ns (40.050%)  route 7.629ns (59.950%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.798     5.362    instAdc/sw_IBUF[2]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.124     5.486 r  instAdc/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.830     9.316    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    12.825 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.825    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -12.825    
  -------------------------------------------------------------------
                         slack                              99987.047    

Slack (MET) :             99987.070ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[3]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        12.705ns  (logic 5.333ns (41.975%)  route 7.372ns (58.025%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.507     5.070    instAdc/sw_IBUF[2]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.152     5.222 r  instAdc/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.865     9.088    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.717    12.805 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.805    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -12.805    
  -------------------------------------------------------------------
                         slack                              99987.070    

Slack (MET) :             99987.312ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[9]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        12.461ns  (logic 5.292ns (42.469%)  route 7.169ns (57.531%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.549     5.113    instAdc/sw_IBUF[2]
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.116     5.229 r  instAdc/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.620     8.849    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         3.712    12.561 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000    12.561    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -12.561    
  -------------------------------------------------------------------
                         slack                              99987.312    

Slack (MET) :             99987.414ns  (required time - arrival time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[10]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            100000.000ns  (extern_clk rise@100000.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        12.354ns  (logic 5.113ns (41.389%)  route 7.241ns (58.611%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          3.634     5.198    instAdc/sw_IBUF[2]
    SLICE_X33Y67         LUT3 (Prop_lut3_I1_O)        0.124     5.322 r  instAdc/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.607     8.928    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         3.525    12.454 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000    12.454    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                  100000.000 100000.000 r  
                         ideal clock network latency
                                                      0.000 100000.000    
                         clock pessimism              0.000 100000.000    
                         clock uncertainty           -0.025 99999.977    
                         output delay                -0.100 99999.875    
  -------------------------------------------------------------------
                         required time                      99999.875    
                         arrival time                         -12.454    
  -------------------------------------------------------------------
                         slack                              99987.414    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.015ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[14]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 1.493ns (38.888%)  route 2.347ns (61.112%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.412     1.744    instAdc/sw_IBUF[2]
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.789 r  instAdc/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.935     2.723    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.940 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.940    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           3.940    
  -------------------------------------------------------------------
                         slack                                  4.015    

Slack (MET) :             4.186ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[15]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 1.570ns (39.144%)  route 2.441ns (60.856%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.412     1.744    instAdc/sw_IBUF[2]
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.049     1.793 r  instAdc/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.029     2.822    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.289     4.111 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.111    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.111    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.188ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[1]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 1.507ns (37.563%)  route 2.506ns (62.437%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.514     1.846    instAdc/sw_IBUF[2]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.891 r  instAdc/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.991     2.882    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.113 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.113    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.113    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.252ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[13]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.544ns (37.879%)  route 2.533ns (62.121%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.545     1.877    instAdc/sw_IBUF[2]
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.042     1.919 r  instAdc/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.987     2.906    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.270     4.177 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.177    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.177    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.252ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[12]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.496ns (36.689%)  route 2.581ns (63.311%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.545     1.877    instAdc/sw_IBUF[2]
    SLICE_X33Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.922 r  instAdc/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.036     2.958    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     4.177 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     4.177    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.177    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.436ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[2]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 1.479ns (34.708%)  route 2.782ns (65.292%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.504     1.835    instAdc/sw_IBUF[2]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.880 r  instAdc/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.279     3.159    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     4.361 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.361    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.361    
  -------------------------------------------------------------------
                         slack                                  4.436    

Slack (MET) :             4.481ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[10]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.503ns (34.909%)  route 2.803ns (65.091%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.548     1.880    instAdc/sw_IBUF[2]
    SLICE_X33Y67         LUT3 (Prop_lut3_I1_O)        0.045     1.925 r  instAdc/led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.255     3.179    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     4.406 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.406    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.406    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.502ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[9]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.327ns  (logic 1.555ns (35.940%)  route 2.772ns (64.060%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.522     1.854    instAdc/sw_IBUF[2]
    SLICE_X30Y67         LUT3 (Prop_lut3_I1_O)        0.048     1.902 r  instAdc/led_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.250     3.152    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.275     4.427 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.427    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.427    
  -------------------------------------------------------------------
                         slack                                  4.502    

Slack (MET) :             4.588ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[3]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.413ns  (logic 1.552ns (35.168%)  route 2.861ns (64.832%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.504     1.835    instAdc/sw_IBUF[2]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.043     1.878 r  instAdc/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.357     3.236    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.277     4.513 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.513    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.513    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.594ns  (arrival time - required time)
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            led[4]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             extern_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            0.000ns  (extern_clk rise@0.000ns - extern_clk rise@0.000ns)
  Data Path Delay:        4.419ns  (logic 1.486ns (33.638%)  route 2.933ns (66.362%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)
  Input Delay:            0.100ns
  Output Delay:           0.100ns
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 r  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.602     1.934    instAdc/sw_IBUF[2]
    SLICE_X28Y68         LUT3 (Prop_lut3_I1_O)        0.045     1.979 r  instAdc/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.330     3.309    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     4.519 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.519    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         clock pessimism              0.000     0.000    
                         clock uncertainty            0.025     0.025    
                         output delay                -0.100    -0.075    
  -------------------------------------------------------------------
                         required time                          0.075    
                         arrival time                           4.519    
  -------------------------------------------------------------------
                         slack                                  4.594    






---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.658ns  (required time - arrival time)
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataIn_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.305ns  (logic 1.080ns (25.089%)  route 3.225ns (74.911%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.060ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.539     5.060    clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     5.516 r  counter_reg[1]/Q
                         net (fo=22, routed)          1.999     7.514    counter_reg[1]
    SLICE_X30Y66         LUT2 (Prop_lut2_I1_O)        0.152     7.666 f  dataIn[1]_i_4/O
                         net (fo=2, routed)           0.525     8.191    dataIn[1]_i_4_n_0
    SLICE_X28Y66         LUT6 (Prop_lut6_I3_O)        0.348     8.539 f  dataIn[2]_i_2/O
                         net (fo=1, routed)           0.701     9.241    dataIn[2]_i_2_n_0
    SLICE_X29Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.365 r  dataIn[2]_i_1/O
                         net (fo=1, routed)           0.000     9.365    dataIn[2]_i_1_n_0
    SLICE_X29Y66         FDRE                                         r  dataIn_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  dataIn_reg[2]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X29Y66         FDRE (Setup_fdre_C_D)        0.029    15.023    dataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  5.658    

Slack (MET) :             5.688ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataIn_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.828ns (20.476%)  route 3.216ns (79.524%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.536     5.057    clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     5.513 f  counter_reg[26]/Q
                         net (fo=3, routed)           1.149     6.662    counter_reg__0[26]
    SLICE_X30Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.786 f  doOutLatch[15]_i_4/O
                         net (fo=1, routed)           0.802     7.588    doOutLatch[15]_i_4_n_0
    SLICE_X30Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.712 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.660     8.372    doOutLatch[15]_i_2_n_0
    SLICE_X29Y66         LUT4 (Prop_lut4_I0_O)        0.124     8.496 r  dataIn[6]_i_1/O
                         net (fo=6, routed)           0.604     9.101    dataIn[6]_i_1_n_0
    SLICE_X29Y66         FDRE                                         r  dataIn_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.430    14.771    clk_IBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  dataIn_reg[2]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X29Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.789    dataIn_reg[2]
  -------------------------------------------------------------------
                         required time                         14.789    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  5.688    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doOutLatch_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.553%)  route 3.201ns (79.447%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.536     5.057    clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     5.513 f  counter_reg[26]/Q
                         net (fo=3, routed)           1.149     6.662    counter_reg__0[26]
    SLICE_X30Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.786 f  doOutLatch[15]_i_4/O
                         net (fo=1, routed)           0.802     7.588    doOutLatch[15]_i_4_n_0
    SLICE_X30Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.712 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.668     8.380    doOutLatch[15]_i_2_n_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.124     8.504 r  doOutLatch[15]_i_1/O
                         net (fo=16, routed)          0.581     9.086    doOutLatch
    SLICE_X29Y67         FDRE                                         r  doOutLatch_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.429    14.770    clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  doOutLatch_reg[0]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X29Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.788    doOutLatch_reg[0]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doOutLatch_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.553%)  route 3.201ns (79.447%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.536     5.057    clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     5.513 f  counter_reg[26]/Q
                         net (fo=3, routed)           1.149     6.662    counter_reg__0[26]
    SLICE_X30Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.786 f  doOutLatch[15]_i_4/O
                         net (fo=1, routed)           0.802     7.588    doOutLatch[15]_i_4_n_0
    SLICE_X30Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.712 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.668     8.380    doOutLatch[15]_i_2_n_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.124     8.504 r  doOutLatch[15]_i_1/O
                         net (fo=16, routed)          0.581     9.086    doOutLatch
    SLICE_X29Y67         FDRE                                         r  doOutLatch_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.429    14.770    clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  doOutLatch_reg[12]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X29Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.788    doOutLatch_reg[12]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doOutLatch_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.553%)  route 3.201ns (79.447%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.536     5.057    clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     5.513 f  counter_reg[26]/Q
                         net (fo=3, routed)           1.149     6.662    counter_reg__0[26]
    SLICE_X30Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.786 f  doOutLatch[15]_i_4/O
                         net (fo=1, routed)           0.802     7.588    doOutLatch[15]_i_4_n_0
    SLICE_X30Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.712 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.668     8.380    doOutLatch[15]_i_2_n_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.124     8.504 r  doOutLatch[15]_i_1/O
                         net (fo=16, routed)          0.581     9.086    doOutLatch
    SLICE_X29Y67         FDRE                                         r  doOutLatch_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.429    14.770    clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  doOutLatch_reg[8]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X29Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.788    doOutLatch_reg[8]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.702ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doOutLatch_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 0.828ns (20.553%)  route 3.201ns (79.447%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.536     5.057    clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     5.513 f  counter_reg[26]/Q
                         net (fo=3, routed)           1.149     6.662    counter_reg__0[26]
    SLICE_X30Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.786 f  doOutLatch[15]_i_4/O
                         net (fo=1, routed)           0.802     7.588    doOutLatch[15]_i_4_n_0
    SLICE_X30Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.712 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.668     8.380    doOutLatch[15]_i_2_n_0
    SLICE_X29Y67         LUT4 (Prop_lut4_I0_O)        0.124     8.504 r  doOutLatch[15]_i_1/O
                         net (fo=16, routed)          0.581     9.086    doOutLatch
    SLICE_X29Y67         FDRE                                         r  doOutLatch_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.429    14.770    clk_IBUF_BUFG
    SLICE_X29Y67         FDRE                                         r  doOutLatch_reg[9]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X29Y67         FDRE (Setup_fdre_C_CE)      -0.205    14.788    doOutLatch_reg[9]
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -9.086    
  -------------------------------------------------------------------
                         slack                                  5.702    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 instTx/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.890ns (24.009%)  route 2.817ns (75.991%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.549     5.070    instTx/clk_IBUF_BUFG
    SLICE_X10Y66         FDRE                                         r  instTx/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  instTx/counter_reg[7]/Q
                         net (fo=3, routed)           1.008     6.596    instTx/counter_reg[7]
    SLICE_X11Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  instTx/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.433     7.153    instTx/counter[0]_i_5__0_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I1_O)        0.124     7.277 r  instTx/counter[0]_i_3/O
                         net (fo=1, routed)           0.444     7.721    instTx/counter[0]_i_3_n_0
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  instTx/counter[0]_i_1__1/O
                         net (fo=14, routed)          0.932     8.777    instTx/counter[0]_i_1__1_n_0
    SLICE_X10Y68         FDRE                                         r  instTx/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.431    14.772    instTx/clk_IBUF_BUFG
    SLICE_X10Y68         FDRE                                         r  instTx/counter_reg[12]/C
                         clock pessimism              0.271    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X10Y68         FDRE (Setup_fdre_C_R)       -0.524    14.484    instTx/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.707ns  (required time - arrival time)
  Source:                 instTx/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.707ns  (logic 0.890ns (24.009%)  route 2.817ns (75.991%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.549     5.070    instTx/clk_IBUF_BUFG
    SLICE_X10Y66         FDRE                                         r  instTx/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDRE (Prop_fdre_C_Q)         0.518     5.588 r  instTx/counter_reg[7]/Q
                         net (fo=3, routed)           1.008     6.596    instTx/counter_reg[7]
    SLICE_X11Y66         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  instTx/counter[0]_i_5__0/O
                         net (fo=1, routed)           0.433     7.153    instTx/counter[0]_i_5__0_n_0
    SLICE_X11Y66         LUT6 (Prop_lut6_I1_O)        0.124     7.277 r  instTx/counter[0]_i_3/O
                         net (fo=1, routed)           0.444     7.721    instTx/counter[0]_i_3_n_0
    SLICE_X9Y66          LUT6 (Prop_lut6_I5_O)        0.124     7.845 r  instTx/counter[0]_i_1__1/O
                         net (fo=14, routed)          0.932     8.777    instTx/counter[0]_i_1__1_n_0
    SLICE_X10Y68         FDRE                                         r  instTx/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.431    14.772    instTx/clk_IBUF_BUFG
    SLICE_X10Y68         FDRE                                         r  instTx/counter_reg[13]/C
                         clock pessimism              0.271    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X10Y68         FDRE (Setup_fdre_C_R)       -0.524    14.484    instTx/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.484    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  5.707    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dataIn_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.968ns  (logic 0.828ns (20.867%)  route 3.140ns (79.133%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.057ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.536     5.057    clk_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.456     5.513 f  counter_reg[26]/Q
                         net (fo=3, routed)           1.149     6.662    counter_reg__0[26]
    SLICE_X30Y74         LUT4 (Prop_lut4_I0_O)        0.124     6.786 f  doOutLatch[15]_i_4/O
                         net (fo=1, routed)           0.802     7.588    doOutLatch[15]_i_4_n_0
    SLICE_X30Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.712 f  doOutLatch[15]_i_2/O
                         net (fo=3, routed)           0.660     8.372    doOutLatch[15]_i_2_n_0
    SLICE_X29Y66         LUT4 (Prop_lut4_I0_O)        0.124     8.496 r  dataIn[6]_i_1/O
                         net (fo=6, routed)           0.528     9.025    dataIn[6]_i_1_n_0
    SLICE_X31Y66         FDRE                                         r  dataIn_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.428    14.769    clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  dataIn_reg[5]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X31Y66         FDRE (Setup_fdre_C_CE)      -0.205    14.787    dataIn_reg[5]
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                          -9.025    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.793ns  (required time - arrival time)
  Source:                 instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/RsTx_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.185ns  (logic 2.702ns (64.559%)  route 1.483ns (35.441%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.109ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.588     5.109    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y26         FIFO18E1 (Prop_fifo18e1_RDCLK_DO[3])
                                                      2.454     7.563 r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DO[3]
                         net (fo=1, routed)           1.031     8.595    instTx/FIFO_SYNC_MACRO_inst/DO[3]
    SLICE_X8Y66          LUT6 (Prop_lut6_I5_O)        0.124     8.719 r  instTx/FIFO_SYNC_MACRO_inst/RsTx_i_3/O
                         net (fo=1, routed)           0.452     9.171    instTx/FIFO_SYNC_MACRO_inst/RsTx_i_3_n_0
    SLICE_X8Y66          LUT6 (Prop_lut6_I0_O)        0.124     9.295 r  instTx/FIFO_SYNC_MACRO_inst/RsTx_i_2/O
                         net (fo=1, routed)           0.000     9.295    instTx/FIFO_SYNC_MACRO_inst_n_3
    SLICE_X8Y66          FDRE                                         r  instTx/RsTx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.433    14.774    instTx/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  instTx/RsTx_reg/C
                         clock pessimism              0.272    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X8Y66          FDRE (Setup_fdre_C_D)        0.077    15.088    instTx/RsTx_reg
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  5.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 dataIn_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.141ns (34.589%)  route 0.267ns (65.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X29Y66         FDRE                                         r  dataIn_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  dataIn_reg[2]/Q
                         net (fo=1, routed)           0.267     1.847    instTx/FIFO_SYNC_MACRO_inst/Q[2]
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.869     1.997    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[2])
                                                      0.296     1.815    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 dataIn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.141ns (32.436%)  route 0.294ns (67.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  dataIn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  dataIn_reg[5]/Q
                         net (fo=2, routed)           0.294     1.874    instTx/FIFO_SYNC_MACRO_inst/Q[4]
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.869     1.997    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[4])
                                                      0.296     1.815    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 dataIn_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.164ns (36.547%)  route 0.285ns (63.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X30Y66         FDRE                                         r  dataIn_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  dataIn_reg[6]/Q
                         net (fo=1, routed)           0.285     1.888    instTx/FIFO_SYNC_MACRO_inst/Q[5]
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.869     1.997    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[6])
                                                      0.296     1.815    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 dataIn_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.202%)  route 0.311ns (68.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.557     1.440    clk_IBUF_BUFG
    SLICE_X29Y65         FDRE                                         r  dataIn_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y65         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  dataIn_reg[3]/Q
                         net (fo=1, routed)           0.311     1.892    instTx/FIFO_SYNC_MACRO_inst/Q[3]
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.869     1.997    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[3])
                                                      0.296     1.815    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dataIn_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.141ns (28.475%)  route 0.354ns (71.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X31Y66         FDRE                                         r  dataIn_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  dataIn_reg[5]/Q
                         net (fo=2, routed)           0.354     1.934    instTx/FIFO_SYNC_MACRO_inst/Q[4]
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.869     1.997    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[5])
                                                      0.296     1.815    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 instTx/fifoResetCount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/RST_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.964%)  route 0.076ns (29.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.557     1.440    instTx/clk_IBUF_BUFG
    SLICE_X9Y68          FDRE                                         r  instTx/fifoResetCount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  instTx/fifoResetCount_reg[3]/Q
                         net (fo=5, routed)           0.076     1.657    instTx/fifoResetCount_reg[3]
    SLICE_X8Y68          LUT3 (Prop_lut3_I1_O)        0.045     1.702 r  instTx/RST_i_1/O
                         net (fo=1, routed)           0.000     1.702    instTx/RST_i_1_n_0
    SLICE_X8Y68          FDRE                                         r  instTx/RST_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.824     1.952    instTx/clk_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  instTx/RST_reg/C
                         clock pessimism             -0.499     1.453    
    SLICE_X8Y68          FDRE (Hold_fdre_C_D)         0.121     1.574    instTx/RST_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 dataIn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.141ns (27.177%)  route 0.378ns (72.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  dataIn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  dataIn_reg[1]/Q
                         net (fo=1, routed)           0.378     1.958    instTx/FIFO_SYNC_MACRO_inst/Q[1]
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.869     1.997    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[1])
                                                      0.296     1.815    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 instHex/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instHex/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (56.988%)  route 0.140ns (43.012%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.552     1.435    instHex/clk_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  instHex/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  instHex/counter_reg[16]/Q
                         net (fo=4, routed)           0.140     1.717    instHex/counter_reg[16]
    SLICE_X34Y68         LUT5 (Prop_lut5_I3_O)        0.045     1.762 r  instHex/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.762    instHex/state[0]_i_1_n_0
    SLICE_X34Y68         FDRE                                         r  instHex/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.819     1.947    instHex/clk_IBUF_BUFG
    SLICE_X34Y68         FDRE                                         r  instHex/state_reg[0]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X34Y68         FDRE (Hold_fdre_C_D)         0.121     1.571    instHex/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 instHex/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instHex/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.641%)  route 0.142ns (43.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.552     1.435    instHex/clk_IBUF_BUFG
    SLICE_X35Y69         FDRE                                         r  instHex/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y69         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  instHex/counter_reg[16]/Q
                         net (fo=4, routed)           0.142     1.719    instHex/counter_reg[16]
    SLICE_X34Y68         LUT6 (Prop_lut6_I4_O)        0.045     1.764 r  instHex/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.764    instHex/state[1]_i_1_n_0
    SLICE_X34Y68         FDRE                                         r  instHex/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.819     1.947    instHex/clk_IBUF_BUFG
    SLICE_X34Y68         FDRE                                         r  instHex/state_reg[1]/C
                         clock pessimism             -0.497     1.450    
    SLICE_X34Y68         FDRE (Hold_fdre_C_D)         0.120     1.570    instHex/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 dataIn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
                            (rising edge-triggered cell FIFO18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.164ns (28.809%)  route 0.405ns (71.191%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.556     1.439    clk_IBUF_BUFG
    SLICE_X30Y66         FDRE                                         r  dataIn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y66         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  dataIn_reg[0]/Q
                         net (fo=1, routed)           0.405     2.008    instTx/FIFO_SYNC_MACRO_inst/Q[0]
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/DI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.869     1.997    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.478     1.519    
    RAMB18_X0Y26         FIFO18E1 (Hold_fifo18e1_WRCLK_DI[0])
                                                      0.296     1.815    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK       n/a            4.000         10.000      6.000      XADC_X0Y0      instAdc/xadc_inst/DCLK
Min Period        n/a     FIFO18E1/RDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26   instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
Min Period        n/a     FIFO18E1/WRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26   instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
Min Period        n/a     BUFG/I          n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X34Y71   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X34Y71   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X34Y71   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X34Y71   FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X31Y71   counter_reg[0]/C
Min Period        n/a     FDRE/C          n/a            1.000         10.000      9.000      SLICE_X31Y73   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X31Y71   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X31Y71   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X34Y71   FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X31Y71   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.500         5.000       4.500      SLICE_X31Y71   counter_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.549ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.906ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.549ns  (required time - arrival time)
  Source:                 instTx/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.067ns  (logic 0.518ns (48.567%)  route 0.549ns (51.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.813ns = ( 14.813 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.546     5.067    instTx/clk_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  instTx/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.518     5.585 f  instTx/RST_reg/Q
                         net (fo=3, routed)           0.549     6.133    instTx/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y26         FIFO18E1                                     f  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.472    14.813    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RDCLK
                         clock pessimism              0.272    15.085    
                         clock uncertainty           -0.035    15.050    
    RAMB18_X0Y26         FIFO18E1 (Recov_fifo18e1_RDCLK_RST)
                                                     -2.368    12.682    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -6.133    
  -------------------------------------------------------------------
                         slack                                  6.549    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.906ns  (arrival time - required time)
  Source:                 instTx/RST_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.668%)  route 0.212ns (56.332%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.557     1.440    instTx/clk_IBUF_BUFG
    SLICE_X8Y68          FDRE                                         r  instTx/RST_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y68          FDRE (Prop_fdre_C_Q)         0.164     1.604 f  instTx/RST_reg/Q
                         net (fo=3, routed)           0.212     1.816    instTx/FIFO_SYNC_MACRO_inst/RST
    RAMB18_X0Y26         FIFO18E1                                     f  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/RST
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.869     1.997    instTx/FIFO_SYNC_MACRO_inst/clk_IBUF_BUFG
    RAMB18_X0Y26         FIFO18E1                                     r  instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl/WRCLK
                         clock pessimism             -0.498     1.499    
    RAMB18_X0Y26         FIFO18E1 (Remov_fifo18e1_WRCLK_RST)
                                                     -0.589     0.910    instTx/FIFO_SYNC_MACRO_inst/genblk5_0.fifo_18_bl.fifo_18_bl
  -------------------------------------------------------------------
                         required time                         -0.910    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.906    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  extern_clk

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instHex/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.676ns  (logic 4.410ns (37.768%)  route 7.266ns (62.232%))
  Logic Levels:           4  (LUT2=1 LUT6=2 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.541     5.062    instHex/clk_IBUF_BUFG
    SLICE_X34Y68         FDRE                                         r  instHex/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.518     5.580 f  instHex/state_reg[1]/Q
                         net (fo=30, routed)          1.763     7.343    instHex/state_reg_n_0_[1]
    SLICE_X36Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.467 f  instHex/an_OBUF[0]_inst_i_1/O
                         net (fo=2, routed)           0.827     8.294    instHex/an_OBUF[0]
    SLICE_X31Y63         LUT6 (Prop_lut6_I1_O)        0.124     8.418 r  instHex/seg_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.634     9.052    instHex/seg_OBUF[4]_inst_i_2_n_0
    SLICE_X31Y64         LUT6 (Prop_lut6_I0_O)        0.124     9.176 r  instHex/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.042    13.218    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.738 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.738    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instAdc/xadc_inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.481ns  (logic 5.085ns (44.296%)  route 6.395ns (55.704%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.534     5.055    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[5])
                                                      1.214     6.269 r  instAdc/xadc_inst/DO[5]
                         net (fo=2, routed)           1.854     8.123    instAdc/D[5]
    SLICE_X28Y68         LUT3 (Prop_lut3_I2_O)        0.154     8.277 r  instAdc/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.541    12.818    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.717    16.536 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.536    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instHex/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.022ns  (logic 4.270ns (38.745%)  route 6.751ns (61.255%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.541     5.062    instHex/clk_IBUF_BUFG
    SLICE_X34Y68         FDRE                                         r  instHex/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y68         FDRE (Prop_fdre_C_Q)         0.518     5.580 f  instHex/state_reg[1]/Q
                         net (fo=30, routed)          1.716     7.296    instHex/state_reg_n_0_[1]
    SLICE_X31Y63         LUT6 (Prop_lut6_I0_O)        0.124     7.420 r  instHex/seg_OBUF[5]_inst_i_5/O
                         net (fo=1, routed)           0.811     8.232    instHex/seg_OBUF[5]_inst_i_5_n_0
    SLICE_X31Y64         LUT4 (Prop_lut4_I3_O)        0.124     8.356 r  instHex/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.223    12.579    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.084 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.084    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 doOutLatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.016ns  (logic 4.609ns (41.834%)  route 6.408ns (58.166%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  doOutLatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  doOutLatch_reg[6]/Q
                         net (fo=11, routed)          1.541     7.026    instHex/Q[6]
    SLICE_X31Y66         LUT5 (Prop_lut5_I2_O)        0.322     7.348 f  instHex/seg_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.795     8.143    instHex/seg_OBUF[3]_inst_i_5_n_0
    SLICE_X33Y66         LUT4 (Prop_lut4_I3_O)        0.332     8.475 r  instHex/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.071    12.547    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.082 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.082    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instAdc/xadc_inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.991ns  (logic 4.842ns (44.054%)  route 6.149ns (55.946%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.534     5.055    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[8])
                                                      1.214     6.269 r  instAdc/xadc_inst/DO[8]
                         net (fo=2, routed)           1.593     7.862    instAdc/D[8]
    SLICE_X30Y67         LUT3 (Prop_lut3_I2_O)        0.124     7.986 r  instAdc/led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.556    12.542    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    16.046 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    16.046    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instAdc/xadc_inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[6]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.965ns  (logic 4.844ns (44.180%)  route 6.121ns (55.820%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.534     5.055    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[6])
                                                      1.214     6.269 r  instAdc/xadc_inst/DO[6]
                         net (fo=2, routed)           1.525     7.794    instAdc/D[6]
    SLICE_X28Y68         LUT3 (Prop_lut3_I2_O)        0.124     7.918 r  instAdc/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.595    12.513    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    16.020 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.020    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instAdc/xadc_inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.872ns  (logic 5.039ns (46.348%)  route 5.833ns (53.652%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.534     5.055    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[0])
                                                      1.214     6.269 r  instAdc/xadc_inst/DO[0]
                         net (fo=2, routed)           1.285     7.554    instAdc/D[0]
    SLICE_X28Y68         LUT3 (Prop_lut3_I2_O)        0.118     7.672 r  instAdc/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.548    12.220    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    15.926 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.926    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instAdc/xadc_inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.848ns  (logic 5.072ns (46.753%)  route 5.776ns (53.247%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.534     5.055    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[7])
                                                      1.214     6.269 r  instAdc/xadc_inst/DO[7]
                         net (fo=2, routed)           1.375     7.643    instAdc/D[7]
    SLICE_X28Y68         LUT3 (Prop_lut3_I2_O)        0.149     7.792 r  instAdc/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.402    12.194    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.709    15.903 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    15.903    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 doOutLatch_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.797ns  (logic 4.371ns (40.488%)  route 6.425ns (59.512%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  doOutLatch_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  doOutLatch_reg[7]/Q
                         net (fo=11, routed)          1.481     6.966    instHex/Q[7]
    SLICE_X32Y64         LUT6 (Prop_lut6_I5_O)        0.297     7.263 r  instHex/seg_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.670     7.933    instHex/seg_OBUF[6]_inst_i_2_n_0
    SLICE_X32Y64         LUT4 (Prop_lut4_I0_O)        0.124     8.057 r  instHex/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.274    12.331    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.863 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.863    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 doOutLatch_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.677ns  (logic 4.766ns (44.638%)  route 5.911ns (55.362%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -5.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.545     5.066    clk_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  doOutLatch_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.419     5.485 r  doOutLatch_reg[6]/Q
                         net (fo=11, routed)          1.541     7.026    instHex/Q[6]
    SLICE_X31Y66         LUT4 (Prop_lut4_I1_O)        0.296     7.322 r  instHex/seg_OBUF[2]_inst_i_5/O
                         net (fo=1, routed)           0.304     7.626    instHex/seg_OBUF[2]_inst_i_5_n_0
    SLICE_X31Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.750 r  instHex/seg_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.750    instHex/seg_OBUF[2]_inst_i_3_n_0
    SLICE_X31Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     7.967 r  instHex/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.066    12.033    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.710    15.743 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.743    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instTx/RsTx_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RsTx
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.383ns (60.357%)  route 0.908ns (39.643%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.442ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.559     1.442    instTx/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  instTx/RsTx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y66          FDRE (Prop_fdre_C_Q)         0.164     1.606 r  instTx/RsTx_reg/Q
                         net (fo=1, routed)           0.908     2.514    RsTx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.733 r  RsTx_OBUF_inst/O
                         net (fo=0)                   0.000     3.733    RsTx
    A18                                                               r  RsTx (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instDa2/dina_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[1]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.358ns (54.711%)  route 1.124ns (45.289%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.551     1.434    instDa2/clk_IBUF_BUFG
    SLICE_X33Y71         FDRE                                         r  instDa2/dina_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  instDa2/dina_reg/Q
                         net (fo=1, routed)           1.124     2.699    JA_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.217     3.916 r  JA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.916    JA[1]
    L2                                                                r  JA[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 dataB_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 1.405ns (55.123%)  route 1.144ns (44.877%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  dataB_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  dataB_reg[8]/Q
                         net (fo=3, routed)           0.108     1.686    instAdc/dataB_reg[4]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.731 r  instAdc/led_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           1.036     2.767    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         1.219     3.986 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.986    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instDa2/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[3]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.593ns  (logic 1.332ns (51.367%)  route 1.261ns (48.633%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.551     1.434    instDa2/clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  instDa2/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  instDa2/sclk_reg/Q
                         net (fo=1, routed)           1.261     2.836    JA_OBUF[3]
    G2                   OBUF (Prop_obuf_I_O)         1.191     4.028 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.028    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 dataB_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.604ns  (logic 1.457ns (55.974%)  route 1.146ns (44.026%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  dataB_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  dataB_reg[9]/Q
                         net (fo=3, routed)           0.159     1.737    instAdc/dataB_reg[5]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.046     1.783 r  instAdc/led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.987     2.771    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         1.270     4.041 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     4.041    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instDa2/dinb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[2]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.606ns  (logic 1.350ns (51.820%)  route 1.255ns (48.180%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.553     1.436    instDa2/clk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  instDa2/dinb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  instDa2/dinb_reg/Q
                         net (fo=1, routed)           1.255     2.833    JA_OBUF[2]
    J2                   OBUF (Prop_obuf_I_O)         1.209     4.042 r  JA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.042    JA[2]
    J2                                                                r  JA[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 dataB_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[14]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.642ns  (logic 1.402ns (53.091%)  route 1.239ns (46.909%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  dataB_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  dataB_reg[10]/Q
                         net (fo=3, routed)           0.304     1.883    instAdc/dataB_reg[6]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.928 r  instAdc/led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.935     2.862    led_OBUF[14]
    P1                   OBUF (Prop_obuf_I_O)         1.216     4.079 r  led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     4.079    led[14]
    P1                                                                r  led[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 dataA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.704ns  (logic 1.417ns (52.385%)  route 1.288ns (47.615%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.436ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X29Y69         FDRE                                         r  dataA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y69         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  dataA_reg[5]/Q
                         net (fo=3, routed)           0.296     1.874    instAdc/dataA_reg[1]
    SLICE_X28Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.919 r  instAdc/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.991     2.910    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     4.140 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.140    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 instDa2/sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[0]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.392ns (51.223%)  route 1.326ns (48.777%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.551     1.434    instDa2/clk_IBUF_BUFG
    SLICE_X32Y71         FDRE                                         r  instDa2/sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  instDa2/sync_reg/Q
                         net (fo=2, routed)           0.276     1.852    instDa2/sync
    SLICE_X36Y73         LUT1 (Prop_lut1_I0_O)        0.045     1.897 r  instDa2/JA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.049     2.946    JA_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     4.152 r  JA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.152    JA[0]
    J1                                                                r  JA[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    

Slack:                    inf
  Source:                 dataB_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.750ns  (logic 1.475ns (53.655%)  route 1.274ns (46.345%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.100ns
  Clock Path Skew:        -1.437ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X32Y68         FDRE                                         r  dataB_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y68         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  dataB_reg[11]/Q
                         net (fo=3, routed)           0.245     1.823    instAdc/dataB_reg[7]
    SLICE_X33Y68         LUT3 (Prop_lut3_I0_O)        0.045     1.868 r  instAdc/led_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.029     2.898    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         1.289     4.187 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000     4.187    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

                         ideal clock network latency
                                                      0.000     0.000    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  extern_clk
  To Clock:  sys_clk_pin

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            instAdc/xadc_inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.926ns  (logic 1.603ns (27.048%)  route 4.323ns (72.952%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.100ns
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    V17                                               0.000     0.100 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.100    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.553 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.710     4.263    instAdc/sw_IBUF[0]
    SLICE_X12Y49         LUT2 (Prop_lut2_I0_O)        0.150     4.413 r  instAdc/xadc_inst_i_1/O
                         net (fo=1, routed)           1.613     6.026    instAdc/xadc_inst_i_1_n_0
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.420     4.761    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK

Slack:                    inf
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            instAdc/xadc_inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.628ns  (logic 1.588ns (28.213%)  route 4.040ns (71.787%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.100ns
  Clock Path Skew:        4.761ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.761ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.564 f  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          2.549     4.113    instAdc/sw_IBUF[2]
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.124     4.237 r  instAdc/xadc_inst_i_2/O
                         net (fo=1, routed)           1.491     5.728    instAdc/xadc_inst_i_2_n_0
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         1.420     4.761    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            instAdc/xadc_inst/DADDR[0]
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.963ns  (logic 0.274ns (13.974%)  route 1.689ns (86.026%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    V16                                               0.000     0.100 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.100    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.329 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           1.031     1.360    instAdc/sw_IBUF[1]
    SLICE_X12Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.405 r  instAdc/xadc_inst_i_2/O
                         net (fo=1, routed)           0.658     2.063    instAdc/xadc_inst_i_2_n_0
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.815     1.942    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK

Slack:                    inf
  Source:                 sw[2]
                            (input port clocked by extern_clk  {rise@0.000ns fall@50000.000ns period=100000.000ns})
  Destination:            instAdc/xadc_inst/DADDR[3]
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.143ns  (logic 0.280ns (13.058%)  route 1.863ns (86.942%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Input Delay:            0.100ns
  Clock Path Skew:        1.942ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock extern_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                  0.100     0.100    
    W16                                               0.000     0.100 f  sw[2] (IN)
                         net (fo=0)                   0.000     0.100    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.332 f  sw_IBUF[2]_inst/O
                         net (fo=18, routed)          1.129     1.461    instAdc/sw_IBUF[2]
    SLICE_X12Y49         LUT2 (Prop_lut2_I1_O)        0.048     1.509 r  instAdc/xadc_inst_i_1/O
                         net (fo=1, routed)           0.734     2.243    instAdc/xadc_inst_i_1_n_0
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=145, routed)         0.815     1.942    instAdc/clk_IBUF_BUFG
    XADC_X0Y0            XADC                                         r  instAdc/xadc_inst/DCLK





