-- generated by newgenasym Wed Aug 23 18:37:05 2017

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity si7236 is
    port (    
	D1A:       INOUT  STD_LOGIC;    
	D1B:       INOUT  STD_LOGIC;    
	D2A:       INOUT  STD_LOGIC;    
	D2B:       INOUT  STD_LOGIC;    
	G1:        INOUT  STD_LOGIC;    
	G2:        INOUT  STD_LOGIC;    
	S1:        INOUT  STD_LOGIC;    
	S2:        INOUT  STD_LOGIC);
end si7236;
