{
  "module_name": "clk-mt2701-bdp.c",
  "hash_id": "4ac158029239a3827c9621e6f3c2c9ca8eab778852cc668f3d18ac006af06fdd",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt2701-bdp.c",
  "human_readable_source": "\n \n\n#include <linux/clk-provider.h>\n#include <linux/platform_device.h>\n\n#include \"clk-mtk.h\"\n#include \"clk-gate.h\"\n\n#include <dt-bindings/clock/mt2701-clk.h>\n\nstatic const struct mtk_gate_regs bdp0_cg_regs = {\n\t.set_ofs = 0x0104,\n\t.clr_ofs = 0x0108,\n\t.sta_ofs = 0x0100,\n};\n\nstatic const struct mtk_gate_regs bdp1_cg_regs = {\n\t.set_ofs = 0x0114,\n\t.clr_ofs = 0x0118,\n\t.sta_ofs = 0x0110,\n};\n\n#define GATE_BDP0(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &bdp0_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\n#define GATE_BDP1(_id, _name, _parent, _shift)\t\t\t\\\n\tGATE_MTK(_id, _name, _parent, &bdp1_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\nstatic const struct mtk_gate bdp_clks[] = {\n\tGATE_BDP0(CLK_BDP_BRG_BA, \"brg_baclk\", \"mm_sel\", 0),\n\tGATE_BDP0(CLK_BDP_BRG_DRAM, \"brg_dram\", \"mm_sel\", 1),\n\tGATE_BDP0(CLK_BDP_LARB_DRAM, \"larb_dram\", \"mm_sel\", 2),\n\tGATE_BDP0(CLK_BDP_WR_VDI_PXL, \"wr_vdi_pxl\", \"hdmi_0_deep340m\", 3),\n\tGATE_BDP0(CLK_BDP_WR_VDI_DRAM, \"wr_vdi_dram\", \"mm_sel\", 4),\n\tGATE_BDP0(CLK_BDP_WR_B, \"wr_bclk\", \"mm_sel\", 5),\n\tGATE_BDP0(CLK_BDP_DGI_IN, \"dgi_in\", \"dpi1_sel\", 6),\n\tGATE_BDP0(CLK_BDP_DGI_OUT, \"dgi_out\", \"dpi1_sel\", 7),\n\tGATE_BDP0(CLK_BDP_FMT_MAST_27, \"fmt_mast_27\", \"dpi1_sel\", 8),\n\tGATE_BDP0(CLK_BDP_FMT_B, \"fmt_bclk\", \"mm_sel\", 9),\n\tGATE_BDP0(CLK_BDP_OSD_B, \"osd_bclk\", \"mm_sel\", 10),\n\tGATE_BDP0(CLK_BDP_OSD_DRAM, \"osd_dram\", \"mm_sel\", 11),\n\tGATE_BDP0(CLK_BDP_OSD_AGENT, \"osd_agent\", \"osd_sel\", 12),\n\tGATE_BDP0(CLK_BDP_OSD_PXL, \"osd_pxl\", \"dpi1_sel\", 13),\n\tGATE_BDP0(CLK_BDP_RLE_B, \"rle_bclk\", \"mm_sel\", 14),\n\tGATE_BDP0(CLK_BDP_RLE_AGENT, \"rle_agent\", \"mm_sel\", 15),\n\tGATE_BDP0(CLK_BDP_RLE_DRAM, \"rle_dram\", \"mm_sel\", 16),\n\tGATE_BDP0(CLK_BDP_F27M, \"f27m\", \"di_sel\", 17),\n\tGATE_BDP0(CLK_BDP_F27M_VDOUT, \"f27m_vdout\", \"di_sel\", 18),\n\tGATE_BDP0(CLK_BDP_F27_74_74, \"f27_74_74\", \"di_sel\", 19),\n\tGATE_BDP0(CLK_BDP_F2FS, \"f2fs\", \"di_sel\", 20),\n\tGATE_BDP0(CLK_BDP_F2FS74_148, \"f2fs74_148\", \"di_sel\", 21),\n\tGATE_BDP0(CLK_BDP_FB, \"fbclk\", \"mm_sel\", 22),\n\tGATE_BDP0(CLK_BDP_VDO_DRAM, \"vdo_dram\", \"mm_sel\", 23),\n\tGATE_BDP0(CLK_BDP_VDO_2FS, \"vdo_2fs\", \"di_sel\", 24),\n\tGATE_BDP0(CLK_BDP_VDO_B, \"vdo_bclk\", \"mm_sel\", 25),\n\tGATE_BDP0(CLK_BDP_WR_DI_PXL, \"wr_di_pxl\", \"di_sel\", 26),\n\tGATE_BDP0(CLK_BDP_WR_DI_DRAM, \"wr_di_dram\", \"mm_sel\", 27),\n\tGATE_BDP0(CLK_BDP_WR_DI_B, \"wr_di_bclk\", \"mm_sel\", 28),\n\tGATE_BDP0(CLK_BDP_NR_PXL, \"nr_pxl\", \"nr_sel\", 29),\n\tGATE_BDP0(CLK_BDP_NR_DRAM, \"nr_dram\", \"mm_sel\", 30),\n\tGATE_BDP0(CLK_BDP_NR_B, \"nr_bclk\", \"mm_sel\", 31),\n\tGATE_BDP1(CLK_BDP_RX_F, \"rx_fclk\", \"hadds2_fbclk\", 0),\n\tGATE_BDP1(CLK_BDP_RX_X, \"rx_xclk\", \"clk26m\", 1),\n\tGATE_BDP1(CLK_BDP_RXPDT, \"rxpdtclk\", \"hdmi_0_pix340m\", 2),\n\tGATE_BDP1(CLK_BDP_RX_CSCL_N, \"rx_cscl_n\", \"clk26m\", 3),\n\tGATE_BDP1(CLK_BDP_RX_CSCL, \"rx_cscl\", \"clk26m\", 4),\n\tGATE_BDP1(CLK_BDP_RX_DDCSCL_N, \"rx_ddcscl_n\", \"hdmi_scl_rx\", 5),\n\tGATE_BDP1(CLK_BDP_RX_DDCSCL, \"rx_ddcscl\", \"hdmi_scl_rx\", 6),\n\tGATE_BDP1(CLK_BDP_RX_VCO, \"rx_vcoclk\", \"hadds2pll_294m\", 7),\n\tGATE_BDP1(CLK_BDP_RX_DP, \"rx_dpclk\", \"hdmi_0_pll340m\", 8),\n\tGATE_BDP1(CLK_BDP_RX_P, \"rx_pclk\", \"hdmi_0_pll340m\", 9),\n\tGATE_BDP1(CLK_BDP_RX_M, \"rx_mclk\", \"hadds2pll_294m\", 10),\n\tGATE_BDP1(CLK_BDP_RX_PLL, \"rx_pllclk\", \"hdmi_0_pix340m\", 11),\n\tGATE_BDP1(CLK_BDP_BRG_RT_B, \"brg_rt_bclk\", \"mm_sel\", 12),\n\tGATE_BDP1(CLK_BDP_BRG_RT_DRAM, \"brg_rt_dram\", \"mm_sel\", 13),\n\tGATE_BDP1(CLK_BDP_LARBRT_DRAM, \"larbrt_dram\", \"mm_sel\", 14),\n\tGATE_BDP1(CLK_BDP_TMDS_SYN, \"tmds_syn\", \"hdmi_0_pll340m\", 15),\n\tGATE_BDP1(CLK_BDP_HDMI_MON, \"hdmi_mon\", \"hdmi_0_pll340m\", 16),\n};\n\nstatic const struct mtk_clk_desc bdp_desc = {\n\t.clks = bdp_clks,\n\t.num_clks = ARRAY_SIZE(bdp_clks),\n};\n\nstatic const struct of_device_id of_match_clk_mt2701_bdp[] = {\n\t{\n\t\t.compatible = \"mediatek,mt2701-bdpsys\",\n\t\t.data = &bdp_desc,\n\t}, {\n\t\t \n\t}\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt2701_bdp);\n\nstatic struct platform_driver clk_mt2701_bdp_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt2701-bdp\",\n\t\t.of_match_table = of_match_clk_mt2701_bdp,\n\t},\n};\nmodule_platform_driver(clk_mt2701_bdp_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}