#########################################################################
#
# 最大时钟频率(FMAX)报告
#
#########################################################################
#
# 注意: FMAX 的计算仅针对在同一时钟域内的寄存器到寄存器路径，
# 多周期路径、跨时钟域路径(包括主时钟及其生成时钟之间的路径)都将
# 被忽略。对于一个时钟及其反向时钟之间的路径， FMAX的计算通过按
# 频宽比(duty cycle)等比例扩展路径延迟得到。例如，假设有一
# 条路径的起点由时钟上升沿驱动而终点由同一时钟的下降沿驱动，
# 如果该时钟的频宽比为50，则计算FMAX时，路径延迟将乘以2(即
# 除以50%)。
#
# ***********************************************************************
# 时钟         : PLL_inst1/PLLInst_0/CLKOS
# 最小时钟周期 : 6264.6 ps
# ***********************************************************************
********************
* 路径 1
********************
起点     : seg_inst/addr_reg[10]/BMUX [激发时钟: PLL_inst1/PLLInst_0/CLKOS, 上升沿1]
终点     : CM33_inst/TARGEXP1HRDATA_3 [捕获时钟: PLL_inst1/PLLInst_0/CLKOS, 上升沿2] 
数据产生路径
================================================================================================================
|              节点               |   单元    |  延迟  |     类型      |  位置   |         连线         | 扇出 |
================================================================================================================
| CLOCK'CLK_IN_25M_PIN            |    N/A    |      0 |               |         | N/A                  |      |
| CLK_IN_25M_PIN                  | fpga_cm33 |      0 | clock_latency |         | CLK_IN_25M_PIN       | 1    |
| CLK_IN_25M_PIN/PAD#bidir_in     |    PIO    |      0 |      net      | PT88A   | CLK_IN_25M_PIN       | 1    |
| CLK_IN_25M_PIN/PADDI            |    PIO    |   1091 |   PADI_DEL    |         | CLK_IN_25M_PIN_c     | 1    |
| PLL_inst1/PLLInst_0/CLKI        |  PLL_25K  |    507 |      net      | TPLL2   | CLK_IN_25M_PIN_c     |      |
| --                              |    --     |     -- |      --       | --      | --                   | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOS |    N/A    |      0 |  CLKI2OS_DEL  |         | N/A                  |      |
| PLL_inst1/PLLInst_0/CLKOS       |  PLL_25K  |   1598 | clock_latency |         | CLK_CM33             | 212  |
| seg_inst/addr_reg[10]/CLK       |  SLICEL   | 2362.4 |      net      | R12C21L | CLK_CM33             |      |
| --                              |    --     |     -- |      --       | --      | --                   | --   |
| seg_inst/addr_reg[10]/BMUX      |  SLICEL   |   47.7 |    Tshcko     |         | seg_inst/addr_reg[9] | 1    |
| net_extracted_nHQX6/B2          |  SLICEL   |  982.3 |      net      | R12C20M | seg_inst/addr_reg[9] |      |
| net_extracted_nHQX6/CMUX        |  SLICEL   |  131.3 |     Topbc     |         | net_extracted_nHQX6  | 18   |
| TARGEXP1HRDATA[12]/C1           |  SLICEL   | 1031.5 |      net      | R12C24L | net_extracted_nHQX6  |      |
| TARGEXP1HRDATA[12]/C            |  SLICEL   |   75.1 |     Tilo      |         | TARGEXP1HRDATA[6]    | 7    |
| ahb_uart1/RX_recving/C3         |  SLICEL   | 1250.2 |      net      | R12C43M | TARGEXP1HRDATA[6]    |      |
| ahb_uart1/RX_recving/C          |  SLICEL   |   75.1 |     Tilo      |         | TARGEXP1HRDATA[3]    | 1    |
| CM33_inst/TARGEXP1HRDATA_3      |   CM33    | 1731.3 |      net      | CM3     | TARGEXP1HRDATA[3]    |      |
================================================================================================================
时钟路径延迟         = 3960.4    
数据路径延迟         = 5324.6     (Tdatp)
     clock-to-q 延迟 = 47.7 
        总的单元延迟 = 281.5 
        总的连线延迟 = 4995.4 
        逻辑级数     = 3 
[数据捕获路径]
==========================================================================================================
|              节点               |   单元    |  延迟  |     类型      | 位置  |       连线       | 扇出 |
==========================================================================================================
| CLOCK'CLK_IN_25M_PIN            |    N/A    |      0 |               |       | N/A              |      |
| CLK_IN_25M_PIN                  | fpga_cm33 |      0 | clock_latency |       | CLK_IN_25M_PIN   | 1    |
| CLK_IN_25M_PIN/PAD#bidir_in     |    PIO    |      0 |      net      | PT88A | CLK_IN_25M_PIN   | 1    |
| CLK_IN_25M_PIN/PADDI            |    PIO    |   1091 |   PADI_DEL    |       | CLK_IN_25M_PIN_c | 1    |
| PLL_inst1/PLLInst_0/CLKI        |  PLL_25K  |    491 |      net      | TPLL2 | CLK_IN_25M_PIN_c |      |
| --                              |    --     |     -- |      --       | --    | --               | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOS |    N/A    |      0 |  CLKI2OS_DEL  |       | N/A              |      |
| PLL_inst1/PLLInst_0/CLKOS       |  PLL_25K  |   1582 | clock_latency |       | CLK_CM33         | 212  |
| CM33_inst/CIB_CLK               |   CM33    | 2360.4 |      net      | CM3   | CLK_CM33         |      |
==========================================================================================================
时钟路径延迟         = 3942.4    
    时钟偏差         = -18 (Tcksw)
[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 5324.6     + 938        - 16         - -18        
       = 6264.6
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 
# ***********************************************************************
# 时钟         : PLL_inst1/PLLInst_0/CLKOS2
# 最小时钟周期 : 6557.4 ps
# ***********************************************************************
********************
* 路径 1
********************
起点     : led_wf_inst1/cnt[1]/BQ     [激发时钟: PLL_inst1/PLLInst_0/CLKOS2, 上升沿1]
终点     : LED01_PIN[0]_MGIOL/TXDATA0 [捕获时钟: PLL_inst1/PLLInst_0/CLKOS2, 上升沿2] 
数据产生路径
==================================================================================================================================
|               节点               |   单元    |  延迟  |     类型      |   位置   |                 连线                 | 扇出 |
==================================================================================================================================
| CLOCK'CLK_IN_25M_PIN             |    N/A    |      0 |               |          | N/A                                  |      |
| CLK_IN_25M_PIN                   | fpga_cm33 |      0 | clock_latency |          | CLK_IN_25M_PIN                       | 1    |
| CLK_IN_25M_PIN/PAD#bidir_in      |    PIO    |      0 |      net      | PT88A    | CLK_IN_25M_PIN                       | 1    |
| CLK_IN_25M_PIN/PADDI             |    PIO    |   1091 |   PADI_DEL    |          | CLK_IN_25M_PIN_c                     | 1    |
| PLL_inst1/PLLInst_0/CLKI         |  PLL_25K  |    507 |      net      | TPLL2    | CLK_IN_25M_PIN_c                     |      |
| --                               |    --     |     -- |      --       | --       | --                                   | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOS2 |    N/A    |      0 | CLKI2OS2_DEL  |          | N/A                                  |      |
| PLL_inst1/PLLInst_0/CLKOS2       |  PLL_25K  |   1598 | clock_latency |          | CLK_FPGA_SYS1                        | 8    |
| led_wf_inst1/cnt[1]/CLK          |  SLICEL   | 2362.4 |      net      | R20C129L | CLK_FPGA_SYS1                        |      |
| --                               |    --     |     -- |      --       | --       | --                                   | --   |
| led_wf_inst1/cnt[1]/BQ           |  SLICEL   |   30.5 |     Tcko      |          | led_wf_inst1/cnt[19]                 | 2    |
| led_wf_inst1/_i_2/_i_0_rkd_15/C2 |  SLICEL   |  753.4 |      net      | R20C126L | led_wf_inst1/cnt[19]                 |      |
| led_wf_inst1/_i_2/_i_0_rkd_15/C  |  SLICEL   |   75.1 |     Tilo      |          | led_wf_inst1/_i_2/_i_0_rkd_17        | 1    |
| led_wf_inst1/_i_2/_i_0_rkd_15/D4 |  SLICEL   |  209.9 |      net      | R20C126L | led_wf_inst1/_i_2/_i_0_rkd_17        |      |
| led_wf_inst1/_i_2/_i_0_rkd_15/D  |  SLICEL   |   75.1 |     Tilo      |          | led_wf_inst1/_i_2/_i_0_rkd_21        | 1    |
| led_wf_inst1/_i_2/_i_0_rkd_15/B1 |  SLICEL   |  244.1 |      net      | R20C126L | led_wf_inst1/_i_2/_i_0_rkd_21        |      |
| led_wf_inst1/_i_2/_i_0_rkd_15/B  |  SLICEL   |   75.1 |     Tilo      |          | _n_2117                              | 1    |
| led_wf_inst1/cnt[20]/D1          |  SLICEL   |  503.2 |      net      | R20C128L | _n_2117                              |      |
| led_wf_inst1/cnt[20]/D           |  SLICEL   |   75.1 |     Tilo      |          | led_wf_inst1/n_38                    | 16   |
| led_wf_inst1/cnt[1]/C2           |  SLICEL   |  501.4 |      net      | R20C129L | led_wf_inst1/n_38                    |      |
| led_wf_inst1/cnt[1]/C            |  SLICEL   |   75.1 |     Tilo      |          | led_wf_inst1/led_sig_reg[0]_ctrl_din | 1    |
| LED01_PIN[0]_MGIOL/TXDATA0       |  IOLOGIC  | 3653.4 |      net      | IOL_T61C | led_wf_inst1/led_sig_reg[0]_ctrl_din |      |
==================================================================================================================================
时钟路径延迟         = 3960.4    
数据路径延迟         = 6271.4     (Tdatp)
     clock-to-q 延迟 = 30.5 
        总的单元延迟 = 375.5 
        总的连线延迟 = 5865.4 
        逻辑级数     = 5 
[数据捕获路径]
==============================================================================================================
|               节点               |   单元    |  延迟  |     类型      |   位置   |       连线       | 扇出 |
==============================================================================================================
| CLOCK'CLK_IN_25M_PIN             |    N/A    |      0 |               |          | N/A              |      |
| CLK_IN_25M_PIN                   | fpga_cm33 |      0 | clock_latency |          | CLK_IN_25M_PIN   | 1    |
| CLK_IN_25M_PIN/PAD#bidir_in      |    PIO    |      0 |      net      | PT88A    | CLK_IN_25M_PIN   | 1    |
| CLK_IN_25M_PIN/PADDI             |    PIO    |   1091 |   PADI_DEL    |          | CLK_IN_25M_PIN_c | 1    |
| PLL_inst1/PLLInst_0/CLKI         |  PLL_25K  |    491 |      net      | TPLL2    | CLK_IN_25M_PIN_c |      |
| --                               |    --     |     -- |      --       | --       | --               | --   |
| CLOCK'PLL_inst1/PLLInst_0/CLKOS2 |    N/A    |      0 | CLKI2OS2_DEL  |          | N/A              |      |
| PLL_inst1/PLLInst_0/CLKOS2       |  PLL_25K  |   1582 | clock_latency |          | CLK_FPGA_SYS1    | 8    |
| LED01_PIN[0]_MGIOL/CLK           |  IOLOGIC  | 2360.4 |      net      | IOL_T61C | CLK_FPGA_SYS1    |      |
==============================================================================================================
时钟路径延迟         = 3942.4    
    时钟偏差         = -18 (Tcksw)
[延迟计算]
======================================================================
总延迟 = Tdatap     + Tsu        - Tckpm      - Tcksw
       = 6271.4     + 284        - 16         - -18        
       = 6557.4
======================================================================
Tdatp -- 数据路径延迟 
Tsu   -- 库单元建立时间 
Tckpm -- 时钟悲观补偿 
#########################################################################
# 时钟频率总结
#########################################################################
最慢时钟     : PLL_inst1/PLLInst_0/CLKOS2
最小时钟周期 : 6557.4 ps
最大时钟频率 : 152.5 MHz
#########################################################################
PLL_inst1/PLLInst_0/CLKOS  : 159.6 Mhz
PLL_inst1/PLLInst_0/CLKOS2 : 152.5 Mhz
