<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2021.05.31.17:09:06"
 outputDirectory="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="5CSEMA5F31C6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="6"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="in" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="in_startofpacket"
       direction="input"
       role="startofpacket"
       width="1" />
   <port name="in_endofpacket" direction="input" role="endofpacket" width="1" />
   <port name="in_valid" direction="input" role="valid" width="1" />
   <port name="in_ready" direction="output" role="ready" width="1" />
   <port name="in_data" direction="input" role="data" width="80" />
  </interface>
  <interface name="out" kind="conduit" start="0">
   <property name="associatedClock" value="clk" />
   <property name="associatedReset" value="reset" />
   <port
       name="out_startofpacket"
       direction="output"
       role="startofpacket"
       width="1" />
   <port
       name="out_endofpacket"
       direction="output"
       role="endofpacket"
       width="1" />
   <port name="out_valid" direction="output" role="valid" width="1" />
   <port name="out_data" direction="output" role="data" width="80" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="RSencoder:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_FAMILY=Cyclone V,AUTO_DEVICE_SPEEDGRADE=6,AUTO_GENERATION_ID=1622473745,AUTO_UNIQUE_ID=(altera_highspeed_rs:16.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,BITSPERSYMBOL=8,BMSPEED=4,CHANNEL=1,FOUR_CHANNELS=1,IRRPOL=285,K=223,N=255,ONE_CHANNEL=1,PAR=10,RS=Encoder,RSDESIGN=0,TWO_CHANNELS=1,USEECCFORRAM=0,USERAM=1,USETRUEDUALRAM=1,USE_BKP=0,USE_BYPASS=0,USE_DECFAIL=1,USE_ERRORVALUE=0,USE_NBERROR=1,USE_SOPEOP=1,design_env=NATIVE,selected_device_family=Cyclone V(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=DEASSERT)(altera_highspeed_rs_enc:15.1:BITSPERSYMBOL=8,CHECK=32,IRRPOL=285,N=255,PAR=10,USE_BKP=0,design_env=NATIVE,selected_device_family=Cyclone V)(clock:16.1:)(reset:16.1:))"
   instancePathKey="RSencoder"
   kind="RSencoder"
   version="1.0"
   name="RSencoder">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1622473745" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone V" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/RSencoder.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/RSencoder_highspeed_rs_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc_lagr_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc_syndrome.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc_interpolation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/dsp/altera_highspeed_rs/top_hw/altera_highspeed_rs_hw.tcl" />
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/dsp/altera_highspeed_rs/src/enc/altera_highspeed_rs_enc_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="RSencoder">queue size: 0 starting:RSencoder "RSencoder"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>1</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="RSencoder"><![CDATA["<b>RSencoder</b>" reuses <b>altera_highspeed_rs</b> "<b>submodules/RSencoder_highspeed_rs_0</b>"]]></message>
   <message level="Debug" culprit="RSencoder">queue size: 0 starting:altera_highspeed_rs "submodules/RSencoder_highspeed_rs_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="highspeed_rs_0"><![CDATA["<b>highspeed_rs_0</b>" reuses <b>altera_highspeed_rs_enc</b> "<b>submodules/altera_highspeed_rs_enc</b>"]]></message>
   <message level="Info" culprit="highspeed_rs_0"><![CDATA["<b>RSencoder</b>" instantiated <b>altera_highspeed_rs</b> "<b>highspeed_rs_0</b>"]]></message>
   <message level="Debug" culprit="RSencoder">queue size: 0 starting:altera_highspeed_rs_enc "submodules/altera_highspeed_rs_enc"</message>
   <message level="Info" culprit="encoder">----Writing altera_highspeed_rs_enc_lagr_pkg.sv</message>
   <message level="Info" culprit="encoder"><![CDATA["<b>highspeed_rs_0</b>" instantiated <b>altera_highspeed_rs_enc</b> "<b>encoder</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_highspeed_rs:16.1:AUTO_DEVICE=5CSEMA5F31C6,AUTO_DEVICE_SPEEDGRADE=6,BITSPERSYMBOL=8,BMSPEED=4,CHANNEL=1,FOUR_CHANNELS=1,IRRPOL=285,K=223,N=255,ONE_CHANNEL=1,PAR=10,RS=Encoder,RSDESIGN=0,TWO_CHANNELS=1,USEECCFORRAM=0,USERAM=1,USETRUEDUALRAM=1,USE_BKP=0,USE_BYPASS=0,USE_DECFAIL=1,USE_ERRORVALUE=0,USE_NBERROR=1,USE_SOPEOP=1,design_env=NATIVE,selected_device_family=Cyclone V(clock_source:16.1:clockFrequency=50000000,clockFrequencyKnown=false,inputClockFrequency=0,resetSynchronousEdges=DEASSERT)(altera_highspeed_rs_enc:15.1:BITSPERSYMBOL=8,CHECK=32,IRRPOL=285,N=255,PAR=10,USE_BKP=0,design_env=NATIVE,selected_device_family=Cyclone V)(clock:16.1:)(reset:16.1:)"
   instancePathKey="RSencoder:.:highspeed_rs_0"
   kind="altera_highspeed_rs"
   version="16.1"
   name="RSencoder_highspeed_rs_0">
  <parameter name="PAR" value="10" />
  <parameter name="RS" value="Encoder" />
  <parameter name="FOUR_CHANNELS" value="1" />
  <parameter name="USE_BKP" value="0" />
  <parameter name="BITSPERSYMBOL" value="8" />
  <parameter name="USERAM" value="1" />
  <parameter name="K" value="223" />
  <parameter name="BMSPEED" value="4" />
  <parameter name="USETRUEDUALRAM" value="1" />
  <parameter name="USE_ERRORVALUE" value="0" />
  <parameter name="selected_device_family" value="Cyclone V" />
  <parameter name="N" value="255" />
  <parameter name="USEECCFORRAM" value="0" />
  <parameter name="USE_SOPEOP" value="1" />
  <parameter name="TWO_CHANNELS" value="1" />
  <parameter name="USE_BYPASS" value="0" />
  <parameter name="USE_DECFAIL" value="1" />
  <parameter name="USE_NBERROR" value="1" />
  <parameter name="ONE_CHANNEL" value="1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="6" />
  <parameter name="design_env" value="NATIVE" />
  <parameter name="CHANNEL" value="1" />
  <parameter name="AUTO_DEVICE" value="5CSEMA5F31C6" />
  <parameter name="RSDESIGN" value="0" />
  <parameter name="IRRPOL" value="285" />
  <generatedFiles>
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/RSencoder_highspeed_rs_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc_lagr_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc_syndrome.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc_interpolation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc.ocp"
       type="OTHER"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/dsp/altera_highspeed_rs/top_hw/altera_highspeed_rs_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/dsp/altera_highspeed_rs/src/enc/altera_highspeed_rs_enc_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="RSencoder" as="highspeed_rs_0" />
  <messages>
   <message level="Debug" culprit="RSencoder">queue size: 0 starting:altera_highspeed_rs "submodules/RSencoder_highspeed_rs_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>2</b> modules, <b>2</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="highspeed_rs_0"><![CDATA["<b>highspeed_rs_0</b>" reuses <b>altera_highspeed_rs_enc</b> "<b>submodules/altera_highspeed_rs_enc</b>"]]></message>
   <message level="Info" culprit="highspeed_rs_0"><![CDATA["<b>RSencoder</b>" instantiated <b>altera_highspeed_rs</b> "<b>highspeed_rs_0</b>"]]></message>
   <message level="Debug" culprit="RSencoder">queue size: 0 starting:altera_highspeed_rs_enc "submodules/altera_highspeed_rs_enc"</message>
   <message level="Info" culprit="encoder">----Writing altera_highspeed_rs_enc_lagr_pkg.sv</message>
   <message level="Info" culprit="encoder"><![CDATA["<b>highspeed_rs_0</b>" instantiated <b>altera_highspeed_rs_enc</b> "<b>encoder</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_highspeed_rs_enc:15.1:BITSPERSYMBOL=8,CHECK=32,IRRPOL=285,N=255,PAR=10,USE_BKP=0,design_env=NATIVE,selected_device_family=Cyclone V"
   instancePathKey="RSencoder:.:highspeed_rs_0:.:encoder"
   kind="altera_highspeed_rs_enc"
   version="15.1"
   name="altera_highspeed_rs_enc">
  <parameter name="PAR" value="10" />
  <parameter name="USE_BKP" value="0" />
  <parameter name="BITSPERSYMBOL" value="8" />
  <parameter name="CHECK" value="32" />
  <parameter name="selected_device_family" value="Cyclone V" />
  <parameter name="N" value="255" />
  <parameter name="design_env" value="NATIVE" />
  <parameter name="IRRPOL" value="285" />
  <generatedFiles>
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc_lagr_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc_pkg.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc_syndrome.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc_interpolation.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/Mahmoud/Desktop/ELEC391/Comms_ass/RSencoder/synthesis/submodules/altera_highspeed_rs_enc.ocp"
       type="OTHER"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/16.1/ip/altera/dsp/altera_highspeed_rs/src/enc/altera_highspeed_rs_enc_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="RSencoder_highspeed_rs_0" as="encoder" />
  <messages>
   <message level="Debug" culprit="RSencoder">queue size: 0 starting:altera_highspeed_rs_enc "submodules/altera_highspeed_rs_enc"</message>
   <message level="Info" culprit="encoder">----Writing altera_highspeed_rs_enc_lagr_pkg.sv</message>
   <message level="Info" culprit="encoder"><![CDATA["<b>highspeed_rs_0</b>" instantiated <b>altera_highspeed_rs_enc</b> "<b>encoder</b>"]]></message>
  </messages>
 </entity>
</deploy>
