// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "12/10/2015 21:41:51"

// 
// Device: Altera EP2C35F672C7 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module synthesizer (
	CLOCK_27,
	CLOCK_50,
	EXT_CLOCK,
	KEY,
	SW,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7,
	LEDG,
	LEDR,
	UART_TXD,
	UART_RXD,
	IRDA_TXD,
	IRDA_RXD,
	DRAM_DQ,
	DRAM_ADDR,
	DRAM_LDQM,
	DRAM_UDQM,
	DRAM_WE_N,
	DRAM_CAS_N,
	DRAM_RAS_N,
	DRAM_CS_N,
	DRAM_BA_0,
	DRAM_BA_1,
	DRAM_CLK,
	DRAM_CKE,
	FL_DQ,
	FL_ADDR,
	FL_WE_N,
	FL_RST_N,
	FL_OE_N,
	FL_CE_N,
	SRAM_DQ,
	SRAM_ADDR,
	SRAM_UB_N,
	SRAM_LB_N,
	SRAM_WE_N,
	SRAM_CE_N,
	SRAM_OE_N,
	OTG_DATA,
	OTG_ADDR,
	OTG_CS_N,
	OTG_RD_N,
	OTG_WR_N,
	OTG_RST_N,
	OTG_FSPEED,
	OTG_LSPEED,
	OTG_INT0,
	OTG_INT1,
	OTG_DREQ0,
	OTG_DREQ1,
	OTG_DACK0_N,
	OTG_DACK1_N,
	LCD_DATA,
	LCD_ON,
	LCD_BLON,
	LCD_RW,
	LCD_EN,
	LCD_RS,
	SD_DAT,
	SD_DAT3,
	SD_CMD,
	SD_CLK,
	I2C_SDAT,
	I2C_SCLK,
	PS2_DAT,
	PS2_CLK,
	TDI,
	TCK,
	TCS,
	TDO,
	VGA_CLK,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_R,
	VGA_G,
	VGA_B,
	ENET_DATA,
	ENET_CMD,
	ENET_CS_N,
	ENET_WR_N,
	ENET_RD_N,
	ENET_RST_N,
	ENET_INT,
	ENET_CLK,
	AUD_ADCLRCK,
	AUD_ADCDAT,
	AUD_DACLRCK,
	AUD_DACDAT,
	AUD_BCLK,
	AUD_XCK,
	TD_DATA,
	TD_HS,
	TD_VS,
	TD_RESET,
	GPIO_0,
	GPIO_1);
input 	CLOCK_27;
input 	CLOCK_50;
input 	EXT_CLOCK;
input 	[3:0] KEY;
input 	[17:0] SW;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;
output 	[8:0] LEDG;
output 	[17:0] LEDR;
output 	UART_TXD;
input 	UART_RXD;
output 	IRDA_TXD;
input 	IRDA_RXD;
inout 	[15:0] DRAM_DQ;
output 	[11:0] DRAM_ADDR;
output 	DRAM_LDQM;
output 	DRAM_UDQM;
output 	DRAM_WE_N;
output 	DRAM_CAS_N;
output 	DRAM_RAS_N;
output 	DRAM_CS_N;
output 	DRAM_BA_0;
output 	DRAM_BA_1;
output 	DRAM_CLK;
output 	DRAM_CKE;
inout 	[7:0] FL_DQ;
output 	[21:0] FL_ADDR;
output 	FL_WE_N;
output 	FL_RST_N;
output 	FL_OE_N;
output 	FL_CE_N;
inout 	[15:0] SRAM_DQ;
output 	[17:0] SRAM_ADDR;
output 	SRAM_UB_N;
output 	SRAM_LB_N;
output 	SRAM_WE_N;
output 	SRAM_CE_N;
output 	SRAM_OE_N;
inout 	[15:0] OTG_DATA;
output 	[1:0] OTG_ADDR;
output 	OTG_CS_N;
output 	OTG_RD_N;
output 	OTG_WR_N;
output 	OTG_RST_N;
output 	OTG_FSPEED;
output 	OTG_LSPEED;
input 	OTG_INT0;
input 	OTG_INT1;
input 	OTG_DREQ0;
input 	OTG_DREQ1;
output 	OTG_DACK0_N;
output 	OTG_DACK1_N;
inout 	[7:0] LCD_DATA;
output 	LCD_ON;
output 	LCD_BLON;
output 	LCD_RW;
output 	LCD_EN;
output 	LCD_RS;
inout 	SD_DAT;
inout 	SD_DAT3;
inout 	SD_CMD;
output 	SD_CLK;
inout 	I2C_SDAT;
output 	I2C_SCLK;
input 	PS2_DAT;
input 	PS2_CLK;
input 	TDI;
input 	TCK;
input 	TCS;
output 	TDO;
output 	VGA_CLK;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
inout 	[15:0] ENET_DATA;
output 	ENET_CMD;
output 	ENET_CS_N;
output 	ENET_WR_N;
output 	ENET_RD_N;
output 	ENET_RST_N;
input 	ENET_INT;
output 	ENET_CLK;
inout 	AUD_ADCLRCK;
input 	AUD_ADCDAT;
inout 	AUD_DACLRCK;
output 	AUD_DACDAT;
inout 	AUD_BCLK;
output 	AUD_XCK;
input 	[7:0] TD_DATA;
input 	TD_HS;
input 	TD_VS;
output 	TD_RESET;
inout 	[35:0] GPIO_0;
inout 	[35:0] GPIO_1;

// Design Ports Information
// SD_DAT3	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SD_CMD	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[0]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[1]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[2]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[4]	=>  Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[5]	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[6]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[7]	=>  Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[8]	=>  Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[9]	=>  Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[10]	=>  Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[11]	=>  Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[12]	=>  Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[13]	=>  Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[14]	=>  Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_DQ[15]	=>  Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// FL_DQ[0]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_DQ[1]	=>  Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_DQ[2]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_DQ[3]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_DQ[4]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_DQ[5]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_DQ[6]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_DQ[7]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[0]	=>  Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[1]	=>  Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[2]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[3]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[4]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[5]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[6]	=>  Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[7]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[8]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[9]	=>  Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[10]	=>  Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[11]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[12]	=>  Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[13]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[14]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_DQ[15]	=>  Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// OTG_DATA[0]	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[1]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[2]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[3]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[4]	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[5]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[6]	=>  Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[7]	=>  Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[8]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[9]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[10]	=>  Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[11]	=>  Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[12]	=>  Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[13]	=>  Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[14]	=>  Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DATA[15]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_DATA[0]	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_DATA[1]	=>  Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_DATA[2]	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_DATA[3]	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_DATA[4]	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_DATA[5]	=>  Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_DATA[6]	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_DATA[7]	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SD_DAT	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// I2C_SDAT	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[0]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[1]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[2]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[4]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[5]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[6]	=>  Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[7]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[8]	=>  Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[9]	=>  Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[10]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[11]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[12]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[13]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[14]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_DATA[15]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// AUD_ADCLRCK	=>  Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// AUD_DACLRCK	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// AUD_BCLK	=>  Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// GPIO_0[0]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[1]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[2]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[3]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[4]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[5]	=>  Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[6]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[7]	=>  Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[8]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[9]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[10]	=>  Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[11]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[12]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[13]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[14]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[15]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[16]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[17]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[18]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[19]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[20]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[21]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[22]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[23]	=>  Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[24]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[25]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[26]	=>  Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[27]	=>  Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[28]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[29]	=>  Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[30]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[31]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[32]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[33]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[34]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_0[35]	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[0]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[1]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[2]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[3]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[4]	=>  Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[5]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[6]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[7]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[8]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[9]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[10]	=>  Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[11]	=>  Location: PIN_P24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[12]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[13]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[14]	=>  Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[15]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[16]	=>  Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[17]	=>  Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[18]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[19]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[20]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[21]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[22]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[23]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[24]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[25]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[26]	=>  Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[27]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[28]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[29]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[30]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[31]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[32]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[33]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[34]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// GPIO_1[35]	=>  Location: PIN_W23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// EXT_CLOCK	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LEDG[0]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDG[1]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDG[2]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDG[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDG[4]	=>  Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDG[5]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDG[6]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDG[7]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDG[8]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[0]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[10]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[11]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[12]	=>  Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[13]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[14]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[15]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[16]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// LEDR[17]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// UART_TXD	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// UART_RXD	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// IRDA_TXD	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// IRDA_RXD	=>  Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DRAM_ADDR[0]	=>  Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_ADDR[1]	=>  Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_ADDR[2]	=>  Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_ADDR[3]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_ADDR[4]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_ADDR[5]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_ADDR[6]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_ADDR[7]	=>  Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_ADDR[8]	=>  Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_ADDR[9]	=>  Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_ADDR[10]	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_ADDR[11]	=>  Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_LDQM	=>  Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_UDQM	=>  Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_WE_N	=>  Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_CAS_N	=>  Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_RAS_N	=>  Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_CS_N	=>  Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_BA_0	=>  Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_BA_1	=>  Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_CLK	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// DRAM_CKE	=>  Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// FL_ADDR[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[1]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[2]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[3]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[4]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[6]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[7]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[8]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[9]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[10]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[11]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[12]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[13]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[14]	=>  Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[15]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[16]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[17]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[18]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[19]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[20]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_ADDR[21]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_WE_N	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_RST_N	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_OE_N	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// FL_CE_N	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[0]	=>  Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[1]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[2]	=>  Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[3]	=>  Location: PIN_AC6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[4]	=>  Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[5]	=>  Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[6]	=>  Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[7]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[8]	=>  Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[9]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[10]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[11]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[12]	=>  Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[13]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[14]	=>  Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[15]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[16]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_ADDR[17]	=>  Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_UB_N	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_LB_N	=>  Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_WE_N	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_CE_N	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// SRAM_OE_N	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// OTG_ADDR[0]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_ADDR[1]	=>  Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_CS_N	=>  Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_RD_N	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_WR_N	=>  Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_RST_N	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_FSPEED	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_LSPEED	=>  Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_INT0	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_INT1	=>  Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DREQ0	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DREQ1	=>  Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OTG_DACK0_N	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// OTG_DACK1_N	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_ON	=>  Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_BLON	=>  Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_RW	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_EN	=>  Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// LCD_RS	=>  Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// SD_CLK	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// I2C_SCLK	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// PS2_DAT	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TDI	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TCK	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TCS	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TDO	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_CLK	=>  Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_HS	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_VS	=>  Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_BLANK	=>  Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_SYNC	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_R[0]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_R[1]	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_R[2]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_R[3]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_R[4]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_R[5]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_R[6]	=>  Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_R[7]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_R[8]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_R[9]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_G[0]	=>  Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_G[1]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_G[2]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_G[3]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_G[4]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_G[5]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_G[6]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_G[7]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_G[8]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_G[9]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_B[0]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_B[1]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_B[2]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_B[3]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_B[4]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_B[5]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_B[6]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_B[7]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_B[8]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// VGA_B[9]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_CMD	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_CS_N	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_WR_N	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_RD_N	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_RST_N	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// ENET_INT	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENET_CLK	=>  Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
// AUD_ADCDAT	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// AUD_DACDAT	=>  Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// AUD_XCK	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// TD_DATA[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[1]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[2]	=>  Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[3]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[4]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[5]	=>  Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[6]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_DATA[7]	=>  Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_HS	=>  Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_VS	=>  Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// TD_RESET	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
// KEY[0]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_27	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[10]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AD13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[11]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[12]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[13]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[14]	=>  Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[15]	=>  Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[16]	=>  Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[17]	=>  Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("DE2_TOP_v_fast.sdo");
// synopsys translate_on

wire \p1|altpll_component|_clk0 ;
wire \u3|mI2C_CLK_DIV[10]~36_combout ;
wire \u4|LRCK_1X_DIV[3]~15_combout ;
wire \u4|LRCK_1X_DIV[5]~19_combout ;
wire \r0|Cont[2]~21_combout ;
wire \r0|Cont[6]~29_combout ;
wire \r0|Cont[11]~40 ;
wire \r0|Cont[12]~42 ;
wire \r0|Cont[12]~41_combout ;
wire \r0|Cont[13]~44 ;
wire \r0|Cont[13]~43_combout ;
wire \r0|Cont[14]~46 ;
wire \r0|Cont[14]~45_combout ;
wire \r0|Cont[15]~48 ;
wire \r0|Cont[15]~47_combout ;
wire \r0|Cont[16]~50 ;
wire \r0|Cont[16]~49_combout ;
wire \r0|Cont[17]~52 ;
wire \r0|Cont[17]~51_combout ;
wire \r0|Cont[18]~54 ;
wire \r0|Cont[18]~53_combout ;
wire \r0|Cont[19]~55_combout ;
wire \DDS_accum[15]~20_combout ;
wire \DDS_accum[17]~24_combout ;
wire \DDS_accum[19]~28_combout ;
wire \u3|u0|I2C_SCLK~0_combout ;
wire \u4|Mux1~0_combout ;
wire \u4|Mux1~2_combout ;
wire \u4|Mux1~3_combout ;
wire \u4|Mux1~4_combout ;
wire \u4|Mux1~5_combout ;
wire \u4|Mux1~6_combout ;
wire \u4|Mux1~7_combout ;
wire \u4|Mux1~10_combout ;
wire \u4|Mux1~11_combout ;
wire \u4|Mux1~12_combout ;
wire \u4|Mux1~13_combout ;
wire \r0|Equal0~0_combout ;
wire \r0|Equal0~4_combout ;
wire \u3|u0|ACK3~regout ;
wire \u3|mSetup_ST.0000~regout ;
wire \u4|BCK_DIV~0_combout ;
wire \u3|u0|Mux0~0_combout ;
wire \u3|u0|ACK3~0_combout ;
wire \u3|u0|ACK3~1_combout ;
wire \u3|u0|ACK3~2_combout ;
wire \u3|Selector1~0_combout ;
wire \u3|WideOr10~0_combout ;
wire \u4|oAUD_BCK~clkctrl_outclk ;
wire \u3|u0|SD[4]~feeder_combout ;
wire \I2C_SDAT~0 ;
wire \u3|mI2C_CLK_DIV[0]~16_combout ;
wire \u3|mI2C_CLK_DIV[11]~39 ;
wire \u3|mI2C_CLK_DIV[12]~41 ;
wire \u3|mI2C_CLK_DIV[13]~42_combout ;
wire \u3|mI2C_CLK_DIV[13]~43 ;
wire \u3|mI2C_CLK_DIV[14]~44_combout ;
wire \u3|mI2C_CLK_DIV[14]~45 ;
wire \u3|mI2C_CLK_DIV[15]~46_combout ;
wire \u3|mI2C_CLK_DIV[12]~40_combout ;
wire \u3|LessThan0~3_combout ;
wire \u3|mI2C_CLK_DIV[5]~26_combout ;
wire \u3|mI2C_CLK_DIV[3]~22_combout ;
wire \u3|LessThan0~0_combout ;
wire \u3|mI2C_CLK_DIV[6]~28_combout ;
wire \u3|LessThan0~1_combout ;
wire \u3|LessThan0~2_combout ;
wire \u3|LessThan0~4_combout ;
wire \u3|mI2C_CLK_DIV[0]~17 ;
wire \u3|mI2C_CLK_DIV[1]~18_combout ;
wire \u3|mI2C_CLK_DIV[1]~19 ;
wire \u3|mI2C_CLK_DIV[2]~20_combout ;
wire \u3|mI2C_CLK_DIV[2]~21 ;
wire \u3|mI2C_CLK_DIV[3]~23 ;
wire \u3|mI2C_CLK_DIV[4]~24_combout ;
wire \u3|mI2C_CLK_DIV[4]~25 ;
wire \u3|mI2C_CLK_DIV[5]~27 ;
wire \u3|mI2C_CLK_DIV[6]~29 ;
wire \u3|mI2C_CLK_DIV[7]~30_combout ;
wire \u3|mI2C_CLK_DIV[7]~31 ;
wire \u3|mI2C_CLK_DIV[8]~32_combout ;
wire \u3|mI2C_CLK_DIV[8]~33 ;
wire \u3|mI2C_CLK_DIV[9]~34_combout ;
wire \u3|mI2C_CLK_DIV[9]~35 ;
wire \u3|mI2C_CLK_DIV[10]~37 ;
wire \u3|mI2C_CLK_DIV[11]~38_combout ;
wire \u3|mI2C_CTRL_CLK~0_combout ;
wire \u3|mI2C_CTRL_CLK~regout ;
wire \u3|mI2C_CTRL_CLK~clkctrl_outclk ;
wire \u3|u0|SD_COUNTER[0]~6_combout ;
wire \u3|u0|SD_COUNTER[3]~14_combout ;
wire \u3|u0|SD_COUNTER[1]~10_combout ;
wire \u3|u0|SD_COUNTER[1]~8_combout ;
wire \u3|u0|SD_COUNTER[1]~9_combout ;
wire \u3|u0|Selector1~0_combout ;
wire \u3|u0|END~0_combout ;
wire \u3|u0|END~1_combout ;
wire \u3|u0|END~regout ;
wire \u3|Selector2~0_combout ;
wire \u3|LUT_INDEX[1]~6_combout ;
wire \u3|u0|ACK1~0_combout ;
wire \u3|u0|Selector4~0_combout ;
wire \u3|u0|ACK1~1_combout ;
wire \u3|u0|ACK1~regout ;
wire \u3|u0|ACK2~0_combout ;
wire \u3|u0|ACK2~1_combout ;
wire \u3|u0|ACK2~2_combout ;
wire \u3|u0|ACK2~regout ;
wire \u3|mSetup_ST~12_combout ;
wire \u3|mSetup_ST~13_combout ;
wire \u3|mSetup_ST.0010~regout ;
wire \u3|LUT_INDEX[2]~10 ;
wire \u3|LUT_INDEX[3]~12 ;
wire \u3|LUT_INDEX[4]~13_combout ;
wire \u3|LUT_INDEX[5]~8_combout ;
wire \u3|LUT_INDEX[1]~7 ;
wire \u3|LUT_INDEX[2]~9_combout ;
wire \u3|LessThan1~3_combout ;
wire \u3|LUT_INDEX[0]~5_combout ;
wire \u3|LessThan1~2_combout ;
wire \u3|LUT_INDEX[4]~14 ;
wire \u3|LUT_INDEX[5]~15_combout ;
wire \u3|LessThan1~4_combout ;
wire \u3|mSetup_ST.0001~regout ;
wire \u3|Selector0~0_combout ;
wire \u3|mI2C_GO~regout ;
wire \u3|u0|SD_COUNTER[0]~7 ;
wire \u3|u0|SD_COUNTER[1]~11 ;
wire \u3|u0|SD_COUNTER[2]~12_combout ;
wire \u3|u0|SD_COUNTER[2]~13 ;
wire \u3|u0|SD_COUNTER[3]~15 ;
wire \u3|u0|SD_COUNTER[4]~16_combout ;
wire \u3|u0|SD_COUNTER[4]~17 ;
wire \u3|u0|SD_COUNTER[5]~18_combout ;
wire \u3|LUT_INDEX[3]~11_combout ;
wire \u3|LessThan2~0_combout ;
wire \u3|mI2C_DATA[22]~0_combout ;
wire \u3|u0|SD[22]~0_combout ;
wire \u3|u0|SD[22]~1_combout ;
wire \u3|u0|Mux0~9_combout ;
wire \u3|u0|Mux0~10_combout ;
wire \u3|u0|Mux0~11_combout ;
wire \u3|WideOr1~0_combout ;
wire \u3|u0|Mux0~12_combout ;
wire \u3|u0|Mux0~13_combout ;
wire \u3|WideOr16~0_combout ;
wire \u3|WideOr7~0_combout ;
wire \u3|WideOr14~0_combout ;
wire \u3|u0|Mux0~1_combout ;
wire \u3|u0|Mux0~2_combout ;
wire \u3|LUT_DATA~0_combout ;
wire \u3|u0|Mux0~7_combout ;
wire \u3|WideOr18~0_combout ;
wire \u3|u0|Mux0~3_combout ;
wire \u3|WideOr12~0_combout ;
wire \u3|WideOr5~0_combout ;
wire \u3|u0|SD[10]~feeder_combout ;
wire \u3|WideOr3~0_combout ;
wire \u3|u0|Mux0~4_combout ;
wire \u3|u0|Mux0~5_combout ;
wire \u3|u0|Mux0~6_combout ;
wire \u3|u0|Mux0~8_combout ;
wire \u3|u0|Mux0~14_combout ;
wire \u3|u0|Mux0~15_combout ;
wire \u3|u0|SDO~regout ;
wire \r0|Cont[0]~57_combout ;
wire \r0|Cont[1]~19_combout ;
wire \r0|Cont[1]~20 ;
wire \r0|Cont[2]~22 ;
wire \r0|Cont[3]~23_combout ;
wire \r0|Equal0~1_combout ;
wire \r0|Cont[3]~24 ;
wire \r0|Cont[4]~26 ;
wire \r0|Cont[5]~27_combout ;
wire \r0|Cont[5]~28 ;
wire \r0|Cont[6]~30 ;
wire \r0|Cont[7]~31_combout ;
wire \r0|Cont[7]~32 ;
wire \r0|Cont[8]~34 ;
wire \r0|Cont[9]~35_combout ;
wire \r0|Cont[9]~36 ;
wire \r0|Cont[10]~37_combout ;
wire \r0|Cont[10]~38 ;
wire \r0|Cont[11]~39_combout ;
wire \r0|Cont[8]~33_combout ;
wire \r0|Equal0~3_combout ;
wire \r0|Cont[4]~25_combout ;
wire \r0|Equal0~2_combout ;
wire \r0|Equal0~5_combout ;
wire \r0|Equal0~6_combout ;
wire \r0|Equal0~6_wirecell_combout ;
wire \r0|oRESET~regout ;
wire \CLOCK_27~combout ;
wire \p1|altpll_component|_clk1 ;
wire \p1|altpll_component|_clk1~clkctrl_outclk ;
wire \u4|LRCK_1X_DIV[0]~10 ;
wire \u4|LRCK_1X_DIV[1]~11_combout ;
wire \u4|LRCK_1X_DIV[2]~13_combout ;
wire \u4|LRCK_1X_DIV[0]~9_combout ;
wire \u4|LessThan1~0_combout ;
wire \u4|LessThan1~1_combout ;
wire \u4|LRCK_1X_DIV[7]~23_combout ;
wire \u4|LessThan1~2_combout ;
wire \u4|LRCK_1X_DIV[1]~12 ;
wire \u4|LRCK_1X_DIV[2]~14 ;
wire \u4|LRCK_1X_DIV[3]~16 ;
wire \u4|LRCK_1X_DIV[4]~17_combout ;
wire \u4|LRCK_1X_DIV[4]~18 ;
wire \u4|LRCK_1X_DIV[5]~20 ;
wire \u4|LRCK_1X_DIV[6]~21_combout ;
wire \u4|LRCK_1X_DIV[6]~22 ;
wire \u4|LRCK_1X_DIV[7]~24 ;
wire \u4|LRCK_1X_DIV[8]~25_combout ;
wire \u4|LRCK_1X~0_combout ;
wire \u4|LRCK_1X~regout ;
wire \u4|BCK_DIV~1_combout ;
wire \u4|BCK_DIV~2_combout ;
wire \u4|oAUD_BCK~0_combout ;
wire \u4|oAUD_BCK~regout ;
wire \u3|u0|SCLK~0_combout ;
wire \u3|u0|SCLK~1_combout ;
wire \u3|u0|SCLK~2_combout ;
wire \u3|u0|SCLK~3_combout ;
wire \u3|u0|SCLK~regout ;
wire \u3|u0|I2C_SCLK~1_combout ;
wire \u3|u0|I2C_SCLK~2_combout ;
wire \p1|altpll_component|_clk2 ;
wire \p1|altpll_component|_clk2~clkctrl_outclk ;
wire \u4|SEL_Cont[0]~3_combout ;
wire \u4|SEL_Cont[1]~0_combout ;
wire \u4|SEL_Cont[2]~2_combout ;
wire \u4|SEL_Cont[3]~1_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \u4|LRCK_1X~clkctrl_outclk ;
wire \DDS_accum[14]~18_combout ;
wire \DDS_accum[14]~19 ;
wire \DDS_accum[15]~21 ;
wire \DDS_accum[16]~22_combout ;
wire \DDS_accum[16]~23 ;
wire \DDS_accum[17]~25 ;
wire \DDS_accum[18]~26_combout ;
wire \DDS_accum[18]~27 ;
wire \DDS_accum[19]~29 ;
wire \DDS_accum[20]~30_combout ;
wire \DDS_accum[20]~31 ;
wire \DDS_accum[21]~32_combout ;
wire \DDS_accum[21]~33 ;
wire \DDS_accum[22]~34_combout ;
wire \DDS_accum[22]~35 ;
wire \DDS_accum[23]~36_combout ;
wire \DDS_accum[23]~37 ;
wire \DDS_accum[24]~38_combout ;
wire \DDS_accum[24]~39 ;
wire \DDS_accum[25]~40_combout ;
wire \DDS_accum[25]~41 ;
wire \DDS_accum[26]~42_combout ;
wire \DDS_accum[26]~43 ;
wire \DDS_accum[27]~44_combout ;
wire \DDS_accum[27]~45 ;
wire \DDS_accum[28]~46_combout ;
wire \DDS_accum[28]~47 ;
wire \DDS_accum[29]~48_combout ;
wire \DDS_accum[29]~49 ;
wire \DDS_accum[30]~50_combout ;
wire \DDS_accum[30]~51 ;
wire \DDS_accum[31]~52_combout ;
wire \u4|Mux1~17_combout ;
wire \u4|Mux1~18_combout ;
wire \u4|Mux1~14_combout ;
wire \u4|Mux1~15_combout ;
wire \u4|Mux1~16_combout ;
wire \u4|Mux1~19_combout ;
wire \DDS_accum[30]~_wirecell_combout ;
wire \Add1~0_combout ;
wire \u4|Mux1~1_combout ;
wire \u4|Mux1~8_combout ;
wire \u4|Mux1~9_combout ;
wire \u4|Mux1~20_combout ;
wire [23:0] \u3|u0|SD ;
wire [8:0] \u4|LRCK_1X_DIV ;
wire [5:0] \u3|LUT_INDEX ;
wire [15:0] \u4|AUD_outL ;
wire [5:0] \u3|u0|SD_COUNTER ;
wire [3:0] \u4|SEL_Cont ;
wire [15:0] \u4|AUD_outR ;
wire [3:0] \u4|BCK_DIV ;
wire [23:0] \u3|mI2C_DATA ;
wire [15:0] \u3|mI2C_CLK_DIV ;
wire [31:0] DDS_accum;
wire [19:0] \r0|Cont ;
wire [17:0] \SW~combout ;
wire [3:0] \KEY~combout ;

wire [2:0] \p1|altpll_component|pll_CLK_bus ;
wire [15:0] \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [15:0] \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \p1|altpll_component|_clk0  = \p1|altpll_component|pll_CLK_bus [0];
assign \p1|altpll_component|_clk1  = \p1|altpll_component|pll_CLK_bus [1];
assign \p1|altpll_component|_clk2  = \p1|altpll_component|pll_CLK_bus [2];

assign \u4|AUD_outL [0] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u4|AUD_outL [1] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u4|AUD_outL [2] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u4|AUD_outL [3] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u4|AUD_outL [4] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u4|AUD_outL [5] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u4|AUD_outL [6] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u4|AUD_outL [7] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u4|AUD_outL [8] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \u4|AUD_outL [9] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u4|AUD_outL [10] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u4|AUD_outL [11] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u4|AUD_outL [12] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u4|AUD_outL [13] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u4|AUD_outL [14] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u4|AUD_outL [15] = \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

assign \u4|AUD_outR [0] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \u4|AUD_outR [1] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \u4|AUD_outR [2] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \u4|AUD_outR [3] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \u4|AUD_outR [4] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \u4|AUD_outR [5] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \u4|AUD_outR [6] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \u4|AUD_outR [7] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \u4|AUD_outR [8] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \u4|AUD_outR [9] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \u4|AUD_outR [10] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \u4|AUD_outR [11] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \u4|AUD_outR [12] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \u4|AUD_outR [13] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];
assign \u4|AUD_outR [14] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [14];
assign \u4|AUD_outR [15] = \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [15];

// Location: LCFF_X62_Y26_N21
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[10]~36_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [10]));

// Location: M4K_X26_Y21
cycloneii_ram_block \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\u4|LRCK_1X~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({\Add1~0_combout ,\DDS_accum[30]~_wirecell_combout ,DDS_accum[29],DDS_accum[28],DDS_accum[27],DDS_accum[26],DDS_accum[25],DDS_accum[24]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "sync_rom:sineTable_90|altsyncram:Ram0_rtl_0|altsyncram_oe71:auto_generated|ALTSYNCRAM";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000000022FFD30022FFE80010FFDDFFFF00230018FF6400660036FF9C0009FFE10086FFF2FF49006F0073FF28005C0016FFD30064FED400D200ECFEBEFFB7015FFFC4FF67FF5700E100A3FF80FFAC00E9FFAFFFA8FFDB010D0096FEF1FF540142FFC5FEEB0074FFFF007E0038FF5700C1004FFE2D00FF014CFF0AFFE4FF9E008A009EFE5F0080015FFF91FEF300310194FFEAFE1500A60061FED500B9FFB500BB006BFE2000990139FEB0FFA000DC00DEFEF5FF2E006BFFFE012EFE52012D00C5FEFD0043FFDFFEED022BFDF9009C0117FEA7FFA200100162FF6AFDD902DDFFDDFD7601BEFF71009C00E9FD9B01CC00EEFD7D012DFF6E011E000AFDAC;
defparam \sineTable_90|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h02730079FE2C003DFED4038CFEAFFDF802C1FF3BFF3BFF34FF6A0445FC9EFF8E02B1FF11FEEEFED9007704E8FB6A004E0301FECFFE58FF44020B0417FB1400A00318FE76FE2DFE4003C702D6FAC3012A02D3FEE2FD6EFD77076D0064FA9A02970243FE9AFC83FE2D0A85FB54FAB205520126FD4FFCA7FF140C10F976FA5005EE0267FBB6FAF302B80C5EF7AEFAED07220076FAD6FBCD05AB0ACBF4AAFBBC07CD0124F941FB660C7005D5F14BFF25088D0023F7C3FD241409FBDDF12600510D67FC5DF5FCFFC816F2F92FEC0103CE1348F22CFF78FF5C1585F255E0971C2C0EC8EE880117FE5F0EC1EE21E7FB2BD20469E6A1F8090F4D1AC7D6D4F946215FF006;
// synopsys translate_on

// Location: M4K_X26_Y22
cycloneii_ram_block \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~clkctrl_outclk ),
	.clk1(\u4|LRCK_1X~clkctrl_outclk ),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(16'b0000000000000000),
	.portaaddr({DDS_accum[31],DDS_accum[30],DDS_accum[29],DDS_accum[28],DDS_accum[27],DDS_accum[26],DDS_accum[25],DDS_accum[24]}),
	.portabyteenamasks(1'b1),
	.portbdatain(16'b0000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\sineTable|Ram0_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file = "db/Synthesizer.rom0_sync_rom_f93d234f.hdl.mif";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "sync_rom:sineTable|altsyncram:Ram0_rtl_0|altsyncram_oe71:auto_generated|ALTSYNCRAM";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock1";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 16;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 16;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h0000000000000022FFD30022FFE80010FFDDFFFF00230018FF6400660036FF9C0009FFE10086FFF2FF49006F0073FF28005C0016FFD30064FED400D200ECFEBEFFB7015FFFC4FF67FF5700E100A3FF80FFAC00E9FFAFFFA8FFDB010D0096FEF1FF540142FFC5FEEB0074FFFF007E0038FF5700C1004FFE2D00FF014CFF0AFFE4FF9E008A009EFE5F0080015FFF91FEF300310194FFEAFE1500A60061FED500B9FFB500BB006BFE2000990139FEB0FFA000DC00DEFEF5FF2E006BFFFE012EFE52012D00C5FEFD0043FFDFFEED022BFDF9009C0117FEA7FFA200100162FF6AFDD902DDFFDDFD7601BEFF71009C00E9FD9B01CC00EEFD7D012DFF6E011E000AFDAC;
defparam \sineTable|Ram0_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h02730079FE2C003DFED4038CFEAFFDF802C1FF3BFF3BFF34FF6A0445FC9EFF8E02B1FF11FEEEFED9007704E8FB6A004E0301FECFFE58FF44020B0417FB1400A00318FE76FE2DFE4003C702D6FAC3012A02D3FEE2FD6EFD77076D0064FA9A02970243FE9AFC83FE2D0A85FB54FAB205520126FD4FFCA7FF140C10F976FA5005EE0267FBB6FAF302B80C5EF7AEFAED07220076FAD6FBCD05AB0ACBF4AAFBBC07CD0124F941FB660C7005D5F14BFF25088D0023F7C3FD241409FBDDF12600510D67FC5DF5FCFFC816F2F92FEC0103CE1348F22CFF78FF5C1585F255E0971C2C0EC8EE880117FE5F0EC1EE21E7FB2BD20469E6A1F8090F4D1AC7D6D4F946215FF006;
// synopsys translate_on

// Location: LCFF_X31_Y24_N13
cycloneii_lcell_ff \u4|LRCK_1X_DIV[3] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|LRCK_1X_DIV[3]~15_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|LRCK_1X_DIV [3]));

// Location: LCFF_X31_Y24_N17
cycloneii_lcell_ff \u4|LRCK_1X_DIV[5] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|LRCK_1X_DIV[5]~19_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|LRCK_1X_DIV [5]));

// Location: LCCOMB_X62_Y26_N20
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[10]~36 (
// Equation(s):
// \u3|mI2C_CLK_DIV[10]~36_combout  = (\u3|mI2C_CLK_DIV [10] & (\u3|mI2C_CLK_DIV[9]~35  $ (GND))) # (!\u3|mI2C_CLK_DIV [10] & (!\u3|mI2C_CLK_DIV[9]~35  & VCC))
// \u3|mI2C_CLK_DIV[10]~37  = CARRY((\u3|mI2C_CLK_DIV [10] & !\u3|mI2C_CLK_DIV[9]~35 ))

	.dataa(\u3|mI2C_CLK_DIV [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[9]~35 ),
	.combout(\u3|mI2C_CLK_DIV[10]~36_combout ),
	.cout(\u3|mI2C_CLK_DIV[10]~37 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[10]~36 .lut_mask = 16'hA50A;
defparam \u3|mI2C_CLK_DIV[10]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y25_N13
cycloneii_lcell_ff \r0|Cont[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[16]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [16]));

// Location: LCFF_X31_Y25_N15
cycloneii_lcell_ff \r0|Cont[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[17]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [17]));

// Location: LCFF_X31_Y25_N17
cycloneii_lcell_ff \r0|Cont[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[18]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [18]));

// Location: LCFF_X31_Y25_N19
cycloneii_lcell_ff \r0|Cont[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[19]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [19]));

// Location: LCFF_X31_Y26_N17
cycloneii_lcell_ff \r0|Cont[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[2]~21_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [2]));

// Location: LCFF_X31_Y26_N25
cycloneii_lcell_ff \r0|Cont[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[6]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [6]));

// Location: LCFF_X31_Y25_N5
cycloneii_lcell_ff \r0|Cont[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[12]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [12]));

// Location: LCFF_X31_Y25_N7
cycloneii_lcell_ff \r0|Cont[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[13]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [13]));

// Location: LCFF_X31_Y25_N9
cycloneii_lcell_ff \r0|Cont[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[14]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [14]));

// Location: LCFF_X31_Y25_N11
cycloneii_lcell_ff \r0|Cont[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[15]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [15]));

// Location: LCCOMB_X31_Y24_N12
cycloneii_lcell_comb \u4|LRCK_1X_DIV[3]~15 (
// Equation(s):
// \u4|LRCK_1X_DIV[3]~15_combout  = (\u4|LRCK_1X_DIV [3] & (!\u4|LRCK_1X_DIV[2]~14 )) # (!\u4|LRCK_1X_DIV [3] & ((\u4|LRCK_1X_DIV[2]~14 ) # (GND)))
// \u4|LRCK_1X_DIV[3]~16  = CARRY((!\u4|LRCK_1X_DIV[2]~14 ) # (!\u4|LRCK_1X_DIV [3]))

	.dataa(\u4|LRCK_1X_DIV [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[2]~14 ),
	.combout(\u4|LRCK_1X_DIV[3]~15_combout ),
	.cout(\u4|LRCK_1X_DIV[3]~16 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[3]~15 .lut_mask = 16'h5A5F;
defparam \u4|LRCK_1X_DIV[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneii_lcell_comb \u4|LRCK_1X_DIV[5]~19 (
// Equation(s):
// \u4|LRCK_1X_DIV[5]~19_combout  = (\u4|LRCK_1X_DIV [5] & (!\u4|LRCK_1X_DIV[4]~18 )) # (!\u4|LRCK_1X_DIV [5] & ((\u4|LRCK_1X_DIV[4]~18 ) # (GND)))
// \u4|LRCK_1X_DIV[5]~20  = CARRY((!\u4|LRCK_1X_DIV[4]~18 ) # (!\u4|LRCK_1X_DIV [5]))

	.dataa(\u4|LRCK_1X_DIV [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[4]~18 ),
	.combout(\u4|LRCK_1X_DIV[5]~19_combout ),
	.cout(\u4|LRCK_1X_DIV[5]~20 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[5]~19 .lut_mask = 16'h5A5F;
defparam \u4|LRCK_1X_DIV[5]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N16
cycloneii_lcell_comb \r0|Cont[2]~21 (
// Equation(s):
// \r0|Cont[2]~21_combout  = (\r0|Cont [2] & (!\r0|Cont[1]~20 )) # (!\r0|Cont [2] & ((\r0|Cont[1]~20 ) # (GND)))
// \r0|Cont[2]~22  = CARRY((!\r0|Cont[1]~20 ) # (!\r0|Cont [2]))

	.dataa(\r0|Cont [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[1]~20 ),
	.combout(\r0|Cont[2]~21_combout ),
	.cout(\r0|Cont[2]~22 ));
// synopsys translate_off
defparam \r0|Cont[2]~21 .lut_mask = 16'h5A5F;
defparam \r0|Cont[2]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N24
cycloneii_lcell_comb \r0|Cont[6]~29 (
// Equation(s):
// \r0|Cont[6]~29_combout  = (\r0|Cont [6] & (!\r0|Cont[5]~28 )) # (!\r0|Cont [6] & ((\r0|Cont[5]~28 ) # (GND)))
// \r0|Cont[6]~30  = CARRY((!\r0|Cont[5]~28 ) # (!\r0|Cont [6]))

	.dataa(\r0|Cont [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[5]~28 ),
	.combout(\r0|Cont[6]~29_combout ),
	.cout(\r0|Cont[6]~30 ));
// synopsys translate_off
defparam \r0|Cont[6]~29 .lut_mask = 16'h5A5F;
defparam \r0|Cont[6]~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N2
cycloneii_lcell_comb \r0|Cont[11]~39 (
// Equation(s):
// \r0|Cont[11]~39_combout  = (\r0|Cont [11] & (\r0|Cont[10]~38  $ (GND))) # (!\r0|Cont [11] & (!\r0|Cont[10]~38  & VCC))
// \r0|Cont[11]~40  = CARRY((\r0|Cont [11] & !\r0|Cont[10]~38 ))

	.dataa(vcc),
	.datab(\r0|Cont [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[10]~38 ),
	.combout(\r0|Cont[11]~39_combout ),
	.cout(\r0|Cont[11]~40 ));
// synopsys translate_off
defparam \r0|Cont[11]~39 .lut_mask = 16'hC30C;
defparam \r0|Cont[11]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N4
cycloneii_lcell_comb \r0|Cont[12]~41 (
// Equation(s):
// \r0|Cont[12]~41_combout  = (\r0|Cont [12] & (!\r0|Cont[11]~40 )) # (!\r0|Cont [12] & ((\r0|Cont[11]~40 ) # (GND)))
// \r0|Cont[12]~42  = CARRY((!\r0|Cont[11]~40 ) # (!\r0|Cont [12]))

	.dataa(vcc),
	.datab(\r0|Cont [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[11]~40 ),
	.combout(\r0|Cont[12]~41_combout ),
	.cout(\r0|Cont[12]~42 ));
// synopsys translate_off
defparam \r0|Cont[12]~41 .lut_mask = 16'h3C3F;
defparam \r0|Cont[12]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneii_lcell_comb \r0|Cont[13]~43 (
// Equation(s):
// \r0|Cont[13]~43_combout  = (\r0|Cont [13] & (\r0|Cont[12]~42  $ (GND))) # (!\r0|Cont [13] & (!\r0|Cont[12]~42  & VCC))
// \r0|Cont[13]~44  = CARRY((\r0|Cont [13] & !\r0|Cont[12]~42 ))

	.dataa(\r0|Cont [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[12]~42 ),
	.combout(\r0|Cont[13]~43_combout ),
	.cout(\r0|Cont[13]~44 ));
// synopsys translate_off
defparam \r0|Cont[13]~43 .lut_mask = 16'hA50A;
defparam \r0|Cont[13]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneii_lcell_comb \r0|Cont[14]~45 (
// Equation(s):
// \r0|Cont[14]~45_combout  = (\r0|Cont [14] & (!\r0|Cont[13]~44 )) # (!\r0|Cont [14] & ((\r0|Cont[13]~44 ) # (GND)))
// \r0|Cont[14]~46  = CARRY((!\r0|Cont[13]~44 ) # (!\r0|Cont [14]))

	.dataa(vcc),
	.datab(\r0|Cont [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[13]~44 ),
	.combout(\r0|Cont[14]~45_combout ),
	.cout(\r0|Cont[14]~46 ));
// synopsys translate_off
defparam \r0|Cont[14]~45 .lut_mask = 16'h3C3F;
defparam \r0|Cont[14]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneii_lcell_comb \r0|Cont[15]~47 (
// Equation(s):
// \r0|Cont[15]~47_combout  = (\r0|Cont [15] & (\r0|Cont[14]~46  $ (GND))) # (!\r0|Cont [15] & (!\r0|Cont[14]~46  & VCC))
// \r0|Cont[15]~48  = CARRY((\r0|Cont [15] & !\r0|Cont[14]~46 ))

	.dataa(\r0|Cont [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[14]~46 ),
	.combout(\r0|Cont[15]~47_combout ),
	.cout(\r0|Cont[15]~48 ));
// synopsys translate_off
defparam \r0|Cont[15]~47 .lut_mask = 16'hA50A;
defparam \r0|Cont[15]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N12
cycloneii_lcell_comb \r0|Cont[16]~49 (
// Equation(s):
// \r0|Cont[16]~49_combout  = (\r0|Cont [16] & (!\r0|Cont[15]~48 )) # (!\r0|Cont [16] & ((\r0|Cont[15]~48 ) # (GND)))
// \r0|Cont[16]~50  = CARRY((!\r0|Cont[15]~48 ) # (!\r0|Cont [16]))

	.dataa(\r0|Cont [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[15]~48 ),
	.combout(\r0|Cont[16]~49_combout ),
	.cout(\r0|Cont[16]~50 ));
// synopsys translate_off
defparam \r0|Cont[16]~49 .lut_mask = 16'h5A5F;
defparam \r0|Cont[16]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneii_lcell_comb \r0|Cont[17]~51 (
// Equation(s):
// \r0|Cont[17]~51_combout  = (\r0|Cont [17] & (\r0|Cont[16]~50  $ (GND))) # (!\r0|Cont [17] & (!\r0|Cont[16]~50  & VCC))
// \r0|Cont[17]~52  = CARRY((\r0|Cont [17] & !\r0|Cont[16]~50 ))

	.dataa(\r0|Cont [17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[16]~50 ),
	.combout(\r0|Cont[17]~51_combout ),
	.cout(\r0|Cont[17]~52 ));
// synopsys translate_off
defparam \r0|Cont[17]~51 .lut_mask = 16'hA50A;
defparam \r0|Cont[17]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N16
cycloneii_lcell_comb \r0|Cont[18]~53 (
// Equation(s):
// \r0|Cont[18]~53_combout  = (\r0|Cont [18] & (!\r0|Cont[17]~52 )) # (!\r0|Cont [18] & ((\r0|Cont[17]~52 ) # (GND)))
// \r0|Cont[18]~54  = CARRY((!\r0|Cont[17]~52 ) # (!\r0|Cont [18]))

	.dataa(\r0|Cont [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[17]~52 ),
	.combout(\r0|Cont[18]~53_combout ),
	.cout(\r0|Cont[18]~54 ));
// synopsys translate_off
defparam \r0|Cont[18]~53 .lut_mask = 16'h5A5F;
defparam \r0|Cont[18]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneii_lcell_comb \r0|Cont[19]~55 (
// Equation(s):
// \r0|Cont[19]~55_combout  = \r0|Cont[18]~54  $ (!\r0|Cont [19])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\r0|Cont [19]),
	.cin(\r0|Cont[18]~54 ),
	.combout(\r0|Cont[19]~55_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[19]~55 .lut_mask = 16'hF00F;
defparam \r0|Cont[19]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y22_N25
cycloneii_lcell_ff \DDS_accum[19] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[19]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[19]));

// Location: LCFF_X27_Y22_N21
cycloneii_lcell_ff \DDS_accum[17] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[17]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[17]));

// Location: LCFF_X27_Y22_N17
cycloneii_lcell_ff \DDS_accum[15] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[15]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[15]));

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \DDS_accum[15]~20 (
// Equation(s):
// \DDS_accum[15]~20_combout  = (DDS_accum[15] & ((\SW~combout [1] & (\DDS_accum[14]~19  & VCC)) # (!\SW~combout [1] & (!\DDS_accum[14]~19 )))) # (!DDS_accum[15] & ((\SW~combout [1] & (!\DDS_accum[14]~19 )) # (!\SW~combout [1] & ((\DDS_accum[14]~19 ) # 
// (GND)))))
// \DDS_accum[15]~21  = CARRY((DDS_accum[15] & (!\SW~combout [1] & !\DDS_accum[14]~19 )) # (!DDS_accum[15] & ((!\DDS_accum[14]~19 ) # (!\SW~combout [1]))))

	.dataa(DDS_accum[15]),
	.datab(\SW~combout [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[14]~19 ),
	.combout(\DDS_accum[15]~20_combout ),
	.cout(\DDS_accum[15]~21 ));
// synopsys translate_off
defparam \DDS_accum[15]~20 .lut_mask = 16'h9617;
defparam \DDS_accum[15]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N20
cycloneii_lcell_comb \DDS_accum[17]~24 (
// Equation(s):
// \DDS_accum[17]~24_combout  = (DDS_accum[17] & ((\SW~combout [3] & (\DDS_accum[16]~23  & VCC)) # (!\SW~combout [3] & (!\DDS_accum[16]~23 )))) # (!DDS_accum[17] & ((\SW~combout [3] & (!\DDS_accum[16]~23 )) # (!\SW~combout [3] & ((\DDS_accum[16]~23 ) # 
// (GND)))))
// \DDS_accum[17]~25  = CARRY((DDS_accum[17] & (!\SW~combout [3] & !\DDS_accum[16]~23 )) # (!DDS_accum[17] & ((!\DDS_accum[16]~23 ) # (!\SW~combout [3]))))

	.dataa(DDS_accum[17]),
	.datab(\SW~combout [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[16]~23 ),
	.combout(\DDS_accum[17]~24_combout ),
	.cout(\DDS_accum[17]~25 ));
// synopsys translate_off
defparam \DDS_accum[17]~24 .lut_mask = 16'h9617;
defparam \DDS_accum[17]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \DDS_accum[19]~28 (
// Equation(s):
// \DDS_accum[19]~28_combout  = (DDS_accum[19] & ((\SW~combout [5] & (\DDS_accum[18]~27  & VCC)) # (!\SW~combout [5] & (!\DDS_accum[18]~27 )))) # (!DDS_accum[19] & ((\SW~combout [5] & (!\DDS_accum[18]~27 )) # (!\SW~combout [5] & ((\DDS_accum[18]~27 ) # 
// (GND)))))
// \DDS_accum[19]~29  = CARRY((DDS_accum[19] & (!\SW~combout [5] & !\DDS_accum[18]~27 )) # (!DDS_accum[19] & ((!\DDS_accum[18]~27 ) # (!\SW~combout [5]))))

	.dataa(DDS_accum[19]),
	.datab(\SW~combout [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[18]~27 ),
	.combout(\DDS_accum[19]~28_combout ),
	.cout(\DDS_accum[19]~29 ));
// synopsys translate_off
defparam \DDS_accum[19]~28 .lut_mask = 16'h9617;
defparam \DDS_accum[19]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N24
cycloneii_lcell_comb \u3|u0|I2C_SCLK~0 (
// Equation(s):
// \u3|u0|I2C_SCLK~0_combout  = (\u3|u0|SD_COUNTER [1]) # ((\u3|u0|SD_COUNTER [0]) # ((\u3|u0|SD_COUNTER [2]) # (\u3|u0|SD_COUNTER [3])))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SD_COUNTER [2]),
	.datad(\u3|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u3|u0|I2C_SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|I2C_SCLK~0 .lut_mask = 16'hFFFE;
defparam \u3|u0|I2C_SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N24
cycloneii_lcell_comb \u4|Mux1~0 (
// Equation(s):
// \u4|Mux1~0_combout  = (\u4|SEL_Cont [0] & ((\u4|SEL_Cont [1]) # ((\u4|AUD_outL [6])))) # (!\u4|SEL_Cont [0] & (!\u4|SEL_Cont [1] & (\u4|AUD_outL [7])))

	.dataa(\u4|SEL_Cont [0]),
	.datab(\u4|SEL_Cont [1]),
	.datac(\u4|AUD_outL [7]),
	.datad(\u4|AUD_outL [6]),
	.cin(gnd),
	.combout(\u4|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~0 .lut_mask = 16'hBA98;
defparam \u4|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneii_lcell_comb \u4|Mux1~2 (
// Equation(s):
// \u4|Mux1~2_combout  = (\u4|SEL_Cont [1] & ((\u4|AUD_outL [9]) # ((\u4|SEL_Cont [0])))) # (!\u4|SEL_Cont [1] & (((!\u4|SEL_Cont [0] & \u4|AUD_outL [11]))))

	.dataa(\u4|AUD_outL [9]),
	.datab(\u4|SEL_Cont [1]),
	.datac(\u4|SEL_Cont [0]),
	.datad(\u4|AUD_outL [11]),
	.cin(gnd),
	.combout(\u4|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~2 .lut_mask = 16'hCBC8;
defparam \u4|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneii_lcell_comb \u4|Mux1~3 (
// Equation(s):
// \u4|Mux1~3_combout  = (\u4|Mux1~2_combout  & ((\u4|AUD_outL [8]) # ((!\u4|SEL_Cont [0])))) # (!\u4|Mux1~2_combout  & (((\u4|SEL_Cont [0] & \u4|AUD_outL [10]))))

	.dataa(\u4|AUD_outL [8]),
	.datab(\u4|Mux1~2_combout ),
	.datac(\u4|SEL_Cont [0]),
	.datad(\u4|AUD_outL [10]),
	.cin(gnd),
	.combout(\u4|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~3 .lut_mask = 16'hBC8C;
defparam \u4|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \u4|Mux1~4 (
// Equation(s):
// \u4|Mux1~4_combout  = (\u4|SEL_Cont [1] & (((\u4|SEL_Cont [0]) # (\u4|AUD_outL [13])))) # (!\u4|SEL_Cont [1] & (\u4|AUD_outL [15] & (!\u4|SEL_Cont [0])))

	.dataa(\u4|AUD_outL [15]),
	.datab(\u4|SEL_Cont [1]),
	.datac(\u4|SEL_Cont [0]),
	.datad(\u4|AUD_outL [13]),
	.cin(gnd),
	.combout(\u4|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~4 .lut_mask = 16'hCEC2;
defparam \u4|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N18
cycloneii_lcell_comb \u4|Mux1~5 (
// Equation(s):
// \u4|Mux1~5_combout  = (\u4|Mux1~4_combout  & ((\u4|AUD_outL [12]) # ((!\u4|SEL_Cont [0])))) # (!\u4|Mux1~4_combout  & (((\u4|SEL_Cont [0] & \u4|AUD_outL [14]))))

	.dataa(\u4|AUD_outL [12]),
	.datab(\u4|Mux1~4_combout ),
	.datac(\u4|SEL_Cont [0]),
	.datad(\u4|AUD_outL [14]),
	.cin(gnd),
	.combout(\u4|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~5 .lut_mask = 16'hBC8C;
defparam \u4|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneii_lcell_comb \u4|Mux1~6 (
// Equation(s):
// \u4|Mux1~6_combout  = (\u4|SEL_Cont [2] & ((\u4|Mux1~3_combout ) # ((\u4|SEL_Cont [3])))) # (!\u4|SEL_Cont [2] & (((\u4|Mux1~5_combout  & !\u4|SEL_Cont [3]))))

	.dataa(\u4|Mux1~3_combout ),
	.datab(\u4|Mux1~5_combout ),
	.datac(\u4|SEL_Cont [2]),
	.datad(\u4|SEL_Cont [3]),
	.cin(gnd),
	.combout(\u4|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~6 .lut_mask = 16'hF0AC;
defparam \u4|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N2
cycloneii_lcell_comb \u4|Mux1~7 (
// Equation(s):
// \u4|Mux1~7_combout  = (\u4|SEL_Cont [0] & (((\u4|AUD_outL [2]) # (\u4|SEL_Cont [1])))) # (!\u4|SEL_Cont [0] & (\u4|AUD_outL [3] & ((!\u4|SEL_Cont [1]))))

	.dataa(\u4|SEL_Cont [0]),
	.datab(\u4|AUD_outL [3]),
	.datac(\u4|AUD_outL [2]),
	.datad(\u4|SEL_Cont [1]),
	.cin(gnd),
	.combout(\u4|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~7 .lut_mask = 16'hAAE4;
defparam \u4|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneii_lcell_comb \u4|Mux1~10 (
// Equation(s):
// \u4|Mux1~10_combout  = (\u4|SEL_Cont [2] & (((\u4|SEL_Cont [3])))) # (!\u4|SEL_Cont [2] & ((\u4|SEL_Cont [3] & ((\u4|AUD_outR [5]))) # (!\u4|SEL_Cont [3] & (\u4|AUD_outR [13]))))

	.dataa(\u4|SEL_Cont [2]),
	.datab(\u4|AUD_outR [13]),
	.datac(\u4|AUD_outR [5]),
	.datad(\u4|SEL_Cont [3]),
	.cin(gnd),
	.combout(\u4|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~10 .lut_mask = 16'hFA44;
defparam \u4|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneii_lcell_comb \u4|Mux1~11 (
// Equation(s):
// \u4|Mux1~11_combout  = (\u4|Mux1~10_combout  & ((\u4|AUD_outR [1]) # ((!\u4|SEL_Cont [2])))) # (!\u4|Mux1~10_combout  & (((\u4|SEL_Cont [2] & \u4|AUD_outR [9]))))

	.dataa(\u4|Mux1~10_combout ),
	.datab(\u4|AUD_outR [1]),
	.datac(\u4|SEL_Cont [2]),
	.datad(\u4|AUD_outR [9]),
	.cin(gnd),
	.combout(\u4|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~11 .lut_mask = 16'hDA8A;
defparam \u4|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N12
cycloneii_lcell_comb \u4|Mux1~12 (
// Equation(s):
// \u4|Mux1~12_combout  = (\u4|SEL_Cont [2] & ((\u4|SEL_Cont [3]) # ((\u4|AUD_outR [10])))) # (!\u4|SEL_Cont [2] & (!\u4|SEL_Cont [3] & (\u4|AUD_outR [14])))

	.dataa(\u4|SEL_Cont [2]),
	.datab(\u4|SEL_Cont [3]),
	.datac(\u4|AUD_outR [14]),
	.datad(\u4|AUD_outR [10]),
	.cin(gnd),
	.combout(\u4|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~12 .lut_mask = 16'hBA98;
defparam \u4|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneii_lcell_comb \u4|Mux1~13 (
// Equation(s):
// \u4|Mux1~13_combout  = (\u4|Mux1~12_combout  & (((\u4|AUD_outR [2])) # (!\u4|SEL_Cont [3]))) # (!\u4|Mux1~12_combout  & (\u4|SEL_Cont [3] & ((\u4|AUD_outR [6]))))

	.dataa(\u4|Mux1~12_combout ),
	.datab(\u4|SEL_Cont [3]),
	.datac(\u4|AUD_outR [2]),
	.datad(\u4|AUD_outR [6]),
	.cin(gnd),
	.combout(\u4|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~13 .lut_mask = 16'hE6A2;
defparam \u4|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N20
cycloneii_lcell_comb \r0|Equal0~0 (
// Equation(s):
// \r0|Equal0~0_combout  = (\r0|Cont [18] & (\r0|Cont [17] & (\r0|Cont [16] & \r0|Cont [19])))

	.dataa(\r0|Cont [18]),
	.datab(\r0|Cont [17]),
	.datac(\r0|Cont [16]),
	.datad(\r0|Cont [19]),
	.cin(gnd),
	.combout(\r0|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~0 .lut_mask = 16'h8000;
defparam \r0|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneii_lcell_comb \r0|Equal0~4 (
// Equation(s):
// \r0|Equal0~4_combout  = (\r0|Cont [13] & (\r0|Cont [14] & (\r0|Cont [12] & \r0|Cont [15])))

	.dataa(\r0|Cont [13]),
	.datab(\r0|Cont [14]),
	.datac(\r0|Cont [12]),
	.datad(\r0|Cont [15]),
	.cin(gnd),
	.combout(\r0|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~4 .lut_mask = 16'h8000;
defparam \r0|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N25
cycloneii_lcell_ff \u4|BCK_DIV[2] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|BCK_DIV~0_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|BCK_DIV [2]));

// Location: LCFF_X60_Y26_N25
cycloneii_lcell_ff \u3|u0|ACK3 (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|ACK3~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|ACK3~regout ));

// Location: LCFF_X62_Y27_N21
cycloneii_lcell_ff \u3|mSetup_ST.0000 (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mSetup_ST.0000~regout ));

// Location: LCCOMB_X31_Y24_N24
cycloneii_lcell_comb \u4|BCK_DIV~0 (
// Equation(s):
// \u4|BCK_DIV~0_combout  = (\u4|BCK_DIV [0] & (!\u4|BCK_DIV [2] & \u4|BCK_DIV [1])) # (!\u4|BCK_DIV [0] & (\u4|BCK_DIV [2] & !\u4|BCK_DIV [1]))

	.dataa(vcc),
	.datab(\u4|BCK_DIV [0]),
	.datac(\u4|BCK_DIV [2]),
	.datad(\u4|BCK_DIV [1]),
	.cin(gnd),
	.combout(\u4|BCK_DIV~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|BCK_DIV~0 .lut_mask = 16'h0C30;
defparam \u4|BCK_DIV~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N12
cycloneii_lcell_comb \u3|u0|Mux0~0 (
// Equation(s):
// \u3|u0|Mux0~0_combout  = (\u3|u0|SD_COUNTER [0] & (\u3|u0|SD_COUNTER [1] & (\u3|u0|SD_COUNTER [3] & \u3|u0|SD_COUNTER [2])))

	.dataa(\u3|u0|SD_COUNTER [0]),
	.datab(\u3|u0|SD_COUNTER [1]),
	.datac(\u3|u0|SD_COUNTER [3]),
	.datad(\u3|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~0 .lut_mask = 16'h8000;
defparam \u3|u0|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N3
cycloneii_lcell_ff \u3|u0|SD[4] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|SD[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD [4]));

// Location: LCCOMB_X60_Y26_N28
cycloneii_lcell_comb \u3|u0|ACK3~0 (
// Equation(s):
// \u3|u0|ACK3~0_combout  = (\u3|u0|SD_COUNTER [0] & (\u3|u0|SD_COUNTER [5] & (\u3|u0|SD_COUNTER [1] $ (!\u3|u0|SD_COUNTER [2]))))

	.dataa(\u3|u0|SD_COUNTER [0]),
	.datab(\u3|u0|SD_COUNTER [1]),
	.datac(\u3|u0|SD_COUNTER [5]),
	.datad(\u3|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u3|u0|ACK3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK3~0 .lut_mask = 16'h8020;
defparam \u3|u0|ACK3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N2
cycloneii_lcell_comb \u3|u0|ACK3~1 (
// Equation(s):
// \u3|u0|ACK3~1_combout  = (\u3|u0|ACK3~0_combout  & ((\u3|u0|SD_COUNTER [3] & (\u3|u0|SD_COUNTER [2] & \u3|u0|SD_COUNTER [4])) # (!\u3|u0|SD_COUNTER [3] & (!\u3|u0|SD_COUNTER [2] & !\u3|u0|SD_COUNTER [4]))))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [4]),
	.datad(\u3|u0|ACK3~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|ACK3~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK3~1 .lut_mask = 16'h8100;
defparam \u3|u0|ACK3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N24
cycloneii_lcell_comb \u3|u0|ACK3~2 (
// Equation(s):
// \u3|u0|ACK3~2_combout  = (\u3|u0|ACK3~1_combout  & (!\u3|u0|SD_COUNTER [4] & (\I2C_SDAT~0 ))) # (!\u3|u0|ACK3~1_combout  & (((\u3|u0|ACK3~regout ))))

	.dataa(\u3|u0|SD_COUNTER [4]),
	.datab(\I2C_SDAT~0 ),
	.datac(\u3|u0|ACK3~regout ),
	.datad(\u3|u0|ACK3~1_combout ),
	.cin(gnd),
	.combout(\u3|u0|ACK3~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK3~2 .lut_mask = 16'h44F0;
defparam \u3|u0|ACK3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N20
cycloneii_lcell_comb \u3|Selector1~0 (
// Equation(s):
// \u3|Selector1~0_combout  = (!\u3|mSetup_ST.0010~regout  & ((\u3|u0|END~regout ) # ((\u3|mSetup_ST~12_combout ) # (!\u3|mSetup_ST.0001~regout ))))

	.dataa(\u3|mSetup_ST.0010~regout ),
	.datab(\u3|u0|END~regout ),
	.datac(\u3|mSetup_ST~12_combout ),
	.datad(\u3|mSetup_ST.0001~regout ),
	.cin(gnd),
	.combout(\u3|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Selector1~0 .lut_mask = 16'h5455;
defparam \u3|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N29
cycloneii_lcell_ff \u3|mI2C_DATA[4] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|WideOr10~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_DATA [4]));

// Location: LCCOMB_X59_Y27_N28
cycloneii_lcell_comb \u3|WideOr10~0 (
// Equation(s):
// \u3|WideOr10~0_combout  = (!\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [2] & (!\u3|LUT_INDEX [1])) # (!\u3|LUT_INDEX [2] & ((\u3|LUT_INDEX [1]) # (\u3|LUT_INDEX [0])))))

	.dataa(\u3|LUT_INDEX [2]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u3|WideOr10~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr10~0 .lut_mask = 16'h0076;
defparam \u3|WideOr10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[10]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [10]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[10]));
// synopsys translate_off
defparam \SW[10]~I .input_async_reset = "none";
defparam \SW[10]~I .input_power_up = "low";
defparam \SW[10]~I .input_register_mode = "none";
defparam \SW[10]~I .input_sync_reset = "none";
defparam \SW[10]~I .oe_async_reset = "none";
defparam \SW[10]~I .oe_power_up = "low";
defparam \SW[10]~I .oe_register_mode = "none";
defparam \SW[10]~I .oe_sync_reset = "none";
defparam \SW[10]~I .operation_mode = "input";
defparam \SW[10]~I .output_async_reset = "none";
defparam \SW[10]~I .output_power_up = "low";
defparam \SW[10]~I .output_register_mode = "none";
defparam \SW[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [9]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [8]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [7]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [6]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [4]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [2]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[11]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [11]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[11]));
// synopsys translate_off
defparam \SW[11]~I .input_async_reset = "none";
defparam \SW[11]~I .input_power_up = "low";
defparam \SW[11]~I .input_register_mode = "none";
defparam \SW[11]~I .input_sync_reset = "none";
defparam \SW[11]~I .oe_async_reset = "none";
defparam \SW[11]~I .oe_power_up = "low";
defparam \SW[11]~I .oe_register_mode = "none";
defparam \SW[11]~I .oe_sync_reset = "none";
defparam \SW[11]~I .operation_mode = "input";
defparam \SW[11]~I .output_async_reset = "none";
defparam \SW[11]~I .output_power_up = "low";
defparam \SW[11]~I .output_register_mode = "none";
defparam \SW[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[13]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [13]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[13]));
// synopsys translate_off
defparam \SW[13]~I .input_async_reset = "none";
defparam \SW[13]~I .input_power_up = "low";
defparam \SW[13]~I .input_register_mode = "none";
defparam \SW[13]~I .input_sync_reset = "none";
defparam \SW[13]~I .oe_async_reset = "none";
defparam \SW[13]~I .oe_power_up = "low";
defparam \SW[13]~I .oe_register_mode = "none";
defparam \SW[13]~I .oe_sync_reset = "none";
defparam \SW[13]~I .operation_mode = "input";
defparam \SW[13]~I .output_async_reset = "none";
defparam \SW[13]~I .output_power_up = "low";
defparam \SW[13]~I .output_register_mode = "none";
defparam \SW[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G9
cycloneii_clkctrl \u4|oAUD_BCK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u4|oAUD_BCK~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u4|oAUD_BCK~clkctrl_outclk ));
// synopsys translate_off
defparam \u4|oAUD_BCK~clkctrl .clock_type = "global clock";
defparam \u4|oAUD_BCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N2
cycloneii_lcell_comb \u3|u0|SD[4]~feeder (
// Equation(s):
// \u3|u0|SD[4]~feeder_combout  = \u3|mI2C_DATA [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u3|mI2C_DATA [4]),
	.cin(gnd),
	.combout(\u3|u0|SD[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD[4]~feeder .lut_mask = 16'hFF00;
defparam \u3|u0|SD[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \I2C_SDAT~I (
	.datain(!\u3|u0|SDO~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\I2C_SDAT~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SDAT));
// synopsys translate_off
defparam \I2C_SDAT~I .input_async_reset = "none";
defparam \I2C_SDAT~I .input_power_up = "low";
defparam \I2C_SDAT~I .input_register_mode = "none";
defparam \I2C_SDAT~I .input_sync_reset = "none";
defparam \I2C_SDAT~I .oe_async_reset = "none";
defparam \I2C_SDAT~I .oe_power_up = "low";
defparam \I2C_SDAT~I .oe_register_mode = "none";
defparam \I2C_SDAT~I .oe_sync_reset = "none";
defparam \I2C_SDAT~I .open_drain_output = "true";
defparam \I2C_SDAT~I .operation_mode = "bidir";
defparam \I2C_SDAT~I .output_async_reset = "none";
defparam \I2C_SDAT~I .output_power_up = "low";
defparam \I2C_SDAT~I .output_register_mode = "none";
defparam \I2C_SDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N0
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[0]~16 (
// Equation(s):
// \u3|mI2C_CLK_DIV[0]~16_combout  = \u3|mI2C_CLK_DIV [0] $ (VCC)
// \u3|mI2C_CLK_DIV[0]~17  = CARRY(\u3|mI2C_CLK_DIV [0])

	.dataa(vcc),
	.datab(\u3|mI2C_CLK_DIV [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|mI2C_CLK_DIV[0]~16_combout ),
	.cout(\u3|mI2C_CLK_DIV[0]~17 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[0]~16 .lut_mask = 16'h33CC;
defparam \u3|mI2C_CLK_DIV[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \KEY[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\KEY~combout [0]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[0]));
// synopsys translate_off
defparam \KEY[0]~I .input_async_reset = "none";
defparam \KEY[0]~I .input_power_up = "low";
defparam \KEY[0]~I .input_register_mode = "none";
defparam \KEY[0]~I .input_sync_reset = "none";
defparam \KEY[0]~I .oe_async_reset = "none";
defparam \KEY[0]~I .oe_power_up = "low";
defparam \KEY[0]~I .oe_register_mode = "none";
defparam \KEY[0]~I .oe_sync_reset = "none";
defparam \KEY[0]~I .operation_mode = "input";
defparam \KEY[0]~I .output_async_reset = "none";
defparam \KEY[0]~I .output_power_up = "low";
defparam \KEY[0]~I .output_register_mode = "none";
defparam \KEY[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N22
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[11]~38 (
// Equation(s):
// \u3|mI2C_CLK_DIV[11]~38_combout  = (\u3|mI2C_CLK_DIV [11] & (!\u3|mI2C_CLK_DIV[10]~37 )) # (!\u3|mI2C_CLK_DIV [11] & ((\u3|mI2C_CLK_DIV[10]~37 ) # (GND)))
// \u3|mI2C_CLK_DIV[11]~39  = CARRY((!\u3|mI2C_CLK_DIV[10]~37 ) # (!\u3|mI2C_CLK_DIV [11]))

	.dataa(vcc),
	.datab(\u3|mI2C_CLK_DIV [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[10]~37 ),
	.combout(\u3|mI2C_CLK_DIV[11]~38_combout ),
	.cout(\u3|mI2C_CLK_DIV[11]~39 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[11]~38 .lut_mask = 16'h3C3F;
defparam \u3|mI2C_CLK_DIV[11]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N24
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[12]~40 (
// Equation(s):
// \u3|mI2C_CLK_DIV[12]~40_combout  = (\u3|mI2C_CLK_DIV [12] & (\u3|mI2C_CLK_DIV[11]~39  $ (GND))) # (!\u3|mI2C_CLK_DIV [12] & (!\u3|mI2C_CLK_DIV[11]~39  & VCC))
// \u3|mI2C_CLK_DIV[12]~41  = CARRY((\u3|mI2C_CLK_DIV [12] & !\u3|mI2C_CLK_DIV[11]~39 ))

	.dataa(\u3|mI2C_CLK_DIV [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[11]~39 ),
	.combout(\u3|mI2C_CLK_DIV[12]~40_combout ),
	.cout(\u3|mI2C_CLK_DIV[12]~41 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[12]~40 .lut_mask = 16'hA50A;
defparam \u3|mI2C_CLK_DIV[12]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N26
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[13]~42 (
// Equation(s):
// \u3|mI2C_CLK_DIV[13]~42_combout  = (\u3|mI2C_CLK_DIV [13] & (!\u3|mI2C_CLK_DIV[12]~41 )) # (!\u3|mI2C_CLK_DIV [13] & ((\u3|mI2C_CLK_DIV[12]~41 ) # (GND)))
// \u3|mI2C_CLK_DIV[13]~43  = CARRY((!\u3|mI2C_CLK_DIV[12]~41 ) # (!\u3|mI2C_CLK_DIV [13]))

	.dataa(vcc),
	.datab(\u3|mI2C_CLK_DIV [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[12]~41 ),
	.combout(\u3|mI2C_CLK_DIV[13]~42_combout ),
	.cout(\u3|mI2C_CLK_DIV[13]~43 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[13]~42 .lut_mask = 16'h3C3F;
defparam \u3|mI2C_CLK_DIV[13]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X62_Y26_N27
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[13]~42_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [13]));

// Location: LCCOMB_X62_Y26_N28
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[14]~44 (
// Equation(s):
// \u3|mI2C_CLK_DIV[14]~44_combout  = (\u3|mI2C_CLK_DIV [14] & (\u3|mI2C_CLK_DIV[13]~43  $ (GND))) # (!\u3|mI2C_CLK_DIV [14] & (!\u3|mI2C_CLK_DIV[13]~43  & VCC))
// \u3|mI2C_CLK_DIV[14]~45  = CARRY((\u3|mI2C_CLK_DIV [14] & !\u3|mI2C_CLK_DIV[13]~43 ))

	.dataa(vcc),
	.datab(\u3|mI2C_CLK_DIV [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[13]~43 ),
	.combout(\u3|mI2C_CLK_DIV[14]~44_combout ),
	.cout(\u3|mI2C_CLK_DIV[14]~45 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[14]~44 .lut_mask = 16'hC30C;
defparam \u3|mI2C_CLK_DIV[14]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X62_Y26_N29
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[14]~44_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [14]));

// Location: LCCOMB_X62_Y26_N30
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[15]~46 (
// Equation(s):
// \u3|mI2C_CLK_DIV[15]~46_combout  = \u3|mI2C_CLK_DIV[14]~45  $ (\u3|mI2C_CLK_DIV [15])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u3|mI2C_CLK_DIV [15]),
	.cin(\u3|mI2C_CLK_DIV[14]~45 ),
	.combout(\u3|mI2C_CLK_DIV[15]~46_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[15]~46 .lut_mask = 16'h0FF0;
defparam \u3|mI2C_CLK_DIV[15]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X62_Y26_N31
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[15]~46_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [15]));

// Location: LCFF_X62_Y26_N25
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[12]~40_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [12]));

// Location: LCCOMB_X61_Y26_N4
cycloneii_lcell_comb \u3|LessThan0~3 (
// Equation(s):
// \u3|LessThan0~3_combout  = (!\u3|mI2C_CLK_DIV [13] & (!\u3|mI2C_CLK_DIV [14] & (!\u3|mI2C_CLK_DIV [15] & !\u3|mI2C_CLK_DIV [12])))

	.dataa(\u3|mI2C_CLK_DIV [13]),
	.datab(\u3|mI2C_CLK_DIV [14]),
	.datac(\u3|mI2C_CLK_DIV [15]),
	.datad(\u3|mI2C_CLK_DIV [12]),
	.cin(gnd),
	.combout(\u3|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~3 .lut_mask = 16'h0001;
defparam \u3|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N10
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[5]~26 (
// Equation(s):
// \u3|mI2C_CLK_DIV[5]~26_combout  = (\u3|mI2C_CLK_DIV [5] & (!\u3|mI2C_CLK_DIV[4]~25 )) # (!\u3|mI2C_CLK_DIV [5] & ((\u3|mI2C_CLK_DIV[4]~25 ) # (GND)))
// \u3|mI2C_CLK_DIV[5]~27  = CARRY((!\u3|mI2C_CLK_DIV[4]~25 ) # (!\u3|mI2C_CLK_DIV [5]))

	.dataa(\u3|mI2C_CLK_DIV [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[4]~25 ),
	.combout(\u3|mI2C_CLK_DIV[5]~26_combout ),
	.cout(\u3|mI2C_CLK_DIV[5]~27 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[5]~26 .lut_mask = 16'h5A5F;
defparam \u3|mI2C_CLK_DIV[5]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X61_Y26_N31
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|mI2C_CLK_DIV[5]~26_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [5]));

// Location: LCCOMB_X62_Y26_N6
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[3]~22 (
// Equation(s):
// \u3|mI2C_CLK_DIV[3]~22_combout  = (\u3|mI2C_CLK_DIV [3] & (!\u3|mI2C_CLK_DIV[2]~21 )) # (!\u3|mI2C_CLK_DIV [3] & ((\u3|mI2C_CLK_DIV[2]~21 ) # (GND)))
// \u3|mI2C_CLK_DIV[3]~23  = CARRY((!\u3|mI2C_CLK_DIV[2]~21 ) # (!\u3|mI2C_CLK_DIV [3]))

	.dataa(\u3|mI2C_CLK_DIV [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[2]~21 ),
	.combout(\u3|mI2C_CLK_DIV[3]~22_combout ),
	.cout(\u3|mI2C_CLK_DIV[3]~23 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[3]~22 .lut_mask = 16'h5A5F;
defparam \u3|mI2C_CLK_DIV[3]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X62_Y26_N7
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[3]~22_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [3]));

// Location: LCCOMB_X61_Y26_N8
cycloneii_lcell_comb \u3|LessThan0~0 (
// Equation(s):
// \u3|LessThan0~0_combout  = (!\u3|mI2C_CLK_DIV [2] & (!\u3|mI2C_CLK_DIV [4] & (!\u3|mI2C_CLK_DIV [5] & !\u3|mI2C_CLK_DIV [3])))

	.dataa(\u3|mI2C_CLK_DIV [2]),
	.datab(\u3|mI2C_CLK_DIV [4]),
	.datac(\u3|mI2C_CLK_DIV [5]),
	.datad(\u3|mI2C_CLK_DIV [3]),
	.cin(gnd),
	.combout(\u3|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~0 .lut_mask = 16'h0001;
defparam \u3|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y26_N12
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[6]~28 (
// Equation(s):
// \u3|mI2C_CLK_DIV[6]~28_combout  = (\u3|mI2C_CLK_DIV [6] & (\u3|mI2C_CLK_DIV[5]~27  $ (GND))) # (!\u3|mI2C_CLK_DIV [6] & (!\u3|mI2C_CLK_DIV[5]~27  & VCC))
// \u3|mI2C_CLK_DIV[6]~29  = CARRY((\u3|mI2C_CLK_DIV [6] & !\u3|mI2C_CLK_DIV[5]~27 ))

	.dataa(\u3|mI2C_CLK_DIV [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[5]~27 ),
	.combout(\u3|mI2C_CLK_DIV[6]~28_combout ),
	.cout(\u3|mI2C_CLK_DIV[6]~29 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[6]~28 .lut_mask = 16'hA50A;
defparam \u3|mI2C_CLK_DIV[6]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X62_Y26_N13
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[6]~28_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [6]));

// Location: LCCOMB_X61_Y26_N2
cycloneii_lcell_comb \u3|LessThan0~1 (
// Equation(s):
// \u3|LessThan0~1_combout  = ((!\u3|mI2C_CLK_DIV [8]) # (!\u3|mI2C_CLK_DIV [6])) # (!\u3|mI2C_CLK_DIV [7])

	.dataa(vcc),
	.datab(\u3|mI2C_CLK_DIV [7]),
	.datac(\u3|mI2C_CLK_DIV [6]),
	.datad(\u3|mI2C_CLK_DIV [8]),
	.cin(gnd),
	.combout(\u3|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~1 .lut_mask = 16'h3FFF;
defparam \u3|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N0
cycloneii_lcell_comb \u3|LessThan0~2 (
// Equation(s):
// \u3|LessThan0~2_combout  = (!\u3|mI2C_CLK_DIV [10] & (!\u3|mI2C_CLK_DIV [9] & ((\u3|LessThan0~0_combout ) # (\u3|LessThan0~1_combout ))))

	.dataa(\u3|mI2C_CLK_DIV [10]),
	.datab(\u3|mI2C_CLK_DIV [9]),
	.datac(\u3|LessThan0~0_combout ),
	.datad(\u3|LessThan0~1_combout ),
	.cin(gnd),
	.combout(\u3|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~2 .lut_mask = 16'h1110;
defparam \u3|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N14
cycloneii_lcell_comb \u3|LessThan0~4 (
// Equation(s):
// \u3|LessThan0~4_combout  = ((\u3|mI2C_CLK_DIV [11] & !\u3|LessThan0~2_combout )) # (!\u3|LessThan0~3_combout )

	.dataa(vcc),
	.datab(\u3|mI2C_CLK_DIV [11]),
	.datac(\u3|LessThan0~3_combout ),
	.datad(\u3|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u3|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan0~4 .lut_mask = 16'h0FCF;
defparam \u3|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y26_N1
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[0]~16_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [0]));

// Location: LCCOMB_X62_Y26_N2
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[1]~18 (
// Equation(s):
// \u3|mI2C_CLK_DIV[1]~18_combout  = (\u3|mI2C_CLK_DIV [1] & (!\u3|mI2C_CLK_DIV[0]~17 )) # (!\u3|mI2C_CLK_DIV [1] & ((\u3|mI2C_CLK_DIV[0]~17 ) # (GND)))
// \u3|mI2C_CLK_DIV[1]~19  = CARRY((!\u3|mI2C_CLK_DIV[0]~17 ) # (!\u3|mI2C_CLK_DIV [1]))

	.dataa(vcc),
	.datab(\u3|mI2C_CLK_DIV [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[0]~17 ),
	.combout(\u3|mI2C_CLK_DIV[1]~18_combout ),
	.cout(\u3|mI2C_CLK_DIV[1]~19 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[1]~18 .lut_mask = 16'h3C3F;
defparam \u3|mI2C_CLK_DIV[1]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X62_Y26_N3
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[1]~18_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [1]));

// Location: LCCOMB_X62_Y26_N4
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[2]~20 (
// Equation(s):
// \u3|mI2C_CLK_DIV[2]~20_combout  = (\u3|mI2C_CLK_DIV [2] & (\u3|mI2C_CLK_DIV[1]~19  $ (GND))) # (!\u3|mI2C_CLK_DIV [2] & (!\u3|mI2C_CLK_DIV[1]~19  & VCC))
// \u3|mI2C_CLK_DIV[2]~21  = CARRY((\u3|mI2C_CLK_DIV [2] & !\u3|mI2C_CLK_DIV[1]~19 ))

	.dataa(vcc),
	.datab(\u3|mI2C_CLK_DIV [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[1]~19 ),
	.combout(\u3|mI2C_CLK_DIV[2]~20_combout ),
	.cout(\u3|mI2C_CLK_DIV[2]~21 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[2]~20 .lut_mask = 16'hC30C;
defparam \u3|mI2C_CLK_DIV[2]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X62_Y26_N5
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[2]~20_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [2]));

// Location: LCCOMB_X62_Y26_N8
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[4]~24 (
// Equation(s):
// \u3|mI2C_CLK_DIV[4]~24_combout  = (\u3|mI2C_CLK_DIV [4] & (\u3|mI2C_CLK_DIV[3]~23  $ (GND))) # (!\u3|mI2C_CLK_DIV [4] & (!\u3|mI2C_CLK_DIV[3]~23  & VCC))
// \u3|mI2C_CLK_DIV[4]~25  = CARRY((\u3|mI2C_CLK_DIV [4] & !\u3|mI2C_CLK_DIV[3]~23 ))

	.dataa(vcc),
	.datab(\u3|mI2C_CLK_DIV [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[3]~23 ),
	.combout(\u3|mI2C_CLK_DIV[4]~24_combout ),
	.cout(\u3|mI2C_CLK_DIV[4]~25 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[4]~24 .lut_mask = 16'hC30C;
defparam \u3|mI2C_CLK_DIV[4]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X61_Y26_N27
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|mI2C_CLK_DIV[4]~24_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [4]));

// Location: LCCOMB_X62_Y26_N14
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[7]~30 (
// Equation(s):
// \u3|mI2C_CLK_DIV[7]~30_combout  = (\u3|mI2C_CLK_DIV [7] & (!\u3|mI2C_CLK_DIV[6]~29 )) # (!\u3|mI2C_CLK_DIV [7] & ((\u3|mI2C_CLK_DIV[6]~29 ) # (GND)))
// \u3|mI2C_CLK_DIV[7]~31  = CARRY((!\u3|mI2C_CLK_DIV[6]~29 ) # (!\u3|mI2C_CLK_DIV [7]))

	.dataa(vcc),
	.datab(\u3|mI2C_CLK_DIV [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[6]~29 ),
	.combout(\u3|mI2C_CLK_DIV[7]~30_combout ),
	.cout(\u3|mI2C_CLK_DIV[7]~31 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[7]~30 .lut_mask = 16'h3C3F;
defparam \u3|mI2C_CLK_DIV[7]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X62_Y26_N15
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[7]~30_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [7]));

// Location: LCCOMB_X62_Y26_N16
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[8]~32 (
// Equation(s):
// \u3|mI2C_CLK_DIV[8]~32_combout  = (\u3|mI2C_CLK_DIV [8] & (\u3|mI2C_CLK_DIV[7]~31  $ (GND))) # (!\u3|mI2C_CLK_DIV [8] & (!\u3|mI2C_CLK_DIV[7]~31  & VCC))
// \u3|mI2C_CLK_DIV[8]~33  = CARRY((\u3|mI2C_CLK_DIV [8] & !\u3|mI2C_CLK_DIV[7]~31 ))

	.dataa(vcc),
	.datab(\u3|mI2C_CLK_DIV [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[7]~31 ),
	.combout(\u3|mI2C_CLK_DIV[8]~32_combout ),
	.cout(\u3|mI2C_CLK_DIV[8]~33 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[8]~32 .lut_mask = 16'hC30C;
defparam \u3|mI2C_CLK_DIV[8]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X61_Y26_N19
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|mI2C_CLK_DIV[8]~32_combout ),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [8]));

// Location: LCCOMB_X62_Y26_N18
cycloneii_lcell_comb \u3|mI2C_CLK_DIV[9]~34 (
// Equation(s):
// \u3|mI2C_CLK_DIV[9]~34_combout  = (\u3|mI2C_CLK_DIV [9] & (!\u3|mI2C_CLK_DIV[8]~33 )) # (!\u3|mI2C_CLK_DIV [9] & ((\u3|mI2C_CLK_DIV[8]~33 ) # (GND)))
// \u3|mI2C_CLK_DIV[9]~35  = CARRY((!\u3|mI2C_CLK_DIV[8]~33 ) # (!\u3|mI2C_CLK_DIV [9]))

	.dataa(vcc),
	.datab(\u3|mI2C_CLK_DIV [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|mI2C_CLK_DIV[8]~33 ),
	.combout(\u3|mI2C_CLK_DIV[9]~34_combout ),
	.cout(\u3|mI2C_CLK_DIV[9]~35 ));
// synopsys translate_off
defparam \u3|mI2C_CLK_DIV[9]~34 .lut_mask = 16'h3C3F;
defparam \u3|mI2C_CLK_DIV[9]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X62_Y26_N19
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[9]~34_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [9]));

// Location: LCFF_X62_Y26_N23
cycloneii_lcell_ff \u3|mI2C_CLK_DIV[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CLK_DIV[11]~38_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(\u3|LessThan0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CLK_DIV [11]));

// Location: LCCOMB_X61_Y26_N20
cycloneii_lcell_comb \u3|mI2C_CTRL_CLK~0 (
// Equation(s):
// \u3|mI2C_CTRL_CLK~0_combout  = \u3|mI2C_CTRL_CLK~regout  $ ((((\u3|mI2C_CLK_DIV [11] & !\u3|LessThan0~2_combout )) # (!\u3|LessThan0~3_combout )))

	.dataa(\u3|LessThan0~3_combout ),
	.datab(\u3|mI2C_CLK_DIV [11]),
	.datac(\u3|mI2C_CTRL_CLK~regout ),
	.datad(\u3|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\u3|mI2C_CTRL_CLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mI2C_CTRL_CLK~0 .lut_mask = 16'hA52D;
defparam \u3|mI2C_CTRL_CLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N21
cycloneii_lcell_ff \u3|mI2C_CTRL_CLK (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\u3|mI2C_CTRL_CLK~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_CTRL_CLK~regout ));

// Location: CLKCTRL_G6
cycloneii_clkctrl \u3|mI2C_CTRL_CLK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u3|mI2C_CTRL_CLK~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ));
// synopsys translate_off
defparam \u3|mI2C_CTRL_CLK~clkctrl .clock_type = "global clock";
defparam \u3|mI2C_CTRL_CLK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N18
cycloneii_lcell_comb \u3|u0|SD_COUNTER[0]~6 (
// Equation(s):
// \u3|u0|SD_COUNTER[0]~6_combout  = !\u3|u0|SD_COUNTER [0]
// \u3|u0|SD_COUNTER[0]~7  = CARRY(!\u3|u0|SD_COUNTER [0])

	.dataa(vcc),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|u0|SD_COUNTER[0]~6_combout ),
	.cout(\u3|u0|SD_COUNTER[0]~7 ));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[0]~6 .lut_mask = 16'h3333;
defparam \u3|u0|SD_COUNTER[0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N24
cycloneii_lcell_comb \u3|u0|SD_COUNTER[3]~14 (
// Equation(s):
// \u3|u0|SD_COUNTER[3]~14_combout  = (\u3|u0|SD_COUNTER [3] & ((GND) # (!\u3|u0|SD_COUNTER[2]~13 ))) # (!\u3|u0|SD_COUNTER [3] & (\u3|u0|SD_COUNTER[2]~13  $ (GND)))
// \u3|u0|SD_COUNTER[3]~15  = CARRY((\u3|u0|SD_COUNTER [3]) # (!\u3|u0|SD_COUNTER[2]~13 ))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|u0|SD_COUNTER[2]~13 ),
	.combout(\u3|u0|SD_COUNTER[3]~14_combout ),
	.cout(\u3|u0|SD_COUNTER[3]~15 ));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[3]~14 .lut_mask = 16'h5AAF;
defparam \u3|u0|SD_COUNTER[3]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N20
cycloneii_lcell_comb \u3|u0|SD_COUNTER[1]~10 (
// Equation(s):
// \u3|u0|SD_COUNTER[1]~10_combout  = (\u3|u0|SD_COUNTER [1] & ((GND) # (!\u3|u0|SD_COUNTER[0]~7 ))) # (!\u3|u0|SD_COUNTER [1] & (\u3|u0|SD_COUNTER[0]~7  $ (GND)))
// \u3|u0|SD_COUNTER[1]~11  = CARRY((\u3|u0|SD_COUNTER [1]) # (!\u3|u0|SD_COUNTER[0]~7 ))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|u0|SD_COUNTER[0]~7 ),
	.combout(\u3|u0|SD_COUNTER[1]~10_combout ),
	.cout(\u3|u0|SD_COUNTER[1]~11 ));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[1]~10 .lut_mask = 16'h5AAF;
defparam \u3|u0|SD_COUNTER[1]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X61_Y27_N21
cycloneii_lcell_ff \u3|u0|SD_COUNTER[1] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|SD_COUNTER[1]~10_combout ),
	.sdata(vcc),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(!\u3|mI2C_GO~regout ),
	.ena(\u3|u0|SD_COUNTER[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD_COUNTER [1]));

// Location: LCCOMB_X61_Y27_N4
cycloneii_lcell_comb \u3|u0|SD_COUNTER[1]~8 (
// Equation(s):
// \u3|u0|SD_COUNTER[1]~8_combout  = (!\u3|u0|SD_COUNTER [3] & (!\u3|u0|SD_COUNTER [2] & (!\u3|u0|SD_COUNTER [1] & \u3|mI2C_GO~regout )))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [1]),
	.datad(\u3|mI2C_GO~regout ),
	.cin(gnd),
	.combout(\u3|u0|SD_COUNTER[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[1]~8 .lut_mask = 16'h0100;
defparam \u3|u0|SD_COUNTER[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N2
cycloneii_lcell_comb \u3|u0|SD_COUNTER[1]~9 (
// Equation(s):
// \u3|u0|SD_COUNTER[1]~9_combout  = (\u3|u0|SD_COUNTER [0]) # ((\u3|u0|SD_COUNTER [4]) # ((\u3|u0|SD_COUNTER [5]) # (!\u3|u0|SD_COUNTER[1]~8_combout )))

	.dataa(\u3|u0|SD_COUNTER [0]),
	.datab(\u3|u0|SD_COUNTER [4]),
	.datac(\u3|u0|SD_COUNTER[1]~8_combout ),
	.datad(\u3|u0|SD_COUNTER [5]),
	.cin(gnd),
	.combout(\u3|u0|SD_COUNTER[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[1]~9 .lut_mask = 16'hFFEF;
defparam \u3|u0|SD_COUNTER[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N25
cycloneii_lcell_ff \u3|u0|SD_COUNTER[3] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|SD_COUNTER[3]~14_combout ),
	.sdata(vcc),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(!\u3|mI2C_GO~regout ),
	.ena(\u3|u0|SD_COUNTER[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD_COUNTER [3]));

// Location: LCCOMB_X61_Y26_N18
cycloneii_lcell_comb \u3|u0|Selector1~0 (
// Equation(s):
// \u3|u0|Selector1~0_combout  = (!\u3|u0|SD_COUNTER [3]) # (!\u3|u0|SD_COUNTER [4])

	.dataa(vcc),
	.datab(\u3|u0|SD_COUNTER [4]),
	.datac(vcc),
	.datad(\u3|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u3|u0|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Selector1~0 .lut_mask = 16'h33FF;
defparam \u3|u0|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N10
cycloneii_lcell_comb \u3|u0|END~0 (
// Equation(s):
// \u3|u0|END~0_combout  = (\u3|u0|SD_COUNTER [1] & (\u3|u0|SD_COUNTER [0] & (\u3|u0|SD_COUNTER [2] & !\u3|u0|Selector1~0_combout )))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SD_COUNTER [2]),
	.datad(\u3|u0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|END~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|END~0 .lut_mask = 16'h0080;
defparam \u3|u0|END~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N2
cycloneii_lcell_comb \u3|u0|END~1 (
// Equation(s):
// \u3|u0|END~1_combout  = (\u3|u0|END~0_combout  & (\u3|u0|SD_COUNTER [5])) # (!\u3|u0|END~0_combout  & ((\u3|u0|END~regout )))

	.dataa(vcc),
	.datab(\u3|u0|SD_COUNTER [5]),
	.datac(\u3|u0|END~regout ),
	.datad(\u3|u0|END~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|END~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|END~1 .lut_mask = 16'hCCF0;
defparam \u3|u0|END~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N3
cycloneii_lcell_ff \u3|u0|END (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|END~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|END~regout ));

// Location: LCCOMB_X62_Y27_N18
cycloneii_lcell_comb \u3|Selector2~0 (
// Equation(s):
// \u3|Selector2~0_combout  = ((\u3|u0|END~regout  & \u3|mSetup_ST.0001~regout )) # (!\u3|mSetup_ST.0000~regout )

	.dataa(\u3|mSetup_ST.0000~regout ),
	.datab(\u3|u0|END~regout ),
	.datac(\u3|mSetup_ST.0001~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Selector2~0 .lut_mask = 16'hD5D5;
defparam \u3|Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N6
cycloneii_lcell_comb \u3|LUT_INDEX[1]~6 (
// Equation(s):
// \u3|LUT_INDEX[1]~6_combout  = (\u3|LUT_INDEX [0] & (\u3|LUT_INDEX [1] $ (VCC))) # (!\u3|LUT_INDEX [0] & (\u3|LUT_INDEX [1] & VCC))
// \u3|LUT_INDEX[1]~7  = CARRY((\u3|LUT_INDEX [0] & \u3|LUT_INDEX [1]))

	.dataa(\u3|LUT_INDEX [0]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u3|LUT_INDEX[1]~6_combout ),
	.cout(\u3|LUT_INDEX[1]~7 ));
// synopsys translate_off
defparam \u3|LUT_INDEX[1]~6 .lut_mask = 16'h6688;
defparam \u3|LUT_INDEX[1]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N26
cycloneii_lcell_comb \u3|u0|ACK1~0 (
// Equation(s):
// \u3|u0|ACK1~0_combout  = (\u3|u0|SD_COUNTER [1] & (\u3|u0|SD_COUNTER [5] & (\u3|u0|SD_COUNTER [3] $ (!\u3|u0|SD_COUNTER [2]))))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD_COUNTER [1]),
	.datac(\u3|u0|SD_COUNTER [5]),
	.datad(\u3|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u3|u0|ACK1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK1~0 .lut_mask = 16'h8040;
defparam \u3|u0|ACK1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N0
cycloneii_lcell_comb \u3|u0|Selector4~0 (
// Equation(s):
// \u3|u0|Selector4~0_combout  = (\u3|u0|SD_COUNTER [0] & (((\I2C_SDAT~0  & !\u3|u0|SD_COUNTER [2])))) # (!\u3|u0|SD_COUNTER [0] & (\u3|u0|ACK1~regout ))

	.dataa(\u3|u0|ACK1~regout ),
	.datab(\I2C_SDAT~0 ),
	.datac(\u3|u0|SD_COUNTER [0]),
	.datad(\u3|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u3|u0|Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Selector4~0 .lut_mask = 16'h0ACA;
defparam \u3|u0|Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N20
cycloneii_lcell_comb \u3|u0|ACK1~1 (
// Equation(s):
// \u3|u0|ACK1~1_combout  = (\u3|u0|SD_COUNTER [4] & ((\u3|u0|ACK1~0_combout  & ((\u3|u0|Selector4~0_combout ))) # (!\u3|u0|ACK1~0_combout  & (\u3|u0|ACK1~regout )))) # (!\u3|u0|SD_COUNTER [4] & (((\u3|u0|ACK1~regout ))))

	.dataa(\u3|u0|SD_COUNTER [4]),
	.datab(\u3|u0|ACK1~0_combout ),
	.datac(\u3|u0|ACK1~regout ),
	.datad(\u3|u0|Selector4~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|ACK1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK1~1 .lut_mask = 16'hF870;
defparam \u3|u0|ACK1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y26_N21
cycloneii_lcell_ff \u3|u0|ACK1 (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|ACK1~1_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|ACK1~regout ));

// Location: LCCOMB_X60_Y26_N12
cycloneii_lcell_comb \u3|u0|ACK2~0 (
// Equation(s):
// \u3|u0|ACK2~0_combout  = (\u3|u0|SD_COUNTER [3] & (\u3|u0|SD_COUNTER [5] & \u3|u0|SD_COUNTER [1]))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(vcc),
	.datac(\u3|u0|SD_COUNTER [5]),
	.datad(\u3|u0|SD_COUNTER [1]),
	.cin(gnd),
	.combout(\u3|u0|ACK2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK2~0 .lut_mask = 16'hA000;
defparam \u3|u0|ACK2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N18
cycloneii_lcell_comb \u3|u0|ACK2~1 (
// Equation(s):
// \u3|u0|ACK2~1_combout  = (\u3|u0|ACK2~0_combout  & ((\u3|u0|SD_COUNTER [2] & (\u3|u0|SD_COUNTER [0] & \u3|u0|SD_COUNTER [4])) # (!\u3|u0|SD_COUNTER [2] & (!\u3|u0|SD_COUNTER [0] & !\u3|u0|SD_COUNTER [4]))))

	.dataa(\u3|u0|SD_COUNTER [2]),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SD_COUNTER [4]),
	.datad(\u3|u0|ACK2~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|ACK2~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK2~1 .lut_mask = 16'h8100;
defparam \u3|u0|ACK2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y26_N6
cycloneii_lcell_comb \u3|u0|ACK2~2 (
// Equation(s):
// \u3|u0|ACK2~2_combout  = (\u3|u0|ACK2~1_combout  & (!\u3|u0|SD_COUNTER [4] & (\I2C_SDAT~0 ))) # (!\u3|u0|ACK2~1_combout  & (((\u3|u0|ACK2~regout ))))

	.dataa(\u3|u0|SD_COUNTER [4]),
	.datab(\I2C_SDAT~0 ),
	.datac(\u3|u0|ACK2~regout ),
	.datad(\u3|u0|ACK2~1_combout ),
	.cin(gnd),
	.combout(\u3|u0|ACK2~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|ACK2~2 .lut_mask = 16'h44F0;
defparam \u3|u0|ACK2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y26_N7
cycloneii_lcell_ff \u3|u0|ACK2 (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|ACK2~2_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|ACK2~regout ));

// Location: LCCOMB_X60_Y26_N22
cycloneii_lcell_comb \u3|mSetup_ST~12 (
// Equation(s):
// \u3|mSetup_ST~12_combout  = (!\u3|u0|ACK3~regout  & (!\u3|u0|ACK1~regout  & !\u3|u0|ACK2~regout ))

	.dataa(\u3|u0|ACK3~regout ),
	.datab(vcc),
	.datac(\u3|u0|ACK1~regout ),
	.datad(\u3|u0|ACK2~regout ),
	.cin(gnd),
	.combout(\u3|mSetup_ST~12_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mSetup_ST~12 .lut_mask = 16'h0005;
defparam \u3|mSetup_ST~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N12
cycloneii_lcell_comb \u3|mSetup_ST~13 (
// Equation(s):
// \u3|mSetup_ST~13_combout  = (!\u3|u0|END~regout  & (\u3|mSetup_ST~12_combout  & \u3|mSetup_ST.0001~regout ))

	.dataa(vcc),
	.datab(\u3|u0|END~regout ),
	.datac(\u3|mSetup_ST~12_combout ),
	.datad(\u3|mSetup_ST.0001~regout ),
	.cin(gnd),
	.combout(\u3|mSetup_ST~13_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mSetup_ST~13 .lut_mask = 16'h3000;
defparam \u3|mSetup_ST~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N13
cycloneii_lcell_ff \u3|mSetup_ST.0010 (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|mSetup_ST~13_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mSetup_ST.0010~regout ));

// Location: LCCOMB_X61_Y27_N8
cycloneii_lcell_comb \u3|LUT_INDEX[2]~9 (
// Equation(s):
// \u3|LUT_INDEX[2]~9_combout  = (\u3|LUT_INDEX [2] & (!\u3|LUT_INDEX[1]~7 )) # (!\u3|LUT_INDEX [2] & ((\u3|LUT_INDEX[1]~7 ) # (GND)))
// \u3|LUT_INDEX[2]~10  = CARRY((!\u3|LUT_INDEX[1]~7 ) # (!\u3|LUT_INDEX [2]))

	.dataa(vcc),
	.datab(\u3|LUT_INDEX [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|LUT_INDEX[1]~7 ),
	.combout(\u3|LUT_INDEX[2]~9_combout ),
	.cout(\u3|LUT_INDEX[2]~10 ));
// synopsys translate_off
defparam \u3|LUT_INDEX[2]~9 .lut_mask = 16'h3C3F;
defparam \u3|LUT_INDEX[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N10
cycloneii_lcell_comb \u3|LUT_INDEX[3]~11 (
// Equation(s):
// \u3|LUT_INDEX[3]~11_combout  = (\u3|LUT_INDEX [3] & (\u3|LUT_INDEX[2]~10  $ (GND))) # (!\u3|LUT_INDEX [3] & (!\u3|LUT_INDEX[2]~10  & VCC))
// \u3|LUT_INDEX[3]~12  = CARRY((\u3|LUT_INDEX [3] & !\u3|LUT_INDEX[2]~10 ))

	.dataa(\u3|LUT_INDEX [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|LUT_INDEX[2]~10 ),
	.combout(\u3|LUT_INDEX[3]~11_combout ),
	.cout(\u3|LUT_INDEX[3]~12 ));
// synopsys translate_off
defparam \u3|LUT_INDEX[3]~11 .lut_mask = 16'hA50A;
defparam \u3|LUT_INDEX[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N12
cycloneii_lcell_comb \u3|LUT_INDEX[4]~13 (
// Equation(s):
// \u3|LUT_INDEX[4]~13_combout  = (\u3|LUT_INDEX [4] & (!\u3|LUT_INDEX[3]~12 )) # (!\u3|LUT_INDEX [4] & ((\u3|LUT_INDEX[3]~12 ) # (GND)))
// \u3|LUT_INDEX[4]~14  = CARRY((!\u3|LUT_INDEX[3]~12 ) # (!\u3|LUT_INDEX [4]))

	.dataa(\u3|LUT_INDEX [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|LUT_INDEX[3]~12 ),
	.combout(\u3|LUT_INDEX[4]~13_combout ),
	.cout(\u3|LUT_INDEX[4]~14 ));
// synopsys translate_off
defparam \u3|LUT_INDEX[4]~13 .lut_mask = 16'h5A5F;
defparam \u3|LUT_INDEX[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X61_Y27_N13
cycloneii_lcell_ff \u3|LUT_INDEX[4] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|LUT_INDEX[4]~13_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LUT_INDEX[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|LUT_INDEX [4]));

// Location: LCCOMB_X62_Y27_N6
cycloneii_lcell_comb \u3|LUT_INDEX[5]~8 (
// Equation(s):
// \u3|LUT_INDEX[5]~8_combout  = (!\u3|LUT_INDEX [5] & (\u3|mSetup_ST.0010~regout  & (\u3|LessThan1~2_combout  & !\u3|LUT_INDEX [4])))

	.dataa(\u3|LUT_INDEX [5]),
	.datab(\u3|mSetup_ST.0010~regout ),
	.datac(\u3|LessThan1~2_combout ),
	.datad(\u3|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u3|LUT_INDEX[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LUT_INDEX[5]~8 .lut_mask = 16'h0040;
defparam \u3|LUT_INDEX[5]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y27_N7
cycloneii_lcell_ff \u3|LUT_INDEX[1] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|LUT_INDEX[1]~6_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LUT_INDEX[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|LUT_INDEX [1]));

// Location: LCFF_X61_Y27_N9
cycloneii_lcell_ff \u3|LUT_INDEX[2] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|LUT_INDEX[2]~9_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LUT_INDEX[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|LUT_INDEX [2]));

// Location: LCCOMB_X62_Y27_N30
cycloneii_lcell_comb \u3|LessThan1~3 (
// Equation(s):
// \u3|LessThan1~3_combout  = (!\u3|LUT_INDEX [5] & !\u3|LUT_INDEX [4])

	.dataa(\u3|LUT_INDEX [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(\u3|LUT_INDEX [4]),
	.cin(gnd),
	.combout(\u3|LessThan1~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan1~3 .lut_mask = 16'h0055;
defparam \u3|LessThan1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y27_N4
cycloneii_lcell_comb \u3|LUT_INDEX[0]~5 (
// Equation(s):
// \u3|LUT_INDEX[0]~5_combout  = \u3|LUT_INDEX [0] $ (((\u3|LessThan1~2_combout  & (\u3|LessThan1~3_combout  & \u3|mSetup_ST.0010~regout ))))

	.dataa(\u3|LessThan1~2_combout ),
	.datab(\u3|LessThan1~3_combout ),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|mSetup_ST.0010~regout ),
	.cin(gnd),
	.combout(\u3|LUT_INDEX[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LUT_INDEX[0]~5 .lut_mask = 16'h78F0;
defparam \u3|LUT_INDEX[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N5
cycloneii_lcell_ff \u3|LUT_INDEX[0] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|LUT_INDEX[0]~5_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|LUT_INDEX [0]));

// Location: LCCOMB_X61_Y27_N0
cycloneii_lcell_comb \u3|LessThan1~2 (
// Equation(s):
// \u3|LessThan1~2_combout  = (((!\u3|LUT_INDEX [1] & !\u3|LUT_INDEX [0])) # (!\u3|LUT_INDEX [2])) # (!\u3|LUT_INDEX [3])

	.dataa(\u3|LUT_INDEX [3]),
	.datab(\u3|LUT_INDEX [2]),
	.datac(\u3|LUT_INDEX [1]),
	.datad(\u3|LUT_INDEX [0]),
	.cin(gnd),
	.combout(\u3|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan1~2 .lut_mask = 16'h777F;
defparam \u3|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N14
cycloneii_lcell_comb \u3|LUT_INDEX[5]~15 (
// Equation(s):
// \u3|LUT_INDEX[5]~15_combout  = \u3|LUT_INDEX [5] $ (!\u3|LUT_INDEX[4]~14 )

	.dataa(vcc),
	.datab(\u3|LUT_INDEX [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|LUT_INDEX[4]~14 ),
	.combout(\u3|LUT_INDEX[5]~15_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LUT_INDEX[5]~15 .lut_mask = 16'hC3C3;
defparam \u3|LUT_INDEX[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X61_Y27_N15
cycloneii_lcell_ff \u3|LUT_INDEX[5] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|LUT_INDEX[5]~15_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LUT_INDEX[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|LUT_INDEX [5]));

// Location: LCCOMB_X62_Y27_N0
cycloneii_lcell_comb \u3|LessThan1~4 (
// Equation(s):
// \u3|LessThan1~4_combout  = (!\u3|LUT_INDEX [4] & (\u3|LessThan1~2_combout  & !\u3|LUT_INDEX [5]))

	.dataa(\u3|LUT_INDEX [4]),
	.datab(vcc),
	.datac(\u3|LessThan1~2_combout ),
	.datad(\u3|LUT_INDEX [5]),
	.cin(gnd),
	.combout(\u3|LessThan1~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan1~4 .lut_mask = 16'h0050;
defparam \u3|LessThan1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N19
cycloneii_lcell_ff \u3|mSetup_ST.0001 (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|Selector2~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mSetup_ST.0001~regout ));

// Location: LCCOMB_X62_Y27_N24
cycloneii_lcell_comb \u3|Selector0~0 (
// Equation(s):
// \u3|Selector0~0_combout  = (\u3|mI2C_GO~regout  & (((\u3|u0|END~regout ) # (!\u3|mSetup_ST.0001~regout )))) # (!\u3|mI2C_GO~regout  & (!\u3|mSetup_ST.0010~regout  & ((!\u3|mSetup_ST.0001~regout ))))

	.dataa(\u3|mSetup_ST.0010~regout ),
	.datab(\u3|u0|END~regout ),
	.datac(\u3|mI2C_GO~regout ),
	.datad(\u3|mSetup_ST.0001~regout ),
	.cin(gnd),
	.combout(\u3|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|Selector0~0 .lut_mask = 16'hC0F5;
defparam \u3|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X62_Y27_N25
cycloneii_lcell_ff \u3|mI2C_GO (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|Selector0~0_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LessThan1~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_GO~regout ));

// Location: LCFF_X61_Y27_N19
cycloneii_lcell_ff \u3|u0|SD_COUNTER[0] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|SD_COUNTER[0]~6_combout ),
	.sdata(vcc),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(!\u3|mI2C_GO~regout ),
	.ena(\u3|u0|SD_COUNTER[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD_COUNTER [0]));

// Location: LCCOMB_X61_Y27_N22
cycloneii_lcell_comb \u3|u0|SD_COUNTER[2]~12 (
// Equation(s):
// \u3|u0|SD_COUNTER[2]~12_combout  = (\u3|u0|SD_COUNTER [2] & (\u3|u0|SD_COUNTER[1]~11  & VCC)) # (!\u3|u0|SD_COUNTER [2] & (!\u3|u0|SD_COUNTER[1]~11 ))
// \u3|u0|SD_COUNTER[2]~13  = CARRY((!\u3|u0|SD_COUNTER [2] & !\u3|u0|SD_COUNTER[1]~11 ))

	.dataa(vcc),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|u0|SD_COUNTER[1]~11 ),
	.combout(\u3|u0|SD_COUNTER[2]~12_combout ),
	.cout(\u3|u0|SD_COUNTER[2]~13 ));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[2]~12 .lut_mask = 16'hC303;
defparam \u3|u0|SD_COUNTER[2]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X61_Y27_N23
cycloneii_lcell_ff \u3|u0|SD_COUNTER[2] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|SD_COUNTER[2]~12_combout ),
	.sdata(vcc),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(!\u3|mI2C_GO~regout ),
	.ena(\u3|u0|SD_COUNTER[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD_COUNTER [2]));

// Location: LCCOMB_X61_Y27_N26
cycloneii_lcell_comb \u3|u0|SD_COUNTER[4]~16 (
// Equation(s):
// \u3|u0|SD_COUNTER[4]~16_combout  = (\u3|u0|SD_COUNTER [4] & (\u3|u0|SD_COUNTER[3]~15  & VCC)) # (!\u3|u0|SD_COUNTER [4] & (!\u3|u0|SD_COUNTER[3]~15 ))
// \u3|u0|SD_COUNTER[4]~17  = CARRY((!\u3|u0|SD_COUNTER [4] & !\u3|u0|SD_COUNTER[3]~15 ))

	.dataa(vcc),
	.datab(\u3|u0|SD_COUNTER [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u3|u0|SD_COUNTER[3]~15 ),
	.combout(\u3|u0|SD_COUNTER[4]~16_combout ),
	.cout(\u3|u0|SD_COUNTER[4]~17 ));
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[4]~16 .lut_mask = 16'hC303;
defparam \u3|u0|SD_COUNTER[4]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X61_Y27_N27
cycloneii_lcell_ff \u3|u0|SD_COUNTER[4] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|SD_COUNTER[4]~16_combout ),
	.sdata(vcc),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(!\u3|mI2C_GO~regout ),
	.ena(\u3|u0|SD_COUNTER[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD_COUNTER [4]));

// Location: LCCOMB_X61_Y27_N28
cycloneii_lcell_comb \u3|u0|SD_COUNTER[5]~18 (
// Equation(s):
// \u3|u0|SD_COUNTER[5]~18_combout  = \u3|u0|SD_COUNTER[4]~17  $ (\u3|u0|SD_COUNTER [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u3|u0|SD_COUNTER [5]),
	.cin(\u3|u0|SD_COUNTER[4]~17 ),
	.combout(\u3|u0|SD_COUNTER[5]~18_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD_COUNTER[5]~18 .lut_mask = 16'h0FF0;
defparam \u3|u0|SD_COUNTER[5]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X61_Y27_N29
cycloneii_lcell_ff \u3|u0|SD_COUNTER[5] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|SD_COUNTER[5]~18_combout ),
	.sdata(vcc),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(!\u3|mI2C_GO~regout ),
	.ena(\u3|u0|SD_COUNTER[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD_COUNTER [5]));

// Location: LCFF_X61_Y27_N11
cycloneii_lcell_ff \u3|LUT_INDEX[3] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|LUT_INDEX[3]~11_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|LUT_INDEX[5]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|LUT_INDEX [3]));

// Location: LCCOMB_X59_Y27_N0
cycloneii_lcell_comb \u3|LessThan2~0 (
// Equation(s):
// \u3|LessThan2~0_combout  = (\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [2]) # ((\u3|LUT_INDEX [1] & \u3|LUT_INDEX [0]))))

	.dataa(\u3|LUT_INDEX [2]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u3|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LessThan2~0 .lut_mask = 16'hEA00;
defparam \u3|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N22
cycloneii_lcell_comb \u3|mI2C_DATA[22]~0 (
// Equation(s):
// \u3|mI2C_DATA[22]~0_combout  = (!\u3|mSetup_ST.0000~regout  & (\KEY~combout [0] & (\u3|LessThan1~2_combout  & \u3|LessThan1~3_combout )))

	.dataa(\u3|mSetup_ST.0000~regout ),
	.datab(\KEY~combout [0]),
	.datac(\u3|LessThan1~2_combout ),
	.datad(\u3|LessThan1~3_combout ),
	.cin(gnd),
	.combout(\u3|mI2C_DATA[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|mI2C_DATA[22]~0 .lut_mask = 16'h4000;
defparam \u3|mI2C_DATA[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N1
cycloneii_lcell_ff \u3|mI2C_DATA[22] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|LessThan2~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_DATA [22]));

// Location: LCCOMB_X61_Y27_N16
cycloneii_lcell_comb \u3|u0|SD[22]~0 (
// Equation(s):
// \u3|u0|SD[22]~0_combout  = (\u3|u0|SD_COUNTER [3] & (\u3|u0|SD_COUNTER [2] & (\u3|u0|SD_COUNTER [1] & \u3|u0|SD_COUNTER [4])))

	.dataa(\u3|u0|SD_COUNTER [3]),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [1]),
	.datad(\u3|u0|SD_COUNTER [4]),
	.cin(gnd),
	.combout(\u3|u0|SD[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD[22]~0 .lut_mask = 16'h8000;
defparam \u3|u0|SD[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y27_N30
cycloneii_lcell_comb \u3|u0|SD[22]~1 (
// Equation(s):
// \u3|u0|SD[22]~1_combout  = (\KEY~combout [0] & (!\u3|u0|SD_COUNTER [0] & (\u3|u0|SD[22]~0_combout  & \u3|u0|SD_COUNTER [5])))

	.dataa(\KEY~combout [0]),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(\u3|u0|SD[22]~0_combout ),
	.datad(\u3|u0|SD_COUNTER [5]),
	.cin(gnd),
	.combout(\u3|u0|SD[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD[22]~1 .lut_mask = 16'h2000;
defparam \u3|u0|SD[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N21
cycloneii_lcell_ff \u3|u0|SD[22] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|mI2C_DATA [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD [22]));

// Location: LCCOMB_X60_Y27_N20
cycloneii_lcell_comb \u3|u0|Mux0~9 (
// Equation(s):
// \u3|u0|Mux0~9_combout  = (\u3|u0|SD_COUNTER [1] & ((\u3|u0|SD_COUNTER [3] $ (!\u3|u0|SD_COUNTER [2])) # (!\u3|u0|SD [22]))) # (!\u3|u0|SD_COUNTER [1] & (\u3|u0|SD_COUNTER [3] & ((\u3|u0|SD [22]) # (\u3|u0|SD_COUNTER [2]))))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(\u3|u0|SD_COUNTER [3]),
	.datac(\u3|u0|SD [22]),
	.datad(\u3|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~9 .lut_mask = 16'hCE6A;
defparam \u3|u0|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N26
cycloneii_lcell_comb \u3|u0|Mux0~10 (
// Equation(s):
// \u3|u0|Mux0~10_combout  = (\u3|u0|SD_COUNTER [1] & ((\u3|u0|SD_COUNTER [3] & ((!\u3|u0|SD_COUNTER [2]))) # (!\u3|u0|SD_COUNTER [3] & (\u3|u0|SD [22] & \u3|u0|SD_COUNTER [2])))) # (!\u3|u0|SD_COUNTER [1] & (\u3|u0|SD_COUNTER [3] & ((\u3|u0|SD_COUNTER [2]) 
// # (!\u3|u0|SD [22]))))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(\u3|u0|SD_COUNTER [3]),
	.datac(\u3|u0|SD [22]),
	.datad(\u3|u0|SD_COUNTER [2]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~10 .lut_mask = 16'h648C;
defparam \u3|u0|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N4
cycloneii_lcell_comb \u3|u0|Mux0~11 (
// Equation(s):
// \u3|u0|Mux0~11_combout  = (\u3|u0|SD_COUNTER [2] & (((!\u3|u0|SDO~regout  & \u3|u0|Mux0~9_combout )) # (!\u3|u0|Mux0~10_combout ))) # (!\u3|u0|SD_COUNTER [2] & (((\u3|u0|Mux0~10_combout ))))

	.dataa(\u3|u0|SDO~regout ),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|Mux0~9_combout ),
	.datad(\u3|u0|Mux0~10_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~11 .lut_mask = 16'h73CC;
defparam \u3|u0|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N10
cycloneii_lcell_comb \u3|WideOr1~0 (
// Equation(s):
// \u3|WideOr1~0_combout  = (\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [2]) # ((\u3|LUT_INDEX [1]) # (\u3|LUT_INDEX [0]))))

	.dataa(\u3|LUT_INDEX [2]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u3|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr1~0 .lut_mask = 16'hFE00;
defparam \u3|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N11
cycloneii_lcell_ff \u3|mI2C_DATA[12] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|WideOr1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_DATA [12]));

// Location: LCFF_X60_Y27_N15
cycloneii_lcell_ff \u3|u0|SD[12] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|mI2C_DATA [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD [12]));

// Location: LCCOMB_X60_Y27_N2
cycloneii_lcell_comb \u3|u0|Mux0~12 (
// Equation(s):
// \u3|u0|Mux0~12_combout  = (\u3|u0|Mux0~10_combout  & ((\u3|u0|SD_COUNTER [2]) # (!\u3|u0|Mux0~9_combout ))) # (!\u3|u0|Mux0~10_combout  & ((\u3|u0|Mux0~9_combout )))

	.dataa(\u3|u0|SD_COUNTER [2]),
	.datab(\u3|u0|Mux0~10_combout ),
	.datac(vcc),
	.datad(\u3|u0|Mux0~9_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~12 .lut_mask = 16'hBBCC;
defparam \u3|u0|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N14
cycloneii_lcell_comb \u3|u0|Mux0~13 (
// Equation(s):
// \u3|u0|Mux0~13_combout  = (\u3|u0|SD_COUNTER [0] & (\u3|u0|Mux0~11_combout  & ((\u3|u0|Mux0~12_combout )))) # (!\u3|u0|SD_COUNTER [0] & (!\u3|u0|Mux0~12_combout  & ((\u3|u0|Mux0~11_combout ) # (\u3|u0|SD [12]))))

	.dataa(\u3|u0|SD_COUNTER [0]),
	.datab(\u3|u0|Mux0~11_combout ),
	.datac(\u3|u0|SD [12]),
	.datad(\u3|u0|Mux0~12_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~13 .lut_mask = 16'h8854;
defparam \u3|u0|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N8
cycloneii_lcell_comb \u3|WideOr16~0 (
// Equation(s):
// \u3|WideOr16~0_combout  = (\u3|LUT_INDEX [1] & (((!\u3|LUT_INDEX [0] & !\u3|LUT_INDEX [3])))) # (!\u3|LUT_INDEX [1] & (!\u3|LUT_INDEX [2] & (\u3|LUT_INDEX [0])))

	.dataa(\u3|LUT_INDEX [2]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u3|WideOr16~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr16~0 .lut_mask = 16'h101C;
defparam \u3|WideOr16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N9
cycloneii_lcell_ff \u3|mI2C_DATA[1] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|WideOr16~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_DATA [1]));

// Location: LCFF_X60_Y27_N19
cycloneii_lcell_ff \u3|u0|SD[1] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|mI2C_DATA [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD [1]));

// Location: LCCOMB_X59_Y27_N24
cycloneii_lcell_comb \u3|WideOr7~0 (
// Equation(s):
// \u3|WideOr7~0_combout  = (\u3|LUT_INDEX [0] & (\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [2]) # (\u3|LUT_INDEX [1])))) # (!\u3|LUT_INDEX [0] & ((\u3|LUT_INDEX [2]) # ((\u3|LUT_INDEX [1]) # (\u3|LUT_INDEX [3]))))

	.dataa(\u3|LUT_INDEX [2]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u3|WideOr7~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr7~0 .lut_mask = 16'hEF0E;
defparam \u3|WideOr7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N25
cycloneii_lcell_ff \u3|mI2C_DATA[9] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|WideOr7~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_DATA [9]));

// Location: LCFF_X60_Y27_N3
cycloneii_lcell_ff \u3|u0|SD[9] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|mI2C_DATA [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD [9]));

// Location: LCCOMB_X59_Y27_N30
cycloneii_lcell_comb \u3|WideOr14~0 (
// Equation(s):
// \u3|WideOr14~0_combout  = (!\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [1] & ((!\u3|LUT_INDEX [0]))) # (!\u3|LUT_INDEX [1] & (!\u3|LUT_INDEX [2] & \u3|LUT_INDEX [0]))))

	.dataa(\u3|LUT_INDEX [2]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u3|WideOr14~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr14~0 .lut_mask = 16'h001C;
defparam \u3|WideOr14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N31
cycloneii_lcell_ff \u3|mI2C_DATA[2] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|WideOr14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_DATA [2]));

// Location: LCFF_X60_Y27_N9
cycloneii_lcell_ff \u3|u0|SD[2] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|mI2C_DATA [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD [2]));

// Location: LCCOMB_X60_Y27_N8
cycloneii_lcell_comb \u3|u0|Mux0~1 (
// Equation(s):
// \u3|u0|Mux0~1_combout  = (\u3|u0|SD_COUNTER [0] & ((\u3|u0|SD_COUNTER [3] & (\u3|u0|SD [9])) # (!\u3|u0|SD_COUNTER [3] & ((\u3|u0|SD [2])))))

	.dataa(\u3|u0|SD_COUNTER [0]),
	.datab(\u3|u0|SD [9]),
	.datac(\u3|u0|SD [2]),
	.datad(\u3|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~1 .lut_mask = 16'h88A0;
defparam \u3|u0|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N18
cycloneii_lcell_comb \u3|u0|Mux0~2 (
// Equation(s):
// \u3|u0|Mux0~2_combout  = (\u3|u0|Mux0~1_combout ) # ((!\u3|u0|SD_COUNTER [0] & (!\u3|u0|SD_COUNTER [3] & \u3|u0|SD [1])))

	.dataa(\u3|u0|SD_COUNTER [0]),
	.datab(\u3|u0|SD_COUNTER [3]),
	.datac(\u3|u0|SD [1]),
	.datad(\u3|u0|Mux0~1_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~2 .lut_mask = 16'hFF10;
defparam \u3|u0|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N20
cycloneii_lcell_comb \u3|LUT_DATA~0 (
// Equation(s):
// \u3|LUT_DATA~0_combout  = (!\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [2] & (!\u3|LUT_INDEX [1] & !\u3|LUT_INDEX [0])) # (!\u3|LUT_INDEX [2] & (\u3|LUT_INDEX [1] & \u3|LUT_INDEX [0]))))

	.dataa(\u3|LUT_INDEX [2]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u3|LUT_DATA~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|LUT_DATA~0 .lut_mask = 16'h0042;
defparam \u3|LUT_DATA~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N21
cycloneii_lcell_ff \u3|mI2C_DATA[5] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|LUT_DATA~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_DATA [5]));

// Location: LCFF_X60_Y27_N7
cycloneii_lcell_ff \u3|u0|SD[5] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|mI2C_DATA [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD [5]));

// Location: LCCOMB_X60_Y27_N6
cycloneii_lcell_comb \u3|u0|Mux0~7 (
// Equation(s):
// \u3|u0|Mux0~7_combout  = (\u3|u0|SD_COUNTER [3] & (((\u3|u0|SD [5])))) # (!\u3|u0|SD_COUNTER [3] & (!\u3|u0|SD_COUNTER [0] & (!\u3|u0|SDO~regout )))

	.dataa(\u3|u0|SD_COUNTER [0]),
	.datab(\u3|u0|SDO~regout ),
	.datac(\u3|u0|SD [5]),
	.datad(\u3|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~7 .lut_mask = 16'hF011;
defparam \u3|u0|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N26
cycloneii_lcell_comb \u3|WideOr18~0 (
// Equation(s):
// \u3|WideOr18~0_combout  = (\u3|LUT_INDEX [2] & ((\u3|LUT_INDEX [3]) # ((!\u3|LUT_INDEX [1] & !\u3|LUT_INDEX [0])))) # (!\u3|LUT_INDEX [2] & ((\u3|LUT_INDEX [1]) # (\u3|LUT_INDEX [0] $ (\u3|LUT_INDEX [3]))))

	.dataa(\u3|LUT_INDEX [2]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u3|WideOr18~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr18~0 .lut_mask = 16'hEF56;
defparam \u3|WideOr18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N27
cycloneii_lcell_ff \u3|mI2C_DATA[0] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|WideOr18~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_DATA [0]));

// Location: LCFF_X60_Y27_N17
cycloneii_lcell_ff \u3|u0|SD[0] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|mI2C_DATA [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD [0]));

// Location: LCCOMB_X60_Y27_N16
cycloneii_lcell_comb \u3|u0|Mux0~3 (
// Equation(s):
// \u3|u0|Mux0~3_combout  = (\u3|u0|SD_COUNTER [0] & ((\u3|u0|SD [0]) # (\u3|u0|SD_COUNTER [3]))) # (!\u3|u0|SD_COUNTER [0] & ((!\u3|u0|SD_COUNTER [3])))

	.dataa(\u3|u0|SD_COUNTER [0]),
	.datab(vcc),
	.datac(\u3|u0|SD [0]),
	.datad(\u3|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~3 .lut_mask = 16'hAAF5;
defparam \u3|u0|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y27_N6
cycloneii_lcell_comb \u3|WideOr12~0 (
// Equation(s):
// \u3|WideOr12~0_combout  = (!\u3|LUT_INDEX [3] & (\u3|LUT_INDEX [2] $ (((\u3|LUT_INDEX [1]) # (\u3|LUT_INDEX [0])))))

	.dataa(\u3|LUT_INDEX [2]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u3|WideOr12~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr12~0 .lut_mask = 16'h0056;
defparam \u3|WideOr12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N7
cycloneii_lcell_ff \u3|mI2C_DATA[3] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|WideOr12~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_DATA [3]));

// Location: LCFF_X60_Y27_N11
cycloneii_lcell_ff \u3|u0|SD[3] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|mI2C_DATA [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD [3]));

// Location: LCCOMB_X59_Y27_N14
cycloneii_lcell_comb \u3|WideOr5~0 (
// Equation(s):
// \u3|WideOr5~0_combout  = (\u3|LUT_INDEX [1] & (((\u3|LUT_INDEX [0] & !\u3|LUT_INDEX [3])))) # (!\u3|LUT_INDEX [1] & (!\u3|LUT_INDEX [0] & (\u3|LUT_INDEX [2] $ (\u3|LUT_INDEX [3]))))

	.dataa(\u3|LUT_INDEX [2]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u3|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr5~0 .lut_mask = 16'h01C2;
defparam \u3|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N15
cycloneii_lcell_ff \u3|mI2C_DATA[10] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|WideOr5~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_DATA [10]));

// Location: LCCOMB_X60_Y27_N30
cycloneii_lcell_comb \u3|u0|SD[10]~feeder (
// Equation(s):
// \u3|u0|SD[10]~feeder_combout  = \u3|mI2C_DATA [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u3|mI2C_DATA [10]),
	.cin(gnd),
	.combout(\u3|u0|SD[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SD[10]~feeder .lut_mask = 16'hFF00;
defparam \u3|u0|SD[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N31
cycloneii_lcell_ff \u3|u0|SD[10] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|SD[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD [10]));

// Location: LCCOMB_X59_Y27_N4
cycloneii_lcell_comb \u3|WideOr3~0 (
// Equation(s):
// \u3|WideOr3~0_combout  = (\u3|LUT_INDEX [2] & (!\u3|LUT_INDEX [3] & ((\u3|LUT_INDEX [1]) # (\u3|LUT_INDEX [0])))) # (!\u3|LUT_INDEX [2] & (!\u3|LUT_INDEX [1] & (!\u3|LUT_INDEX [0] & \u3|LUT_INDEX [3])))

	.dataa(\u3|LUT_INDEX [2]),
	.datab(\u3|LUT_INDEX [1]),
	.datac(\u3|LUT_INDEX [0]),
	.datad(\u3|LUT_INDEX [3]),
	.cin(gnd),
	.combout(\u3|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|WideOr3~0 .lut_mask = 16'h01A8;
defparam \u3|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X59_Y27_N5
cycloneii_lcell_ff \u3|mI2C_DATA[11] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|WideOr3~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u3|mI2C_DATA[22]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|mI2C_DATA [11]));

// Location: LCFF_X60_Y27_N29
cycloneii_lcell_ff \u3|u0|SD[11] (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\u3|mI2C_DATA [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u3|u0|SD[22]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SD [11]));

// Location: LCCOMB_X60_Y27_N28
cycloneii_lcell_comb \u3|u0|Mux0~4 (
// Equation(s):
// \u3|u0|Mux0~4_combout  = (\u3|u0|SD_COUNTER [0] & (((\u3|u0|SD [11] & \u3|u0|SD_COUNTER [3])))) # (!\u3|u0|SD_COUNTER [0] & ((\u3|u0|SD [10]) # ((!\u3|u0|SD_COUNTER [3]))))

	.dataa(\u3|u0|SD_COUNTER [0]),
	.datab(\u3|u0|SD [10]),
	.datac(\u3|u0|SD [11]),
	.datad(\u3|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u3|u0|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~4 .lut_mask = 16'hE455;
defparam \u3|u0|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N10
cycloneii_lcell_comb \u3|u0|Mux0~5 (
// Equation(s):
// \u3|u0|Mux0~5_combout  = (\u3|u0|SD_COUNTER [3] & (((\u3|u0|Mux0~4_combout )))) # (!\u3|u0|SD_COUNTER [3] & ((\u3|u0|Mux0~4_combout  & ((\u3|u0|SD [3]))) # (!\u3|u0|Mux0~4_combout  & (\u3|u0|SD [4]))))

	.dataa(\u3|u0|SD [4]),
	.datab(\u3|u0|SD_COUNTER [3]),
	.datac(\u3|u0|SD [3]),
	.datad(\u3|u0|Mux0~4_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~5 .lut_mask = 16'hFC22;
defparam \u3|u0|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N0
cycloneii_lcell_comb \u3|u0|Mux0~6 (
// Equation(s):
// \u3|u0|Mux0~6_combout  = (\u3|u0|SD_COUNTER [1] & ((\u3|u0|SD_COUNTER [2] & ((\u3|u0|Mux0~5_combout ))) # (!\u3|u0|SD_COUNTER [2] & (\u3|u0|Mux0~3_combout )))) # (!\u3|u0|SD_COUNTER [1] & (!\u3|u0|SD_COUNTER [2]))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|Mux0~3_combout ),
	.datad(\u3|u0|Mux0~5_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~6 .lut_mask = 16'hB931;
defparam \u3|u0|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N12
cycloneii_lcell_comb \u3|u0|Mux0~8 (
// Equation(s):
// \u3|u0|Mux0~8_combout  = (\u3|u0|SD_COUNTER [1] & (((\u3|u0|Mux0~6_combout )))) # (!\u3|u0|SD_COUNTER [1] & ((\u3|u0|Mux0~6_combout  & ((\u3|u0|Mux0~7_combout ))) # (!\u3|u0|Mux0~6_combout  & (\u3|u0|Mux0~2_combout ))))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(\u3|u0|Mux0~2_combout ),
	.datac(\u3|u0|Mux0~7_combout ),
	.datad(\u3|u0|Mux0~6_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~8 .lut_mask = 16'hFA44;
defparam \u3|u0|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N22
cycloneii_lcell_comb \u3|u0|Mux0~14 (
// Equation(s):
// \u3|u0|Mux0~14_combout  = (\u3|u0|SD_COUNTER [4] & (\u3|u0|SD_COUNTER [5] & (\u3|u0|Mux0~13_combout ))) # (!\u3|u0|SD_COUNTER [4] & (((\u3|u0|Mux0~8_combout )) # (!\u3|u0|SD_COUNTER [5])))

	.dataa(\u3|u0|SD_COUNTER [4]),
	.datab(\u3|u0|SD_COUNTER [5]),
	.datac(\u3|u0|Mux0~13_combout ),
	.datad(\u3|u0|Mux0~8_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~14 .lut_mask = 16'hD591;
defparam \u3|u0|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y27_N24
cycloneii_lcell_comb \u3|u0|Mux0~15 (
// Equation(s):
// \u3|u0|Mux0~15_combout  = (\u3|u0|SD_COUNTER [5] & (((!\u3|u0|Mux0~14_combout )))) # (!\u3|u0|SD_COUNTER [5] & (\u3|u0|SDO~regout  & ((\u3|u0|Mux0~14_combout ) # (!\u3|u0|Mux0~0_combout ))))

	.dataa(\u3|u0|Mux0~0_combout ),
	.datab(\u3|u0|SD_COUNTER [5]),
	.datac(\u3|u0|SDO~regout ),
	.datad(\u3|u0|Mux0~14_combout ),
	.cin(gnd),
	.combout(\u3|u0|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|Mux0~15 .lut_mask = 16'h30DC;
defparam \u3|u0|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X60_Y27_N25
cycloneii_lcell_ff \u3|u0|SDO (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|Mux0~15_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SDO~regout ));

// Location: LCCOMB_X31_Y25_N24
cycloneii_lcell_comb \r0|Cont[0]~57 (
// Equation(s):
// \r0|Cont[0]~57_combout  = ((\r0|Equal0~0_combout  & \r0|Equal0~5_combout )) # (!\r0|Cont [0])

	.dataa(\r0|Equal0~0_combout ),
	.datab(vcc),
	.datac(\r0|Cont [0]),
	.datad(\r0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\r0|Cont[0]~57_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Cont[0]~57 .lut_mask = 16'hAF0F;
defparam \r0|Cont[0]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N25
cycloneii_lcell_ff \r0|Cont[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[0]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [0]));

// Location: LCCOMB_X31_Y26_N14
cycloneii_lcell_comb \r0|Cont[1]~19 (
// Equation(s):
// \r0|Cont[1]~19_combout  = (\r0|Cont [0] & (\r0|Cont [1] $ (VCC))) # (!\r0|Cont [0] & (\r0|Cont [1] & VCC))
// \r0|Cont[1]~20  = CARRY((\r0|Cont [0] & \r0|Cont [1]))

	.dataa(\r0|Cont [0]),
	.datab(\r0|Cont [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\r0|Cont[1]~19_combout ),
	.cout(\r0|Cont[1]~20 ));
// synopsys translate_off
defparam \r0|Cont[1]~19 .lut_mask = 16'h6688;
defparam \r0|Cont[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N15
cycloneii_lcell_ff \r0|Cont[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[1]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [1]));

// Location: LCCOMB_X31_Y26_N18
cycloneii_lcell_comb \r0|Cont[3]~23 (
// Equation(s):
// \r0|Cont[3]~23_combout  = (\r0|Cont [3] & (\r0|Cont[2]~22  $ (GND))) # (!\r0|Cont [3] & (!\r0|Cont[2]~22  & VCC))
// \r0|Cont[3]~24  = CARRY((\r0|Cont [3] & !\r0|Cont[2]~22 ))

	.dataa(vcc),
	.datab(\r0|Cont [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[2]~22 ),
	.combout(\r0|Cont[3]~23_combout ),
	.cout(\r0|Cont[3]~24 ));
// synopsys translate_off
defparam \r0|Cont[3]~23 .lut_mask = 16'hC30C;
defparam \r0|Cont[3]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y26_N19
cycloneii_lcell_ff \r0|Cont[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[3]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [3]));

// Location: LCCOMB_X31_Y25_N22
cycloneii_lcell_comb \r0|Equal0~1 (
// Equation(s):
// \r0|Equal0~1_combout  = (\r0|Cont [2] & (\r0|Cont [0] & (\r0|Cont [3] & \r0|Cont [1])))

	.dataa(\r0|Cont [2]),
	.datab(\r0|Cont [0]),
	.datac(\r0|Cont [3]),
	.datad(\r0|Cont [1]),
	.cin(gnd),
	.combout(\r0|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~1 .lut_mask = 16'h8000;
defparam \r0|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N20
cycloneii_lcell_comb \r0|Cont[4]~25 (
// Equation(s):
// \r0|Cont[4]~25_combout  = (\r0|Cont [4] & (!\r0|Cont[3]~24 )) # (!\r0|Cont [4] & ((\r0|Cont[3]~24 ) # (GND)))
// \r0|Cont[4]~26  = CARRY((!\r0|Cont[3]~24 ) # (!\r0|Cont [4]))

	.dataa(\r0|Cont [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[3]~24 ),
	.combout(\r0|Cont[4]~25_combout ),
	.cout(\r0|Cont[4]~26 ));
// synopsys translate_off
defparam \r0|Cont[4]~25 .lut_mask = 16'h5A5F;
defparam \r0|Cont[4]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N22
cycloneii_lcell_comb \r0|Cont[5]~27 (
// Equation(s):
// \r0|Cont[5]~27_combout  = (\r0|Cont [5] & (\r0|Cont[4]~26  $ (GND))) # (!\r0|Cont [5] & (!\r0|Cont[4]~26  & VCC))
// \r0|Cont[5]~28  = CARRY((\r0|Cont [5] & !\r0|Cont[4]~26 ))

	.dataa(vcc),
	.datab(\r0|Cont [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[4]~26 ),
	.combout(\r0|Cont[5]~27_combout ),
	.cout(\r0|Cont[5]~28 ));
// synopsys translate_off
defparam \r0|Cont[5]~27 .lut_mask = 16'hC30C;
defparam \r0|Cont[5]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y26_N23
cycloneii_lcell_ff \r0|Cont[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[5]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [5]));

// Location: LCCOMB_X31_Y26_N26
cycloneii_lcell_comb \r0|Cont[7]~31 (
// Equation(s):
// \r0|Cont[7]~31_combout  = (\r0|Cont [7] & (\r0|Cont[6]~30  $ (GND))) # (!\r0|Cont [7] & (!\r0|Cont[6]~30  & VCC))
// \r0|Cont[7]~32  = CARRY((\r0|Cont [7] & !\r0|Cont[6]~30 ))

	.dataa(vcc),
	.datab(\r0|Cont [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[6]~30 ),
	.combout(\r0|Cont[7]~31_combout ),
	.cout(\r0|Cont[7]~32 ));
// synopsys translate_off
defparam \r0|Cont[7]~31 .lut_mask = 16'hC30C;
defparam \r0|Cont[7]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y26_N27
cycloneii_lcell_ff \r0|Cont[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[7]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [7]));

// Location: LCCOMB_X31_Y26_N28
cycloneii_lcell_comb \r0|Cont[8]~33 (
// Equation(s):
// \r0|Cont[8]~33_combout  = (\r0|Cont [8] & (!\r0|Cont[7]~32 )) # (!\r0|Cont [8] & ((\r0|Cont[7]~32 ) # (GND)))
// \r0|Cont[8]~34  = CARRY((!\r0|Cont[7]~32 ) # (!\r0|Cont [8]))

	.dataa(\r0|Cont [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[7]~32 ),
	.combout(\r0|Cont[8]~33_combout ),
	.cout(\r0|Cont[8]~34 ));
// synopsys translate_off
defparam \r0|Cont[8]~33 .lut_mask = 16'h5A5F;
defparam \r0|Cont[8]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y26_N30
cycloneii_lcell_comb \r0|Cont[9]~35 (
// Equation(s):
// \r0|Cont[9]~35_combout  = (\r0|Cont [9] & (\r0|Cont[8]~34  $ (GND))) # (!\r0|Cont [9] & (!\r0|Cont[8]~34  & VCC))
// \r0|Cont[9]~36  = CARRY((\r0|Cont [9] & !\r0|Cont[8]~34 ))

	.dataa(vcc),
	.datab(\r0|Cont [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[8]~34 ),
	.combout(\r0|Cont[9]~35_combout ),
	.cout(\r0|Cont[9]~36 ));
// synopsys translate_off
defparam \r0|Cont[9]~35 .lut_mask = 16'hC30C;
defparam \r0|Cont[9]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y25_N27
cycloneii_lcell_ff \r0|Cont[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\r0|Cont[9]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [9]));

// Location: LCCOMB_X31_Y25_N0
cycloneii_lcell_comb \r0|Cont[10]~37 (
// Equation(s):
// \r0|Cont[10]~37_combout  = (\r0|Cont [10] & (!\r0|Cont[9]~36 )) # (!\r0|Cont [10] & ((\r0|Cont[9]~36 ) # (GND)))
// \r0|Cont[10]~38  = CARRY((!\r0|Cont[9]~36 ) # (!\r0|Cont [10]))

	.dataa(vcc),
	.datab(\r0|Cont [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\r0|Cont[9]~36 ),
	.combout(\r0|Cont[10]~37_combout ),
	.cout(\r0|Cont[10]~38 ));
// synopsys translate_off
defparam \r0|Cont[10]~37 .lut_mask = 16'h3C3F;
defparam \r0|Cont[10]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y25_N1
cycloneii_lcell_ff \r0|Cont[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[10]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [10]));

// Location: LCFF_X31_Y25_N3
cycloneii_lcell_ff \r0|Cont[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[11]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [11]));

// Location: LCFF_X31_Y25_N21
cycloneii_lcell_ff \r0|Cont[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\r0|Cont[8]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [8]));

// Location: LCCOMB_X31_Y25_N20
cycloneii_lcell_comb \r0|Equal0~3 (
// Equation(s):
// \r0|Equal0~3_combout  = (\r0|Cont [9] & (\r0|Cont [11] & (\r0|Cont [8] & \r0|Cont [10])))

	.dataa(\r0|Cont [9]),
	.datab(\r0|Cont [11]),
	.datac(\r0|Cont [8]),
	.datad(\r0|Cont [10]),
	.cin(gnd),
	.combout(\r0|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~3 .lut_mask = 16'h8000;
defparam \r0|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y26_N21
cycloneii_lcell_ff \r0|Cont[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Cont[4]~25_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\r0|Equal0~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|Cont [4]));

// Location: LCCOMB_X31_Y26_N4
cycloneii_lcell_comb \r0|Equal0~2 (
// Equation(s):
// \r0|Equal0~2_combout  = (\r0|Cont [6] & (\r0|Cont [7] & (\r0|Cont [4] & \r0|Cont [5])))

	.dataa(\r0|Cont [6]),
	.datab(\r0|Cont [7]),
	.datac(\r0|Cont [4]),
	.datad(\r0|Cont [5]),
	.cin(gnd),
	.combout(\r0|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~2 .lut_mask = 16'h8000;
defparam \r0|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneii_lcell_comb \r0|Equal0~5 (
// Equation(s):
// \r0|Equal0~5_combout  = (\r0|Equal0~4_combout  & (\r0|Equal0~1_combout  & (\r0|Equal0~3_combout  & \r0|Equal0~2_combout )))

	.dataa(\r0|Equal0~4_combout ),
	.datab(\r0|Equal0~1_combout ),
	.datac(\r0|Equal0~3_combout ),
	.datad(\r0|Equal0~2_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~5 .lut_mask = 16'h8000;
defparam \r0|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N26
cycloneii_lcell_comb \r0|Equal0~6 (
// Equation(s):
// \r0|Equal0~6_combout  = (!\r0|Equal0~5_combout ) # (!\r0|Equal0~0_combout )

	.dataa(\r0|Equal0~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\r0|Equal0~5_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6 .lut_mask = 16'h55FF;
defparam \r0|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneii_lcell_comb \r0|Equal0~6_wirecell (
// Equation(s):
// \r0|Equal0~6_wirecell_combout  = !\r0|Equal0~6_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\r0|Equal0~6_combout ),
	.cin(gnd),
	.combout(\r0|Equal0~6_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \r0|Equal0~6_wirecell .lut_mask = 16'h00FF;
defparam \r0|Equal0~6_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N31
cycloneii_lcell_ff \r0|oRESET (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\r0|Equal0~6_wirecell_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\r0|oRESET~regout ));

// Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \CLOCK_27~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_27~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_27));
// synopsys translate_off
defparam \CLOCK_27~I .input_async_reset = "none";
defparam \CLOCK_27~I .input_power_up = "low";
defparam \CLOCK_27~I .input_register_mode = "none";
defparam \CLOCK_27~I .input_sync_reset = "none";
defparam \CLOCK_27~I .oe_async_reset = "none";
defparam \CLOCK_27~I .oe_power_up = "low";
defparam \CLOCK_27~I .oe_register_mode = "none";
defparam \CLOCK_27~I .oe_sync_reset = "none";
defparam \CLOCK_27~I .operation_mode = "input";
defparam \CLOCK_27~I .output_async_reset = "none";
defparam \CLOCK_27~I .output_power_up = "low";
defparam \CLOCK_27~I .output_register_mode = "none";
defparam \CLOCK_27~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PLL_3
cycloneii_pll \p1|altpll_component|pll (
	.ena(vcc),
	.clkswitch(gnd),
	.areset(!\r0|oRESET~regout ),
	.pfdena(vcc),
	.testclearlock(gnd),
	.sbdin(gnd),
	.inclk({gnd,\CLOCK_27~combout }),
	.locked(),
	.testupout(),
	.testdownout(),
	.sbdout(),
	.clk(\p1|altpll_component|pll_CLK_bus ));
// synopsys translate_off
defparam \p1|altpll_component|pll .bandwidth = 0;
defparam \p1|altpll_component|pll .bandwidth_type = "low";
defparam \p1|altpll_component|pll .c0_high = 11;
defparam \p1|altpll_component|pll .c0_initial = 4;
defparam \p1|altpll_component|pll .c0_low = 10;
defparam \p1|altpll_component|pll .c0_mode = "odd";
defparam \p1|altpll_component|pll .c0_ph = 6;
defparam \p1|altpll_component|pll .c1_high = 8;
defparam \p1|altpll_component|pll .c1_initial = 1;
defparam \p1|altpll_component|pll .c1_low = 7;
defparam \p1|altpll_component|pll .c1_mode = "odd";
defparam \p1|altpll_component|pll .c1_ph = 0;
defparam \p1|altpll_component|pll .c2_mode = "bypass";
defparam \p1|altpll_component|pll .c2_ph = 0;
defparam \p1|altpll_component|pll .charge_pump_current = 80;
defparam \p1|altpll_component|pll .clk0_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk0_phase_shift = "0";
defparam \p1|altpll_component|pll .clk1_counter = "c0";
defparam \p1|altpll_component|pll .clk1_divide_by = 3;
defparam \p1|altpll_component|pll .clk1_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk1_multiply_by = 2;
defparam \p1|altpll_component|pll .clk1_phase_shift = "0";
defparam \p1|altpll_component|pll .clk2_counter = "c1";
defparam \p1|altpll_component|pll .clk2_divide_by = 15;
defparam \p1|altpll_component|pll .clk2_duty_cycle = 50;
defparam \p1|altpll_component|pll .clk2_multiply_by = 14;
defparam \p1|altpll_component|pll .clk2_phase_shift = "-9921";
defparam \p1|altpll_component|pll .compensate_clock = "clk1";
defparam \p1|altpll_component|pll .gate_lock_counter = 0;
defparam \p1|altpll_component|pll .gate_lock_signal = "no";
defparam \p1|altpll_component|pll .inclk0_input_frequency = 37037;
defparam \p1|altpll_component|pll .inclk1_input_frequency = 37037;
defparam \p1|altpll_component|pll .invalid_lock_multiplier = 5;
defparam \p1|altpll_component|pll .loop_filter_c = 3;
defparam \p1|altpll_component|pll .loop_filter_r = " 2.500000";
defparam \p1|altpll_component|pll .m = 14;
defparam \p1|altpll_component|pll .m_initial = 4;
defparam \p1|altpll_component|pll .m_ph = 6;
defparam \p1|altpll_component|pll .n = 1;
defparam \p1|altpll_component|pll .operation_mode = "normal";
defparam \p1|altpll_component|pll .pfd_max = 100000;
defparam \p1|altpll_component|pll .pfd_min = 2484;
defparam \p1|altpll_component|pll .pll_compensation_delay = 3582;
defparam \p1|altpll_component|pll .self_reset_on_gated_loss_lock = "off";
defparam \p1|altpll_component|pll .sim_gate_lock_device_behavior = "off";
defparam \p1|altpll_component|pll .simulation_type = "timing";
defparam \p1|altpll_component|pll .valid_lock_multiplier = 1;
defparam \p1|altpll_component|pll .vco_center = 2500;
defparam \p1|altpll_component|pll .vco_max = 3333;
defparam \p1|altpll_component|pll .vco_min = 2000;
defparam \p1|altpll_component|pll .vco_post_scale = 2;
// synopsys translate_on

// Location: CLKCTRL_G11
cycloneii_clkctrl \p1|altpll_component|_clk1~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\p1|altpll_component|_clk1 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|_clk1~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|_clk1~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|_clk1~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N6
cycloneii_lcell_comb \u4|LRCK_1X_DIV[0]~9 (
// Equation(s):
// \u4|LRCK_1X_DIV[0]~9_combout  = \u4|LRCK_1X_DIV [0] $ (VCC)
// \u4|LRCK_1X_DIV[0]~10  = CARRY(\u4|LRCK_1X_DIV [0])

	.dataa(\u4|LRCK_1X_DIV [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|LRCK_1X_DIV[0]~9_combout ),
	.cout(\u4|LRCK_1X_DIV[0]~10 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[0]~9 .lut_mask = 16'h55AA;
defparam \u4|LRCK_1X_DIV[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneii_lcell_comb \u4|LRCK_1X_DIV[1]~11 (
// Equation(s):
// \u4|LRCK_1X_DIV[1]~11_combout  = (\u4|LRCK_1X_DIV [1] & (!\u4|LRCK_1X_DIV[0]~10 )) # (!\u4|LRCK_1X_DIV [1] & ((\u4|LRCK_1X_DIV[0]~10 ) # (GND)))
// \u4|LRCK_1X_DIV[1]~12  = CARRY((!\u4|LRCK_1X_DIV[0]~10 ) # (!\u4|LRCK_1X_DIV [1]))

	.dataa(vcc),
	.datab(\u4|LRCK_1X_DIV [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[0]~10 ),
	.combout(\u4|LRCK_1X_DIV[1]~11_combout ),
	.cout(\u4|LRCK_1X_DIV[1]~12 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[1]~11 .lut_mask = 16'h3C3F;
defparam \u4|LRCK_1X_DIV[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneii_lcell_comb \u4|LRCK_1X_DIV[2]~13 (
// Equation(s):
// \u4|LRCK_1X_DIV[2]~13_combout  = (\u4|LRCK_1X_DIV [2] & (\u4|LRCK_1X_DIV[1]~12  $ (GND))) # (!\u4|LRCK_1X_DIV [2] & (!\u4|LRCK_1X_DIV[1]~12  & VCC))
// \u4|LRCK_1X_DIV[2]~14  = CARRY((\u4|LRCK_1X_DIV [2] & !\u4|LRCK_1X_DIV[1]~12 ))

	.dataa(\u4|LRCK_1X_DIV [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[1]~12 ),
	.combout(\u4|LRCK_1X_DIV[2]~13_combout ),
	.cout(\u4|LRCK_1X_DIV[2]~14 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[2]~13 .lut_mask = 16'hA50A;
defparam \u4|LRCK_1X_DIV[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y24_N11
cycloneii_lcell_ff \u4|LRCK_1X_DIV[2] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|LRCK_1X_DIV[2]~13_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|LRCK_1X_DIV [2]));

// Location: LCFF_X31_Y24_N7
cycloneii_lcell_ff \u4|LRCK_1X_DIV[0] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|LRCK_1X_DIV[0]~9_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|LRCK_1X_DIV [0]));

// Location: LCCOMB_X30_Y24_N24
cycloneii_lcell_comb \u4|LessThan1~0 (
// Equation(s):
// \u4|LessThan1~0_combout  = (((!\u4|LRCK_1X_DIV [0]) # (!\u4|LRCK_1X_DIV [1])) # (!\u4|LRCK_1X_DIV [2])) # (!\u4|LRCK_1X_DIV [3])

	.dataa(\u4|LRCK_1X_DIV [3]),
	.datab(\u4|LRCK_1X_DIV [2]),
	.datac(\u4|LRCK_1X_DIV [1]),
	.datad(\u4|LRCK_1X_DIV [0]),
	.cin(gnd),
	.combout(\u4|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan1~0 .lut_mask = 16'h7FFF;
defparam \u4|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N18
cycloneii_lcell_comb \u4|LessThan1~1 (
// Equation(s):
// \u4|LessThan1~1_combout  = (!\u4|LRCK_1X_DIV [6] & (((\u4|LessThan1~0_combout ) # (!\u4|LRCK_1X_DIV [4])) # (!\u4|LRCK_1X_DIV [5])))

	.dataa(\u4|LRCK_1X_DIV [5]),
	.datab(\u4|LRCK_1X_DIV [4]),
	.datac(\u4|LessThan1~0_combout ),
	.datad(\u4|LRCK_1X_DIV [6]),
	.cin(gnd),
	.combout(\u4|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan1~1 .lut_mask = 16'h00F7;
defparam \u4|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneii_lcell_comb \u4|LRCK_1X_DIV[7]~23 (
// Equation(s):
// \u4|LRCK_1X_DIV[7]~23_combout  = (\u4|LRCK_1X_DIV [7] & (!\u4|LRCK_1X_DIV[6]~22 )) # (!\u4|LRCK_1X_DIV [7] & ((\u4|LRCK_1X_DIV[6]~22 ) # (GND)))
// \u4|LRCK_1X_DIV[7]~24  = CARRY((!\u4|LRCK_1X_DIV[6]~22 ) # (!\u4|LRCK_1X_DIV [7]))

	.dataa(\u4|LRCK_1X_DIV [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[6]~22 ),
	.combout(\u4|LRCK_1X_DIV[7]~23_combout ),
	.cout(\u4|LRCK_1X_DIV[7]~24 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[7]~23 .lut_mask = 16'h5A5F;
defparam \u4|LRCK_1X_DIV[7]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y24_N21
cycloneii_lcell_ff \u4|LRCK_1X_DIV[7] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|LRCK_1X_DIV[7]~23_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|LRCK_1X_DIV [7]));

// Location: LCCOMB_X31_Y24_N4
cycloneii_lcell_comb \u4|LessThan1~2 (
// Equation(s):
// \u4|LessThan1~2_combout  = (\u4|LRCK_1X_DIV [8]) # ((!\u4|LessThan1~1_combout  & \u4|LRCK_1X_DIV [7]))

	.dataa(vcc),
	.datab(\u4|LessThan1~1_combout ),
	.datac(\u4|LRCK_1X_DIV [7]),
	.datad(\u4|LRCK_1X_DIV [8]),
	.cin(gnd),
	.combout(\u4|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LessThan1~2 .lut_mask = 16'hFF30;
defparam \u4|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N9
cycloneii_lcell_ff \u4|LRCK_1X_DIV[1] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|LRCK_1X_DIV[1]~11_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|LRCK_1X_DIV [1]));

// Location: LCCOMB_X31_Y24_N14
cycloneii_lcell_comb \u4|LRCK_1X_DIV[4]~17 (
// Equation(s):
// \u4|LRCK_1X_DIV[4]~17_combout  = (\u4|LRCK_1X_DIV [4] & (\u4|LRCK_1X_DIV[3]~16  $ (GND))) # (!\u4|LRCK_1X_DIV [4] & (!\u4|LRCK_1X_DIV[3]~16  & VCC))
// \u4|LRCK_1X_DIV[4]~18  = CARRY((\u4|LRCK_1X_DIV [4] & !\u4|LRCK_1X_DIV[3]~16 ))

	.dataa(vcc),
	.datab(\u4|LRCK_1X_DIV [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[3]~16 ),
	.combout(\u4|LRCK_1X_DIV[4]~17_combout ),
	.cout(\u4|LRCK_1X_DIV[4]~18 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[4]~17 .lut_mask = 16'hC30C;
defparam \u4|LRCK_1X_DIV[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y24_N15
cycloneii_lcell_ff \u4|LRCK_1X_DIV[4] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|LRCK_1X_DIV[4]~17_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|LRCK_1X_DIV [4]));

// Location: LCCOMB_X31_Y24_N18
cycloneii_lcell_comb \u4|LRCK_1X_DIV[6]~21 (
// Equation(s):
// \u4|LRCK_1X_DIV[6]~21_combout  = (\u4|LRCK_1X_DIV [6] & (\u4|LRCK_1X_DIV[5]~20  $ (GND))) # (!\u4|LRCK_1X_DIV [6] & (!\u4|LRCK_1X_DIV[5]~20  & VCC))
// \u4|LRCK_1X_DIV[6]~22  = CARRY((\u4|LRCK_1X_DIV [6] & !\u4|LRCK_1X_DIV[5]~20 ))

	.dataa(vcc),
	.datab(\u4|LRCK_1X_DIV [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\u4|LRCK_1X_DIV[5]~20 ),
	.combout(\u4|LRCK_1X_DIV[6]~21_combout ),
	.cout(\u4|LRCK_1X_DIV[6]~22 ));
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[6]~21 .lut_mask = 16'hC30C;
defparam \u4|LRCK_1X_DIV[6]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y24_N19
cycloneii_lcell_ff \u4|LRCK_1X_DIV[6] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|LRCK_1X_DIV[6]~21_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|LRCK_1X_DIV [6]));

// Location: LCCOMB_X31_Y24_N22
cycloneii_lcell_comb \u4|LRCK_1X_DIV[8]~25 (
// Equation(s):
// \u4|LRCK_1X_DIV[8]~25_combout  = \u4|LRCK_1X_DIV[7]~24  $ (!\u4|LRCK_1X_DIV [8])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\u4|LRCK_1X_DIV [8]),
	.cin(\u4|LRCK_1X_DIV[7]~24 ),
	.combout(\u4|LRCK_1X_DIV[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LRCK_1X_DIV[8]~25 .lut_mask = 16'hF00F;
defparam \u4|LRCK_1X_DIV[8]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X31_Y24_N23
cycloneii_lcell_ff \u4|LRCK_1X_DIV[8] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|LRCK_1X_DIV[8]~25_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(\u4|LessThan1~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|LRCK_1X_DIV [8]));

// Location: LCCOMB_X31_Y24_N2
cycloneii_lcell_comb \u4|LRCK_1X~0 (
// Equation(s):
// \u4|LRCK_1X~0_combout  = \u4|LRCK_1X~regout  $ (((\u4|LRCK_1X_DIV [8]) # ((\u4|LRCK_1X_DIV [7] & !\u4|LessThan1~1_combout ))))

	.dataa(\u4|LRCK_1X_DIV [7]),
	.datab(\u4|LRCK_1X_DIV [8]),
	.datac(\u4|LRCK_1X~regout ),
	.datad(\u4|LessThan1~1_combout ),
	.cin(gnd),
	.combout(\u4|LRCK_1X~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|LRCK_1X~0 .lut_mask = 16'h3C1E;
defparam \u4|LRCK_1X~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N3
cycloneii_lcell_ff \u4|LRCK_1X (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|LRCK_1X~0_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|LRCK_1X~regout ));

// Location: LCCOMB_X31_Y24_N0
cycloneii_lcell_comb \u4|BCK_DIV~1 (
// Equation(s):
// \u4|BCK_DIV~1_combout  = (!\u4|BCK_DIV [2] & (\u4|BCK_DIV [0] $ (\u4|BCK_DIV [1])))

	.dataa(\u4|BCK_DIV [2]),
	.datab(\u4|BCK_DIV [0]),
	.datac(\u4|BCK_DIV [1]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|BCK_DIV~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|BCK_DIV~1 .lut_mask = 16'h1414;
defparam \u4|BCK_DIV~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N1
cycloneii_lcell_ff \u4|BCK_DIV[1] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|BCK_DIV~1_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|BCK_DIV [1]));

// Location: LCCOMB_X31_Y24_N26
cycloneii_lcell_comb \u4|BCK_DIV~2 (
// Equation(s):
// \u4|BCK_DIV~2_combout  = (!\u4|BCK_DIV [0] & ((!\u4|BCK_DIV [1]) # (!\u4|BCK_DIV [2])))

	.dataa(\u4|BCK_DIV [2]),
	.datab(\u4|BCK_DIV [1]),
	.datac(\u4|BCK_DIV [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|BCK_DIV~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|BCK_DIV~2 .lut_mask = 16'h0707;
defparam \u4|BCK_DIV~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N27
cycloneii_lcell_ff \u4|BCK_DIV[0] (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|BCK_DIV~2_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|BCK_DIV [0]));

// Location: LCCOMB_X31_Y24_N28
cycloneii_lcell_comb \u4|oAUD_BCK~0 (
// Equation(s):
// \u4|oAUD_BCK~0_combout  = \u4|oAUD_BCK~regout  $ (((\u4|BCK_DIV [2] & ((\u4|BCK_DIV [0]) # (\u4|BCK_DIV [1])))))

	.dataa(\u4|BCK_DIV [2]),
	.datab(\u4|BCK_DIV [0]),
	.datac(\u4|oAUD_BCK~regout ),
	.datad(\u4|BCK_DIV [1]),
	.cin(gnd),
	.combout(\u4|oAUD_BCK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|oAUD_BCK~0 .lut_mask = 16'h5A78;
defparam \u4|oAUD_BCK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N29
cycloneii_lcell_ff \u4|oAUD_BCK (
	.clk(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.datain(\u4|oAUD_BCK~0_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|oAUD_BCK~regout ));

// Location: LCCOMB_X61_Y26_N16
cycloneii_lcell_comb \u3|u0|SCLK~0 (
// Equation(s):
// \u3|u0|SCLK~0_combout  = (\u3|u0|SD_COUNTER [1]) # ((!\u3|u0|SD_COUNTER [2] & ((\u3|u0|SD_COUNTER [4]) # (\u3|u0|SD_COUNTER [3]))))

	.dataa(\u3|u0|SD_COUNTER [1]),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [4]),
	.datad(\u3|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u3|u0|SCLK~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SCLK~0 .lut_mask = 16'hBBBA;
defparam \u3|u0|SCLK~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N28
cycloneii_lcell_comb \u3|u0|SCLK~1 (
// Equation(s):
// \u3|u0|SCLK~1_combout  = (\u3|u0|SCLK~0_combout ) # ((\u3|u0|SD_COUNTER [2] & ((\u3|u0|SCLK~regout ) # (\u3|u0|Selector1~0_combout ))))

	.dataa(\u3|u0|SD_COUNTER [2]),
	.datab(\u3|u0|SCLK~regout ),
	.datac(\u3|u0|SCLK~0_combout ),
	.datad(\u3|u0|Selector1~0_combout ),
	.cin(gnd),
	.combout(\u3|u0|SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SCLK~1 .lut_mask = 16'hFAF8;
defparam \u3|u0|SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N30
cycloneii_lcell_comb \u3|u0|SCLK~2 (
// Equation(s):
// \u3|u0|SCLK~2_combout  = (\u3|u0|SD_COUNTER [0] & (\u3|u0|SD[22]~0_combout  $ (!\u3|u0|SCLK~1_combout )))

	.dataa(\u3|u0|SD[22]~0_combout ),
	.datab(\u3|u0|SD_COUNTER [0]),
	.datac(vcc),
	.datad(\u3|u0|SCLK~1_combout ),
	.cin(gnd),
	.combout(\u3|u0|SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SCLK~2 .lut_mask = 16'h8844;
defparam \u3|u0|SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N22
cycloneii_lcell_comb \u3|u0|SCLK~3 (
// Equation(s):
// \u3|u0|SCLK~3_combout  = (\u3|u0|SD_COUNTER [5] & ((\u3|u0|SCLK~1_combout  & (\u3|u0|SCLK~regout  & !\u3|u0|SCLK~2_combout )) # (!\u3|u0|SCLK~1_combout  & ((\u3|u0|SCLK~2_combout ))))) # (!\u3|u0|SD_COUNTER [5] & (((\u3|u0|SCLK~regout ))))

	.dataa(\u3|u0|SD_COUNTER [5]),
	.datab(\u3|u0|SCLK~1_combout ),
	.datac(\u3|u0|SCLK~regout ),
	.datad(\u3|u0|SCLK~2_combout ),
	.cin(gnd),
	.combout(\u3|u0|SCLK~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|SCLK~3 .lut_mask = 16'h72D0;
defparam \u3|u0|SCLK~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X61_Y26_N23
cycloneii_lcell_ff \u3|u0|SCLK (
	.clk(\u3|mI2C_CTRL_CLK~clkctrl_outclk ),
	.datain(\u3|u0|SCLK~3_combout ),
	.sdata(gnd),
	.aclr(!\KEY~combout [0]),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u3|u0|SCLK~regout ));

// Location: LCCOMB_X61_Y26_N12
cycloneii_lcell_comb \u3|u0|I2C_SCLK~1 (
// Equation(s):
// \u3|u0|I2C_SCLK~1_combout  = (\u3|u0|SD_COUNTER [4] & (((!\u3|u0|SD_COUNTER [3]) # (!\u3|u0|SD_COUNTER [2])))) # (!\u3|u0|SD_COUNTER [4] & (\u3|u0|I2C_SCLK~0_combout ))

	.dataa(\u3|u0|I2C_SCLK~0_combout ),
	.datab(\u3|u0|SD_COUNTER [2]),
	.datac(\u3|u0|SD_COUNTER [4]),
	.datad(\u3|u0|SD_COUNTER [3]),
	.cin(gnd),
	.combout(\u3|u0|I2C_SCLK~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|I2C_SCLK~1 .lut_mask = 16'h3AFA;
defparam \u3|u0|I2C_SCLK~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y26_N6
cycloneii_lcell_comb \u3|u0|I2C_SCLK~2 (
// Equation(s):
// \u3|u0|I2C_SCLK~2_combout  = ((\u3|u0|SD_COUNTER [5] & (!\u3|mI2C_CTRL_CLK~regout  & \u3|u0|I2C_SCLK~1_combout ))) # (!\u3|u0|SCLK~regout )

	.dataa(\u3|u0|SD_COUNTER [5]),
	.datab(\u3|u0|SCLK~regout ),
	.datac(\u3|mI2C_CTRL_CLK~regout ),
	.datad(\u3|u0|I2C_SCLK~1_combout ),
	.cin(gnd),
	.combout(\u3|u0|I2C_SCLK~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|u0|I2C_SCLK~2 .lut_mask = 16'h3B33;
defparam \u3|u0|I2C_SCLK~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G10
cycloneii_clkctrl \p1|altpll_component|_clk2~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\p1|altpll_component|_clk2 }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\p1|altpll_component|_clk2~clkctrl_outclk ));
// synopsys translate_off
defparam \p1|altpll_component|_clk2~clkctrl .clock_type = "global clock";
defparam \p1|altpll_component|_clk2~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneii_lcell_comb \u4|SEL_Cont[0]~3 (
// Equation(s):
// \u4|SEL_Cont[0]~3_combout  = !\u4|SEL_Cont [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\u4|SEL_Cont [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\u4|SEL_Cont[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|SEL_Cont[0]~3 .lut_mask = 16'h0F0F;
defparam \u4|SEL_Cont[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N31
cycloneii_lcell_ff \u4|SEL_Cont[0] (
	.clk(!\u4|oAUD_BCK~clkctrl_outclk ),
	.datain(\u4|SEL_Cont[0]~3_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|SEL_Cont [0]));

// Location: LCCOMB_X30_Y24_N12
cycloneii_lcell_comb \u4|SEL_Cont[1]~0 (
// Equation(s):
// \u4|SEL_Cont[1]~0_combout  = \u4|SEL_Cont [1] $ (\u4|SEL_Cont [0])

	.dataa(vcc),
	.datab(vcc),
	.datac(\u4|SEL_Cont [1]),
	.datad(\u4|SEL_Cont [0]),
	.cin(gnd),
	.combout(\u4|SEL_Cont[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|SEL_Cont[1]~0 .lut_mask = 16'h0FF0;
defparam \u4|SEL_Cont[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N13
cycloneii_lcell_ff \u4|SEL_Cont[1] (
	.clk(!\u4|oAUD_BCK~clkctrl_outclk ),
	.datain(\u4|SEL_Cont[1]~0_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|SEL_Cont [1]));

// Location: LCCOMB_X30_Y24_N2
cycloneii_lcell_comb \u4|SEL_Cont[2]~2 (
// Equation(s):
// \u4|SEL_Cont[2]~2_combout  = \u4|SEL_Cont [2] $ (((\u4|SEL_Cont [0] & \u4|SEL_Cont [1])))

	.dataa(vcc),
	.datab(\u4|SEL_Cont [0]),
	.datac(\u4|SEL_Cont [2]),
	.datad(\u4|SEL_Cont [1]),
	.cin(gnd),
	.combout(\u4|SEL_Cont[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|SEL_Cont[2]~2 .lut_mask = 16'h3CF0;
defparam \u4|SEL_Cont[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N3
cycloneii_lcell_ff \u4|SEL_Cont[2] (
	.clk(!\u4|oAUD_BCK~clkctrl_outclk ),
	.datain(\u4|SEL_Cont[2]~2_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|SEL_Cont [2]));

// Location: LCCOMB_X30_Y24_N28
cycloneii_lcell_comb \u4|SEL_Cont[3]~1 (
// Equation(s):
// \u4|SEL_Cont[3]~1_combout  = \u4|SEL_Cont [3] $ (((\u4|SEL_Cont [1] & (\u4|SEL_Cont [2] & \u4|SEL_Cont [0]))))

	.dataa(\u4|SEL_Cont [1]),
	.datab(\u4|SEL_Cont [2]),
	.datac(\u4|SEL_Cont [3]),
	.datad(\u4|SEL_Cont [0]),
	.cin(gnd),
	.combout(\u4|SEL_Cont[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|SEL_Cont[3]~1 .lut_mask = 16'h78F0;
defparam \u4|SEL_Cont[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N29
cycloneii_lcell_ff \u4|SEL_Cont[3] (
	.clk(!\u4|oAUD_BCK~clkctrl_outclk ),
	.datain(\u4|SEL_Cont[3]~1_combout ),
	.sdata(gnd),
	.aclr(!\r0|oRESET~regout ),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\u4|SEL_Cont [3]));

// Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: CLKCTRL_G8
cycloneii_clkctrl \u4|LRCK_1X~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\u4|LRCK_1X~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\u4|LRCK_1X~clkctrl_outclk ));
// synopsys translate_off
defparam \u4|LRCK_1X~clkctrl .clock_type = "global clock";
defparam \u4|LRCK_1X~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_AD13,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [5]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [3]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [1]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneii_lcell_comb \DDS_accum[14]~18 (
// Equation(s):
// \DDS_accum[14]~18_combout  = (\SW~combout [0] & (DDS_accum[14] $ (VCC))) # (!\SW~combout [0] & (DDS_accum[14] & VCC))
// \DDS_accum[14]~19  = CARRY((\SW~combout [0] & DDS_accum[14]))

	.dataa(\SW~combout [0]),
	.datab(DDS_accum[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\DDS_accum[14]~18_combout ),
	.cout(\DDS_accum[14]~19 ));
// synopsys translate_off
defparam \DDS_accum[14]~18 .lut_mask = 16'h6688;
defparam \DDS_accum[14]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y22_N15
cycloneii_lcell_ff \DDS_accum[14] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[14]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[14]));

// Location: LCCOMB_X27_Y22_N18
cycloneii_lcell_comb \DDS_accum[16]~22 (
// Equation(s):
// \DDS_accum[16]~22_combout  = ((\SW~combout [2] $ (DDS_accum[16] $ (!\DDS_accum[15]~21 )))) # (GND)
// \DDS_accum[16]~23  = CARRY((\SW~combout [2] & ((DDS_accum[16]) # (!\DDS_accum[15]~21 ))) # (!\SW~combout [2] & (DDS_accum[16] & !\DDS_accum[15]~21 )))

	.dataa(\SW~combout [2]),
	.datab(DDS_accum[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[15]~21 ),
	.combout(\DDS_accum[16]~22_combout ),
	.cout(\DDS_accum[16]~23 ));
// synopsys translate_off
defparam \DDS_accum[16]~22 .lut_mask = 16'h698E;
defparam \DDS_accum[16]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y22_N19
cycloneii_lcell_ff \DDS_accum[16] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[16]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[16]));

// Location: LCCOMB_X27_Y22_N22
cycloneii_lcell_comb \DDS_accum[18]~26 (
// Equation(s):
// \DDS_accum[18]~26_combout  = ((\SW~combout [4] $ (DDS_accum[18] $ (!\DDS_accum[17]~25 )))) # (GND)
// \DDS_accum[18]~27  = CARRY((\SW~combout [4] & ((DDS_accum[18]) # (!\DDS_accum[17]~25 ))) # (!\SW~combout [4] & (DDS_accum[18] & !\DDS_accum[17]~25 )))

	.dataa(\SW~combout [4]),
	.datab(DDS_accum[18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[17]~25 ),
	.combout(\DDS_accum[18]~26_combout ),
	.cout(\DDS_accum[18]~27 ));
// synopsys translate_off
defparam \DDS_accum[18]~26 .lut_mask = 16'h698E;
defparam \DDS_accum[18]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y22_N23
cycloneii_lcell_ff \DDS_accum[18] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[18]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[18]));

// Location: LCCOMB_X27_Y22_N26
cycloneii_lcell_comb \DDS_accum[20]~30 (
// Equation(s):
// \DDS_accum[20]~30_combout  = ((\SW~combout [6] $ (DDS_accum[20] $ (!\DDS_accum[19]~29 )))) # (GND)
// \DDS_accum[20]~31  = CARRY((\SW~combout [6] & ((DDS_accum[20]) # (!\DDS_accum[19]~29 ))) # (!\SW~combout [6] & (DDS_accum[20] & !\DDS_accum[19]~29 )))

	.dataa(\SW~combout [6]),
	.datab(DDS_accum[20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[19]~29 ),
	.combout(\DDS_accum[20]~30_combout ),
	.cout(\DDS_accum[20]~31 ));
// synopsys translate_off
defparam \DDS_accum[20]~30 .lut_mask = 16'h698E;
defparam \DDS_accum[20]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y22_N27
cycloneii_lcell_ff \DDS_accum[20] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[20]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[20]));

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \DDS_accum[21]~32 (
// Equation(s):
// \DDS_accum[21]~32_combout  = (\SW~combout [7] & ((DDS_accum[21] & (\DDS_accum[20]~31  & VCC)) # (!DDS_accum[21] & (!\DDS_accum[20]~31 )))) # (!\SW~combout [7] & ((DDS_accum[21] & (!\DDS_accum[20]~31 )) # (!DDS_accum[21] & ((\DDS_accum[20]~31 ) # (GND)))))
// \DDS_accum[21]~33  = CARRY((\SW~combout [7] & (!DDS_accum[21] & !\DDS_accum[20]~31 )) # (!\SW~combout [7] & ((!\DDS_accum[20]~31 ) # (!DDS_accum[21]))))

	.dataa(\SW~combout [7]),
	.datab(DDS_accum[21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[20]~31 ),
	.combout(\DDS_accum[21]~32_combout ),
	.cout(\DDS_accum[21]~33 ));
// synopsys translate_off
defparam \DDS_accum[21]~32 .lut_mask = 16'h9617;
defparam \DDS_accum[21]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y22_N29
cycloneii_lcell_ff \DDS_accum[21] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[21]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[21]));

// Location: LCCOMB_X27_Y22_N30
cycloneii_lcell_comb \DDS_accum[22]~34 (
// Equation(s):
// \DDS_accum[22]~34_combout  = ((\SW~combout [8] $ (DDS_accum[22] $ (!\DDS_accum[21]~33 )))) # (GND)
// \DDS_accum[22]~35  = CARRY((\SW~combout [8] & ((DDS_accum[22]) # (!\DDS_accum[21]~33 ))) # (!\SW~combout [8] & (DDS_accum[22] & !\DDS_accum[21]~33 )))

	.dataa(\SW~combout [8]),
	.datab(DDS_accum[22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[21]~33 ),
	.combout(\DDS_accum[22]~34_combout ),
	.cout(\DDS_accum[22]~35 ));
// synopsys translate_off
defparam \DDS_accum[22]~34 .lut_mask = 16'h698E;
defparam \DDS_accum[22]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y22_N31
cycloneii_lcell_ff \DDS_accum[22] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[22]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[22]));

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \DDS_accum[23]~36 (
// Equation(s):
// \DDS_accum[23]~36_combout  = (\SW~combout [9] & ((DDS_accum[23] & (\DDS_accum[22]~35  & VCC)) # (!DDS_accum[23] & (!\DDS_accum[22]~35 )))) # (!\SW~combout [9] & ((DDS_accum[23] & (!\DDS_accum[22]~35 )) # (!DDS_accum[23] & ((\DDS_accum[22]~35 ) # (GND)))))
// \DDS_accum[23]~37  = CARRY((\SW~combout [9] & (!DDS_accum[23] & !\DDS_accum[22]~35 )) # (!\SW~combout [9] & ((!\DDS_accum[22]~35 ) # (!DDS_accum[23]))))

	.dataa(\SW~combout [9]),
	.datab(DDS_accum[23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[22]~35 ),
	.combout(\DDS_accum[23]~36_combout ),
	.cout(\DDS_accum[23]~37 ));
// synopsys translate_off
defparam \DDS_accum[23]~36 .lut_mask = 16'h9617;
defparam \DDS_accum[23]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N1
cycloneii_lcell_ff \DDS_accum[23] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[23]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[23]));

// Location: LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \DDS_accum[24]~38 (
// Equation(s):
// \DDS_accum[24]~38_combout  = ((\SW~combout [10] $ (DDS_accum[24] $ (!\DDS_accum[23]~37 )))) # (GND)
// \DDS_accum[24]~39  = CARRY((\SW~combout [10] & ((DDS_accum[24]) # (!\DDS_accum[23]~37 ))) # (!\SW~combout [10] & (DDS_accum[24] & !\DDS_accum[23]~37 )))

	.dataa(\SW~combout [10]),
	.datab(DDS_accum[24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[23]~37 ),
	.combout(\DDS_accum[24]~38_combout ),
	.cout(\DDS_accum[24]~39 ));
// synopsys translate_off
defparam \DDS_accum[24]~38 .lut_mask = 16'h698E;
defparam \DDS_accum[24]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N3
cycloneii_lcell_ff \DDS_accum[24] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[24]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[24]));

// Location: LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \DDS_accum[25]~40 (
// Equation(s):
// \DDS_accum[25]~40_combout  = (\SW~combout [11] & ((DDS_accum[25] & (\DDS_accum[24]~39  & VCC)) # (!DDS_accum[25] & (!\DDS_accum[24]~39 )))) # (!\SW~combout [11] & ((DDS_accum[25] & (!\DDS_accum[24]~39 )) # (!DDS_accum[25] & ((\DDS_accum[24]~39 ) # 
// (GND)))))
// \DDS_accum[25]~41  = CARRY((\SW~combout [11] & (!DDS_accum[25] & !\DDS_accum[24]~39 )) # (!\SW~combout [11] & ((!\DDS_accum[24]~39 ) # (!DDS_accum[25]))))

	.dataa(\SW~combout [11]),
	.datab(DDS_accum[25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[24]~39 ),
	.combout(\DDS_accum[25]~40_combout ),
	.cout(\DDS_accum[25]~41 ));
// synopsys translate_off
defparam \DDS_accum[25]~40 .lut_mask = 16'h9617;
defparam \DDS_accum[25]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N5
cycloneii_lcell_ff \DDS_accum[25] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[25]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[25]));

// Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[12]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [12]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[12]));
// synopsys translate_off
defparam \SW[12]~I .input_async_reset = "none";
defparam \SW[12]~I .input_power_up = "low";
defparam \SW[12]~I .input_register_mode = "none";
defparam \SW[12]~I .input_sync_reset = "none";
defparam \SW[12]~I .oe_async_reset = "none";
defparam \SW[12]~I .oe_power_up = "low";
defparam \SW[12]~I .oe_register_mode = "none";
defparam \SW[12]~I .oe_sync_reset = "none";
defparam \SW[12]~I .operation_mode = "input";
defparam \SW[12]~I .output_async_reset = "none";
defparam \SW[12]~I .output_power_up = "low";
defparam \SW[12]~I .output_register_mode = "none";
defparam \SW[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \DDS_accum[26]~42 (
// Equation(s):
// \DDS_accum[26]~42_combout  = ((DDS_accum[26] $ (\SW~combout [12] $ (!\DDS_accum[25]~41 )))) # (GND)
// \DDS_accum[26]~43  = CARRY((DDS_accum[26] & ((\SW~combout [12]) # (!\DDS_accum[25]~41 ))) # (!DDS_accum[26] & (\SW~combout [12] & !\DDS_accum[25]~41 )))

	.dataa(DDS_accum[26]),
	.datab(\SW~combout [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[25]~41 ),
	.combout(\DDS_accum[26]~42_combout ),
	.cout(\DDS_accum[26]~43 ));
// synopsys translate_off
defparam \DDS_accum[26]~42 .lut_mask = 16'h698E;
defparam \DDS_accum[26]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N7
cycloneii_lcell_ff \DDS_accum[26] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[26]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[26]));

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \DDS_accum[27]~44 (
// Equation(s):
// \DDS_accum[27]~44_combout  = (\SW~combout [13] & ((DDS_accum[27] & (\DDS_accum[26]~43  & VCC)) # (!DDS_accum[27] & (!\DDS_accum[26]~43 )))) # (!\SW~combout [13] & ((DDS_accum[27] & (!\DDS_accum[26]~43 )) # (!DDS_accum[27] & ((\DDS_accum[26]~43 ) # 
// (GND)))))
// \DDS_accum[27]~45  = CARRY((\SW~combout [13] & (!DDS_accum[27] & !\DDS_accum[26]~43 )) # (!\SW~combout [13] & ((!\DDS_accum[26]~43 ) # (!DDS_accum[27]))))

	.dataa(\SW~combout [13]),
	.datab(DDS_accum[27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[26]~43 ),
	.combout(\DDS_accum[27]~44_combout ),
	.cout(\DDS_accum[27]~45 ));
// synopsys translate_off
defparam \DDS_accum[27]~44 .lut_mask = 16'h9617;
defparam \DDS_accum[27]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N9
cycloneii_lcell_ff \DDS_accum[27] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[27]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[27]));

// Location: PIN_U3,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[14]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [14]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[14]));
// synopsys translate_off
defparam \SW[14]~I .input_async_reset = "none";
defparam \SW[14]~I .input_power_up = "low";
defparam \SW[14]~I .input_register_mode = "none";
defparam \SW[14]~I .input_sync_reset = "none";
defparam \SW[14]~I .oe_async_reset = "none";
defparam \SW[14]~I .oe_power_up = "low";
defparam \SW[14]~I .oe_register_mode = "none";
defparam \SW[14]~I .oe_sync_reset = "none";
defparam \SW[14]~I .operation_mode = "input";
defparam \SW[14]~I .output_async_reset = "none";
defparam \SW[14]~I .output_power_up = "low";
defparam \SW[14]~I .output_register_mode = "none";
defparam \SW[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \DDS_accum[28]~46 (
// Equation(s):
// \DDS_accum[28]~46_combout  = ((DDS_accum[28] $ (\SW~combout [14] $ (!\DDS_accum[27]~45 )))) # (GND)
// \DDS_accum[28]~47  = CARRY((DDS_accum[28] & ((\SW~combout [14]) # (!\DDS_accum[27]~45 ))) # (!DDS_accum[28] & (\SW~combout [14] & !\DDS_accum[27]~45 )))

	.dataa(DDS_accum[28]),
	.datab(\SW~combout [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[27]~45 ),
	.combout(\DDS_accum[28]~46_combout ),
	.cout(\DDS_accum[28]~47 ));
// synopsys translate_off
defparam \DDS_accum[28]~46 .lut_mask = 16'h698E;
defparam \DDS_accum[28]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N11
cycloneii_lcell_ff \DDS_accum[28] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[28]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[28]));

// Location: PIN_U4,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[15]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [15]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[15]));
// synopsys translate_off
defparam \SW[15]~I .input_async_reset = "none";
defparam \SW[15]~I .input_power_up = "low";
defparam \SW[15]~I .input_register_mode = "none";
defparam \SW[15]~I .input_sync_reset = "none";
defparam \SW[15]~I .oe_async_reset = "none";
defparam \SW[15]~I .oe_power_up = "low";
defparam \SW[15]~I .oe_register_mode = "none";
defparam \SW[15]~I .oe_sync_reset = "none";
defparam \SW[15]~I .operation_mode = "input";
defparam \SW[15]~I .output_async_reset = "none";
defparam \SW[15]~I .output_power_up = "low";
defparam \SW[15]~I .output_register_mode = "none";
defparam \SW[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \DDS_accum[29]~48 (
// Equation(s):
// \DDS_accum[29]~48_combout  = (DDS_accum[29] & ((\SW~combout [15] & (\DDS_accum[28]~47  & VCC)) # (!\SW~combout [15] & (!\DDS_accum[28]~47 )))) # (!DDS_accum[29] & ((\SW~combout [15] & (!\DDS_accum[28]~47 )) # (!\SW~combout [15] & ((\DDS_accum[28]~47 ) # 
// (GND)))))
// \DDS_accum[29]~49  = CARRY((DDS_accum[29] & (!\SW~combout [15] & !\DDS_accum[28]~47 )) # (!DDS_accum[29] & ((!\DDS_accum[28]~47 ) # (!\SW~combout [15]))))

	.dataa(DDS_accum[29]),
	.datab(\SW~combout [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[28]~47 ),
	.combout(\DDS_accum[29]~48_combout ),
	.cout(\DDS_accum[29]~49 ));
// synopsys translate_off
defparam \DDS_accum[29]~48 .lut_mask = 16'h9617;
defparam \DDS_accum[29]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N13
cycloneii_lcell_ff \DDS_accum[29] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[29]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[29]));

// Location: PIN_V1,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[16]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [16]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[16]));
// synopsys translate_off
defparam \SW[16]~I .input_async_reset = "none";
defparam \SW[16]~I .input_power_up = "low";
defparam \SW[16]~I .input_register_mode = "none";
defparam \SW[16]~I .input_sync_reset = "none";
defparam \SW[16]~I .oe_async_reset = "none";
defparam \SW[16]~I .oe_power_up = "low";
defparam \SW[16]~I .oe_register_mode = "none";
defparam \SW[16]~I .oe_sync_reset = "none";
defparam \SW[16]~I .operation_mode = "input";
defparam \SW[16]~I .output_async_reset = "none";
defparam \SW[16]~I .output_power_up = "low";
defparam \SW[16]~I .output_register_mode = "none";
defparam \SW[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \DDS_accum[30]~50 (
// Equation(s):
// \DDS_accum[30]~50_combout  = ((DDS_accum[30] $ (\SW~combout [16] $ (!\DDS_accum[29]~49 )))) # (GND)
// \DDS_accum[30]~51  = CARRY((DDS_accum[30] & ((\SW~combout [16]) # (!\DDS_accum[29]~49 ))) # (!DDS_accum[30] & (\SW~combout [16] & !\DDS_accum[29]~49 )))

	.dataa(DDS_accum[30]),
	.datab(\SW~combout [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\DDS_accum[29]~49 ),
	.combout(\DDS_accum[30]~50_combout ),
	.cout(\DDS_accum[30]~51 ));
// synopsys translate_off
defparam \DDS_accum[30]~50 .lut_mask = 16'h698E;
defparam \DDS_accum[30]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N15
cycloneii_lcell_ff \DDS_accum[30] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[30]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[30]));

// Location: PIN_V2,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \SW[17]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\SW~combout [17]),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[17]));
// synopsys translate_off
defparam \SW[17]~I .input_async_reset = "none";
defparam \SW[17]~I .input_power_up = "low";
defparam \SW[17]~I .input_register_mode = "none";
defparam \SW[17]~I .input_sync_reset = "none";
defparam \SW[17]~I .oe_async_reset = "none";
defparam \SW[17]~I .oe_power_up = "low";
defparam \SW[17]~I .oe_register_mode = "none";
defparam \SW[17]~I .oe_sync_reset = "none";
defparam \SW[17]~I .operation_mode = "input";
defparam \SW[17]~I .output_async_reset = "none";
defparam \SW[17]~I .output_power_up = "low";
defparam \SW[17]~I .output_register_mode = "none";
defparam \SW[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \DDS_accum[31]~52 (
// Equation(s):
// \DDS_accum[31]~52_combout  = DDS_accum[31] $ (\DDS_accum[30]~51  $ (\SW~combout [17]))

	.dataa(vcc),
	.datab(DDS_accum[31]),
	.datac(vcc),
	.datad(\SW~combout [17]),
	.cin(\DDS_accum[30]~51 ),
	.combout(\DDS_accum[31]~52_combout ),
	.cout());
// synopsys translate_off
defparam \DDS_accum[31]~52 .lut_mask = 16'hC33C;
defparam \DDS_accum[31]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X27_Y21_N17
cycloneii_lcell_ff \DDS_accum[31] (
	.clk(\u4|LRCK_1X~clkctrl_outclk ),
	.datain(\DDS_accum[31]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(DDS_accum[31]));

// Location: LCCOMB_X25_Y22_N26
cycloneii_lcell_comb \u4|Mux1~17 (
// Equation(s):
// \u4|Mux1~17_combout  = (\u4|SEL_Cont [3] & ((\u4|AUD_outR [4]) # ((\u4|SEL_Cont [2])))) # (!\u4|SEL_Cont [3] & (((!\u4|SEL_Cont [2] & \u4|AUD_outR [12]))))

	.dataa(\u4|AUD_outR [4]),
	.datab(\u4|SEL_Cont [3]),
	.datac(\u4|SEL_Cont [2]),
	.datad(\u4|AUD_outR [12]),
	.cin(gnd),
	.combout(\u4|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~17 .lut_mask = 16'hCBC8;
defparam \u4|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneii_lcell_comb \u4|Mux1~18 (
// Equation(s):
// \u4|Mux1~18_combout  = (\u4|SEL_Cont [2] & ((\u4|Mux1~17_combout  & ((\u4|AUD_outR [0]))) # (!\u4|Mux1~17_combout  & (\u4|AUD_outR [8])))) # (!\u4|SEL_Cont [2] & (\u4|Mux1~17_combout ))

	.dataa(\u4|SEL_Cont [2]),
	.datab(\u4|Mux1~17_combout ),
	.datac(\u4|AUD_outR [8]),
	.datad(\u4|AUD_outR [0]),
	.cin(gnd),
	.combout(\u4|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~18 .lut_mask = 16'hEC64;
defparam \u4|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \u4|Mux1~14 (
// Equation(s):
// \u4|Mux1~14_combout  = (\u4|SEL_Cont [2] & ((\u4|AUD_outR [11]) # ((\u4|SEL_Cont [3])))) # (!\u4|SEL_Cont [2] & (((\u4|AUD_outR [15] & !\u4|SEL_Cont [3]))))

	.dataa(\u4|SEL_Cont [2]),
	.datab(\u4|AUD_outR [11]),
	.datac(\u4|AUD_outR [15]),
	.datad(\u4|SEL_Cont [3]),
	.cin(gnd),
	.combout(\u4|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~14 .lut_mask = 16'hAAD8;
defparam \u4|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneii_lcell_comb \u4|Mux1~15 (
// Equation(s):
// \u4|Mux1~15_combout  = (\u4|Mux1~14_combout  & (((\u4|AUD_outR [3]) # (!\u4|SEL_Cont [3])))) # (!\u4|Mux1~14_combout  & (\u4|AUD_outR [7] & ((\u4|SEL_Cont [3]))))

	.dataa(\u4|AUD_outR [7]),
	.datab(\u4|AUD_outR [3]),
	.datac(\u4|Mux1~14_combout ),
	.datad(\u4|SEL_Cont [3]),
	.cin(gnd),
	.combout(\u4|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~15 .lut_mask = 16'hCAF0;
defparam \u4|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N28
cycloneii_lcell_comb \u4|Mux1~16 (
// Equation(s):
// \u4|Mux1~16_combout  = (\u4|SEL_Cont [1] & (((\u4|SEL_Cont [0])))) # (!\u4|SEL_Cont [1] & ((\u4|SEL_Cont [0] & (\u4|Mux1~13_combout )) # (!\u4|SEL_Cont [0] & ((\u4|Mux1~15_combout )))))

	.dataa(\u4|Mux1~13_combout ),
	.datab(\u4|SEL_Cont [1]),
	.datac(\u4|SEL_Cont [0]),
	.datad(\u4|Mux1~15_combout ),
	.cin(gnd),
	.combout(\u4|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~16 .lut_mask = 16'hE3E0;
defparam \u4|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N14
cycloneii_lcell_comb \u4|Mux1~19 (
// Equation(s):
// \u4|Mux1~19_combout  = (\u4|SEL_Cont [1] & ((\u4|Mux1~16_combout  & ((\u4|Mux1~18_combout ))) # (!\u4|Mux1~16_combout  & (\u4|Mux1~11_combout )))) # (!\u4|SEL_Cont [1] & (((\u4|Mux1~16_combout ))))

	.dataa(\u4|Mux1~11_combout ),
	.datab(\u4|SEL_Cont [1]),
	.datac(\u4|Mux1~18_combout ),
	.datad(\u4|Mux1~16_combout ),
	.cin(gnd),
	.combout(\u4|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~19 .lut_mask = 16'hF388;
defparam \u4|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \DDS_accum[30]~_wirecell (
// Equation(s):
// \DDS_accum[30]~_wirecell_combout  = !DDS_accum[30]

	.dataa(vcc),
	.datab(vcc),
	.datac(DDS_accum[30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\DDS_accum[30]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \DDS_accum[30]~_wirecell .lut_mask = 16'h0F0F;
defparam \DDS_accum[30]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = DDS_accum[31] $ (DDS_accum[30])

	.dataa(vcc),
	.datab(vcc),
	.datac(DDS_accum[31]),
	.datad(DDS_accum[30]),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'h0FF0;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N22
cycloneii_lcell_comb \u4|Mux1~1 (
// Equation(s):
// \u4|Mux1~1_combout  = (\u4|Mux1~0_combout  & (((\u4|AUD_outL [4])) # (!\u4|SEL_Cont [1]))) # (!\u4|Mux1~0_combout  & (\u4|SEL_Cont [1] & (\u4|AUD_outL [5])))

	.dataa(\u4|Mux1~0_combout ),
	.datab(\u4|SEL_Cont [1]),
	.datac(\u4|AUD_outL [5]),
	.datad(\u4|AUD_outL [4]),
	.cin(gnd),
	.combout(\u4|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~1 .lut_mask = 16'hEA62;
defparam \u4|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneii_lcell_comb \u4|Mux1~8 (
// Equation(s):
// \u4|Mux1~8_combout  = (\u4|Mux1~7_combout  & ((\u4|AUD_outL [0]) # ((!\u4|SEL_Cont [1])))) # (!\u4|Mux1~7_combout  & (((\u4|AUD_outL [1] & \u4|SEL_Cont [1]))))

	.dataa(\u4|Mux1~7_combout ),
	.datab(\u4|AUD_outL [0]),
	.datac(\u4|AUD_outL [1]),
	.datad(\u4|SEL_Cont [1]),
	.cin(gnd),
	.combout(\u4|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~8 .lut_mask = 16'hD8AA;
defparam \u4|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N30
cycloneii_lcell_comb \u4|Mux1~9 (
// Equation(s):
// \u4|Mux1~9_combout  = (\u4|Mux1~6_combout  & (((\u4|Mux1~8_combout ) # (!\u4|SEL_Cont [3])))) # (!\u4|Mux1~6_combout  & (\u4|Mux1~1_combout  & ((\u4|SEL_Cont [3]))))

	.dataa(\u4|Mux1~6_combout ),
	.datab(\u4|Mux1~1_combout ),
	.datac(\u4|Mux1~8_combout ),
	.datad(\u4|SEL_Cont [3]),
	.cin(gnd),
	.combout(\u4|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~9 .lut_mask = 16'hE4AA;
defparam \u4|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N4
cycloneii_lcell_comb \u4|Mux1~20 (
// Equation(s):
// \u4|Mux1~20_combout  = (\u4|LRCK_1X~regout  & ((\u4|Mux1~9_combout ))) # (!\u4|LRCK_1X~regout  & (\u4|Mux1~19_combout ))

	.dataa(vcc),
	.datab(\u4|Mux1~19_combout ),
	.datac(\u4|LRCK_1X~regout ),
	.datad(\u4|Mux1~9_combout ),
	.cin(gnd),
	.combout(\u4|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \u4|Mux1~20 .lut_mask = 16'hFC0C;
defparam \u4|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \SD_DAT3~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_DAT3));
// synopsys translate_off
defparam \SD_DAT3~I .input_async_reset = "none";
defparam \SD_DAT3~I .input_power_up = "low";
defparam \SD_DAT3~I .input_register_mode = "none";
defparam \SD_DAT3~I .input_sync_reset = "none";
defparam \SD_DAT3~I .oe_async_reset = "none";
defparam \SD_DAT3~I .oe_power_up = "low";
defparam \SD_DAT3~I .oe_register_mode = "none";
defparam \SD_DAT3~I .oe_sync_reset = "none";
defparam \SD_DAT3~I .open_drain_output = "true";
defparam \SD_DAT3~I .operation_mode = "bidir";
defparam \SD_DAT3~I .output_async_reset = "none";
defparam \SD_DAT3~I .output_power_up = "low";
defparam \SD_DAT3~I .output_register_mode = "none";
defparam \SD_DAT3~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \SD_CMD~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CMD));
// synopsys translate_off
defparam \SD_CMD~I .input_async_reset = "none";
defparam \SD_CMD~I .input_power_up = "low";
defparam \SD_CMD~I .input_register_mode = "none";
defparam \SD_CMD~I .input_sync_reset = "none";
defparam \SD_CMD~I .oe_async_reset = "none";
defparam \SD_CMD~I .oe_power_up = "low";
defparam \SD_CMD~I .oe_register_mode = "none";
defparam \SD_CMD~I .oe_sync_reset = "none";
defparam \SD_CMD~I .open_drain_output = "true";
defparam \SD_CMD~I .operation_mode = "bidir";
defparam \SD_CMD~I .output_async_reset = "none";
defparam \SD_CMD~I .output_power_up = "low";
defparam \SD_CMD~I .output_register_mode = "none";
defparam \SD_CMD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[0]));
// synopsys translate_off
defparam \DRAM_DQ[0]~I .input_async_reset = "none";
defparam \DRAM_DQ[0]~I .input_power_up = "low";
defparam \DRAM_DQ[0]~I .input_register_mode = "none";
defparam \DRAM_DQ[0]~I .input_sync_reset = "none";
defparam \DRAM_DQ[0]~I .oe_async_reset = "none";
defparam \DRAM_DQ[0]~I .oe_power_up = "low";
defparam \DRAM_DQ[0]~I .oe_register_mode = "none";
defparam \DRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[0]~I .open_drain_output = "true";
defparam \DRAM_DQ[0]~I .operation_mode = "bidir";
defparam \DRAM_DQ[0]~I .output_async_reset = "none";
defparam \DRAM_DQ[0]~I .output_power_up = "low";
defparam \DRAM_DQ[0]~I .output_register_mode = "none";
defparam \DRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[1]));
// synopsys translate_off
defparam \DRAM_DQ[1]~I .input_async_reset = "none";
defparam \DRAM_DQ[1]~I .input_power_up = "low";
defparam \DRAM_DQ[1]~I .input_register_mode = "none";
defparam \DRAM_DQ[1]~I .input_sync_reset = "none";
defparam \DRAM_DQ[1]~I .oe_async_reset = "none";
defparam \DRAM_DQ[1]~I .oe_power_up = "low";
defparam \DRAM_DQ[1]~I .oe_register_mode = "none";
defparam \DRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[1]~I .open_drain_output = "true";
defparam \DRAM_DQ[1]~I .operation_mode = "bidir";
defparam \DRAM_DQ[1]~I .output_async_reset = "none";
defparam \DRAM_DQ[1]~I .output_power_up = "low";
defparam \DRAM_DQ[1]~I .output_register_mode = "none";
defparam \DRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[2]));
// synopsys translate_off
defparam \DRAM_DQ[2]~I .input_async_reset = "none";
defparam \DRAM_DQ[2]~I .input_power_up = "low";
defparam \DRAM_DQ[2]~I .input_register_mode = "none";
defparam \DRAM_DQ[2]~I .input_sync_reset = "none";
defparam \DRAM_DQ[2]~I .oe_async_reset = "none";
defparam \DRAM_DQ[2]~I .oe_power_up = "low";
defparam \DRAM_DQ[2]~I .oe_register_mode = "none";
defparam \DRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[2]~I .open_drain_output = "true";
defparam \DRAM_DQ[2]~I .operation_mode = "bidir";
defparam \DRAM_DQ[2]~I .output_async_reset = "none";
defparam \DRAM_DQ[2]~I .output_power_up = "low";
defparam \DRAM_DQ[2]~I .output_register_mode = "none";
defparam \DRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[3]));
// synopsys translate_off
defparam \DRAM_DQ[3]~I .input_async_reset = "none";
defparam \DRAM_DQ[3]~I .input_power_up = "low";
defparam \DRAM_DQ[3]~I .input_register_mode = "none";
defparam \DRAM_DQ[3]~I .input_sync_reset = "none";
defparam \DRAM_DQ[3]~I .oe_async_reset = "none";
defparam \DRAM_DQ[3]~I .oe_power_up = "low";
defparam \DRAM_DQ[3]~I .oe_register_mode = "none";
defparam \DRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[3]~I .open_drain_output = "true";
defparam \DRAM_DQ[3]~I .operation_mode = "bidir";
defparam \DRAM_DQ[3]~I .output_async_reset = "none";
defparam \DRAM_DQ[3]~I .output_power_up = "low";
defparam \DRAM_DQ[3]~I .output_register_mode = "none";
defparam \DRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[4]));
// synopsys translate_off
defparam \DRAM_DQ[4]~I .input_async_reset = "none";
defparam \DRAM_DQ[4]~I .input_power_up = "low";
defparam \DRAM_DQ[4]~I .input_register_mode = "none";
defparam \DRAM_DQ[4]~I .input_sync_reset = "none";
defparam \DRAM_DQ[4]~I .oe_async_reset = "none";
defparam \DRAM_DQ[4]~I .oe_power_up = "low";
defparam \DRAM_DQ[4]~I .oe_register_mode = "none";
defparam \DRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[4]~I .open_drain_output = "true";
defparam \DRAM_DQ[4]~I .operation_mode = "bidir";
defparam \DRAM_DQ[4]~I .output_async_reset = "none";
defparam \DRAM_DQ[4]~I .output_power_up = "low";
defparam \DRAM_DQ[4]~I .output_register_mode = "none";
defparam \DRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[5]));
// synopsys translate_off
defparam \DRAM_DQ[5]~I .input_async_reset = "none";
defparam \DRAM_DQ[5]~I .input_power_up = "low";
defparam \DRAM_DQ[5]~I .input_register_mode = "none";
defparam \DRAM_DQ[5]~I .input_sync_reset = "none";
defparam \DRAM_DQ[5]~I .oe_async_reset = "none";
defparam \DRAM_DQ[5]~I .oe_power_up = "low";
defparam \DRAM_DQ[5]~I .oe_register_mode = "none";
defparam \DRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[5]~I .open_drain_output = "true";
defparam \DRAM_DQ[5]~I .operation_mode = "bidir";
defparam \DRAM_DQ[5]~I .output_async_reset = "none";
defparam \DRAM_DQ[5]~I .output_power_up = "low";
defparam \DRAM_DQ[5]~I .output_register_mode = "none";
defparam \DRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[6]));
// synopsys translate_off
defparam \DRAM_DQ[6]~I .input_async_reset = "none";
defparam \DRAM_DQ[6]~I .input_power_up = "low";
defparam \DRAM_DQ[6]~I .input_register_mode = "none";
defparam \DRAM_DQ[6]~I .input_sync_reset = "none";
defparam \DRAM_DQ[6]~I .oe_async_reset = "none";
defparam \DRAM_DQ[6]~I .oe_power_up = "low";
defparam \DRAM_DQ[6]~I .oe_register_mode = "none";
defparam \DRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[6]~I .open_drain_output = "true";
defparam \DRAM_DQ[6]~I .operation_mode = "bidir";
defparam \DRAM_DQ[6]~I .output_async_reset = "none";
defparam \DRAM_DQ[6]~I .output_power_up = "low";
defparam \DRAM_DQ[6]~I .output_register_mode = "none";
defparam \DRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[7]));
// synopsys translate_off
defparam \DRAM_DQ[7]~I .input_async_reset = "none";
defparam \DRAM_DQ[7]~I .input_power_up = "low";
defparam \DRAM_DQ[7]~I .input_register_mode = "none";
defparam \DRAM_DQ[7]~I .input_sync_reset = "none";
defparam \DRAM_DQ[7]~I .oe_async_reset = "none";
defparam \DRAM_DQ[7]~I .oe_power_up = "low";
defparam \DRAM_DQ[7]~I .oe_register_mode = "none";
defparam \DRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[7]~I .open_drain_output = "true";
defparam \DRAM_DQ[7]~I .operation_mode = "bidir";
defparam \DRAM_DQ[7]~I .output_async_reset = "none";
defparam \DRAM_DQ[7]~I .output_power_up = "low";
defparam \DRAM_DQ[7]~I .output_register_mode = "none";
defparam \DRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[8]));
// synopsys translate_off
defparam \DRAM_DQ[8]~I .input_async_reset = "none";
defparam \DRAM_DQ[8]~I .input_power_up = "low";
defparam \DRAM_DQ[8]~I .input_register_mode = "none";
defparam \DRAM_DQ[8]~I .input_sync_reset = "none";
defparam \DRAM_DQ[8]~I .oe_async_reset = "none";
defparam \DRAM_DQ[8]~I .oe_power_up = "low";
defparam \DRAM_DQ[8]~I .oe_register_mode = "none";
defparam \DRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[8]~I .open_drain_output = "true";
defparam \DRAM_DQ[8]~I .operation_mode = "bidir";
defparam \DRAM_DQ[8]~I .output_async_reset = "none";
defparam \DRAM_DQ[8]~I .output_power_up = "low";
defparam \DRAM_DQ[8]~I .output_register_mode = "none";
defparam \DRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[9]));
// synopsys translate_off
defparam \DRAM_DQ[9]~I .input_async_reset = "none";
defparam \DRAM_DQ[9]~I .input_power_up = "low";
defparam \DRAM_DQ[9]~I .input_register_mode = "none";
defparam \DRAM_DQ[9]~I .input_sync_reset = "none";
defparam \DRAM_DQ[9]~I .oe_async_reset = "none";
defparam \DRAM_DQ[9]~I .oe_power_up = "low";
defparam \DRAM_DQ[9]~I .oe_register_mode = "none";
defparam \DRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[9]~I .open_drain_output = "true";
defparam \DRAM_DQ[9]~I .operation_mode = "bidir";
defparam \DRAM_DQ[9]~I .output_async_reset = "none";
defparam \DRAM_DQ[9]~I .output_power_up = "low";
defparam \DRAM_DQ[9]~I .output_register_mode = "none";
defparam \DRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[10]));
// synopsys translate_off
defparam \DRAM_DQ[10]~I .input_async_reset = "none";
defparam \DRAM_DQ[10]~I .input_power_up = "low";
defparam \DRAM_DQ[10]~I .input_register_mode = "none";
defparam \DRAM_DQ[10]~I .input_sync_reset = "none";
defparam \DRAM_DQ[10]~I .oe_async_reset = "none";
defparam \DRAM_DQ[10]~I .oe_power_up = "low";
defparam \DRAM_DQ[10]~I .oe_register_mode = "none";
defparam \DRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[10]~I .open_drain_output = "true";
defparam \DRAM_DQ[10]~I .operation_mode = "bidir";
defparam \DRAM_DQ[10]~I .output_async_reset = "none";
defparam \DRAM_DQ[10]~I .output_power_up = "low";
defparam \DRAM_DQ[10]~I .output_register_mode = "none";
defparam \DRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[11]));
// synopsys translate_off
defparam \DRAM_DQ[11]~I .input_async_reset = "none";
defparam \DRAM_DQ[11]~I .input_power_up = "low";
defparam \DRAM_DQ[11]~I .input_register_mode = "none";
defparam \DRAM_DQ[11]~I .input_sync_reset = "none";
defparam \DRAM_DQ[11]~I .oe_async_reset = "none";
defparam \DRAM_DQ[11]~I .oe_power_up = "low";
defparam \DRAM_DQ[11]~I .oe_register_mode = "none";
defparam \DRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[11]~I .open_drain_output = "true";
defparam \DRAM_DQ[11]~I .operation_mode = "bidir";
defparam \DRAM_DQ[11]~I .output_async_reset = "none";
defparam \DRAM_DQ[11]~I .output_power_up = "low";
defparam \DRAM_DQ[11]~I .output_register_mode = "none";
defparam \DRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[12]));
// synopsys translate_off
defparam \DRAM_DQ[12]~I .input_async_reset = "none";
defparam \DRAM_DQ[12]~I .input_power_up = "low";
defparam \DRAM_DQ[12]~I .input_register_mode = "none";
defparam \DRAM_DQ[12]~I .input_sync_reset = "none";
defparam \DRAM_DQ[12]~I .oe_async_reset = "none";
defparam \DRAM_DQ[12]~I .oe_power_up = "low";
defparam \DRAM_DQ[12]~I .oe_register_mode = "none";
defparam \DRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[12]~I .open_drain_output = "true";
defparam \DRAM_DQ[12]~I .operation_mode = "bidir";
defparam \DRAM_DQ[12]~I .output_async_reset = "none";
defparam \DRAM_DQ[12]~I .output_power_up = "low";
defparam \DRAM_DQ[12]~I .output_register_mode = "none";
defparam \DRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[13]));
// synopsys translate_off
defparam \DRAM_DQ[13]~I .input_async_reset = "none";
defparam \DRAM_DQ[13]~I .input_power_up = "low";
defparam \DRAM_DQ[13]~I .input_register_mode = "none";
defparam \DRAM_DQ[13]~I .input_sync_reset = "none";
defparam \DRAM_DQ[13]~I .oe_async_reset = "none";
defparam \DRAM_DQ[13]~I .oe_power_up = "low";
defparam \DRAM_DQ[13]~I .oe_register_mode = "none";
defparam \DRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[13]~I .open_drain_output = "true";
defparam \DRAM_DQ[13]~I .operation_mode = "bidir";
defparam \DRAM_DQ[13]~I .output_async_reset = "none";
defparam \DRAM_DQ[13]~I .output_power_up = "low";
defparam \DRAM_DQ[13]~I .output_register_mode = "none";
defparam \DRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[14]));
// synopsys translate_off
defparam \DRAM_DQ[14]~I .input_async_reset = "none";
defparam \DRAM_DQ[14]~I .input_power_up = "low";
defparam \DRAM_DQ[14]~I .input_register_mode = "none";
defparam \DRAM_DQ[14]~I .input_sync_reset = "none";
defparam \DRAM_DQ[14]~I .oe_async_reset = "none";
defparam \DRAM_DQ[14]~I .oe_power_up = "low";
defparam \DRAM_DQ[14]~I .oe_register_mode = "none";
defparam \DRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[14]~I .open_drain_output = "true";
defparam \DRAM_DQ[14]~I .operation_mode = "bidir";
defparam \DRAM_DQ[14]~I .output_async_reset = "none";
defparam \DRAM_DQ[14]~I .output_power_up = "low";
defparam \DRAM_DQ[14]~I .output_register_mode = "none";
defparam \DRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_DQ[15]));
// synopsys translate_off
defparam \DRAM_DQ[15]~I .input_async_reset = "none";
defparam \DRAM_DQ[15]~I .input_power_up = "low";
defparam \DRAM_DQ[15]~I .input_register_mode = "none";
defparam \DRAM_DQ[15]~I .input_sync_reset = "none";
defparam \DRAM_DQ[15]~I .oe_async_reset = "none";
defparam \DRAM_DQ[15]~I .oe_power_up = "low";
defparam \DRAM_DQ[15]~I .oe_register_mode = "none";
defparam \DRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \DRAM_DQ[15]~I .open_drain_output = "true";
defparam \DRAM_DQ[15]~I .operation_mode = "bidir";
defparam \DRAM_DQ[15]~I .output_async_reset = "none";
defparam \DRAM_DQ[15]~I .output_power_up = "low";
defparam \DRAM_DQ[15]~I .output_register_mode = "none";
defparam \DRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[0]));
// synopsys translate_off
defparam \FL_DQ[0]~I .input_async_reset = "none";
defparam \FL_DQ[0]~I .input_power_up = "low";
defparam \FL_DQ[0]~I .input_register_mode = "none";
defparam \FL_DQ[0]~I .input_sync_reset = "none";
defparam \FL_DQ[0]~I .oe_async_reset = "none";
defparam \FL_DQ[0]~I .oe_power_up = "low";
defparam \FL_DQ[0]~I .oe_register_mode = "none";
defparam \FL_DQ[0]~I .oe_sync_reset = "none";
defparam \FL_DQ[0]~I .open_drain_output = "true";
defparam \FL_DQ[0]~I .operation_mode = "bidir";
defparam \FL_DQ[0]~I .output_async_reset = "none";
defparam \FL_DQ[0]~I .output_power_up = "low";
defparam \FL_DQ[0]~I .output_register_mode = "none";
defparam \FL_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[1]));
// synopsys translate_off
defparam \FL_DQ[1]~I .input_async_reset = "none";
defparam \FL_DQ[1]~I .input_power_up = "low";
defparam \FL_DQ[1]~I .input_register_mode = "none";
defparam \FL_DQ[1]~I .input_sync_reset = "none";
defparam \FL_DQ[1]~I .oe_async_reset = "none";
defparam \FL_DQ[1]~I .oe_power_up = "low";
defparam \FL_DQ[1]~I .oe_register_mode = "none";
defparam \FL_DQ[1]~I .oe_sync_reset = "none";
defparam \FL_DQ[1]~I .open_drain_output = "true";
defparam \FL_DQ[1]~I .operation_mode = "bidir";
defparam \FL_DQ[1]~I .output_async_reset = "none";
defparam \FL_DQ[1]~I .output_power_up = "low";
defparam \FL_DQ[1]~I .output_register_mode = "none";
defparam \FL_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[2]));
// synopsys translate_off
defparam \FL_DQ[2]~I .input_async_reset = "none";
defparam \FL_DQ[2]~I .input_power_up = "low";
defparam \FL_DQ[2]~I .input_register_mode = "none";
defparam \FL_DQ[2]~I .input_sync_reset = "none";
defparam \FL_DQ[2]~I .oe_async_reset = "none";
defparam \FL_DQ[2]~I .oe_power_up = "low";
defparam \FL_DQ[2]~I .oe_register_mode = "none";
defparam \FL_DQ[2]~I .oe_sync_reset = "none";
defparam \FL_DQ[2]~I .open_drain_output = "true";
defparam \FL_DQ[2]~I .operation_mode = "bidir";
defparam \FL_DQ[2]~I .output_async_reset = "none";
defparam \FL_DQ[2]~I .output_power_up = "low";
defparam \FL_DQ[2]~I .output_register_mode = "none";
defparam \FL_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[3]));
// synopsys translate_off
defparam \FL_DQ[3]~I .input_async_reset = "none";
defparam \FL_DQ[3]~I .input_power_up = "low";
defparam \FL_DQ[3]~I .input_register_mode = "none";
defparam \FL_DQ[3]~I .input_sync_reset = "none";
defparam \FL_DQ[3]~I .oe_async_reset = "none";
defparam \FL_DQ[3]~I .oe_power_up = "low";
defparam \FL_DQ[3]~I .oe_register_mode = "none";
defparam \FL_DQ[3]~I .oe_sync_reset = "none";
defparam \FL_DQ[3]~I .open_drain_output = "true";
defparam \FL_DQ[3]~I .operation_mode = "bidir";
defparam \FL_DQ[3]~I .output_async_reset = "none";
defparam \FL_DQ[3]~I .output_power_up = "low";
defparam \FL_DQ[3]~I .output_register_mode = "none";
defparam \FL_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[4]));
// synopsys translate_off
defparam \FL_DQ[4]~I .input_async_reset = "none";
defparam \FL_DQ[4]~I .input_power_up = "low";
defparam \FL_DQ[4]~I .input_register_mode = "none";
defparam \FL_DQ[4]~I .input_sync_reset = "none";
defparam \FL_DQ[4]~I .oe_async_reset = "none";
defparam \FL_DQ[4]~I .oe_power_up = "low";
defparam \FL_DQ[4]~I .oe_register_mode = "none";
defparam \FL_DQ[4]~I .oe_sync_reset = "none";
defparam \FL_DQ[4]~I .open_drain_output = "true";
defparam \FL_DQ[4]~I .operation_mode = "bidir";
defparam \FL_DQ[4]~I .output_async_reset = "none";
defparam \FL_DQ[4]~I .output_power_up = "low";
defparam \FL_DQ[4]~I .output_register_mode = "none";
defparam \FL_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[5]));
// synopsys translate_off
defparam \FL_DQ[5]~I .input_async_reset = "none";
defparam \FL_DQ[5]~I .input_power_up = "low";
defparam \FL_DQ[5]~I .input_register_mode = "none";
defparam \FL_DQ[5]~I .input_sync_reset = "none";
defparam \FL_DQ[5]~I .oe_async_reset = "none";
defparam \FL_DQ[5]~I .oe_power_up = "low";
defparam \FL_DQ[5]~I .oe_register_mode = "none";
defparam \FL_DQ[5]~I .oe_sync_reset = "none";
defparam \FL_DQ[5]~I .open_drain_output = "true";
defparam \FL_DQ[5]~I .operation_mode = "bidir";
defparam \FL_DQ[5]~I .output_async_reset = "none";
defparam \FL_DQ[5]~I .output_power_up = "low";
defparam \FL_DQ[5]~I .output_register_mode = "none";
defparam \FL_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[6]));
// synopsys translate_off
defparam \FL_DQ[6]~I .input_async_reset = "none";
defparam \FL_DQ[6]~I .input_power_up = "low";
defparam \FL_DQ[6]~I .input_register_mode = "none";
defparam \FL_DQ[6]~I .input_sync_reset = "none";
defparam \FL_DQ[6]~I .oe_async_reset = "none";
defparam \FL_DQ[6]~I .oe_power_up = "low";
defparam \FL_DQ[6]~I .oe_register_mode = "none";
defparam \FL_DQ[6]~I .oe_sync_reset = "none";
defparam \FL_DQ[6]~I .open_drain_output = "true";
defparam \FL_DQ[6]~I .operation_mode = "bidir";
defparam \FL_DQ[6]~I .output_async_reset = "none";
defparam \FL_DQ[6]~I .output_power_up = "low";
defparam \FL_DQ[6]~I .output_register_mode = "none";
defparam \FL_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_DQ[7]));
// synopsys translate_off
defparam \FL_DQ[7]~I .input_async_reset = "none";
defparam \FL_DQ[7]~I .input_power_up = "low";
defparam \FL_DQ[7]~I .input_register_mode = "none";
defparam \FL_DQ[7]~I .input_sync_reset = "none";
defparam \FL_DQ[7]~I .oe_async_reset = "none";
defparam \FL_DQ[7]~I .oe_power_up = "low";
defparam \FL_DQ[7]~I .oe_register_mode = "none";
defparam \FL_DQ[7]~I .oe_sync_reset = "none";
defparam \FL_DQ[7]~I .open_drain_output = "true";
defparam \FL_DQ[7]~I .operation_mode = "bidir";
defparam \FL_DQ[7]~I .output_async_reset = "none";
defparam \FL_DQ[7]~I .output_power_up = "low";
defparam \FL_DQ[7]~I .output_register_mode = "none";
defparam \FL_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[0]));
// synopsys translate_off
defparam \SRAM_DQ[0]~I .input_async_reset = "none";
defparam \SRAM_DQ[0]~I .input_power_up = "low";
defparam \SRAM_DQ[0]~I .input_register_mode = "none";
defparam \SRAM_DQ[0]~I .input_sync_reset = "none";
defparam \SRAM_DQ[0]~I .oe_async_reset = "none";
defparam \SRAM_DQ[0]~I .oe_power_up = "low";
defparam \SRAM_DQ[0]~I .oe_register_mode = "none";
defparam \SRAM_DQ[0]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[0]~I .open_drain_output = "true";
defparam \SRAM_DQ[0]~I .operation_mode = "bidir";
defparam \SRAM_DQ[0]~I .output_async_reset = "none";
defparam \SRAM_DQ[0]~I .output_power_up = "low";
defparam \SRAM_DQ[0]~I .output_register_mode = "none";
defparam \SRAM_DQ[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[1]));
// synopsys translate_off
defparam \SRAM_DQ[1]~I .input_async_reset = "none";
defparam \SRAM_DQ[1]~I .input_power_up = "low";
defparam \SRAM_DQ[1]~I .input_register_mode = "none";
defparam \SRAM_DQ[1]~I .input_sync_reset = "none";
defparam \SRAM_DQ[1]~I .oe_async_reset = "none";
defparam \SRAM_DQ[1]~I .oe_power_up = "low";
defparam \SRAM_DQ[1]~I .oe_register_mode = "none";
defparam \SRAM_DQ[1]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[1]~I .open_drain_output = "true";
defparam \SRAM_DQ[1]~I .operation_mode = "bidir";
defparam \SRAM_DQ[1]~I .output_async_reset = "none";
defparam \SRAM_DQ[1]~I .output_power_up = "low";
defparam \SRAM_DQ[1]~I .output_register_mode = "none";
defparam \SRAM_DQ[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[2]));
// synopsys translate_off
defparam \SRAM_DQ[2]~I .input_async_reset = "none";
defparam \SRAM_DQ[2]~I .input_power_up = "low";
defparam \SRAM_DQ[2]~I .input_register_mode = "none";
defparam \SRAM_DQ[2]~I .input_sync_reset = "none";
defparam \SRAM_DQ[2]~I .oe_async_reset = "none";
defparam \SRAM_DQ[2]~I .oe_power_up = "low";
defparam \SRAM_DQ[2]~I .oe_register_mode = "none";
defparam \SRAM_DQ[2]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[2]~I .open_drain_output = "true";
defparam \SRAM_DQ[2]~I .operation_mode = "bidir";
defparam \SRAM_DQ[2]~I .output_async_reset = "none";
defparam \SRAM_DQ[2]~I .output_power_up = "low";
defparam \SRAM_DQ[2]~I .output_register_mode = "none";
defparam \SRAM_DQ[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[3]));
// synopsys translate_off
defparam \SRAM_DQ[3]~I .input_async_reset = "none";
defparam \SRAM_DQ[3]~I .input_power_up = "low";
defparam \SRAM_DQ[3]~I .input_register_mode = "none";
defparam \SRAM_DQ[3]~I .input_sync_reset = "none";
defparam \SRAM_DQ[3]~I .oe_async_reset = "none";
defparam \SRAM_DQ[3]~I .oe_power_up = "low";
defparam \SRAM_DQ[3]~I .oe_register_mode = "none";
defparam \SRAM_DQ[3]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[3]~I .open_drain_output = "true";
defparam \SRAM_DQ[3]~I .operation_mode = "bidir";
defparam \SRAM_DQ[3]~I .output_async_reset = "none";
defparam \SRAM_DQ[3]~I .output_power_up = "low";
defparam \SRAM_DQ[3]~I .output_register_mode = "none";
defparam \SRAM_DQ[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[4]));
// synopsys translate_off
defparam \SRAM_DQ[4]~I .input_async_reset = "none";
defparam \SRAM_DQ[4]~I .input_power_up = "low";
defparam \SRAM_DQ[4]~I .input_register_mode = "none";
defparam \SRAM_DQ[4]~I .input_sync_reset = "none";
defparam \SRAM_DQ[4]~I .oe_async_reset = "none";
defparam \SRAM_DQ[4]~I .oe_power_up = "low";
defparam \SRAM_DQ[4]~I .oe_register_mode = "none";
defparam \SRAM_DQ[4]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[4]~I .open_drain_output = "true";
defparam \SRAM_DQ[4]~I .operation_mode = "bidir";
defparam \SRAM_DQ[4]~I .output_async_reset = "none";
defparam \SRAM_DQ[4]~I .output_power_up = "low";
defparam \SRAM_DQ[4]~I .output_register_mode = "none";
defparam \SRAM_DQ[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[5]));
// synopsys translate_off
defparam \SRAM_DQ[5]~I .input_async_reset = "none";
defparam \SRAM_DQ[5]~I .input_power_up = "low";
defparam \SRAM_DQ[5]~I .input_register_mode = "none";
defparam \SRAM_DQ[5]~I .input_sync_reset = "none";
defparam \SRAM_DQ[5]~I .oe_async_reset = "none";
defparam \SRAM_DQ[5]~I .oe_power_up = "low";
defparam \SRAM_DQ[5]~I .oe_register_mode = "none";
defparam \SRAM_DQ[5]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[5]~I .open_drain_output = "true";
defparam \SRAM_DQ[5]~I .operation_mode = "bidir";
defparam \SRAM_DQ[5]~I .output_async_reset = "none";
defparam \SRAM_DQ[5]~I .output_power_up = "low";
defparam \SRAM_DQ[5]~I .output_register_mode = "none";
defparam \SRAM_DQ[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[6]));
// synopsys translate_off
defparam \SRAM_DQ[6]~I .input_async_reset = "none";
defparam \SRAM_DQ[6]~I .input_power_up = "low";
defparam \SRAM_DQ[6]~I .input_register_mode = "none";
defparam \SRAM_DQ[6]~I .input_sync_reset = "none";
defparam \SRAM_DQ[6]~I .oe_async_reset = "none";
defparam \SRAM_DQ[6]~I .oe_power_up = "low";
defparam \SRAM_DQ[6]~I .oe_register_mode = "none";
defparam \SRAM_DQ[6]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[6]~I .open_drain_output = "true";
defparam \SRAM_DQ[6]~I .operation_mode = "bidir";
defparam \SRAM_DQ[6]~I .output_async_reset = "none";
defparam \SRAM_DQ[6]~I .output_power_up = "low";
defparam \SRAM_DQ[6]~I .output_register_mode = "none";
defparam \SRAM_DQ[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[7]));
// synopsys translate_off
defparam \SRAM_DQ[7]~I .input_async_reset = "none";
defparam \SRAM_DQ[7]~I .input_power_up = "low";
defparam \SRAM_DQ[7]~I .input_register_mode = "none";
defparam \SRAM_DQ[7]~I .input_sync_reset = "none";
defparam \SRAM_DQ[7]~I .oe_async_reset = "none";
defparam \SRAM_DQ[7]~I .oe_power_up = "low";
defparam \SRAM_DQ[7]~I .oe_register_mode = "none";
defparam \SRAM_DQ[7]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[7]~I .open_drain_output = "true";
defparam \SRAM_DQ[7]~I .operation_mode = "bidir";
defparam \SRAM_DQ[7]~I .output_async_reset = "none";
defparam \SRAM_DQ[7]~I .output_power_up = "low";
defparam \SRAM_DQ[7]~I .output_register_mode = "none";
defparam \SRAM_DQ[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[8]));
// synopsys translate_off
defparam \SRAM_DQ[8]~I .input_async_reset = "none";
defparam \SRAM_DQ[8]~I .input_power_up = "low";
defparam \SRAM_DQ[8]~I .input_register_mode = "none";
defparam \SRAM_DQ[8]~I .input_sync_reset = "none";
defparam \SRAM_DQ[8]~I .oe_async_reset = "none";
defparam \SRAM_DQ[8]~I .oe_power_up = "low";
defparam \SRAM_DQ[8]~I .oe_register_mode = "none";
defparam \SRAM_DQ[8]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[8]~I .open_drain_output = "true";
defparam \SRAM_DQ[8]~I .operation_mode = "bidir";
defparam \SRAM_DQ[8]~I .output_async_reset = "none";
defparam \SRAM_DQ[8]~I .output_power_up = "low";
defparam \SRAM_DQ[8]~I .output_register_mode = "none";
defparam \SRAM_DQ[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[9]));
// synopsys translate_off
defparam \SRAM_DQ[9]~I .input_async_reset = "none";
defparam \SRAM_DQ[9]~I .input_power_up = "low";
defparam \SRAM_DQ[9]~I .input_register_mode = "none";
defparam \SRAM_DQ[9]~I .input_sync_reset = "none";
defparam \SRAM_DQ[9]~I .oe_async_reset = "none";
defparam \SRAM_DQ[9]~I .oe_power_up = "low";
defparam \SRAM_DQ[9]~I .oe_register_mode = "none";
defparam \SRAM_DQ[9]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[9]~I .open_drain_output = "true";
defparam \SRAM_DQ[9]~I .operation_mode = "bidir";
defparam \SRAM_DQ[9]~I .output_async_reset = "none";
defparam \SRAM_DQ[9]~I .output_power_up = "low";
defparam \SRAM_DQ[9]~I .output_register_mode = "none";
defparam \SRAM_DQ[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[10]));
// synopsys translate_off
defparam \SRAM_DQ[10]~I .input_async_reset = "none";
defparam \SRAM_DQ[10]~I .input_power_up = "low";
defparam \SRAM_DQ[10]~I .input_register_mode = "none";
defparam \SRAM_DQ[10]~I .input_sync_reset = "none";
defparam \SRAM_DQ[10]~I .oe_async_reset = "none";
defparam \SRAM_DQ[10]~I .oe_power_up = "low";
defparam \SRAM_DQ[10]~I .oe_register_mode = "none";
defparam \SRAM_DQ[10]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[10]~I .open_drain_output = "true";
defparam \SRAM_DQ[10]~I .operation_mode = "bidir";
defparam \SRAM_DQ[10]~I .output_async_reset = "none";
defparam \SRAM_DQ[10]~I .output_power_up = "low";
defparam \SRAM_DQ[10]~I .output_register_mode = "none";
defparam \SRAM_DQ[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[11]));
// synopsys translate_off
defparam \SRAM_DQ[11]~I .input_async_reset = "none";
defparam \SRAM_DQ[11]~I .input_power_up = "low";
defparam \SRAM_DQ[11]~I .input_register_mode = "none";
defparam \SRAM_DQ[11]~I .input_sync_reset = "none";
defparam \SRAM_DQ[11]~I .oe_async_reset = "none";
defparam \SRAM_DQ[11]~I .oe_power_up = "low";
defparam \SRAM_DQ[11]~I .oe_register_mode = "none";
defparam \SRAM_DQ[11]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[11]~I .open_drain_output = "true";
defparam \SRAM_DQ[11]~I .operation_mode = "bidir";
defparam \SRAM_DQ[11]~I .output_async_reset = "none";
defparam \SRAM_DQ[11]~I .output_power_up = "low";
defparam \SRAM_DQ[11]~I .output_register_mode = "none";
defparam \SRAM_DQ[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[12]));
// synopsys translate_off
defparam \SRAM_DQ[12]~I .input_async_reset = "none";
defparam \SRAM_DQ[12]~I .input_power_up = "low";
defparam \SRAM_DQ[12]~I .input_register_mode = "none";
defparam \SRAM_DQ[12]~I .input_sync_reset = "none";
defparam \SRAM_DQ[12]~I .oe_async_reset = "none";
defparam \SRAM_DQ[12]~I .oe_power_up = "low";
defparam \SRAM_DQ[12]~I .oe_register_mode = "none";
defparam \SRAM_DQ[12]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[12]~I .open_drain_output = "true";
defparam \SRAM_DQ[12]~I .operation_mode = "bidir";
defparam \SRAM_DQ[12]~I .output_async_reset = "none";
defparam \SRAM_DQ[12]~I .output_power_up = "low";
defparam \SRAM_DQ[12]~I .output_register_mode = "none";
defparam \SRAM_DQ[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[13]));
// synopsys translate_off
defparam \SRAM_DQ[13]~I .input_async_reset = "none";
defparam \SRAM_DQ[13]~I .input_power_up = "low";
defparam \SRAM_DQ[13]~I .input_register_mode = "none";
defparam \SRAM_DQ[13]~I .input_sync_reset = "none";
defparam \SRAM_DQ[13]~I .oe_async_reset = "none";
defparam \SRAM_DQ[13]~I .oe_power_up = "low";
defparam \SRAM_DQ[13]~I .oe_register_mode = "none";
defparam \SRAM_DQ[13]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[13]~I .open_drain_output = "true";
defparam \SRAM_DQ[13]~I .operation_mode = "bidir";
defparam \SRAM_DQ[13]~I .output_async_reset = "none";
defparam \SRAM_DQ[13]~I .output_power_up = "low";
defparam \SRAM_DQ[13]~I .output_register_mode = "none";
defparam \SRAM_DQ[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[14]));
// synopsys translate_off
defparam \SRAM_DQ[14]~I .input_async_reset = "none";
defparam \SRAM_DQ[14]~I .input_power_up = "low";
defparam \SRAM_DQ[14]~I .input_register_mode = "none";
defparam \SRAM_DQ[14]~I .input_sync_reset = "none";
defparam \SRAM_DQ[14]~I .oe_async_reset = "none";
defparam \SRAM_DQ[14]~I .oe_power_up = "low";
defparam \SRAM_DQ[14]~I .oe_register_mode = "none";
defparam \SRAM_DQ[14]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[14]~I .open_drain_output = "true";
defparam \SRAM_DQ[14]~I .operation_mode = "bidir";
defparam \SRAM_DQ[14]~I .output_async_reset = "none";
defparam \SRAM_DQ[14]~I .output_power_up = "low";
defparam \SRAM_DQ[14]~I .output_register_mode = "none";
defparam \SRAM_DQ[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_DQ[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_DQ[15]));
// synopsys translate_off
defparam \SRAM_DQ[15]~I .input_async_reset = "none";
defparam \SRAM_DQ[15]~I .input_power_up = "low";
defparam \SRAM_DQ[15]~I .input_register_mode = "none";
defparam \SRAM_DQ[15]~I .input_sync_reset = "none";
defparam \SRAM_DQ[15]~I .oe_async_reset = "none";
defparam \SRAM_DQ[15]~I .oe_power_up = "low";
defparam \SRAM_DQ[15]~I .oe_register_mode = "none";
defparam \SRAM_DQ[15]~I .oe_sync_reset = "none";
defparam \SRAM_DQ[15]~I .open_drain_output = "true";
defparam \SRAM_DQ[15]~I .operation_mode = "bidir";
defparam \SRAM_DQ[15]~I .output_async_reset = "none";
defparam \SRAM_DQ[15]~I .output_power_up = "low";
defparam \SRAM_DQ[15]~I .output_register_mode = "none";
defparam \SRAM_DQ[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[0]));
// synopsys translate_off
defparam \OTG_DATA[0]~I .input_async_reset = "none";
defparam \OTG_DATA[0]~I .input_power_up = "low";
defparam \OTG_DATA[0]~I .input_register_mode = "none";
defparam \OTG_DATA[0]~I .input_sync_reset = "none";
defparam \OTG_DATA[0]~I .oe_async_reset = "none";
defparam \OTG_DATA[0]~I .oe_power_up = "low";
defparam \OTG_DATA[0]~I .oe_register_mode = "none";
defparam \OTG_DATA[0]~I .oe_sync_reset = "none";
defparam \OTG_DATA[0]~I .open_drain_output = "true";
defparam \OTG_DATA[0]~I .operation_mode = "bidir";
defparam \OTG_DATA[0]~I .output_async_reset = "none";
defparam \OTG_DATA[0]~I .output_power_up = "low";
defparam \OTG_DATA[0]~I .output_register_mode = "none";
defparam \OTG_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[1]));
// synopsys translate_off
defparam \OTG_DATA[1]~I .input_async_reset = "none";
defparam \OTG_DATA[1]~I .input_power_up = "low";
defparam \OTG_DATA[1]~I .input_register_mode = "none";
defparam \OTG_DATA[1]~I .input_sync_reset = "none";
defparam \OTG_DATA[1]~I .oe_async_reset = "none";
defparam \OTG_DATA[1]~I .oe_power_up = "low";
defparam \OTG_DATA[1]~I .oe_register_mode = "none";
defparam \OTG_DATA[1]~I .oe_sync_reset = "none";
defparam \OTG_DATA[1]~I .open_drain_output = "true";
defparam \OTG_DATA[1]~I .operation_mode = "bidir";
defparam \OTG_DATA[1]~I .output_async_reset = "none";
defparam \OTG_DATA[1]~I .output_power_up = "low";
defparam \OTG_DATA[1]~I .output_register_mode = "none";
defparam \OTG_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[2]));
// synopsys translate_off
defparam \OTG_DATA[2]~I .input_async_reset = "none";
defparam \OTG_DATA[2]~I .input_power_up = "low";
defparam \OTG_DATA[2]~I .input_register_mode = "none";
defparam \OTG_DATA[2]~I .input_sync_reset = "none";
defparam \OTG_DATA[2]~I .oe_async_reset = "none";
defparam \OTG_DATA[2]~I .oe_power_up = "low";
defparam \OTG_DATA[2]~I .oe_register_mode = "none";
defparam \OTG_DATA[2]~I .oe_sync_reset = "none";
defparam \OTG_DATA[2]~I .open_drain_output = "true";
defparam \OTG_DATA[2]~I .operation_mode = "bidir";
defparam \OTG_DATA[2]~I .output_async_reset = "none";
defparam \OTG_DATA[2]~I .output_power_up = "low";
defparam \OTG_DATA[2]~I .output_register_mode = "none";
defparam \OTG_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[3]));
// synopsys translate_off
defparam \OTG_DATA[3]~I .input_async_reset = "none";
defparam \OTG_DATA[3]~I .input_power_up = "low";
defparam \OTG_DATA[3]~I .input_register_mode = "none";
defparam \OTG_DATA[3]~I .input_sync_reset = "none";
defparam \OTG_DATA[3]~I .oe_async_reset = "none";
defparam \OTG_DATA[3]~I .oe_power_up = "low";
defparam \OTG_DATA[3]~I .oe_register_mode = "none";
defparam \OTG_DATA[3]~I .oe_sync_reset = "none";
defparam \OTG_DATA[3]~I .open_drain_output = "true";
defparam \OTG_DATA[3]~I .operation_mode = "bidir";
defparam \OTG_DATA[3]~I .output_async_reset = "none";
defparam \OTG_DATA[3]~I .output_power_up = "low";
defparam \OTG_DATA[3]~I .output_register_mode = "none";
defparam \OTG_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[4]));
// synopsys translate_off
defparam \OTG_DATA[4]~I .input_async_reset = "none";
defparam \OTG_DATA[4]~I .input_power_up = "low";
defparam \OTG_DATA[4]~I .input_register_mode = "none";
defparam \OTG_DATA[4]~I .input_sync_reset = "none";
defparam \OTG_DATA[4]~I .oe_async_reset = "none";
defparam \OTG_DATA[4]~I .oe_power_up = "low";
defparam \OTG_DATA[4]~I .oe_register_mode = "none";
defparam \OTG_DATA[4]~I .oe_sync_reset = "none";
defparam \OTG_DATA[4]~I .open_drain_output = "true";
defparam \OTG_DATA[4]~I .operation_mode = "bidir";
defparam \OTG_DATA[4]~I .output_async_reset = "none";
defparam \OTG_DATA[4]~I .output_power_up = "low";
defparam \OTG_DATA[4]~I .output_register_mode = "none";
defparam \OTG_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[5]));
// synopsys translate_off
defparam \OTG_DATA[5]~I .input_async_reset = "none";
defparam \OTG_DATA[5]~I .input_power_up = "low";
defparam \OTG_DATA[5]~I .input_register_mode = "none";
defparam \OTG_DATA[5]~I .input_sync_reset = "none";
defparam \OTG_DATA[5]~I .oe_async_reset = "none";
defparam \OTG_DATA[5]~I .oe_power_up = "low";
defparam \OTG_DATA[5]~I .oe_register_mode = "none";
defparam \OTG_DATA[5]~I .oe_sync_reset = "none";
defparam \OTG_DATA[5]~I .open_drain_output = "true";
defparam \OTG_DATA[5]~I .operation_mode = "bidir";
defparam \OTG_DATA[5]~I .output_async_reset = "none";
defparam \OTG_DATA[5]~I .output_power_up = "low";
defparam \OTG_DATA[5]~I .output_register_mode = "none";
defparam \OTG_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[6]));
// synopsys translate_off
defparam \OTG_DATA[6]~I .input_async_reset = "none";
defparam \OTG_DATA[6]~I .input_power_up = "low";
defparam \OTG_DATA[6]~I .input_register_mode = "none";
defparam \OTG_DATA[6]~I .input_sync_reset = "none";
defparam \OTG_DATA[6]~I .oe_async_reset = "none";
defparam \OTG_DATA[6]~I .oe_power_up = "low";
defparam \OTG_DATA[6]~I .oe_register_mode = "none";
defparam \OTG_DATA[6]~I .oe_sync_reset = "none";
defparam \OTG_DATA[6]~I .open_drain_output = "true";
defparam \OTG_DATA[6]~I .operation_mode = "bidir";
defparam \OTG_DATA[6]~I .output_async_reset = "none";
defparam \OTG_DATA[6]~I .output_power_up = "low";
defparam \OTG_DATA[6]~I .output_register_mode = "none";
defparam \OTG_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[7]));
// synopsys translate_off
defparam \OTG_DATA[7]~I .input_async_reset = "none";
defparam \OTG_DATA[7]~I .input_power_up = "low";
defparam \OTG_DATA[7]~I .input_register_mode = "none";
defparam \OTG_DATA[7]~I .input_sync_reset = "none";
defparam \OTG_DATA[7]~I .oe_async_reset = "none";
defparam \OTG_DATA[7]~I .oe_power_up = "low";
defparam \OTG_DATA[7]~I .oe_register_mode = "none";
defparam \OTG_DATA[7]~I .oe_sync_reset = "none";
defparam \OTG_DATA[7]~I .open_drain_output = "true";
defparam \OTG_DATA[7]~I .operation_mode = "bidir";
defparam \OTG_DATA[7]~I .output_async_reset = "none";
defparam \OTG_DATA[7]~I .output_power_up = "low";
defparam \OTG_DATA[7]~I .output_register_mode = "none";
defparam \OTG_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[8]));
// synopsys translate_off
defparam \OTG_DATA[8]~I .input_async_reset = "none";
defparam \OTG_DATA[8]~I .input_power_up = "low";
defparam \OTG_DATA[8]~I .input_register_mode = "none";
defparam \OTG_DATA[8]~I .input_sync_reset = "none";
defparam \OTG_DATA[8]~I .oe_async_reset = "none";
defparam \OTG_DATA[8]~I .oe_power_up = "low";
defparam \OTG_DATA[8]~I .oe_register_mode = "none";
defparam \OTG_DATA[8]~I .oe_sync_reset = "none";
defparam \OTG_DATA[8]~I .open_drain_output = "true";
defparam \OTG_DATA[8]~I .operation_mode = "bidir";
defparam \OTG_DATA[8]~I .output_async_reset = "none";
defparam \OTG_DATA[8]~I .output_power_up = "low";
defparam \OTG_DATA[8]~I .output_register_mode = "none";
defparam \OTG_DATA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[9]));
// synopsys translate_off
defparam \OTG_DATA[9]~I .input_async_reset = "none";
defparam \OTG_DATA[9]~I .input_power_up = "low";
defparam \OTG_DATA[9]~I .input_register_mode = "none";
defparam \OTG_DATA[9]~I .input_sync_reset = "none";
defparam \OTG_DATA[9]~I .oe_async_reset = "none";
defparam \OTG_DATA[9]~I .oe_power_up = "low";
defparam \OTG_DATA[9]~I .oe_register_mode = "none";
defparam \OTG_DATA[9]~I .oe_sync_reset = "none";
defparam \OTG_DATA[9]~I .open_drain_output = "true";
defparam \OTG_DATA[9]~I .operation_mode = "bidir";
defparam \OTG_DATA[9]~I .output_async_reset = "none";
defparam \OTG_DATA[9]~I .output_power_up = "low";
defparam \OTG_DATA[9]~I .output_register_mode = "none";
defparam \OTG_DATA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[10]));
// synopsys translate_off
defparam \OTG_DATA[10]~I .input_async_reset = "none";
defparam \OTG_DATA[10]~I .input_power_up = "low";
defparam \OTG_DATA[10]~I .input_register_mode = "none";
defparam \OTG_DATA[10]~I .input_sync_reset = "none";
defparam \OTG_DATA[10]~I .oe_async_reset = "none";
defparam \OTG_DATA[10]~I .oe_power_up = "low";
defparam \OTG_DATA[10]~I .oe_register_mode = "none";
defparam \OTG_DATA[10]~I .oe_sync_reset = "none";
defparam \OTG_DATA[10]~I .open_drain_output = "true";
defparam \OTG_DATA[10]~I .operation_mode = "bidir";
defparam \OTG_DATA[10]~I .output_async_reset = "none";
defparam \OTG_DATA[10]~I .output_power_up = "low";
defparam \OTG_DATA[10]~I .output_register_mode = "none";
defparam \OTG_DATA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[11]));
// synopsys translate_off
defparam \OTG_DATA[11]~I .input_async_reset = "none";
defparam \OTG_DATA[11]~I .input_power_up = "low";
defparam \OTG_DATA[11]~I .input_register_mode = "none";
defparam \OTG_DATA[11]~I .input_sync_reset = "none";
defparam \OTG_DATA[11]~I .oe_async_reset = "none";
defparam \OTG_DATA[11]~I .oe_power_up = "low";
defparam \OTG_DATA[11]~I .oe_register_mode = "none";
defparam \OTG_DATA[11]~I .oe_sync_reset = "none";
defparam \OTG_DATA[11]~I .open_drain_output = "true";
defparam \OTG_DATA[11]~I .operation_mode = "bidir";
defparam \OTG_DATA[11]~I .output_async_reset = "none";
defparam \OTG_DATA[11]~I .output_power_up = "low";
defparam \OTG_DATA[11]~I .output_register_mode = "none";
defparam \OTG_DATA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[12]));
// synopsys translate_off
defparam \OTG_DATA[12]~I .input_async_reset = "none";
defparam \OTG_DATA[12]~I .input_power_up = "low";
defparam \OTG_DATA[12]~I .input_register_mode = "none";
defparam \OTG_DATA[12]~I .input_sync_reset = "none";
defparam \OTG_DATA[12]~I .oe_async_reset = "none";
defparam \OTG_DATA[12]~I .oe_power_up = "low";
defparam \OTG_DATA[12]~I .oe_register_mode = "none";
defparam \OTG_DATA[12]~I .oe_sync_reset = "none";
defparam \OTG_DATA[12]~I .open_drain_output = "true";
defparam \OTG_DATA[12]~I .operation_mode = "bidir";
defparam \OTG_DATA[12]~I .output_async_reset = "none";
defparam \OTG_DATA[12]~I .output_power_up = "low";
defparam \OTG_DATA[12]~I .output_register_mode = "none";
defparam \OTG_DATA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[13]));
// synopsys translate_off
defparam \OTG_DATA[13]~I .input_async_reset = "none";
defparam \OTG_DATA[13]~I .input_power_up = "low";
defparam \OTG_DATA[13]~I .input_register_mode = "none";
defparam \OTG_DATA[13]~I .input_sync_reset = "none";
defparam \OTG_DATA[13]~I .oe_async_reset = "none";
defparam \OTG_DATA[13]~I .oe_power_up = "low";
defparam \OTG_DATA[13]~I .oe_register_mode = "none";
defparam \OTG_DATA[13]~I .oe_sync_reset = "none";
defparam \OTG_DATA[13]~I .open_drain_output = "true";
defparam \OTG_DATA[13]~I .operation_mode = "bidir";
defparam \OTG_DATA[13]~I .output_async_reset = "none";
defparam \OTG_DATA[13]~I .output_power_up = "low";
defparam \OTG_DATA[13]~I .output_register_mode = "none";
defparam \OTG_DATA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[14]));
// synopsys translate_off
defparam \OTG_DATA[14]~I .input_async_reset = "none";
defparam \OTG_DATA[14]~I .input_power_up = "low";
defparam \OTG_DATA[14]~I .input_register_mode = "none";
defparam \OTG_DATA[14]~I .input_sync_reset = "none";
defparam \OTG_DATA[14]~I .oe_async_reset = "none";
defparam \OTG_DATA[14]~I .oe_power_up = "low";
defparam \OTG_DATA[14]~I .oe_register_mode = "none";
defparam \OTG_DATA[14]~I .oe_sync_reset = "none";
defparam \OTG_DATA[14]~I .open_drain_output = "true";
defparam \OTG_DATA[14]~I .operation_mode = "bidir";
defparam \OTG_DATA[14]~I .output_async_reset = "none";
defparam \OTG_DATA[14]~I .output_power_up = "low";
defparam \OTG_DATA[14]~I .output_register_mode = "none";
defparam \OTG_DATA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DATA[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DATA[15]));
// synopsys translate_off
defparam \OTG_DATA[15]~I .input_async_reset = "none";
defparam \OTG_DATA[15]~I .input_power_up = "low";
defparam \OTG_DATA[15]~I .input_register_mode = "none";
defparam \OTG_DATA[15]~I .input_sync_reset = "none";
defparam \OTG_DATA[15]~I .oe_async_reset = "none";
defparam \OTG_DATA[15]~I .oe_power_up = "low";
defparam \OTG_DATA[15]~I .oe_register_mode = "none";
defparam \OTG_DATA[15]~I .oe_sync_reset = "none";
defparam \OTG_DATA[15]~I .open_drain_output = "true";
defparam \OTG_DATA[15]~I .operation_mode = "bidir";
defparam \OTG_DATA[15]~I .output_async_reset = "none";
defparam \OTG_DATA[15]~I .output_power_up = "low";
defparam \OTG_DATA[15]~I .output_register_mode = "none";
defparam \OTG_DATA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_DATA[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[0]));
// synopsys translate_off
defparam \LCD_DATA[0]~I .input_async_reset = "none";
defparam \LCD_DATA[0]~I .input_power_up = "low";
defparam \LCD_DATA[0]~I .input_register_mode = "none";
defparam \LCD_DATA[0]~I .input_sync_reset = "none";
defparam \LCD_DATA[0]~I .oe_async_reset = "none";
defparam \LCD_DATA[0]~I .oe_power_up = "low";
defparam \LCD_DATA[0]~I .oe_register_mode = "none";
defparam \LCD_DATA[0]~I .oe_sync_reset = "none";
defparam \LCD_DATA[0]~I .open_drain_output = "true";
defparam \LCD_DATA[0]~I .operation_mode = "bidir";
defparam \LCD_DATA[0]~I .output_async_reset = "none";
defparam \LCD_DATA[0]~I .output_power_up = "low";
defparam \LCD_DATA[0]~I .output_register_mode = "none";
defparam \LCD_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_DATA[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[1]));
// synopsys translate_off
defparam \LCD_DATA[1]~I .input_async_reset = "none";
defparam \LCD_DATA[1]~I .input_power_up = "low";
defparam \LCD_DATA[1]~I .input_register_mode = "none";
defparam \LCD_DATA[1]~I .input_sync_reset = "none";
defparam \LCD_DATA[1]~I .oe_async_reset = "none";
defparam \LCD_DATA[1]~I .oe_power_up = "low";
defparam \LCD_DATA[1]~I .oe_register_mode = "none";
defparam \LCD_DATA[1]~I .oe_sync_reset = "none";
defparam \LCD_DATA[1]~I .open_drain_output = "true";
defparam \LCD_DATA[1]~I .operation_mode = "bidir";
defparam \LCD_DATA[1]~I .output_async_reset = "none";
defparam \LCD_DATA[1]~I .output_power_up = "low";
defparam \LCD_DATA[1]~I .output_register_mode = "none";
defparam \LCD_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_DATA[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[2]));
// synopsys translate_off
defparam \LCD_DATA[2]~I .input_async_reset = "none";
defparam \LCD_DATA[2]~I .input_power_up = "low";
defparam \LCD_DATA[2]~I .input_register_mode = "none";
defparam \LCD_DATA[2]~I .input_sync_reset = "none";
defparam \LCD_DATA[2]~I .oe_async_reset = "none";
defparam \LCD_DATA[2]~I .oe_power_up = "low";
defparam \LCD_DATA[2]~I .oe_register_mode = "none";
defparam \LCD_DATA[2]~I .oe_sync_reset = "none";
defparam \LCD_DATA[2]~I .open_drain_output = "true";
defparam \LCD_DATA[2]~I .operation_mode = "bidir";
defparam \LCD_DATA[2]~I .output_async_reset = "none";
defparam \LCD_DATA[2]~I .output_power_up = "low";
defparam \LCD_DATA[2]~I .output_register_mode = "none";
defparam \LCD_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_DATA[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[3]));
// synopsys translate_off
defparam \LCD_DATA[3]~I .input_async_reset = "none";
defparam \LCD_DATA[3]~I .input_power_up = "low";
defparam \LCD_DATA[3]~I .input_register_mode = "none";
defparam \LCD_DATA[3]~I .input_sync_reset = "none";
defparam \LCD_DATA[3]~I .oe_async_reset = "none";
defparam \LCD_DATA[3]~I .oe_power_up = "low";
defparam \LCD_DATA[3]~I .oe_register_mode = "none";
defparam \LCD_DATA[3]~I .oe_sync_reset = "none";
defparam \LCD_DATA[3]~I .open_drain_output = "true";
defparam \LCD_DATA[3]~I .operation_mode = "bidir";
defparam \LCD_DATA[3]~I .output_async_reset = "none";
defparam \LCD_DATA[3]~I .output_power_up = "low";
defparam \LCD_DATA[3]~I .output_register_mode = "none";
defparam \LCD_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_DATA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[4]));
// synopsys translate_off
defparam \LCD_DATA[4]~I .input_async_reset = "none";
defparam \LCD_DATA[4]~I .input_power_up = "low";
defparam \LCD_DATA[4]~I .input_register_mode = "none";
defparam \LCD_DATA[4]~I .input_sync_reset = "none";
defparam \LCD_DATA[4]~I .oe_async_reset = "none";
defparam \LCD_DATA[4]~I .oe_power_up = "low";
defparam \LCD_DATA[4]~I .oe_register_mode = "none";
defparam \LCD_DATA[4]~I .oe_sync_reset = "none";
defparam \LCD_DATA[4]~I .open_drain_output = "true";
defparam \LCD_DATA[4]~I .operation_mode = "bidir";
defparam \LCD_DATA[4]~I .output_async_reset = "none";
defparam \LCD_DATA[4]~I .output_power_up = "low";
defparam \LCD_DATA[4]~I .output_register_mode = "none";
defparam \LCD_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_DATA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[5]));
// synopsys translate_off
defparam \LCD_DATA[5]~I .input_async_reset = "none";
defparam \LCD_DATA[5]~I .input_power_up = "low";
defparam \LCD_DATA[5]~I .input_register_mode = "none";
defparam \LCD_DATA[5]~I .input_sync_reset = "none";
defparam \LCD_DATA[5]~I .oe_async_reset = "none";
defparam \LCD_DATA[5]~I .oe_power_up = "low";
defparam \LCD_DATA[5]~I .oe_register_mode = "none";
defparam \LCD_DATA[5]~I .oe_sync_reset = "none";
defparam \LCD_DATA[5]~I .open_drain_output = "true";
defparam \LCD_DATA[5]~I .operation_mode = "bidir";
defparam \LCD_DATA[5]~I .output_async_reset = "none";
defparam \LCD_DATA[5]~I .output_power_up = "low";
defparam \LCD_DATA[5]~I .output_register_mode = "none";
defparam \LCD_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_DATA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[6]));
// synopsys translate_off
defparam \LCD_DATA[6]~I .input_async_reset = "none";
defparam \LCD_DATA[6]~I .input_power_up = "low";
defparam \LCD_DATA[6]~I .input_register_mode = "none";
defparam \LCD_DATA[6]~I .input_sync_reset = "none";
defparam \LCD_DATA[6]~I .oe_async_reset = "none";
defparam \LCD_DATA[6]~I .oe_power_up = "low";
defparam \LCD_DATA[6]~I .oe_register_mode = "none";
defparam \LCD_DATA[6]~I .oe_sync_reset = "none";
defparam \LCD_DATA[6]~I .open_drain_output = "true";
defparam \LCD_DATA[6]~I .operation_mode = "bidir";
defparam \LCD_DATA[6]~I .output_async_reset = "none";
defparam \LCD_DATA[6]~I .output_power_up = "low";
defparam \LCD_DATA[6]~I .output_register_mode = "none";
defparam \LCD_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_DATA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_DATA[7]));
// synopsys translate_off
defparam \LCD_DATA[7]~I .input_async_reset = "none";
defparam \LCD_DATA[7]~I .input_power_up = "low";
defparam \LCD_DATA[7]~I .input_register_mode = "none";
defparam \LCD_DATA[7]~I .input_sync_reset = "none";
defparam \LCD_DATA[7]~I .oe_async_reset = "none";
defparam \LCD_DATA[7]~I .oe_power_up = "low";
defparam \LCD_DATA[7]~I .oe_register_mode = "none";
defparam \LCD_DATA[7]~I .oe_sync_reset = "none";
defparam \LCD_DATA[7]~I .open_drain_output = "true";
defparam \LCD_DATA[7]~I .operation_mode = "bidir";
defparam \LCD_DATA[7]~I .output_async_reset = "none";
defparam \LCD_DATA[7]~I .output_power_up = "low";
defparam \LCD_DATA[7]~I .output_register_mode = "none";
defparam \LCD_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \SD_DAT~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_DAT));
// synopsys translate_off
defparam \SD_DAT~I .input_async_reset = "none";
defparam \SD_DAT~I .input_power_up = "low";
defparam \SD_DAT~I .input_register_mode = "none";
defparam \SD_DAT~I .input_sync_reset = "none";
defparam \SD_DAT~I .oe_async_reset = "none";
defparam \SD_DAT~I .oe_power_up = "low";
defparam \SD_DAT~I .oe_register_mode = "none";
defparam \SD_DAT~I .oe_sync_reset = "none";
defparam \SD_DAT~I .open_drain_output = "true";
defparam \SD_DAT~I .operation_mode = "bidir";
defparam \SD_DAT~I .output_async_reset = "none";
defparam \SD_DAT~I .output_power_up = "low";
defparam \SD_DAT~I .output_register_mode = "none";
defparam \SD_DAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[0]));
// synopsys translate_off
defparam \ENET_DATA[0]~I .input_async_reset = "none";
defparam \ENET_DATA[0]~I .input_power_up = "low";
defparam \ENET_DATA[0]~I .input_register_mode = "none";
defparam \ENET_DATA[0]~I .input_sync_reset = "none";
defparam \ENET_DATA[0]~I .oe_async_reset = "none";
defparam \ENET_DATA[0]~I .oe_power_up = "low";
defparam \ENET_DATA[0]~I .oe_register_mode = "none";
defparam \ENET_DATA[0]~I .oe_sync_reset = "none";
defparam \ENET_DATA[0]~I .open_drain_output = "true";
defparam \ENET_DATA[0]~I .operation_mode = "bidir";
defparam \ENET_DATA[0]~I .output_async_reset = "none";
defparam \ENET_DATA[0]~I .output_power_up = "low";
defparam \ENET_DATA[0]~I .output_register_mode = "none";
defparam \ENET_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[1]));
// synopsys translate_off
defparam \ENET_DATA[1]~I .input_async_reset = "none";
defparam \ENET_DATA[1]~I .input_power_up = "low";
defparam \ENET_DATA[1]~I .input_register_mode = "none";
defparam \ENET_DATA[1]~I .input_sync_reset = "none";
defparam \ENET_DATA[1]~I .oe_async_reset = "none";
defparam \ENET_DATA[1]~I .oe_power_up = "low";
defparam \ENET_DATA[1]~I .oe_register_mode = "none";
defparam \ENET_DATA[1]~I .oe_sync_reset = "none";
defparam \ENET_DATA[1]~I .open_drain_output = "true";
defparam \ENET_DATA[1]~I .operation_mode = "bidir";
defparam \ENET_DATA[1]~I .output_async_reset = "none";
defparam \ENET_DATA[1]~I .output_power_up = "low";
defparam \ENET_DATA[1]~I .output_register_mode = "none";
defparam \ENET_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[2]));
// synopsys translate_off
defparam \ENET_DATA[2]~I .input_async_reset = "none";
defparam \ENET_DATA[2]~I .input_power_up = "low";
defparam \ENET_DATA[2]~I .input_register_mode = "none";
defparam \ENET_DATA[2]~I .input_sync_reset = "none";
defparam \ENET_DATA[2]~I .oe_async_reset = "none";
defparam \ENET_DATA[2]~I .oe_power_up = "low";
defparam \ENET_DATA[2]~I .oe_register_mode = "none";
defparam \ENET_DATA[2]~I .oe_sync_reset = "none";
defparam \ENET_DATA[2]~I .open_drain_output = "true";
defparam \ENET_DATA[2]~I .operation_mode = "bidir";
defparam \ENET_DATA[2]~I .output_async_reset = "none";
defparam \ENET_DATA[2]~I .output_power_up = "low";
defparam \ENET_DATA[2]~I .output_register_mode = "none";
defparam \ENET_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[3]));
// synopsys translate_off
defparam \ENET_DATA[3]~I .input_async_reset = "none";
defparam \ENET_DATA[3]~I .input_power_up = "low";
defparam \ENET_DATA[3]~I .input_register_mode = "none";
defparam \ENET_DATA[3]~I .input_sync_reset = "none";
defparam \ENET_DATA[3]~I .oe_async_reset = "none";
defparam \ENET_DATA[3]~I .oe_power_up = "low";
defparam \ENET_DATA[3]~I .oe_register_mode = "none";
defparam \ENET_DATA[3]~I .oe_sync_reset = "none";
defparam \ENET_DATA[3]~I .open_drain_output = "true";
defparam \ENET_DATA[3]~I .operation_mode = "bidir";
defparam \ENET_DATA[3]~I .output_async_reset = "none";
defparam \ENET_DATA[3]~I .output_power_up = "low";
defparam \ENET_DATA[3]~I .output_register_mode = "none";
defparam \ENET_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[4]));
// synopsys translate_off
defparam \ENET_DATA[4]~I .input_async_reset = "none";
defparam \ENET_DATA[4]~I .input_power_up = "low";
defparam \ENET_DATA[4]~I .input_register_mode = "none";
defparam \ENET_DATA[4]~I .input_sync_reset = "none";
defparam \ENET_DATA[4]~I .oe_async_reset = "none";
defparam \ENET_DATA[4]~I .oe_power_up = "low";
defparam \ENET_DATA[4]~I .oe_register_mode = "none";
defparam \ENET_DATA[4]~I .oe_sync_reset = "none";
defparam \ENET_DATA[4]~I .open_drain_output = "true";
defparam \ENET_DATA[4]~I .operation_mode = "bidir";
defparam \ENET_DATA[4]~I .output_async_reset = "none";
defparam \ENET_DATA[4]~I .output_power_up = "low";
defparam \ENET_DATA[4]~I .output_register_mode = "none";
defparam \ENET_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[5]));
// synopsys translate_off
defparam \ENET_DATA[5]~I .input_async_reset = "none";
defparam \ENET_DATA[5]~I .input_power_up = "low";
defparam \ENET_DATA[5]~I .input_register_mode = "none";
defparam \ENET_DATA[5]~I .input_sync_reset = "none";
defparam \ENET_DATA[5]~I .oe_async_reset = "none";
defparam \ENET_DATA[5]~I .oe_power_up = "low";
defparam \ENET_DATA[5]~I .oe_register_mode = "none";
defparam \ENET_DATA[5]~I .oe_sync_reset = "none";
defparam \ENET_DATA[5]~I .open_drain_output = "true";
defparam \ENET_DATA[5]~I .operation_mode = "bidir";
defparam \ENET_DATA[5]~I .output_async_reset = "none";
defparam \ENET_DATA[5]~I .output_power_up = "low";
defparam \ENET_DATA[5]~I .output_register_mode = "none";
defparam \ENET_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[6]));
// synopsys translate_off
defparam \ENET_DATA[6]~I .input_async_reset = "none";
defparam \ENET_DATA[6]~I .input_power_up = "low";
defparam \ENET_DATA[6]~I .input_register_mode = "none";
defparam \ENET_DATA[6]~I .input_sync_reset = "none";
defparam \ENET_DATA[6]~I .oe_async_reset = "none";
defparam \ENET_DATA[6]~I .oe_power_up = "low";
defparam \ENET_DATA[6]~I .oe_register_mode = "none";
defparam \ENET_DATA[6]~I .oe_sync_reset = "none";
defparam \ENET_DATA[6]~I .open_drain_output = "true";
defparam \ENET_DATA[6]~I .operation_mode = "bidir";
defparam \ENET_DATA[6]~I .output_async_reset = "none";
defparam \ENET_DATA[6]~I .output_power_up = "low";
defparam \ENET_DATA[6]~I .output_register_mode = "none";
defparam \ENET_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[7]));
// synopsys translate_off
defparam \ENET_DATA[7]~I .input_async_reset = "none";
defparam \ENET_DATA[7]~I .input_power_up = "low";
defparam \ENET_DATA[7]~I .input_register_mode = "none";
defparam \ENET_DATA[7]~I .input_sync_reset = "none";
defparam \ENET_DATA[7]~I .oe_async_reset = "none";
defparam \ENET_DATA[7]~I .oe_power_up = "low";
defparam \ENET_DATA[7]~I .oe_register_mode = "none";
defparam \ENET_DATA[7]~I .oe_sync_reset = "none";
defparam \ENET_DATA[7]~I .open_drain_output = "true";
defparam \ENET_DATA[7]~I .operation_mode = "bidir";
defparam \ENET_DATA[7]~I .output_async_reset = "none";
defparam \ENET_DATA[7]~I .output_power_up = "low";
defparam \ENET_DATA[7]~I .output_register_mode = "none";
defparam \ENET_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[8]));
// synopsys translate_off
defparam \ENET_DATA[8]~I .input_async_reset = "none";
defparam \ENET_DATA[8]~I .input_power_up = "low";
defparam \ENET_DATA[8]~I .input_register_mode = "none";
defparam \ENET_DATA[8]~I .input_sync_reset = "none";
defparam \ENET_DATA[8]~I .oe_async_reset = "none";
defparam \ENET_DATA[8]~I .oe_power_up = "low";
defparam \ENET_DATA[8]~I .oe_register_mode = "none";
defparam \ENET_DATA[8]~I .oe_sync_reset = "none";
defparam \ENET_DATA[8]~I .open_drain_output = "true";
defparam \ENET_DATA[8]~I .operation_mode = "bidir";
defparam \ENET_DATA[8]~I .output_async_reset = "none";
defparam \ENET_DATA[8]~I .output_power_up = "low";
defparam \ENET_DATA[8]~I .output_register_mode = "none";
defparam \ENET_DATA[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[9]));
// synopsys translate_off
defparam \ENET_DATA[9]~I .input_async_reset = "none";
defparam \ENET_DATA[9]~I .input_power_up = "low";
defparam \ENET_DATA[9]~I .input_register_mode = "none";
defparam \ENET_DATA[9]~I .input_sync_reset = "none";
defparam \ENET_DATA[9]~I .oe_async_reset = "none";
defparam \ENET_DATA[9]~I .oe_power_up = "low";
defparam \ENET_DATA[9]~I .oe_register_mode = "none";
defparam \ENET_DATA[9]~I .oe_sync_reset = "none";
defparam \ENET_DATA[9]~I .open_drain_output = "true";
defparam \ENET_DATA[9]~I .operation_mode = "bidir";
defparam \ENET_DATA[9]~I .output_async_reset = "none";
defparam \ENET_DATA[9]~I .output_power_up = "low";
defparam \ENET_DATA[9]~I .output_register_mode = "none";
defparam \ENET_DATA[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[10]));
// synopsys translate_off
defparam \ENET_DATA[10]~I .input_async_reset = "none";
defparam \ENET_DATA[10]~I .input_power_up = "low";
defparam \ENET_DATA[10]~I .input_register_mode = "none";
defparam \ENET_DATA[10]~I .input_sync_reset = "none";
defparam \ENET_DATA[10]~I .oe_async_reset = "none";
defparam \ENET_DATA[10]~I .oe_power_up = "low";
defparam \ENET_DATA[10]~I .oe_register_mode = "none";
defparam \ENET_DATA[10]~I .oe_sync_reset = "none";
defparam \ENET_DATA[10]~I .open_drain_output = "true";
defparam \ENET_DATA[10]~I .operation_mode = "bidir";
defparam \ENET_DATA[10]~I .output_async_reset = "none";
defparam \ENET_DATA[10]~I .output_power_up = "low";
defparam \ENET_DATA[10]~I .output_register_mode = "none";
defparam \ENET_DATA[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[11]));
// synopsys translate_off
defparam \ENET_DATA[11]~I .input_async_reset = "none";
defparam \ENET_DATA[11]~I .input_power_up = "low";
defparam \ENET_DATA[11]~I .input_register_mode = "none";
defparam \ENET_DATA[11]~I .input_sync_reset = "none";
defparam \ENET_DATA[11]~I .oe_async_reset = "none";
defparam \ENET_DATA[11]~I .oe_power_up = "low";
defparam \ENET_DATA[11]~I .oe_register_mode = "none";
defparam \ENET_DATA[11]~I .oe_sync_reset = "none";
defparam \ENET_DATA[11]~I .open_drain_output = "true";
defparam \ENET_DATA[11]~I .operation_mode = "bidir";
defparam \ENET_DATA[11]~I .output_async_reset = "none";
defparam \ENET_DATA[11]~I .output_power_up = "low";
defparam \ENET_DATA[11]~I .output_register_mode = "none";
defparam \ENET_DATA[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[12]));
// synopsys translate_off
defparam \ENET_DATA[12]~I .input_async_reset = "none";
defparam \ENET_DATA[12]~I .input_power_up = "low";
defparam \ENET_DATA[12]~I .input_register_mode = "none";
defparam \ENET_DATA[12]~I .input_sync_reset = "none";
defparam \ENET_DATA[12]~I .oe_async_reset = "none";
defparam \ENET_DATA[12]~I .oe_power_up = "low";
defparam \ENET_DATA[12]~I .oe_register_mode = "none";
defparam \ENET_DATA[12]~I .oe_sync_reset = "none";
defparam \ENET_DATA[12]~I .open_drain_output = "true";
defparam \ENET_DATA[12]~I .operation_mode = "bidir";
defparam \ENET_DATA[12]~I .output_async_reset = "none";
defparam \ENET_DATA[12]~I .output_power_up = "low";
defparam \ENET_DATA[12]~I .output_register_mode = "none";
defparam \ENET_DATA[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[13]));
// synopsys translate_off
defparam \ENET_DATA[13]~I .input_async_reset = "none";
defparam \ENET_DATA[13]~I .input_power_up = "low";
defparam \ENET_DATA[13]~I .input_register_mode = "none";
defparam \ENET_DATA[13]~I .input_sync_reset = "none";
defparam \ENET_DATA[13]~I .oe_async_reset = "none";
defparam \ENET_DATA[13]~I .oe_power_up = "low";
defparam \ENET_DATA[13]~I .oe_register_mode = "none";
defparam \ENET_DATA[13]~I .oe_sync_reset = "none";
defparam \ENET_DATA[13]~I .open_drain_output = "true";
defparam \ENET_DATA[13]~I .operation_mode = "bidir";
defparam \ENET_DATA[13]~I .output_async_reset = "none";
defparam \ENET_DATA[13]~I .output_power_up = "low";
defparam \ENET_DATA[13]~I .output_register_mode = "none";
defparam \ENET_DATA[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[14]));
// synopsys translate_off
defparam \ENET_DATA[14]~I .input_async_reset = "none";
defparam \ENET_DATA[14]~I .input_power_up = "low";
defparam \ENET_DATA[14]~I .input_register_mode = "none";
defparam \ENET_DATA[14]~I .input_sync_reset = "none";
defparam \ENET_DATA[14]~I .oe_async_reset = "none";
defparam \ENET_DATA[14]~I .oe_power_up = "low";
defparam \ENET_DATA[14]~I .oe_register_mode = "none";
defparam \ENET_DATA[14]~I .oe_sync_reset = "none";
defparam \ENET_DATA[14]~I .open_drain_output = "true";
defparam \ENET_DATA[14]~I .operation_mode = "bidir";
defparam \ENET_DATA[14]~I .output_async_reset = "none";
defparam \ENET_DATA[14]~I .output_power_up = "low";
defparam \ENET_DATA[14]~I .output_register_mode = "none";
defparam \ENET_DATA[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_DATA[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_DATA[15]));
// synopsys translate_off
defparam \ENET_DATA[15]~I .input_async_reset = "none";
defparam \ENET_DATA[15]~I .input_power_up = "low";
defparam \ENET_DATA[15]~I .input_register_mode = "none";
defparam \ENET_DATA[15]~I .input_sync_reset = "none";
defparam \ENET_DATA[15]~I .oe_async_reset = "none";
defparam \ENET_DATA[15]~I .oe_power_up = "low";
defparam \ENET_DATA[15]~I .oe_register_mode = "none";
defparam \ENET_DATA[15]~I .oe_sync_reset = "none";
defparam \ENET_DATA[15]~I .open_drain_output = "true";
defparam \ENET_DATA[15]~I .operation_mode = "bidir";
defparam \ENET_DATA[15]~I .output_async_reset = "none";
defparam \ENET_DATA[15]~I .output_power_up = "low";
defparam \ENET_DATA[15]~I .output_register_mode = "none";
defparam \ENET_DATA[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \AUD_ADCLRCK~I (
	.datain(\u4|LRCK_1X~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCLRCK));
// synopsys translate_off
defparam \AUD_ADCLRCK~I .input_async_reset = "none";
defparam \AUD_ADCLRCK~I .input_power_up = "low";
defparam \AUD_ADCLRCK~I .input_register_mode = "none";
defparam \AUD_ADCLRCK~I .input_sync_reset = "none";
defparam \AUD_ADCLRCK~I .oe_async_reset = "none";
defparam \AUD_ADCLRCK~I .oe_power_up = "low";
defparam \AUD_ADCLRCK~I .oe_register_mode = "none";
defparam \AUD_ADCLRCK~I .oe_sync_reset = "none";
defparam \AUD_ADCLRCK~I .operation_mode = "bidir";
defparam \AUD_ADCLRCK~I .output_async_reset = "none";
defparam \AUD_ADCLRCK~I .output_power_up = "low";
defparam \AUD_ADCLRCK~I .output_register_mode = "none";
defparam \AUD_ADCLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \AUD_DACLRCK~I (
	.datain(\u4|LRCK_1X~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACLRCK));
// synopsys translate_off
defparam \AUD_DACLRCK~I .input_async_reset = "none";
defparam \AUD_DACLRCK~I .input_power_up = "low";
defparam \AUD_DACLRCK~I .input_register_mode = "none";
defparam \AUD_DACLRCK~I .input_sync_reset = "none";
defparam \AUD_DACLRCK~I .oe_async_reset = "none";
defparam \AUD_DACLRCK~I .oe_power_up = "low";
defparam \AUD_DACLRCK~I .oe_register_mode = "none";
defparam \AUD_DACLRCK~I .oe_sync_reset = "none";
defparam \AUD_DACLRCK~I .operation_mode = "bidir";
defparam \AUD_DACLRCK~I .output_async_reset = "none";
defparam \AUD_DACLRCK~I .output_power_up = "low";
defparam \AUD_DACLRCK~I .output_register_mode = "none";
defparam \AUD_DACLRCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B4,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \AUD_BCLK~I (
	.datain(\u4|oAUD_BCK~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_BCLK));
// synopsys translate_off
defparam \AUD_BCLK~I .input_async_reset = "none";
defparam \AUD_BCLK~I .input_power_up = "low";
defparam \AUD_BCLK~I .input_register_mode = "none";
defparam \AUD_BCLK~I .input_sync_reset = "none";
defparam \AUD_BCLK~I .oe_async_reset = "none";
defparam \AUD_BCLK~I .oe_power_up = "low";
defparam \AUD_BCLK~I .oe_register_mode = "none";
defparam \AUD_BCLK~I .oe_sync_reset = "none";
defparam \AUD_BCLK~I .operation_mode = "bidir";
defparam \AUD_BCLK~I .output_async_reset = "none";
defparam \AUD_BCLK~I .output_power_up = "low";
defparam \AUD_BCLK~I .output_register_mode = "none";
defparam \AUD_BCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[0]));
// synopsys translate_off
defparam \GPIO_0[0]~I .input_async_reset = "none";
defparam \GPIO_0[0]~I .input_power_up = "low";
defparam \GPIO_0[0]~I .input_register_mode = "none";
defparam \GPIO_0[0]~I .input_sync_reset = "none";
defparam \GPIO_0[0]~I .oe_async_reset = "none";
defparam \GPIO_0[0]~I .oe_power_up = "low";
defparam \GPIO_0[0]~I .oe_register_mode = "none";
defparam \GPIO_0[0]~I .oe_sync_reset = "none";
defparam \GPIO_0[0]~I .open_drain_output = "true";
defparam \GPIO_0[0]~I .operation_mode = "bidir";
defparam \GPIO_0[0]~I .output_async_reset = "none";
defparam \GPIO_0[0]~I .output_power_up = "low";
defparam \GPIO_0[0]~I .output_register_mode = "none";
defparam \GPIO_0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[1]));
// synopsys translate_off
defparam \GPIO_0[1]~I .input_async_reset = "none";
defparam \GPIO_0[1]~I .input_power_up = "low";
defparam \GPIO_0[1]~I .input_register_mode = "none";
defparam \GPIO_0[1]~I .input_sync_reset = "none";
defparam \GPIO_0[1]~I .oe_async_reset = "none";
defparam \GPIO_0[1]~I .oe_power_up = "low";
defparam \GPIO_0[1]~I .oe_register_mode = "none";
defparam \GPIO_0[1]~I .oe_sync_reset = "none";
defparam \GPIO_0[1]~I .open_drain_output = "true";
defparam \GPIO_0[1]~I .operation_mode = "bidir";
defparam \GPIO_0[1]~I .output_async_reset = "none";
defparam \GPIO_0[1]~I .output_power_up = "low";
defparam \GPIO_0[1]~I .output_register_mode = "none";
defparam \GPIO_0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[2]));
// synopsys translate_off
defparam \GPIO_0[2]~I .input_async_reset = "none";
defparam \GPIO_0[2]~I .input_power_up = "low";
defparam \GPIO_0[2]~I .input_register_mode = "none";
defparam \GPIO_0[2]~I .input_sync_reset = "none";
defparam \GPIO_0[2]~I .oe_async_reset = "none";
defparam \GPIO_0[2]~I .oe_power_up = "low";
defparam \GPIO_0[2]~I .oe_register_mode = "none";
defparam \GPIO_0[2]~I .oe_sync_reset = "none";
defparam \GPIO_0[2]~I .open_drain_output = "true";
defparam \GPIO_0[2]~I .operation_mode = "bidir";
defparam \GPIO_0[2]~I .output_async_reset = "none";
defparam \GPIO_0[2]~I .output_power_up = "low";
defparam \GPIO_0[2]~I .output_register_mode = "none";
defparam \GPIO_0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[3]));
// synopsys translate_off
defparam \GPIO_0[3]~I .input_async_reset = "none";
defparam \GPIO_0[3]~I .input_power_up = "low";
defparam \GPIO_0[3]~I .input_register_mode = "none";
defparam \GPIO_0[3]~I .input_sync_reset = "none";
defparam \GPIO_0[3]~I .oe_async_reset = "none";
defparam \GPIO_0[3]~I .oe_power_up = "low";
defparam \GPIO_0[3]~I .oe_register_mode = "none";
defparam \GPIO_0[3]~I .oe_sync_reset = "none";
defparam \GPIO_0[3]~I .open_drain_output = "true";
defparam \GPIO_0[3]~I .operation_mode = "bidir";
defparam \GPIO_0[3]~I .output_async_reset = "none";
defparam \GPIO_0[3]~I .output_power_up = "low";
defparam \GPIO_0[3]~I .output_register_mode = "none";
defparam \GPIO_0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[4]));
// synopsys translate_off
defparam \GPIO_0[4]~I .input_async_reset = "none";
defparam \GPIO_0[4]~I .input_power_up = "low";
defparam \GPIO_0[4]~I .input_register_mode = "none";
defparam \GPIO_0[4]~I .input_sync_reset = "none";
defparam \GPIO_0[4]~I .oe_async_reset = "none";
defparam \GPIO_0[4]~I .oe_power_up = "low";
defparam \GPIO_0[4]~I .oe_register_mode = "none";
defparam \GPIO_0[4]~I .oe_sync_reset = "none";
defparam \GPIO_0[4]~I .open_drain_output = "true";
defparam \GPIO_0[4]~I .operation_mode = "bidir";
defparam \GPIO_0[4]~I .output_async_reset = "none";
defparam \GPIO_0[4]~I .output_power_up = "low";
defparam \GPIO_0[4]~I .output_register_mode = "none";
defparam \GPIO_0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[5]));
// synopsys translate_off
defparam \GPIO_0[5]~I .input_async_reset = "none";
defparam \GPIO_0[5]~I .input_power_up = "low";
defparam \GPIO_0[5]~I .input_register_mode = "none";
defparam \GPIO_0[5]~I .input_sync_reset = "none";
defparam \GPIO_0[5]~I .oe_async_reset = "none";
defparam \GPIO_0[5]~I .oe_power_up = "low";
defparam \GPIO_0[5]~I .oe_register_mode = "none";
defparam \GPIO_0[5]~I .oe_sync_reset = "none";
defparam \GPIO_0[5]~I .open_drain_output = "true";
defparam \GPIO_0[5]~I .operation_mode = "bidir";
defparam \GPIO_0[5]~I .output_async_reset = "none";
defparam \GPIO_0[5]~I .output_power_up = "low";
defparam \GPIO_0[5]~I .output_register_mode = "none";
defparam \GPIO_0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[6]));
// synopsys translate_off
defparam \GPIO_0[6]~I .input_async_reset = "none";
defparam \GPIO_0[6]~I .input_power_up = "low";
defparam \GPIO_0[6]~I .input_register_mode = "none";
defparam \GPIO_0[6]~I .input_sync_reset = "none";
defparam \GPIO_0[6]~I .oe_async_reset = "none";
defparam \GPIO_0[6]~I .oe_power_up = "low";
defparam \GPIO_0[6]~I .oe_register_mode = "none";
defparam \GPIO_0[6]~I .oe_sync_reset = "none";
defparam \GPIO_0[6]~I .open_drain_output = "true";
defparam \GPIO_0[6]~I .operation_mode = "bidir";
defparam \GPIO_0[6]~I .output_async_reset = "none";
defparam \GPIO_0[6]~I .output_power_up = "low";
defparam \GPIO_0[6]~I .output_register_mode = "none";
defparam \GPIO_0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[7]));
// synopsys translate_off
defparam \GPIO_0[7]~I .input_async_reset = "none";
defparam \GPIO_0[7]~I .input_power_up = "low";
defparam \GPIO_0[7]~I .input_register_mode = "none";
defparam \GPIO_0[7]~I .input_sync_reset = "none";
defparam \GPIO_0[7]~I .oe_async_reset = "none";
defparam \GPIO_0[7]~I .oe_power_up = "low";
defparam \GPIO_0[7]~I .oe_register_mode = "none";
defparam \GPIO_0[7]~I .oe_sync_reset = "none";
defparam \GPIO_0[7]~I .open_drain_output = "true";
defparam \GPIO_0[7]~I .operation_mode = "bidir";
defparam \GPIO_0[7]~I .output_async_reset = "none";
defparam \GPIO_0[7]~I .output_power_up = "low";
defparam \GPIO_0[7]~I .output_register_mode = "none";
defparam \GPIO_0[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[8]));
// synopsys translate_off
defparam \GPIO_0[8]~I .input_async_reset = "none";
defparam \GPIO_0[8]~I .input_power_up = "low";
defparam \GPIO_0[8]~I .input_register_mode = "none";
defparam \GPIO_0[8]~I .input_sync_reset = "none";
defparam \GPIO_0[8]~I .oe_async_reset = "none";
defparam \GPIO_0[8]~I .oe_power_up = "low";
defparam \GPIO_0[8]~I .oe_register_mode = "none";
defparam \GPIO_0[8]~I .oe_sync_reset = "none";
defparam \GPIO_0[8]~I .open_drain_output = "true";
defparam \GPIO_0[8]~I .operation_mode = "bidir";
defparam \GPIO_0[8]~I .output_async_reset = "none";
defparam \GPIO_0[8]~I .output_power_up = "low";
defparam \GPIO_0[8]~I .output_register_mode = "none";
defparam \GPIO_0[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[9]));
// synopsys translate_off
defparam \GPIO_0[9]~I .input_async_reset = "none";
defparam \GPIO_0[9]~I .input_power_up = "low";
defparam \GPIO_0[9]~I .input_register_mode = "none";
defparam \GPIO_0[9]~I .input_sync_reset = "none";
defparam \GPIO_0[9]~I .oe_async_reset = "none";
defparam \GPIO_0[9]~I .oe_power_up = "low";
defparam \GPIO_0[9]~I .oe_register_mode = "none";
defparam \GPIO_0[9]~I .oe_sync_reset = "none";
defparam \GPIO_0[9]~I .open_drain_output = "true";
defparam \GPIO_0[9]~I .operation_mode = "bidir";
defparam \GPIO_0[9]~I .output_async_reset = "none";
defparam \GPIO_0[9]~I .output_power_up = "low";
defparam \GPIO_0[9]~I .output_register_mode = "none";
defparam \GPIO_0[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N18,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[10]));
// synopsys translate_off
defparam \GPIO_0[10]~I .input_async_reset = "none";
defparam \GPIO_0[10]~I .input_power_up = "low";
defparam \GPIO_0[10]~I .input_register_mode = "none";
defparam \GPIO_0[10]~I .input_sync_reset = "none";
defparam \GPIO_0[10]~I .oe_async_reset = "none";
defparam \GPIO_0[10]~I .oe_power_up = "low";
defparam \GPIO_0[10]~I .oe_register_mode = "none";
defparam \GPIO_0[10]~I .oe_sync_reset = "none";
defparam \GPIO_0[10]~I .open_drain_output = "true";
defparam \GPIO_0[10]~I .operation_mode = "bidir";
defparam \GPIO_0[10]~I .output_async_reset = "none";
defparam \GPIO_0[10]~I .output_power_up = "low";
defparam \GPIO_0[10]~I .output_register_mode = "none";
defparam \GPIO_0[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[11]));
// synopsys translate_off
defparam \GPIO_0[11]~I .input_async_reset = "none";
defparam \GPIO_0[11]~I .input_power_up = "low";
defparam \GPIO_0[11]~I .input_register_mode = "none";
defparam \GPIO_0[11]~I .input_sync_reset = "none";
defparam \GPIO_0[11]~I .oe_async_reset = "none";
defparam \GPIO_0[11]~I .oe_power_up = "low";
defparam \GPIO_0[11]~I .oe_register_mode = "none";
defparam \GPIO_0[11]~I .oe_sync_reset = "none";
defparam \GPIO_0[11]~I .open_drain_output = "true";
defparam \GPIO_0[11]~I .operation_mode = "bidir";
defparam \GPIO_0[11]~I .output_async_reset = "none";
defparam \GPIO_0[11]~I .output_power_up = "low";
defparam \GPIO_0[11]~I .output_register_mode = "none";
defparam \GPIO_0[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[12]));
// synopsys translate_off
defparam \GPIO_0[12]~I .input_async_reset = "none";
defparam \GPIO_0[12]~I .input_power_up = "low";
defparam \GPIO_0[12]~I .input_register_mode = "none";
defparam \GPIO_0[12]~I .input_sync_reset = "none";
defparam \GPIO_0[12]~I .oe_async_reset = "none";
defparam \GPIO_0[12]~I .oe_power_up = "low";
defparam \GPIO_0[12]~I .oe_register_mode = "none";
defparam \GPIO_0[12]~I .oe_sync_reset = "none";
defparam \GPIO_0[12]~I .open_drain_output = "true";
defparam \GPIO_0[12]~I .operation_mode = "bidir";
defparam \GPIO_0[12]~I .output_async_reset = "none";
defparam \GPIO_0[12]~I .output_power_up = "low";
defparam \GPIO_0[12]~I .output_register_mode = "none";
defparam \GPIO_0[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[13]));
// synopsys translate_off
defparam \GPIO_0[13]~I .input_async_reset = "none";
defparam \GPIO_0[13]~I .input_power_up = "low";
defparam \GPIO_0[13]~I .input_register_mode = "none";
defparam \GPIO_0[13]~I .input_sync_reset = "none";
defparam \GPIO_0[13]~I .oe_async_reset = "none";
defparam \GPIO_0[13]~I .oe_power_up = "low";
defparam \GPIO_0[13]~I .oe_register_mode = "none";
defparam \GPIO_0[13]~I .oe_sync_reset = "none";
defparam \GPIO_0[13]~I .open_drain_output = "true";
defparam \GPIO_0[13]~I .operation_mode = "bidir";
defparam \GPIO_0[13]~I .output_async_reset = "none";
defparam \GPIO_0[13]~I .output_power_up = "low";
defparam \GPIO_0[13]~I .output_register_mode = "none";
defparam \GPIO_0[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[14]));
// synopsys translate_off
defparam \GPIO_0[14]~I .input_async_reset = "none";
defparam \GPIO_0[14]~I .input_power_up = "low";
defparam \GPIO_0[14]~I .input_register_mode = "none";
defparam \GPIO_0[14]~I .input_sync_reset = "none";
defparam \GPIO_0[14]~I .oe_async_reset = "none";
defparam \GPIO_0[14]~I .oe_power_up = "low";
defparam \GPIO_0[14]~I .oe_register_mode = "none";
defparam \GPIO_0[14]~I .oe_sync_reset = "none";
defparam \GPIO_0[14]~I .open_drain_output = "true";
defparam \GPIO_0[14]~I .operation_mode = "bidir";
defparam \GPIO_0[14]~I .output_async_reset = "none";
defparam \GPIO_0[14]~I .output_power_up = "low";
defparam \GPIO_0[14]~I .output_register_mode = "none";
defparam \GPIO_0[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[15]));
// synopsys translate_off
defparam \GPIO_0[15]~I .input_async_reset = "none";
defparam \GPIO_0[15]~I .input_power_up = "low";
defparam \GPIO_0[15]~I .input_register_mode = "none";
defparam \GPIO_0[15]~I .input_sync_reset = "none";
defparam \GPIO_0[15]~I .oe_async_reset = "none";
defparam \GPIO_0[15]~I .oe_power_up = "low";
defparam \GPIO_0[15]~I .oe_register_mode = "none";
defparam \GPIO_0[15]~I .oe_sync_reset = "none";
defparam \GPIO_0[15]~I .open_drain_output = "true";
defparam \GPIO_0[15]~I .operation_mode = "bidir";
defparam \GPIO_0[15]~I .output_async_reset = "none";
defparam \GPIO_0[15]~I .output_power_up = "low";
defparam \GPIO_0[15]~I .output_register_mode = "none";
defparam \GPIO_0[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[16]));
// synopsys translate_off
defparam \GPIO_0[16]~I .input_async_reset = "none";
defparam \GPIO_0[16]~I .input_power_up = "low";
defparam \GPIO_0[16]~I .input_register_mode = "none";
defparam \GPIO_0[16]~I .input_sync_reset = "none";
defparam \GPIO_0[16]~I .oe_async_reset = "none";
defparam \GPIO_0[16]~I .oe_power_up = "low";
defparam \GPIO_0[16]~I .oe_register_mode = "none";
defparam \GPIO_0[16]~I .oe_sync_reset = "none";
defparam \GPIO_0[16]~I .open_drain_output = "true";
defparam \GPIO_0[16]~I .operation_mode = "bidir";
defparam \GPIO_0[16]~I .output_async_reset = "none";
defparam \GPIO_0[16]~I .output_power_up = "low";
defparam \GPIO_0[16]~I .output_register_mode = "none";
defparam \GPIO_0[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[17]));
// synopsys translate_off
defparam \GPIO_0[17]~I .input_async_reset = "none";
defparam \GPIO_0[17]~I .input_power_up = "low";
defparam \GPIO_0[17]~I .input_register_mode = "none";
defparam \GPIO_0[17]~I .input_sync_reset = "none";
defparam \GPIO_0[17]~I .oe_async_reset = "none";
defparam \GPIO_0[17]~I .oe_power_up = "low";
defparam \GPIO_0[17]~I .oe_register_mode = "none";
defparam \GPIO_0[17]~I .oe_sync_reset = "none";
defparam \GPIO_0[17]~I .open_drain_output = "true";
defparam \GPIO_0[17]~I .operation_mode = "bidir";
defparam \GPIO_0[17]~I .output_async_reset = "none";
defparam \GPIO_0[17]~I .output_power_up = "low";
defparam \GPIO_0[17]~I .output_register_mode = "none";
defparam \GPIO_0[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[18]));
// synopsys translate_off
defparam \GPIO_0[18]~I .input_async_reset = "none";
defparam \GPIO_0[18]~I .input_power_up = "low";
defparam \GPIO_0[18]~I .input_register_mode = "none";
defparam \GPIO_0[18]~I .input_sync_reset = "none";
defparam \GPIO_0[18]~I .oe_async_reset = "none";
defparam \GPIO_0[18]~I .oe_power_up = "low";
defparam \GPIO_0[18]~I .oe_register_mode = "none";
defparam \GPIO_0[18]~I .oe_sync_reset = "none";
defparam \GPIO_0[18]~I .open_drain_output = "true";
defparam \GPIO_0[18]~I .operation_mode = "bidir";
defparam \GPIO_0[18]~I .output_async_reset = "none";
defparam \GPIO_0[18]~I .output_power_up = "low";
defparam \GPIO_0[18]~I .output_register_mode = "none";
defparam \GPIO_0[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[19]));
// synopsys translate_off
defparam \GPIO_0[19]~I .input_async_reset = "none";
defparam \GPIO_0[19]~I .input_power_up = "low";
defparam \GPIO_0[19]~I .input_register_mode = "none";
defparam \GPIO_0[19]~I .input_sync_reset = "none";
defparam \GPIO_0[19]~I .oe_async_reset = "none";
defparam \GPIO_0[19]~I .oe_power_up = "low";
defparam \GPIO_0[19]~I .oe_register_mode = "none";
defparam \GPIO_0[19]~I .oe_sync_reset = "none";
defparam \GPIO_0[19]~I .open_drain_output = "true";
defparam \GPIO_0[19]~I .operation_mode = "bidir";
defparam \GPIO_0[19]~I .output_async_reset = "none";
defparam \GPIO_0[19]~I .output_power_up = "low";
defparam \GPIO_0[19]~I .output_register_mode = "none";
defparam \GPIO_0[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[20]));
// synopsys translate_off
defparam \GPIO_0[20]~I .input_async_reset = "none";
defparam \GPIO_0[20]~I .input_power_up = "low";
defparam \GPIO_0[20]~I .input_register_mode = "none";
defparam \GPIO_0[20]~I .input_sync_reset = "none";
defparam \GPIO_0[20]~I .oe_async_reset = "none";
defparam \GPIO_0[20]~I .oe_power_up = "low";
defparam \GPIO_0[20]~I .oe_register_mode = "none";
defparam \GPIO_0[20]~I .oe_sync_reset = "none";
defparam \GPIO_0[20]~I .open_drain_output = "true";
defparam \GPIO_0[20]~I .operation_mode = "bidir";
defparam \GPIO_0[20]~I .output_async_reset = "none";
defparam \GPIO_0[20]~I .output_power_up = "low";
defparam \GPIO_0[20]~I .output_register_mode = "none";
defparam \GPIO_0[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[21]));
// synopsys translate_off
defparam \GPIO_0[21]~I .input_async_reset = "none";
defparam \GPIO_0[21]~I .input_power_up = "low";
defparam \GPIO_0[21]~I .input_register_mode = "none";
defparam \GPIO_0[21]~I .input_sync_reset = "none";
defparam \GPIO_0[21]~I .oe_async_reset = "none";
defparam \GPIO_0[21]~I .oe_power_up = "low";
defparam \GPIO_0[21]~I .oe_register_mode = "none";
defparam \GPIO_0[21]~I .oe_sync_reset = "none";
defparam \GPIO_0[21]~I .open_drain_output = "true";
defparam \GPIO_0[21]~I .operation_mode = "bidir";
defparam \GPIO_0[21]~I .output_async_reset = "none";
defparam \GPIO_0[21]~I .output_power_up = "low";
defparam \GPIO_0[21]~I .output_register_mode = "none";
defparam \GPIO_0[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[22]));
// synopsys translate_off
defparam \GPIO_0[22]~I .input_async_reset = "none";
defparam \GPIO_0[22]~I .input_power_up = "low";
defparam \GPIO_0[22]~I .input_register_mode = "none";
defparam \GPIO_0[22]~I .input_sync_reset = "none";
defparam \GPIO_0[22]~I .oe_async_reset = "none";
defparam \GPIO_0[22]~I .oe_power_up = "low";
defparam \GPIO_0[22]~I .oe_register_mode = "none";
defparam \GPIO_0[22]~I .oe_sync_reset = "none";
defparam \GPIO_0[22]~I .open_drain_output = "true";
defparam \GPIO_0[22]~I .operation_mode = "bidir";
defparam \GPIO_0[22]~I .output_async_reset = "none";
defparam \GPIO_0[22]~I .output_power_up = "low";
defparam \GPIO_0[22]~I .output_register_mode = "none";
defparam \GPIO_0[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K18,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[23]));
// synopsys translate_off
defparam \GPIO_0[23]~I .input_async_reset = "none";
defparam \GPIO_0[23]~I .input_power_up = "low";
defparam \GPIO_0[23]~I .input_register_mode = "none";
defparam \GPIO_0[23]~I .input_sync_reset = "none";
defparam \GPIO_0[23]~I .oe_async_reset = "none";
defparam \GPIO_0[23]~I .oe_power_up = "low";
defparam \GPIO_0[23]~I .oe_register_mode = "none";
defparam \GPIO_0[23]~I .oe_sync_reset = "none";
defparam \GPIO_0[23]~I .open_drain_output = "true";
defparam \GPIO_0[23]~I .operation_mode = "bidir";
defparam \GPIO_0[23]~I .output_async_reset = "none";
defparam \GPIO_0[23]~I .output_power_up = "low";
defparam \GPIO_0[23]~I .output_register_mode = "none";
defparam \GPIO_0[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[24]));
// synopsys translate_off
defparam \GPIO_0[24]~I .input_async_reset = "none";
defparam \GPIO_0[24]~I .input_power_up = "low";
defparam \GPIO_0[24]~I .input_register_mode = "none";
defparam \GPIO_0[24]~I .input_sync_reset = "none";
defparam \GPIO_0[24]~I .oe_async_reset = "none";
defparam \GPIO_0[24]~I .oe_power_up = "low";
defparam \GPIO_0[24]~I .oe_register_mode = "none";
defparam \GPIO_0[24]~I .oe_sync_reset = "none";
defparam \GPIO_0[24]~I .open_drain_output = "true";
defparam \GPIO_0[24]~I .operation_mode = "bidir";
defparam \GPIO_0[24]~I .output_async_reset = "none";
defparam \GPIO_0[24]~I .output_power_up = "low";
defparam \GPIO_0[24]~I .output_register_mode = "none";
defparam \GPIO_0[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[25]));
// synopsys translate_off
defparam \GPIO_0[25]~I .input_async_reset = "none";
defparam \GPIO_0[25]~I .input_power_up = "low";
defparam \GPIO_0[25]~I .input_register_mode = "none";
defparam \GPIO_0[25]~I .input_sync_reset = "none";
defparam \GPIO_0[25]~I .oe_async_reset = "none";
defparam \GPIO_0[25]~I .oe_power_up = "low";
defparam \GPIO_0[25]~I .oe_register_mode = "none";
defparam \GPIO_0[25]~I .oe_sync_reset = "none";
defparam \GPIO_0[25]~I .open_drain_output = "true";
defparam \GPIO_0[25]~I .operation_mode = "bidir";
defparam \GPIO_0[25]~I .output_async_reset = "none";
defparam \GPIO_0[25]~I .output_power_up = "low";
defparam \GPIO_0[25]~I .output_register_mode = "none";
defparam \GPIO_0[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[26]));
// synopsys translate_off
defparam \GPIO_0[26]~I .input_async_reset = "none";
defparam \GPIO_0[26]~I .input_power_up = "low";
defparam \GPIO_0[26]~I .input_register_mode = "none";
defparam \GPIO_0[26]~I .input_sync_reset = "none";
defparam \GPIO_0[26]~I .oe_async_reset = "none";
defparam \GPIO_0[26]~I .oe_power_up = "low";
defparam \GPIO_0[26]~I .oe_register_mode = "none";
defparam \GPIO_0[26]~I .oe_sync_reset = "none";
defparam \GPIO_0[26]~I .open_drain_output = "true";
defparam \GPIO_0[26]~I .operation_mode = "bidir";
defparam \GPIO_0[26]~I .output_async_reset = "none";
defparam \GPIO_0[26]~I .output_power_up = "low";
defparam \GPIO_0[26]~I .output_register_mode = "none";
defparam \GPIO_0[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[27]));
// synopsys translate_off
defparam \GPIO_0[27]~I .input_async_reset = "none";
defparam \GPIO_0[27]~I .input_power_up = "low";
defparam \GPIO_0[27]~I .input_register_mode = "none";
defparam \GPIO_0[27]~I .input_sync_reset = "none";
defparam \GPIO_0[27]~I .oe_async_reset = "none";
defparam \GPIO_0[27]~I .oe_power_up = "low";
defparam \GPIO_0[27]~I .oe_register_mode = "none";
defparam \GPIO_0[27]~I .oe_sync_reset = "none";
defparam \GPIO_0[27]~I .open_drain_output = "true";
defparam \GPIO_0[27]~I .operation_mode = "bidir";
defparam \GPIO_0[27]~I .output_async_reset = "none";
defparam \GPIO_0[27]~I .output_power_up = "low";
defparam \GPIO_0[27]~I .output_register_mode = "none";
defparam \GPIO_0[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[28]));
// synopsys translate_off
defparam \GPIO_0[28]~I .input_async_reset = "none";
defparam \GPIO_0[28]~I .input_power_up = "low";
defparam \GPIO_0[28]~I .input_register_mode = "none";
defparam \GPIO_0[28]~I .input_sync_reset = "none";
defparam \GPIO_0[28]~I .oe_async_reset = "none";
defparam \GPIO_0[28]~I .oe_power_up = "low";
defparam \GPIO_0[28]~I .oe_register_mode = "none";
defparam \GPIO_0[28]~I .oe_sync_reset = "none";
defparam \GPIO_0[28]~I .open_drain_output = "true";
defparam \GPIO_0[28]~I .operation_mode = "bidir";
defparam \GPIO_0[28]~I .output_async_reset = "none";
defparam \GPIO_0[28]~I .output_power_up = "low";
defparam \GPIO_0[28]~I .output_register_mode = "none";
defparam \GPIO_0[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[29]));
// synopsys translate_off
defparam \GPIO_0[29]~I .input_async_reset = "none";
defparam \GPIO_0[29]~I .input_power_up = "low";
defparam \GPIO_0[29]~I .input_register_mode = "none";
defparam \GPIO_0[29]~I .input_sync_reset = "none";
defparam \GPIO_0[29]~I .oe_async_reset = "none";
defparam \GPIO_0[29]~I .oe_power_up = "low";
defparam \GPIO_0[29]~I .oe_register_mode = "none";
defparam \GPIO_0[29]~I .oe_sync_reset = "none";
defparam \GPIO_0[29]~I .open_drain_output = "true";
defparam \GPIO_0[29]~I .operation_mode = "bidir";
defparam \GPIO_0[29]~I .output_async_reset = "none";
defparam \GPIO_0[29]~I .output_power_up = "low";
defparam \GPIO_0[29]~I .output_register_mode = "none";
defparam \GPIO_0[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[30]));
// synopsys translate_off
defparam \GPIO_0[30]~I .input_async_reset = "none";
defparam \GPIO_0[30]~I .input_power_up = "low";
defparam \GPIO_0[30]~I .input_register_mode = "none";
defparam \GPIO_0[30]~I .input_sync_reset = "none";
defparam \GPIO_0[30]~I .oe_async_reset = "none";
defparam \GPIO_0[30]~I .oe_power_up = "low";
defparam \GPIO_0[30]~I .oe_register_mode = "none";
defparam \GPIO_0[30]~I .oe_sync_reset = "none";
defparam \GPIO_0[30]~I .open_drain_output = "true";
defparam \GPIO_0[30]~I .operation_mode = "bidir";
defparam \GPIO_0[30]~I .output_async_reset = "none";
defparam \GPIO_0[30]~I .output_power_up = "low";
defparam \GPIO_0[30]~I .output_register_mode = "none";
defparam \GPIO_0[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[31]));
// synopsys translate_off
defparam \GPIO_0[31]~I .input_async_reset = "none";
defparam \GPIO_0[31]~I .input_power_up = "low";
defparam \GPIO_0[31]~I .input_register_mode = "none";
defparam \GPIO_0[31]~I .input_sync_reset = "none";
defparam \GPIO_0[31]~I .oe_async_reset = "none";
defparam \GPIO_0[31]~I .oe_power_up = "low";
defparam \GPIO_0[31]~I .oe_register_mode = "none";
defparam \GPIO_0[31]~I .oe_sync_reset = "none";
defparam \GPIO_0[31]~I .open_drain_output = "true";
defparam \GPIO_0[31]~I .operation_mode = "bidir";
defparam \GPIO_0[31]~I .output_async_reset = "none";
defparam \GPIO_0[31]~I .output_power_up = "low";
defparam \GPIO_0[31]~I .output_register_mode = "none";
defparam \GPIO_0[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[32]));
// synopsys translate_off
defparam \GPIO_0[32]~I .input_async_reset = "none";
defparam \GPIO_0[32]~I .input_power_up = "low";
defparam \GPIO_0[32]~I .input_register_mode = "none";
defparam \GPIO_0[32]~I .input_sync_reset = "none";
defparam \GPIO_0[32]~I .oe_async_reset = "none";
defparam \GPIO_0[32]~I .oe_power_up = "low";
defparam \GPIO_0[32]~I .oe_register_mode = "none";
defparam \GPIO_0[32]~I .oe_sync_reset = "none";
defparam \GPIO_0[32]~I .open_drain_output = "true";
defparam \GPIO_0[32]~I .operation_mode = "bidir";
defparam \GPIO_0[32]~I .output_async_reset = "none";
defparam \GPIO_0[32]~I .output_power_up = "low";
defparam \GPIO_0[32]~I .output_register_mode = "none";
defparam \GPIO_0[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[33]));
// synopsys translate_off
defparam \GPIO_0[33]~I .input_async_reset = "none";
defparam \GPIO_0[33]~I .input_power_up = "low";
defparam \GPIO_0[33]~I .input_register_mode = "none";
defparam \GPIO_0[33]~I .input_sync_reset = "none";
defparam \GPIO_0[33]~I .oe_async_reset = "none";
defparam \GPIO_0[33]~I .oe_power_up = "low";
defparam \GPIO_0[33]~I .oe_register_mode = "none";
defparam \GPIO_0[33]~I .oe_sync_reset = "none";
defparam \GPIO_0[33]~I .open_drain_output = "true";
defparam \GPIO_0[33]~I .operation_mode = "bidir";
defparam \GPIO_0[33]~I .output_async_reset = "none";
defparam \GPIO_0[33]~I .output_power_up = "low";
defparam \GPIO_0[33]~I .output_register_mode = "none";
defparam \GPIO_0[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[34]));
// synopsys translate_off
defparam \GPIO_0[34]~I .input_async_reset = "none";
defparam \GPIO_0[34]~I .input_power_up = "low";
defparam \GPIO_0[34]~I .input_register_mode = "none";
defparam \GPIO_0[34]~I .input_sync_reset = "none";
defparam \GPIO_0[34]~I .oe_async_reset = "none";
defparam \GPIO_0[34]~I .oe_power_up = "low";
defparam \GPIO_0[34]~I .oe_register_mode = "none";
defparam \GPIO_0[34]~I .oe_sync_reset = "none";
defparam \GPIO_0[34]~I .open_drain_output = "true";
defparam \GPIO_0[34]~I .operation_mode = "bidir";
defparam \GPIO_0[34]~I .output_async_reset = "none";
defparam \GPIO_0[34]~I .output_power_up = "low";
defparam \GPIO_0[34]~I .output_register_mode = "none";
defparam \GPIO_0[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_0[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_0[35]));
// synopsys translate_off
defparam \GPIO_0[35]~I .input_async_reset = "none";
defparam \GPIO_0[35]~I .input_power_up = "low";
defparam \GPIO_0[35]~I .input_register_mode = "none";
defparam \GPIO_0[35]~I .input_sync_reset = "none";
defparam \GPIO_0[35]~I .oe_async_reset = "none";
defparam \GPIO_0[35]~I .oe_power_up = "low";
defparam \GPIO_0[35]~I .oe_register_mode = "none";
defparam \GPIO_0[35]~I .oe_sync_reset = "none";
defparam \GPIO_0[35]~I .open_drain_output = "true";
defparam \GPIO_0[35]~I .operation_mode = "bidir";
defparam \GPIO_0[35]~I .output_async_reset = "none";
defparam \GPIO_0[35]~I .output_power_up = "low";
defparam \GPIO_0[35]~I .output_register_mode = "none";
defparam \GPIO_0[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[0]));
// synopsys translate_off
defparam \GPIO_1[0]~I .input_async_reset = "none";
defparam \GPIO_1[0]~I .input_power_up = "low";
defparam \GPIO_1[0]~I .input_register_mode = "none";
defparam \GPIO_1[0]~I .input_sync_reset = "none";
defparam \GPIO_1[0]~I .oe_async_reset = "none";
defparam \GPIO_1[0]~I .oe_power_up = "low";
defparam \GPIO_1[0]~I .oe_register_mode = "none";
defparam \GPIO_1[0]~I .oe_sync_reset = "none";
defparam \GPIO_1[0]~I .open_drain_output = "true";
defparam \GPIO_1[0]~I .operation_mode = "bidir";
defparam \GPIO_1[0]~I .output_async_reset = "none";
defparam \GPIO_1[0]~I .output_power_up = "low";
defparam \GPIO_1[0]~I .output_register_mode = "none";
defparam \GPIO_1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[1]));
// synopsys translate_off
defparam \GPIO_1[1]~I .input_async_reset = "none";
defparam \GPIO_1[1]~I .input_power_up = "low";
defparam \GPIO_1[1]~I .input_register_mode = "none";
defparam \GPIO_1[1]~I .input_sync_reset = "none";
defparam \GPIO_1[1]~I .oe_async_reset = "none";
defparam \GPIO_1[1]~I .oe_power_up = "low";
defparam \GPIO_1[1]~I .oe_register_mode = "none";
defparam \GPIO_1[1]~I .oe_sync_reset = "none";
defparam \GPIO_1[1]~I .open_drain_output = "true";
defparam \GPIO_1[1]~I .operation_mode = "bidir";
defparam \GPIO_1[1]~I .output_async_reset = "none";
defparam \GPIO_1[1]~I .output_power_up = "low";
defparam \GPIO_1[1]~I .output_register_mode = "none";
defparam \GPIO_1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[2]));
// synopsys translate_off
defparam \GPIO_1[2]~I .input_async_reset = "none";
defparam \GPIO_1[2]~I .input_power_up = "low";
defparam \GPIO_1[2]~I .input_register_mode = "none";
defparam \GPIO_1[2]~I .input_sync_reset = "none";
defparam \GPIO_1[2]~I .oe_async_reset = "none";
defparam \GPIO_1[2]~I .oe_power_up = "low";
defparam \GPIO_1[2]~I .oe_register_mode = "none";
defparam \GPIO_1[2]~I .oe_sync_reset = "none";
defparam \GPIO_1[2]~I .open_drain_output = "true";
defparam \GPIO_1[2]~I .operation_mode = "bidir";
defparam \GPIO_1[2]~I .output_async_reset = "none";
defparam \GPIO_1[2]~I .output_power_up = "low";
defparam \GPIO_1[2]~I .output_register_mode = "none";
defparam \GPIO_1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[3]));
// synopsys translate_off
defparam \GPIO_1[3]~I .input_async_reset = "none";
defparam \GPIO_1[3]~I .input_power_up = "low";
defparam \GPIO_1[3]~I .input_register_mode = "none";
defparam \GPIO_1[3]~I .input_sync_reset = "none";
defparam \GPIO_1[3]~I .oe_async_reset = "none";
defparam \GPIO_1[3]~I .oe_power_up = "low";
defparam \GPIO_1[3]~I .oe_register_mode = "none";
defparam \GPIO_1[3]~I .oe_sync_reset = "none";
defparam \GPIO_1[3]~I .open_drain_output = "true";
defparam \GPIO_1[3]~I .operation_mode = "bidir";
defparam \GPIO_1[3]~I .output_async_reset = "none";
defparam \GPIO_1[3]~I .output_power_up = "low";
defparam \GPIO_1[3]~I .output_register_mode = "none";
defparam \GPIO_1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M19,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[4]));
// synopsys translate_off
defparam \GPIO_1[4]~I .input_async_reset = "none";
defparam \GPIO_1[4]~I .input_power_up = "low";
defparam \GPIO_1[4]~I .input_register_mode = "none";
defparam \GPIO_1[4]~I .input_sync_reset = "none";
defparam \GPIO_1[4]~I .oe_async_reset = "none";
defparam \GPIO_1[4]~I .oe_power_up = "low";
defparam \GPIO_1[4]~I .oe_register_mode = "none";
defparam \GPIO_1[4]~I .oe_sync_reset = "none";
defparam \GPIO_1[4]~I .open_drain_output = "true";
defparam \GPIO_1[4]~I .operation_mode = "bidir";
defparam \GPIO_1[4]~I .output_async_reset = "none";
defparam \GPIO_1[4]~I .output_power_up = "low";
defparam \GPIO_1[4]~I .output_register_mode = "none";
defparam \GPIO_1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[5]));
// synopsys translate_off
defparam \GPIO_1[5]~I .input_async_reset = "none";
defparam \GPIO_1[5]~I .input_power_up = "low";
defparam \GPIO_1[5]~I .input_register_mode = "none";
defparam \GPIO_1[5]~I .input_sync_reset = "none";
defparam \GPIO_1[5]~I .oe_async_reset = "none";
defparam \GPIO_1[5]~I .oe_power_up = "low";
defparam \GPIO_1[5]~I .oe_register_mode = "none";
defparam \GPIO_1[5]~I .oe_sync_reset = "none";
defparam \GPIO_1[5]~I .open_drain_output = "true";
defparam \GPIO_1[5]~I .operation_mode = "bidir";
defparam \GPIO_1[5]~I .output_async_reset = "none";
defparam \GPIO_1[5]~I .output_power_up = "low";
defparam \GPIO_1[5]~I .output_register_mode = "none";
defparam \GPIO_1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[6]));
// synopsys translate_off
defparam \GPIO_1[6]~I .input_async_reset = "none";
defparam \GPIO_1[6]~I .input_power_up = "low";
defparam \GPIO_1[6]~I .input_register_mode = "none";
defparam \GPIO_1[6]~I .input_sync_reset = "none";
defparam \GPIO_1[6]~I .oe_async_reset = "none";
defparam \GPIO_1[6]~I .oe_power_up = "low";
defparam \GPIO_1[6]~I .oe_register_mode = "none";
defparam \GPIO_1[6]~I .oe_sync_reset = "none";
defparam \GPIO_1[6]~I .open_drain_output = "true";
defparam \GPIO_1[6]~I .operation_mode = "bidir";
defparam \GPIO_1[6]~I .output_async_reset = "none";
defparam \GPIO_1[6]~I .output_power_up = "low";
defparam \GPIO_1[6]~I .output_register_mode = "none";
defparam \GPIO_1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[7]));
// synopsys translate_off
defparam \GPIO_1[7]~I .input_async_reset = "none";
defparam \GPIO_1[7]~I .input_power_up = "low";
defparam \GPIO_1[7]~I .input_register_mode = "none";
defparam \GPIO_1[7]~I .input_sync_reset = "none";
defparam \GPIO_1[7]~I .oe_async_reset = "none";
defparam \GPIO_1[7]~I .oe_power_up = "low";
defparam \GPIO_1[7]~I .oe_register_mode = "none";
defparam \GPIO_1[7]~I .oe_sync_reset = "none";
defparam \GPIO_1[7]~I .open_drain_output = "true";
defparam \GPIO_1[7]~I .operation_mode = "bidir";
defparam \GPIO_1[7]~I .output_async_reset = "none";
defparam \GPIO_1[7]~I .output_power_up = "low";
defparam \GPIO_1[7]~I .output_register_mode = "none";
defparam \GPIO_1[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[8]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[8]));
// synopsys translate_off
defparam \GPIO_1[8]~I .input_async_reset = "none";
defparam \GPIO_1[8]~I .input_power_up = "low";
defparam \GPIO_1[8]~I .input_register_mode = "none";
defparam \GPIO_1[8]~I .input_sync_reset = "none";
defparam \GPIO_1[8]~I .oe_async_reset = "none";
defparam \GPIO_1[8]~I .oe_power_up = "low";
defparam \GPIO_1[8]~I .oe_register_mode = "none";
defparam \GPIO_1[8]~I .oe_sync_reset = "none";
defparam \GPIO_1[8]~I .open_drain_output = "true";
defparam \GPIO_1[8]~I .operation_mode = "bidir";
defparam \GPIO_1[8]~I .output_async_reset = "none";
defparam \GPIO_1[8]~I .output_power_up = "low";
defparam \GPIO_1[8]~I .output_register_mode = "none";
defparam \GPIO_1[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[9]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[9]));
// synopsys translate_off
defparam \GPIO_1[9]~I .input_async_reset = "none";
defparam \GPIO_1[9]~I .input_power_up = "low";
defparam \GPIO_1[9]~I .input_register_mode = "none";
defparam \GPIO_1[9]~I .input_sync_reset = "none";
defparam \GPIO_1[9]~I .oe_async_reset = "none";
defparam \GPIO_1[9]~I .oe_power_up = "low";
defparam \GPIO_1[9]~I .oe_register_mode = "none";
defparam \GPIO_1[9]~I .oe_sync_reset = "none";
defparam \GPIO_1[9]~I .open_drain_output = "true";
defparam \GPIO_1[9]~I .operation_mode = "bidir";
defparam \GPIO_1[9]~I .output_async_reset = "none";
defparam \GPIO_1[9]~I .output_power_up = "low";
defparam \GPIO_1[9]~I .output_register_mode = "none";
defparam \GPIO_1[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[10]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[10]));
// synopsys translate_off
defparam \GPIO_1[10]~I .input_async_reset = "none";
defparam \GPIO_1[10]~I .input_power_up = "low";
defparam \GPIO_1[10]~I .input_register_mode = "none";
defparam \GPIO_1[10]~I .input_sync_reset = "none";
defparam \GPIO_1[10]~I .oe_async_reset = "none";
defparam \GPIO_1[10]~I .oe_power_up = "low";
defparam \GPIO_1[10]~I .oe_register_mode = "none";
defparam \GPIO_1[10]~I .oe_sync_reset = "none";
defparam \GPIO_1[10]~I .open_drain_output = "true";
defparam \GPIO_1[10]~I .operation_mode = "bidir";
defparam \GPIO_1[10]~I .output_async_reset = "none";
defparam \GPIO_1[10]~I .output_power_up = "low";
defparam \GPIO_1[10]~I .output_register_mode = "none";
defparam \GPIO_1[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[11]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[11]));
// synopsys translate_off
defparam \GPIO_1[11]~I .input_async_reset = "none";
defparam \GPIO_1[11]~I .input_power_up = "low";
defparam \GPIO_1[11]~I .input_register_mode = "none";
defparam \GPIO_1[11]~I .input_sync_reset = "none";
defparam \GPIO_1[11]~I .oe_async_reset = "none";
defparam \GPIO_1[11]~I .oe_power_up = "low";
defparam \GPIO_1[11]~I .oe_register_mode = "none";
defparam \GPIO_1[11]~I .oe_sync_reset = "none";
defparam \GPIO_1[11]~I .open_drain_output = "true";
defparam \GPIO_1[11]~I .operation_mode = "bidir";
defparam \GPIO_1[11]~I .output_async_reset = "none";
defparam \GPIO_1[11]~I .output_power_up = "low";
defparam \GPIO_1[11]~I .output_register_mode = "none";
defparam \GPIO_1[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[12]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[12]));
// synopsys translate_off
defparam \GPIO_1[12]~I .input_async_reset = "none";
defparam \GPIO_1[12]~I .input_power_up = "low";
defparam \GPIO_1[12]~I .input_register_mode = "none";
defparam \GPIO_1[12]~I .input_sync_reset = "none";
defparam \GPIO_1[12]~I .oe_async_reset = "none";
defparam \GPIO_1[12]~I .oe_power_up = "low";
defparam \GPIO_1[12]~I .oe_register_mode = "none";
defparam \GPIO_1[12]~I .oe_sync_reset = "none";
defparam \GPIO_1[12]~I .open_drain_output = "true";
defparam \GPIO_1[12]~I .operation_mode = "bidir";
defparam \GPIO_1[12]~I .output_async_reset = "none";
defparam \GPIO_1[12]~I .output_power_up = "low";
defparam \GPIO_1[12]~I .output_register_mode = "none";
defparam \GPIO_1[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[13]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[13]));
// synopsys translate_off
defparam \GPIO_1[13]~I .input_async_reset = "none";
defparam \GPIO_1[13]~I .input_power_up = "low";
defparam \GPIO_1[13]~I .input_register_mode = "none";
defparam \GPIO_1[13]~I .input_sync_reset = "none";
defparam \GPIO_1[13]~I .oe_async_reset = "none";
defparam \GPIO_1[13]~I .oe_power_up = "low";
defparam \GPIO_1[13]~I .oe_register_mode = "none";
defparam \GPIO_1[13]~I .oe_sync_reset = "none";
defparam \GPIO_1[13]~I .open_drain_output = "true";
defparam \GPIO_1[13]~I .operation_mode = "bidir";
defparam \GPIO_1[13]~I .output_async_reset = "none";
defparam \GPIO_1[13]~I .output_power_up = "low";
defparam \GPIO_1[13]~I .output_register_mode = "none";
defparam \GPIO_1[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[14]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[14]));
// synopsys translate_off
defparam \GPIO_1[14]~I .input_async_reset = "none";
defparam \GPIO_1[14]~I .input_power_up = "low";
defparam \GPIO_1[14]~I .input_register_mode = "none";
defparam \GPIO_1[14]~I .input_sync_reset = "none";
defparam \GPIO_1[14]~I .oe_async_reset = "none";
defparam \GPIO_1[14]~I .oe_power_up = "low";
defparam \GPIO_1[14]~I .oe_register_mode = "none";
defparam \GPIO_1[14]~I .oe_sync_reset = "none";
defparam \GPIO_1[14]~I .open_drain_output = "true";
defparam \GPIO_1[14]~I .operation_mode = "bidir";
defparam \GPIO_1[14]~I .output_async_reset = "none";
defparam \GPIO_1[14]~I .output_power_up = "low";
defparam \GPIO_1[14]~I .output_register_mode = "none";
defparam \GPIO_1[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[15]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[15]));
// synopsys translate_off
defparam \GPIO_1[15]~I .input_async_reset = "none";
defparam \GPIO_1[15]~I .input_power_up = "low";
defparam \GPIO_1[15]~I .input_register_mode = "none";
defparam \GPIO_1[15]~I .input_sync_reset = "none";
defparam \GPIO_1[15]~I .oe_async_reset = "none";
defparam \GPIO_1[15]~I .oe_power_up = "low";
defparam \GPIO_1[15]~I .oe_register_mode = "none";
defparam \GPIO_1[15]~I .oe_sync_reset = "none";
defparam \GPIO_1[15]~I .open_drain_output = "true";
defparam \GPIO_1[15]~I .operation_mode = "bidir";
defparam \GPIO_1[15]~I .output_async_reset = "none";
defparam \GPIO_1[15]~I .output_power_up = "low";
defparam \GPIO_1[15]~I .output_register_mode = "none";
defparam \GPIO_1[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[16]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[16]));
// synopsys translate_off
defparam \GPIO_1[16]~I .input_async_reset = "none";
defparam \GPIO_1[16]~I .input_power_up = "low";
defparam \GPIO_1[16]~I .input_register_mode = "none";
defparam \GPIO_1[16]~I .input_sync_reset = "none";
defparam \GPIO_1[16]~I .oe_async_reset = "none";
defparam \GPIO_1[16]~I .oe_power_up = "low";
defparam \GPIO_1[16]~I .oe_register_mode = "none";
defparam \GPIO_1[16]~I .oe_sync_reset = "none";
defparam \GPIO_1[16]~I .open_drain_output = "true";
defparam \GPIO_1[16]~I .operation_mode = "bidir";
defparam \GPIO_1[16]~I .output_async_reset = "none";
defparam \GPIO_1[16]~I .output_power_up = "low";
defparam \GPIO_1[16]~I .output_register_mode = "none";
defparam \GPIO_1[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[17]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[17]));
// synopsys translate_off
defparam \GPIO_1[17]~I .input_async_reset = "none";
defparam \GPIO_1[17]~I .input_power_up = "low";
defparam \GPIO_1[17]~I .input_register_mode = "none";
defparam \GPIO_1[17]~I .input_sync_reset = "none";
defparam \GPIO_1[17]~I .oe_async_reset = "none";
defparam \GPIO_1[17]~I .oe_power_up = "low";
defparam \GPIO_1[17]~I .oe_register_mode = "none";
defparam \GPIO_1[17]~I .oe_sync_reset = "none";
defparam \GPIO_1[17]~I .open_drain_output = "true";
defparam \GPIO_1[17]~I .operation_mode = "bidir";
defparam \GPIO_1[17]~I .output_async_reset = "none";
defparam \GPIO_1[17]~I .output_power_up = "low";
defparam \GPIO_1[17]~I .output_register_mode = "none";
defparam \GPIO_1[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[18]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[18]));
// synopsys translate_off
defparam \GPIO_1[18]~I .input_async_reset = "none";
defparam \GPIO_1[18]~I .input_power_up = "low";
defparam \GPIO_1[18]~I .input_register_mode = "none";
defparam \GPIO_1[18]~I .input_sync_reset = "none";
defparam \GPIO_1[18]~I .oe_async_reset = "none";
defparam \GPIO_1[18]~I .oe_power_up = "low";
defparam \GPIO_1[18]~I .oe_register_mode = "none";
defparam \GPIO_1[18]~I .oe_sync_reset = "none";
defparam \GPIO_1[18]~I .open_drain_output = "true";
defparam \GPIO_1[18]~I .operation_mode = "bidir";
defparam \GPIO_1[18]~I .output_async_reset = "none";
defparam \GPIO_1[18]~I .output_power_up = "low";
defparam \GPIO_1[18]~I .output_register_mode = "none";
defparam \GPIO_1[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[19]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[19]));
// synopsys translate_off
defparam \GPIO_1[19]~I .input_async_reset = "none";
defparam \GPIO_1[19]~I .input_power_up = "low";
defparam \GPIO_1[19]~I .input_register_mode = "none";
defparam \GPIO_1[19]~I .input_sync_reset = "none";
defparam \GPIO_1[19]~I .oe_async_reset = "none";
defparam \GPIO_1[19]~I .oe_power_up = "low";
defparam \GPIO_1[19]~I .oe_register_mode = "none";
defparam \GPIO_1[19]~I .oe_sync_reset = "none";
defparam \GPIO_1[19]~I .open_drain_output = "true";
defparam \GPIO_1[19]~I .operation_mode = "bidir";
defparam \GPIO_1[19]~I .output_async_reset = "none";
defparam \GPIO_1[19]~I .output_power_up = "low";
defparam \GPIO_1[19]~I .output_register_mode = "none";
defparam \GPIO_1[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[20]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[20]));
// synopsys translate_off
defparam \GPIO_1[20]~I .input_async_reset = "none";
defparam \GPIO_1[20]~I .input_power_up = "low";
defparam \GPIO_1[20]~I .input_register_mode = "none";
defparam \GPIO_1[20]~I .input_sync_reset = "none";
defparam \GPIO_1[20]~I .oe_async_reset = "none";
defparam \GPIO_1[20]~I .oe_power_up = "low";
defparam \GPIO_1[20]~I .oe_register_mode = "none";
defparam \GPIO_1[20]~I .oe_sync_reset = "none";
defparam \GPIO_1[20]~I .open_drain_output = "true";
defparam \GPIO_1[20]~I .operation_mode = "bidir";
defparam \GPIO_1[20]~I .output_async_reset = "none";
defparam \GPIO_1[20]~I .output_power_up = "low";
defparam \GPIO_1[20]~I .output_register_mode = "none";
defparam \GPIO_1[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[21]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[21]));
// synopsys translate_off
defparam \GPIO_1[21]~I .input_async_reset = "none";
defparam \GPIO_1[21]~I .input_power_up = "low";
defparam \GPIO_1[21]~I .input_register_mode = "none";
defparam \GPIO_1[21]~I .input_sync_reset = "none";
defparam \GPIO_1[21]~I .oe_async_reset = "none";
defparam \GPIO_1[21]~I .oe_power_up = "low";
defparam \GPIO_1[21]~I .oe_register_mode = "none";
defparam \GPIO_1[21]~I .oe_sync_reset = "none";
defparam \GPIO_1[21]~I .open_drain_output = "true";
defparam \GPIO_1[21]~I .operation_mode = "bidir";
defparam \GPIO_1[21]~I .output_async_reset = "none";
defparam \GPIO_1[21]~I .output_power_up = "low";
defparam \GPIO_1[21]~I .output_register_mode = "none";
defparam \GPIO_1[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[22]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[22]));
// synopsys translate_off
defparam \GPIO_1[22]~I .input_async_reset = "none";
defparam \GPIO_1[22]~I .input_power_up = "low";
defparam \GPIO_1[22]~I .input_register_mode = "none";
defparam \GPIO_1[22]~I .input_sync_reset = "none";
defparam \GPIO_1[22]~I .oe_async_reset = "none";
defparam \GPIO_1[22]~I .oe_power_up = "low";
defparam \GPIO_1[22]~I .oe_register_mode = "none";
defparam \GPIO_1[22]~I .oe_sync_reset = "none";
defparam \GPIO_1[22]~I .open_drain_output = "true";
defparam \GPIO_1[22]~I .operation_mode = "bidir";
defparam \GPIO_1[22]~I .output_async_reset = "none";
defparam \GPIO_1[22]~I .output_power_up = "low";
defparam \GPIO_1[22]~I .output_register_mode = "none";
defparam \GPIO_1[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[23]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[23]));
// synopsys translate_off
defparam \GPIO_1[23]~I .input_async_reset = "none";
defparam \GPIO_1[23]~I .input_power_up = "low";
defparam \GPIO_1[23]~I .input_register_mode = "none";
defparam \GPIO_1[23]~I .input_sync_reset = "none";
defparam \GPIO_1[23]~I .oe_async_reset = "none";
defparam \GPIO_1[23]~I .oe_power_up = "low";
defparam \GPIO_1[23]~I .oe_register_mode = "none";
defparam \GPIO_1[23]~I .oe_sync_reset = "none";
defparam \GPIO_1[23]~I .open_drain_output = "true";
defparam \GPIO_1[23]~I .operation_mode = "bidir";
defparam \GPIO_1[23]~I .output_async_reset = "none";
defparam \GPIO_1[23]~I .output_power_up = "low";
defparam \GPIO_1[23]~I .output_register_mode = "none";
defparam \GPIO_1[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[24]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[24]));
// synopsys translate_off
defparam \GPIO_1[24]~I .input_async_reset = "none";
defparam \GPIO_1[24]~I .input_power_up = "low";
defparam \GPIO_1[24]~I .input_register_mode = "none";
defparam \GPIO_1[24]~I .input_sync_reset = "none";
defparam \GPIO_1[24]~I .oe_async_reset = "none";
defparam \GPIO_1[24]~I .oe_power_up = "low";
defparam \GPIO_1[24]~I .oe_register_mode = "none";
defparam \GPIO_1[24]~I .oe_sync_reset = "none";
defparam \GPIO_1[24]~I .open_drain_output = "true";
defparam \GPIO_1[24]~I .operation_mode = "bidir";
defparam \GPIO_1[24]~I .output_async_reset = "none";
defparam \GPIO_1[24]~I .output_power_up = "low";
defparam \GPIO_1[24]~I .output_register_mode = "none";
defparam \GPIO_1[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[25]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[25]));
// synopsys translate_off
defparam \GPIO_1[25]~I .input_async_reset = "none";
defparam \GPIO_1[25]~I .input_power_up = "low";
defparam \GPIO_1[25]~I .input_register_mode = "none";
defparam \GPIO_1[25]~I .input_sync_reset = "none";
defparam \GPIO_1[25]~I .oe_async_reset = "none";
defparam \GPIO_1[25]~I .oe_power_up = "low";
defparam \GPIO_1[25]~I .oe_register_mode = "none";
defparam \GPIO_1[25]~I .oe_sync_reset = "none";
defparam \GPIO_1[25]~I .open_drain_output = "true";
defparam \GPIO_1[25]~I .operation_mode = "bidir";
defparam \GPIO_1[25]~I .output_async_reset = "none";
defparam \GPIO_1[25]~I .output_power_up = "low";
defparam \GPIO_1[25]~I .output_register_mode = "none";
defparam \GPIO_1[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[26]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[26]));
// synopsys translate_off
defparam \GPIO_1[26]~I .input_async_reset = "none";
defparam \GPIO_1[26]~I .input_power_up = "low";
defparam \GPIO_1[26]~I .input_register_mode = "none";
defparam \GPIO_1[26]~I .input_sync_reset = "none";
defparam \GPIO_1[26]~I .oe_async_reset = "none";
defparam \GPIO_1[26]~I .oe_power_up = "low";
defparam \GPIO_1[26]~I .oe_register_mode = "none";
defparam \GPIO_1[26]~I .oe_sync_reset = "none";
defparam \GPIO_1[26]~I .open_drain_output = "true";
defparam \GPIO_1[26]~I .operation_mode = "bidir";
defparam \GPIO_1[26]~I .output_async_reset = "none";
defparam \GPIO_1[26]~I .output_power_up = "low";
defparam \GPIO_1[26]~I .output_register_mode = "none";
defparam \GPIO_1[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[27]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[27]));
// synopsys translate_off
defparam \GPIO_1[27]~I .input_async_reset = "none";
defparam \GPIO_1[27]~I .input_power_up = "low";
defparam \GPIO_1[27]~I .input_register_mode = "none";
defparam \GPIO_1[27]~I .input_sync_reset = "none";
defparam \GPIO_1[27]~I .oe_async_reset = "none";
defparam \GPIO_1[27]~I .oe_power_up = "low";
defparam \GPIO_1[27]~I .oe_register_mode = "none";
defparam \GPIO_1[27]~I .oe_sync_reset = "none";
defparam \GPIO_1[27]~I .open_drain_output = "true";
defparam \GPIO_1[27]~I .operation_mode = "bidir";
defparam \GPIO_1[27]~I .output_async_reset = "none";
defparam \GPIO_1[27]~I .output_power_up = "low";
defparam \GPIO_1[27]~I .output_register_mode = "none";
defparam \GPIO_1[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[28]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[28]));
// synopsys translate_off
defparam \GPIO_1[28]~I .input_async_reset = "none";
defparam \GPIO_1[28]~I .input_power_up = "low";
defparam \GPIO_1[28]~I .input_register_mode = "none";
defparam \GPIO_1[28]~I .input_sync_reset = "none";
defparam \GPIO_1[28]~I .oe_async_reset = "none";
defparam \GPIO_1[28]~I .oe_power_up = "low";
defparam \GPIO_1[28]~I .oe_register_mode = "none";
defparam \GPIO_1[28]~I .oe_sync_reset = "none";
defparam \GPIO_1[28]~I .open_drain_output = "true";
defparam \GPIO_1[28]~I .operation_mode = "bidir";
defparam \GPIO_1[28]~I .output_async_reset = "none";
defparam \GPIO_1[28]~I .output_power_up = "low";
defparam \GPIO_1[28]~I .output_register_mode = "none";
defparam \GPIO_1[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[29]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[29]));
// synopsys translate_off
defparam \GPIO_1[29]~I .input_async_reset = "none";
defparam \GPIO_1[29]~I .input_power_up = "low";
defparam \GPIO_1[29]~I .input_register_mode = "none";
defparam \GPIO_1[29]~I .input_sync_reset = "none";
defparam \GPIO_1[29]~I .oe_async_reset = "none";
defparam \GPIO_1[29]~I .oe_power_up = "low";
defparam \GPIO_1[29]~I .oe_register_mode = "none";
defparam \GPIO_1[29]~I .oe_sync_reset = "none";
defparam \GPIO_1[29]~I .open_drain_output = "true";
defparam \GPIO_1[29]~I .operation_mode = "bidir";
defparam \GPIO_1[29]~I .output_async_reset = "none";
defparam \GPIO_1[29]~I .output_power_up = "low";
defparam \GPIO_1[29]~I .output_register_mode = "none";
defparam \GPIO_1[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[30]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[30]));
// synopsys translate_off
defparam \GPIO_1[30]~I .input_async_reset = "none";
defparam \GPIO_1[30]~I .input_power_up = "low";
defparam \GPIO_1[30]~I .input_register_mode = "none";
defparam \GPIO_1[30]~I .input_sync_reset = "none";
defparam \GPIO_1[30]~I .oe_async_reset = "none";
defparam \GPIO_1[30]~I .oe_power_up = "low";
defparam \GPIO_1[30]~I .oe_register_mode = "none";
defparam \GPIO_1[30]~I .oe_sync_reset = "none";
defparam \GPIO_1[30]~I .open_drain_output = "true";
defparam \GPIO_1[30]~I .operation_mode = "bidir";
defparam \GPIO_1[30]~I .output_async_reset = "none";
defparam \GPIO_1[30]~I .output_power_up = "low";
defparam \GPIO_1[30]~I .output_register_mode = "none";
defparam \GPIO_1[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[31]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[31]));
// synopsys translate_off
defparam \GPIO_1[31]~I .input_async_reset = "none";
defparam \GPIO_1[31]~I .input_power_up = "low";
defparam \GPIO_1[31]~I .input_register_mode = "none";
defparam \GPIO_1[31]~I .input_sync_reset = "none";
defparam \GPIO_1[31]~I .oe_async_reset = "none";
defparam \GPIO_1[31]~I .oe_power_up = "low";
defparam \GPIO_1[31]~I .oe_register_mode = "none";
defparam \GPIO_1[31]~I .oe_sync_reset = "none";
defparam \GPIO_1[31]~I .open_drain_output = "true";
defparam \GPIO_1[31]~I .operation_mode = "bidir";
defparam \GPIO_1[31]~I .output_async_reset = "none";
defparam \GPIO_1[31]~I .output_power_up = "low";
defparam \GPIO_1[31]~I .output_register_mode = "none";
defparam \GPIO_1[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[32]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[32]));
// synopsys translate_off
defparam \GPIO_1[32]~I .input_async_reset = "none";
defparam \GPIO_1[32]~I .input_power_up = "low";
defparam \GPIO_1[32]~I .input_register_mode = "none";
defparam \GPIO_1[32]~I .input_sync_reset = "none";
defparam \GPIO_1[32]~I .oe_async_reset = "none";
defparam \GPIO_1[32]~I .oe_power_up = "low";
defparam \GPIO_1[32]~I .oe_register_mode = "none";
defparam \GPIO_1[32]~I .oe_sync_reset = "none";
defparam \GPIO_1[32]~I .open_drain_output = "true";
defparam \GPIO_1[32]~I .operation_mode = "bidir";
defparam \GPIO_1[32]~I .output_async_reset = "none";
defparam \GPIO_1[32]~I .output_power_up = "low";
defparam \GPIO_1[32]~I .output_register_mode = "none";
defparam \GPIO_1[32]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[33]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[33]));
// synopsys translate_off
defparam \GPIO_1[33]~I .input_async_reset = "none";
defparam \GPIO_1[33]~I .input_power_up = "low";
defparam \GPIO_1[33]~I .input_register_mode = "none";
defparam \GPIO_1[33]~I .input_sync_reset = "none";
defparam \GPIO_1[33]~I .oe_async_reset = "none";
defparam \GPIO_1[33]~I .oe_power_up = "low";
defparam \GPIO_1[33]~I .oe_register_mode = "none";
defparam \GPIO_1[33]~I .oe_sync_reset = "none";
defparam \GPIO_1[33]~I .open_drain_output = "true";
defparam \GPIO_1[33]~I .operation_mode = "bidir";
defparam \GPIO_1[33]~I .output_async_reset = "none";
defparam \GPIO_1[33]~I .output_power_up = "low";
defparam \GPIO_1[33]~I .output_register_mode = "none";
defparam \GPIO_1[33]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[34]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[34]));
// synopsys translate_off
defparam \GPIO_1[34]~I .input_async_reset = "none";
defparam \GPIO_1[34]~I .input_power_up = "low";
defparam \GPIO_1[34]~I .input_register_mode = "none";
defparam \GPIO_1[34]~I .input_sync_reset = "none";
defparam \GPIO_1[34]~I .oe_async_reset = "none";
defparam \GPIO_1[34]~I .oe_power_up = "low";
defparam \GPIO_1[34]~I .oe_register_mode = "none";
defparam \GPIO_1[34]~I .oe_sync_reset = "none";
defparam \GPIO_1[34]~I .open_drain_output = "true";
defparam \GPIO_1[34]~I .operation_mode = "bidir";
defparam \GPIO_1[34]~I .output_async_reset = "none";
defparam \GPIO_1[34]~I .output_power_up = "low";
defparam \GPIO_1[34]~I .output_register_mode = "none";
defparam \GPIO_1[34]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \GPIO_1[35]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(GPIO_1[35]));
// synopsys translate_off
defparam \GPIO_1[35]~I .input_async_reset = "none";
defparam \GPIO_1[35]~I .input_power_up = "low";
defparam \GPIO_1[35]~I .input_register_mode = "none";
defparam \GPIO_1[35]~I .input_sync_reset = "none";
defparam \GPIO_1[35]~I .oe_async_reset = "none";
defparam \GPIO_1[35]~I .oe_power_up = "low";
defparam \GPIO_1[35]~I .oe_register_mode = "none";
defparam \GPIO_1[35]~I .oe_sync_reset = "none";
defparam \GPIO_1[35]~I .open_drain_output = "true";
defparam \GPIO_1[35]~I .operation_mode = "bidir";
defparam \GPIO_1[35]~I .output_async_reset = "none";
defparam \GPIO_1[35]~I .output_power_up = "low";
defparam \GPIO_1[35]~I .output_register_mode = "none";
defparam \GPIO_1[35]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \EXT_CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(EXT_CLOCK));
// synopsys translate_off
defparam \EXT_CLOCK~I .input_async_reset = "none";
defparam \EXT_CLOCK~I .input_power_up = "low";
defparam \EXT_CLOCK~I .input_register_mode = "none";
defparam \EXT_CLOCK~I .input_sync_reset = "none";
defparam \EXT_CLOCK~I .oe_async_reset = "none";
defparam \EXT_CLOCK~I .oe_power_up = "low";
defparam \EXT_CLOCK~I .oe_register_mode = "none";
defparam \EXT_CLOCK~I .oe_sync_reset = "none";
defparam \EXT_CLOCK~I .operation_mode = "input";
defparam \EXT_CLOCK~I .output_async_reset = "none";
defparam \EXT_CLOCK~I .output_power_up = "low";
defparam \EXT_CLOCK~I .output_register_mode = "none";
defparam \EXT_CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N23,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \KEY[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[1]));
// synopsys translate_off
defparam \KEY[1]~I .input_async_reset = "none";
defparam \KEY[1]~I .input_power_up = "low";
defparam \KEY[1]~I .input_register_mode = "none";
defparam \KEY[1]~I .input_sync_reset = "none";
defparam \KEY[1]~I .oe_async_reset = "none";
defparam \KEY[1]~I .oe_power_up = "low";
defparam \KEY[1]~I .oe_register_mode = "none";
defparam \KEY[1]~I .oe_sync_reset = "none";
defparam \KEY[1]~I .operation_mode = "input";
defparam \KEY[1]~I .output_async_reset = "none";
defparam \KEY[1]~I .output_power_up = "low";
defparam \KEY[1]~I .output_register_mode = "none";
defparam \KEY[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P23,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \KEY[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[2]));
// synopsys translate_off
defparam \KEY[2]~I .input_async_reset = "none";
defparam \KEY[2]~I .input_power_up = "low";
defparam \KEY[2]~I .input_register_mode = "none";
defparam \KEY[2]~I .input_sync_reset = "none";
defparam \KEY[2]~I .oe_async_reset = "none";
defparam \KEY[2]~I .oe_power_up = "low";
defparam \KEY[2]~I .oe_register_mode = "none";
defparam \KEY[2]~I .oe_sync_reset = "none";
defparam \KEY[2]~I .operation_mode = "input";
defparam \KEY[2]~I .output_async_reset = "none";
defparam \KEY[2]~I .output_power_up = "low";
defparam \KEY[2]~I .output_register_mode = "none";
defparam \KEY[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \KEY[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(KEY[3]));
// synopsys translate_off
defparam \KEY[3]~I .input_async_reset = "none";
defparam \KEY[3]~I .input_power_up = "low";
defparam \KEY[3]~I .input_register_mode = "none";
defparam \KEY[3]~I .input_sync_reset = "none";
defparam \KEY[3]~I .oe_async_reset = "none";
defparam \KEY[3]~I .oe_power_up = "low";
defparam \KEY[3]~I .oe_register_mode = "none";
defparam \KEY[3]~I .oe_sync_reset = "none";
defparam \KEY[3]~I .operation_mode = "input";
defparam \KEY[3]~I .output_async_reset = "none";
defparam \KEY[3]~I .output_power_up = "low";
defparam \KEY[3]~I .output_register_mode = "none";
defparam \KEY[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \HEX0[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \HEX0[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \HEX0[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \HEX0[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \HEX0[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \HEX0[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \HEX0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX1[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX1[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX1[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX1[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX1[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX1[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX2[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX2[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX2[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX2[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX2[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX2[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX3[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX3[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX3[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX3[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX3[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX3[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX4[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX4[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX4[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX4[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX4[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX4[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX4[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX5[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX5[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX5[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX5[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX5[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX5[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX5[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX6[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX6[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX6[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX6[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX6[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX6[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX6[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX7[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX7[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX7[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX7[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX7[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX7[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \HEX7[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDG[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDG[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDG[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDG[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDG[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDG[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDG[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDG[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDG[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[8]));
// synopsys translate_off
defparam \LEDG[8]~I .input_async_reset = "none";
defparam \LEDG[8]~I .input_power_up = "low";
defparam \LEDG[8]~I .input_register_mode = "none";
defparam \LEDG[8]~I .input_sync_reset = "none";
defparam \LEDG[8]~I .oe_async_reset = "none";
defparam \LEDG[8]~I .oe_power_up = "low";
defparam \LEDG[8]~I .oe_register_mode = "none";
defparam \LEDG[8]~I .oe_sync_reset = "none";
defparam \LEDG[8]~I .operation_mode = "output";
defparam \LEDG[8]~I .output_async_reset = "none";
defparam \LEDG[8]~I .output_power_up = "low";
defparam \LEDG[8]~I .output_register_mode = "none";
defparam \LEDG[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[10]));
// synopsys translate_off
defparam \LEDR[10]~I .input_async_reset = "none";
defparam \LEDR[10]~I .input_power_up = "low";
defparam \LEDR[10]~I .input_register_mode = "none";
defparam \LEDR[10]~I .input_sync_reset = "none";
defparam \LEDR[10]~I .oe_async_reset = "none";
defparam \LEDR[10]~I .oe_power_up = "low";
defparam \LEDR[10]~I .oe_register_mode = "none";
defparam \LEDR[10]~I .oe_sync_reset = "none";
defparam \LEDR[10]~I .operation_mode = "output";
defparam \LEDR[10]~I .output_async_reset = "none";
defparam \LEDR[10]~I .output_power_up = "low";
defparam \LEDR[10]~I .output_register_mode = "none";
defparam \LEDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[11]));
// synopsys translate_off
defparam \LEDR[11]~I .input_async_reset = "none";
defparam \LEDR[11]~I .input_power_up = "low";
defparam \LEDR[11]~I .input_register_mode = "none";
defparam \LEDR[11]~I .input_sync_reset = "none";
defparam \LEDR[11]~I .oe_async_reset = "none";
defparam \LEDR[11]~I .oe_power_up = "low";
defparam \LEDR[11]~I .oe_register_mode = "none";
defparam \LEDR[11]~I .oe_sync_reset = "none";
defparam \LEDR[11]~I .operation_mode = "output";
defparam \LEDR[11]~I .output_async_reset = "none";
defparam \LEDR[11]~I .output_power_up = "low";
defparam \LEDR[11]~I .output_register_mode = "none";
defparam \LEDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[12]));
// synopsys translate_off
defparam \LEDR[12]~I .input_async_reset = "none";
defparam \LEDR[12]~I .input_power_up = "low";
defparam \LEDR[12]~I .input_register_mode = "none";
defparam \LEDR[12]~I .input_sync_reset = "none";
defparam \LEDR[12]~I .oe_async_reset = "none";
defparam \LEDR[12]~I .oe_power_up = "low";
defparam \LEDR[12]~I .oe_register_mode = "none";
defparam \LEDR[12]~I .oe_sync_reset = "none";
defparam \LEDR[12]~I .operation_mode = "output";
defparam \LEDR[12]~I .output_async_reset = "none";
defparam \LEDR[12]~I .output_power_up = "low";
defparam \LEDR[12]~I .output_register_mode = "none";
defparam \LEDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[13]));
// synopsys translate_off
defparam \LEDR[13]~I .input_async_reset = "none";
defparam \LEDR[13]~I .input_power_up = "low";
defparam \LEDR[13]~I .input_register_mode = "none";
defparam \LEDR[13]~I .input_sync_reset = "none";
defparam \LEDR[13]~I .oe_async_reset = "none";
defparam \LEDR[13]~I .oe_power_up = "low";
defparam \LEDR[13]~I .oe_register_mode = "none";
defparam \LEDR[13]~I .oe_sync_reset = "none";
defparam \LEDR[13]~I .operation_mode = "output";
defparam \LEDR[13]~I .output_async_reset = "none";
defparam \LEDR[13]~I .output_power_up = "low";
defparam \LEDR[13]~I .output_register_mode = "none";
defparam \LEDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[14]));
// synopsys translate_off
defparam \LEDR[14]~I .input_async_reset = "none";
defparam \LEDR[14]~I .input_power_up = "low";
defparam \LEDR[14]~I .input_register_mode = "none";
defparam \LEDR[14]~I .input_sync_reset = "none";
defparam \LEDR[14]~I .oe_async_reset = "none";
defparam \LEDR[14]~I .oe_power_up = "low";
defparam \LEDR[14]~I .oe_register_mode = "none";
defparam \LEDR[14]~I .oe_sync_reset = "none";
defparam \LEDR[14]~I .operation_mode = "output";
defparam \LEDR[14]~I .output_async_reset = "none";
defparam \LEDR[14]~I .output_power_up = "low";
defparam \LEDR[14]~I .output_register_mode = "none";
defparam \LEDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[15]));
// synopsys translate_off
defparam \LEDR[15]~I .input_async_reset = "none";
defparam \LEDR[15]~I .input_power_up = "low";
defparam \LEDR[15]~I .input_register_mode = "none";
defparam \LEDR[15]~I .input_sync_reset = "none";
defparam \LEDR[15]~I .oe_async_reset = "none";
defparam \LEDR[15]~I .oe_power_up = "low";
defparam \LEDR[15]~I .oe_register_mode = "none";
defparam \LEDR[15]~I .oe_sync_reset = "none";
defparam \LEDR[15]~I .operation_mode = "output";
defparam \LEDR[15]~I .output_async_reset = "none";
defparam \LEDR[15]~I .output_power_up = "low";
defparam \LEDR[15]~I .output_register_mode = "none";
defparam \LEDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[16]));
// synopsys translate_off
defparam \LEDR[16]~I .input_async_reset = "none";
defparam \LEDR[16]~I .input_power_up = "low";
defparam \LEDR[16]~I .input_register_mode = "none";
defparam \LEDR[16]~I .input_sync_reset = "none";
defparam \LEDR[16]~I .oe_async_reset = "none";
defparam \LEDR[16]~I .oe_power_up = "low";
defparam \LEDR[16]~I .oe_register_mode = "none";
defparam \LEDR[16]~I .oe_sync_reset = "none";
defparam \LEDR[16]~I .operation_mode = "output";
defparam \LEDR[16]~I .output_async_reset = "none";
defparam \LEDR[16]~I .output_power_up = "low";
defparam \LEDR[16]~I .output_register_mode = "none";
defparam \LEDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \LEDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[17]));
// synopsys translate_off
defparam \LEDR[17]~I .input_async_reset = "none";
defparam \LEDR[17]~I .input_power_up = "low";
defparam \LEDR[17]~I .input_register_mode = "none";
defparam \LEDR[17]~I .input_sync_reset = "none";
defparam \LEDR[17]~I .oe_async_reset = "none";
defparam \LEDR[17]~I .oe_power_up = "low";
defparam \LEDR[17]~I .oe_register_mode = "none";
defparam \LEDR[17]~I .oe_sync_reset = "none";
defparam \LEDR[17]~I .operation_mode = "output";
defparam \LEDR[17]~I .output_async_reset = "none";
defparam \LEDR[17]~I .output_power_up = "low";
defparam \LEDR[17]~I .output_register_mode = "none";
defparam \LEDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \UART_TXD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_TXD));
// synopsys translate_off
defparam \UART_TXD~I .input_async_reset = "none";
defparam \UART_TXD~I .input_power_up = "low";
defparam \UART_TXD~I .input_register_mode = "none";
defparam \UART_TXD~I .input_sync_reset = "none";
defparam \UART_TXD~I .oe_async_reset = "none";
defparam \UART_TXD~I .oe_power_up = "low";
defparam \UART_TXD~I .oe_register_mode = "none";
defparam \UART_TXD~I .oe_sync_reset = "none";
defparam \UART_TXD~I .operation_mode = "output";
defparam \UART_TXD~I .output_async_reset = "none";
defparam \UART_TXD~I .output_power_up = "low";
defparam \UART_TXD~I .output_register_mode = "none";
defparam \UART_TXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \UART_RXD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(UART_RXD));
// synopsys translate_off
defparam \UART_RXD~I .input_async_reset = "none";
defparam \UART_RXD~I .input_power_up = "low";
defparam \UART_RXD~I .input_register_mode = "none";
defparam \UART_RXD~I .input_sync_reset = "none";
defparam \UART_RXD~I .oe_async_reset = "none";
defparam \UART_RXD~I .oe_power_up = "low";
defparam \UART_RXD~I .oe_register_mode = "none";
defparam \UART_RXD~I .oe_sync_reset = "none";
defparam \UART_RXD~I .operation_mode = "input";
defparam \UART_RXD~I .output_async_reset = "none";
defparam \UART_RXD~I .output_power_up = "low";
defparam \UART_RXD~I .output_register_mode = "none";
defparam \UART_RXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \IRDA_TXD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRDA_TXD));
// synopsys translate_off
defparam \IRDA_TXD~I .input_async_reset = "none";
defparam \IRDA_TXD~I .input_power_up = "low";
defparam \IRDA_TXD~I .input_register_mode = "none";
defparam \IRDA_TXD~I .input_sync_reset = "none";
defparam \IRDA_TXD~I .oe_async_reset = "none";
defparam \IRDA_TXD~I .oe_power_up = "low";
defparam \IRDA_TXD~I .oe_register_mode = "none";
defparam \IRDA_TXD~I .oe_sync_reset = "none";
defparam \IRDA_TXD~I .operation_mode = "output";
defparam \IRDA_TXD~I .output_async_reset = "none";
defparam \IRDA_TXD~I .output_power_up = "low";
defparam \IRDA_TXD~I .output_register_mode = "none";
defparam \IRDA_TXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE25,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \IRDA_RXD~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRDA_RXD));
// synopsys translate_off
defparam \IRDA_RXD~I .input_async_reset = "none";
defparam \IRDA_RXD~I .input_power_up = "low";
defparam \IRDA_RXD~I .input_register_mode = "none";
defparam \IRDA_RXD~I .input_sync_reset = "none";
defparam \IRDA_RXD~I .oe_async_reset = "none";
defparam \IRDA_RXD~I .oe_power_up = "low";
defparam \IRDA_RXD~I .oe_register_mode = "none";
defparam \IRDA_RXD~I .oe_sync_reset = "none";
defparam \IRDA_RXD~I .operation_mode = "input";
defparam \IRDA_RXD~I .output_async_reset = "none";
defparam \IRDA_RXD~I .output_power_up = "low";
defparam \IRDA_RXD~I .output_register_mode = "none";
defparam \IRDA_RXD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[0]));
// synopsys translate_off
defparam \DRAM_ADDR[0]~I .input_async_reset = "none";
defparam \DRAM_ADDR[0]~I .input_power_up = "low";
defparam \DRAM_ADDR[0]~I .input_register_mode = "none";
defparam \DRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[0]~I .oe_power_up = "low";
defparam \DRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[0]~I .operation_mode = "output";
defparam \DRAM_ADDR[0]~I .output_async_reset = "none";
defparam \DRAM_ADDR[0]~I .output_power_up = "low";
defparam \DRAM_ADDR[0]~I .output_register_mode = "none";
defparam \DRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[1]));
// synopsys translate_off
defparam \DRAM_ADDR[1]~I .input_async_reset = "none";
defparam \DRAM_ADDR[1]~I .input_power_up = "low";
defparam \DRAM_ADDR[1]~I .input_register_mode = "none";
defparam \DRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[1]~I .oe_power_up = "low";
defparam \DRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[1]~I .operation_mode = "output";
defparam \DRAM_ADDR[1]~I .output_async_reset = "none";
defparam \DRAM_ADDR[1]~I .output_power_up = "low";
defparam \DRAM_ADDR[1]~I .output_register_mode = "none";
defparam \DRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[2]));
// synopsys translate_off
defparam \DRAM_ADDR[2]~I .input_async_reset = "none";
defparam \DRAM_ADDR[2]~I .input_power_up = "low";
defparam \DRAM_ADDR[2]~I .input_register_mode = "none";
defparam \DRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[2]~I .oe_power_up = "low";
defparam \DRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[2]~I .operation_mode = "output";
defparam \DRAM_ADDR[2]~I .output_async_reset = "none";
defparam \DRAM_ADDR[2]~I .output_power_up = "low";
defparam \DRAM_ADDR[2]~I .output_register_mode = "none";
defparam \DRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[3]));
// synopsys translate_off
defparam \DRAM_ADDR[3]~I .input_async_reset = "none";
defparam \DRAM_ADDR[3]~I .input_power_up = "low";
defparam \DRAM_ADDR[3]~I .input_register_mode = "none";
defparam \DRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[3]~I .oe_power_up = "low";
defparam \DRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[3]~I .operation_mode = "output";
defparam \DRAM_ADDR[3]~I .output_async_reset = "none";
defparam \DRAM_ADDR[3]~I .output_power_up = "low";
defparam \DRAM_ADDR[3]~I .output_register_mode = "none";
defparam \DRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[4]));
// synopsys translate_off
defparam \DRAM_ADDR[4]~I .input_async_reset = "none";
defparam \DRAM_ADDR[4]~I .input_power_up = "low";
defparam \DRAM_ADDR[4]~I .input_register_mode = "none";
defparam \DRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[4]~I .oe_power_up = "low";
defparam \DRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[4]~I .operation_mode = "output";
defparam \DRAM_ADDR[4]~I .output_async_reset = "none";
defparam \DRAM_ADDR[4]~I .output_power_up = "low";
defparam \DRAM_ADDR[4]~I .output_register_mode = "none";
defparam \DRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[5]));
// synopsys translate_off
defparam \DRAM_ADDR[5]~I .input_async_reset = "none";
defparam \DRAM_ADDR[5]~I .input_power_up = "low";
defparam \DRAM_ADDR[5]~I .input_register_mode = "none";
defparam \DRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[5]~I .oe_power_up = "low";
defparam \DRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[5]~I .operation_mode = "output";
defparam \DRAM_ADDR[5]~I .output_async_reset = "none";
defparam \DRAM_ADDR[5]~I .output_power_up = "low";
defparam \DRAM_ADDR[5]~I .output_register_mode = "none";
defparam \DRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[6]));
// synopsys translate_off
defparam \DRAM_ADDR[6]~I .input_async_reset = "none";
defparam \DRAM_ADDR[6]~I .input_power_up = "low";
defparam \DRAM_ADDR[6]~I .input_register_mode = "none";
defparam \DRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[6]~I .oe_power_up = "low";
defparam \DRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[6]~I .operation_mode = "output";
defparam \DRAM_ADDR[6]~I .output_async_reset = "none";
defparam \DRAM_ADDR[6]~I .output_power_up = "low";
defparam \DRAM_ADDR[6]~I .output_register_mode = "none";
defparam \DRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[7]));
// synopsys translate_off
defparam \DRAM_ADDR[7]~I .input_async_reset = "none";
defparam \DRAM_ADDR[7]~I .input_power_up = "low";
defparam \DRAM_ADDR[7]~I .input_register_mode = "none";
defparam \DRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[7]~I .oe_power_up = "low";
defparam \DRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[7]~I .operation_mode = "output";
defparam \DRAM_ADDR[7]~I .output_async_reset = "none";
defparam \DRAM_ADDR[7]~I .output_power_up = "low";
defparam \DRAM_ADDR[7]~I .output_register_mode = "none";
defparam \DRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[8]));
// synopsys translate_off
defparam \DRAM_ADDR[8]~I .input_async_reset = "none";
defparam \DRAM_ADDR[8]~I .input_power_up = "low";
defparam \DRAM_ADDR[8]~I .input_register_mode = "none";
defparam \DRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[8]~I .oe_power_up = "low";
defparam \DRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[8]~I .operation_mode = "output";
defparam \DRAM_ADDR[8]~I .output_async_reset = "none";
defparam \DRAM_ADDR[8]~I .output_power_up = "low";
defparam \DRAM_ADDR[8]~I .output_register_mode = "none";
defparam \DRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[9]));
// synopsys translate_off
defparam \DRAM_ADDR[9]~I .input_async_reset = "none";
defparam \DRAM_ADDR[9]~I .input_power_up = "low";
defparam \DRAM_ADDR[9]~I .input_register_mode = "none";
defparam \DRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[9]~I .oe_power_up = "low";
defparam \DRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[9]~I .operation_mode = "output";
defparam \DRAM_ADDR[9]~I .output_async_reset = "none";
defparam \DRAM_ADDR[9]~I .output_power_up = "low";
defparam \DRAM_ADDR[9]~I .output_register_mode = "none";
defparam \DRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[10]));
// synopsys translate_off
defparam \DRAM_ADDR[10]~I .input_async_reset = "none";
defparam \DRAM_ADDR[10]~I .input_power_up = "low";
defparam \DRAM_ADDR[10]~I .input_register_mode = "none";
defparam \DRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[10]~I .oe_power_up = "low";
defparam \DRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[10]~I .operation_mode = "output";
defparam \DRAM_ADDR[10]~I .output_async_reset = "none";
defparam \DRAM_ADDR[10]~I .output_power_up = "low";
defparam \DRAM_ADDR[10]~I .output_register_mode = "none";
defparam \DRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_ADDR[11]));
// synopsys translate_off
defparam \DRAM_ADDR[11]~I .input_async_reset = "none";
defparam \DRAM_ADDR[11]~I .input_power_up = "low";
defparam \DRAM_ADDR[11]~I .input_register_mode = "none";
defparam \DRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \DRAM_ADDR[11]~I .oe_power_up = "low";
defparam \DRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \DRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \DRAM_ADDR[11]~I .operation_mode = "output";
defparam \DRAM_ADDR[11]~I .output_async_reset = "none";
defparam \DRAM_ADDR[11]~I .output_power_up = "low";
defparam \DRAM_ADDR[11]~I .output_register_mode = "none";
defparam \DRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_LDQM~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_LDQM));
// synopsys translate_off
defparam \DRAM_LDQM~I .input_async_reset = "none";
defparam \DRAM_LDQM~I .input_power_up = "low";
defparam \DRAM_LDQM~I .input_register_mode = "none";
defparam \DRAM_LDQM~I .input_sync_reset = "none";
defparam \DRAM_LDQM~I .oe_async_reset = "none";
defparam \DRAM_LDQM~I .oe_power_up = "low";
defparam \DRAM_LDQM~I .oe_register_mode = "none";
defparam \DRAM_LDQM~I .oe_sync_reset = "none";
defparam \DRAM_LDQM~I .operation_mode = "output";
defparam \DRAM_LDQM~I .output_async_reset = "none";
defparam \DRAM_LDQM~I .output_power_up = "low";
defparam \DRAM_LDQM~I .output_register_mode = "none";
defparam \DRAM_LDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_UDQM~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_UDQM));
// synopsys translate_off
defparam \DRAM_UDQM~I .input_async_reset = "none";
defparam \DRAM_UDQM~I .input_power_up = "low";
defparam \DRAM_UDQM~I .input_register_mode = "none";
defparam \DRAM_UDQM~I .input_sync_reset = "none";
defparam \DRAM_UDQM~I .oe_async_reset = "none";
defparam \DRAM_UDQM~I .oe_power_up = "low";
defparam \DRAM_UDQM~I .oe_register_mode = "none";
defparam \DRAM_UDQM~I .oe_sync_reset = "none";
defparam \DRAM_UDQM~I .operation_mode = "output";
defparam \DRAM_UDQM~I .output_async_reset = "none";
defparam \DRAM_UDQM~I .output_power_up = "low";
defparam \DRAM_UDQM~I .output_register_mode = "none";
defparam \DRAM_UDQM~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_WE_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_WE_N));
// synopsys translate_off
defparam \DRAM_WE_N~I .input_async_reset = "none";
defparam \DRAM_WE_N~I .input_power_up = "low";
defparam \DRAM_WE_N~I .input_register_mode = "none";
defparam \DRAM_WE_N~I .input_sync_reset = "none";
defparam \DRAM_WE_N~I .oe_async_reset = "none";
defparam \DRAM_WE_N~I .oe_power_up = "low";
defparam \DRAM_WE_N~I .oe_register_mode = "none";
defparam \DRAM_WE_N~I .oe_sync_reset = "none";
defparam \DRAM_WE_N~I .operation_mode = "output";
defparam \DRAM_WE_N~I .output_async_reset = "none";
defparam \DRAM_WE_N~I .output_power_up = "low";
defparam \DRAM_WE_N~I .output_register_mode = "none";
defparam \DRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_CAS_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CAS_N));
// synopsys translate_off
defparam \DRAM_CAS_N~I .input_async_reset = "none";
defparam \DRAM_CAS_N~I .input_power_up = "low";
defparam \DRAM_CAS_N~I .input_register_mode = "none";
defparam \DRAM_CAS_N~I .input_sync_reset = "none";
defparam \DRAM_CAS_N~I .oe_async_reset = "none";
defparam \DRAM_CAS_N~I .oe_power_up = "low";
defparam \DRAM_CAS_N~I .oe_register_mode = "none";
defparam \DRAM_CAS_N~I .oe_sync_reset = "none";
defparam \DRAM_CAS_N~I .operation_mode = "output";
defparam \DRAM_CAS_N~I .output_async_reset = "none";
defparam \DRAM_CAS_N~I .output_power_up = "low";
defparam \DRAM_CAS_N~I .output_register_mode = "none";
defparam \DRAM_CAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_RAS_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_RAS_N));
// synopsys translate_off
defparam \DRAM_RAS_N~I .input_async_reset = "none";
defparam \DRAM_RAS_N~I .input_power_up = "low";
defparam \DRAM_RAS_N~I .input_register_mode = "none";
defparam \DRAM_RAS_N~I .input_sync_reset = "none";
defparam \DRAM_RAS_N~I .oe_async_reset = "none";
defparam \DRAM_RAS_N~I .oe_power_up = "low";
defparam \DRAM_RAS_N~I .oe_register_mode = "none";
defparam \DRAM_RAS_N~I .oe_sync_reset = "none";
defparam \DRAM_RAS_N~I .operation_mode = "output";
defparam \DRAM_RAS_N~I .output_async_reset = "none";
defparam \DRAM_RAS_N~I .output_power_up = "low";
defparam \DRAM_RAS_N~I .output_register_mode = "none";
defparam \DRAM_RAS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_CS_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CS_N));
// synopsys translate_off
defparam \DRAM_CS_N~I .input_async_reset = "none";
defparam \DRAM_CS_N~I .input_power_up = "low";
defparam \DRAM_CS_N~I .input_register_mode = "none";
defparam \DRAM_CS_N~I .input_sync_reset = "none";
defparam \DRAM_CS_N~I .oe_async_reset = "none";
defparam \DRAM_CS_N~I .oe_power_up = "low";
defparam \DRAM_CS_N~I .oe_register_mode = "none";
defparam \DRAM_CS_N~I .oe_sync_reset = "none";
defparam \DRAM_CS_N~I .operation_mode = "output";
defparam \DRAM_CS_N~I .output_async_reset = "none";
defparam \DRAM_CS_N~I .output_power_up = "low";
defparam \DRAM_CS_N~I .output_register_mode = "none";
defparam \DRAM_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_BA_0~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_0));
// synopsys translate_off
defparam \DRAM_BA_0~I .input_async_reset = "none";
defparam \DRAM_BA_0~I .input_power_up = "low";
defparam \DRAM_BA_0~I .input_register_mode = "none";
defparam \DRAM_BA_0~I .input_sync_reset = "none";
defparam \DRAM_BA_0~I .oe_async_reset = "none";
defparam \DRAM_BA_0~I .oe_power_up = "low";
defparam \DRAM_BA_0~I .oe_register_mode = "none";
defparam \DRAM_BA_0~I .oe_sync_reset = "none";
defparam \DRAM_BA_0~I .operation_mode = "output";
defparam \DRAM_BA_0~I .output_async_reset = "none";
defparam \DRAM_BA_0~I .output_power_up = "low";
defparam \DRAM_BA_0~I .output_register_mode = "none";
defparam \DRAM_BA_0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_BA_1~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_BA_1));
// synopsys translate_off
defparam \DRAM_BA_1~I .input_async_reset = "none";
defparam \DRAM_BA_1~I .input_power_up = "low";
defparam \DRAM_BA_1~I .input_register_mode = "none";
defparam \DRAM_BA_1~I .input_sync_reset = "none";
defparam \DRAM_BA_1~I .oe_async_reset = "none";
defparam \DRAM_BA_1~I .oe_power_up = "low";
defparam \DRAM_BA_1~I .oe_register_mode = "none";
defparam \DRAM_BA_1~I .oe_sync_reset = "none";
defparam \DRAM_BA_1~I .operation_mode = "output";
defparam \DRAM_BA_1~I .output_async_reset = "none";
defparam \DRAM_BA_1~I .output_power_up = "low";
defparam \DRAM_BA_1~I .output_register_mode = "none";
defparam \DRAM_BA_1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CLK));
// synopsys translate_off
defparam \DRAM_CLK~I .input_async_reset = "none";
defparam \DRAM_CLK~I .input_power_up = "low";
defparam \DRAM_CLK~I .input_register_mode = "none";
defparam \DRAM_CLK~I .input_sync_reset = "none";
defparam \DRAM_CLK~I .oe_async_reset = "none";
defparam \DRAM_CLK~I .oe_power_up = "low";
defparam \DRAM_CLK~I .oe_register_mode = "none";
defparam \DRAM_CLK~I .oe_sync_reset = "none";
defparam \DRAM_CLK~I .operation_mode = "output";
defparam \DRAM_CLK~I .output_async_reset = "none";
defparam \DRAM_CLK~I .output_power_up = "low";
defparam \DRAM_CLK~I .output_register_mode = "none";
defparam \DRAM_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \DRAM_CKE~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DRAM_CKE));
// synopsys translate_off
defparam \DRAM_CKE~I .input_async_reset = "none";
defparam \DRAM_CKE~I .input_power_up = "low";
defparam \DRAM_CKE~I .input_register_mode = "none";
defparam \DRAM_CKE~I .input_sync_reset = "none";
defparam \DRAM_CKE~I .oe_async_reset = "none";
defparam \DRAM_CKE~I .oe_power_up = "low";
defparam \DRAM_CKE~I .oe_register_mode = "none";
defparam \DRAM_CKE~I .oe_sync_reset = "none";
defparam \DRAM_CKE~I .operation_mode = "output";
defparam \DRAM_CKE~I .output_async_reset = "none";
defparam \DRAM_CKE~I .output_power_up = "low";
defparam \DRAM_CKE~I .output_register_mode = "none";
defparam \DRAM_CKE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[0]));
// synopsys translate_off
defparam \FL_ADDR[0]~I .input_async_reset = "none";
defparam \FL_ADDR[0]~I .input_power_up = "low";
defparam \FL_ADDR[0]~I .input_register_mode = "none";
defparam \FL_ADDR[0]~I .input_sync_reset = "none";
defparam \FL_ADDR[0]~I .oe_async_reset = "none";
defparam \FL_ADDR[0]~I .oe_power_up = "low";
defparam \FL_ADDR[0]~I .oe_register_mode = "none";
defparam \FL_ADDR[0]~I .oe_sync_reset = "none";
defparam \FL_ADDR[0]~I .operation_mode = "output";
defparam \FL_ADDR[0]~I .output_async_reset = "none";
defparam \FL_ADDR[0]~I .output_power_up = "low";
defparam \FL_ADDR[0]~I .output_register_mode = "none";
defparam \FL_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[1]));
// synopsys translate_off
defparam \FL_ADDR[1]~I .input_async_reset = "none";
defparam \FL_ADDR[1]~I .input_power_up = "low";
defparam \FL_ADDR[1]~I .input_register_mode = "none";
defparam \FL_ADDR[1]~I .input_sync_reset = "none";
defparam \FL_ADDR[1]~I .oe_async_reset = "none";
defparam \FL_ADDR[1]~I .oe_power_up = "low";
defparam \FL_ADDR[1]~I .oe_register_mode = "none";
defparam \FL_ADDR[1]~I .oe_sync_reset = "none";
defparam \FL_ADDR[1]~I .operation_mode = "output";
defparam \FL_ADDR[1]~I .output_async_reset = "none";
defparam \FL_ADDR[1]~I .output_power_up = "low";
defparam \FL_ADDR[1]~I .output_register_mode = "none";
defparam \FL_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[2]));
// synopsys translate_off
defparam \FL_ADDR[2]~I .input_async_reset = "none";
defparam \FL_ADDR[2]~I .input_power_up = "low";
defparam \FL_ADDR[2]~I .input_register_mode = "none";
defparam \FL_ADDR[2]~I .input_sync_reset = "none";
defparam \FL_ADDR[2]~I .oe_async_reset = "none";
defparam \FL_ADDR[2]~I .oe_power_up = "low";
defparam \FL_ADDR[2]~I .oe_register_mode = "none";
defparam \FL_ADDR[2]~I .oe_sync_reset = "none";
defparam \FL_ADDR[2]~I .operation_mode = "output";
defparam \FL_ADDR[2]~I .output_async_reset = "none";
defparam \FL_ADDR[2]~I .output_power_up = "low";
defparam \FL_ADDR[2]~I .output_register_mode = "none";
defparam \FL_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[3]));
// synopsys translate_off
defparam \FL_ADDR[3]~I .input_async_reset = "none";
defparam \FL_ADDR[3]~I .input_power_up = "low";
defparam \FL_ADDR[3]~I .input_register_mode = "none";
defparam \FL_ADDR[3]~I .input_sync_reset = "none";
defparam \FL_ADDR[3]~I .oe_async_reset = "none";
defparam \FL_ADDR[3]~I .oe_power_up = "low";
defparam \FL_ADDR[3]~I .oe_register_mode = "none";
defparam \FL_ADDR[3]~I .oe_sync_reset = "none";
defparam \FL_ADDR[3]~I .operation_mode = "output";
defparam \FL_ADDR[3]~I .output_async_reset = "none";
defparam \FL_ADDR[3]~I .output_power_up = "low";
defparam \FL_ADDR[3]~I .output_register_mode = "none";
defparam \FL_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[4]));
// synopsys translate_off
defparam \FL_ADDR[4]~I .input_async_reset = "none";
defparam \FL_ADDR[4]~I .input_power_up = "low";
defparam \FL_ADDR[4]~I .input_register_mode = "none";
defparam \FL_ADDR[4]~I .input_sync_reset = "none";
defparam \FL_ADDR[4]~I .oe_async_reset = "none";
defparam \FL_ADDR[4]~I .oe_power_up = "low";
defparam \FL_ADDR[4]~I .oe_register_mode = "none";
defparam \FL_ADDR[4]~I .oe_sync_reset = "none";
defparam \FL_ADDR[4]~I .operation_mode = "output";
defparam \FL_ADDR[4]~I .output_async_reset = "none";
defparam \FL_ADDR[4]~I .output_power_up = "low";
defparam \FL_ADDR[4]~I .output_register_mode = "none";
defparam \FL_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[5]));
// synopsys translate_off
defparam \FL_ADDR[5]~I .input_async_reset = "none";
defparam \FL_ADDR[5]~I .input_power_up = "low";
defparam \FL_ADDR[5]~I .input_register_mode = "none";
defparam \FL_ADDR[5]~I .input_sync_reset = "none";
defparam \FL_ADDR[5]~I .oe_async_reset = "none";
defparam \FL_ADDR[5]~I .oe_power_up = "low";
defparam \FL_ADDR[5]~I .oe_register_mode = "none";
defparam \FL_ADDR[5]~I .oe_sync_reset = "none";
defparam \FL_ADDR[5]~I .operation_mode = "output";
defparam \FL_ADDR[5]~I .output_async_reset = "none";
defparam \FL_ADDR[5]~I .output_power_up = "low";
defparam \FL_ADDR[5]~I .output_register_mode = "none";
defparam \FL_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[6]));
// synopsys translate_off
defparam \FL_ADDR[6]~I .input_async_reset = "none";
defparam \FL_ADDR[6]~I .input_power_up = "low";
defparam \FL_ADDR[6]~I .input_register_mode = "none";
defparam \FL_ADDR[6]~I .input_sync_reset = "none";
defparam \FL_ADDR[6]~I .oe_async_reset = "none";
defparam \FL_ADDR[6]~I .oe_power_up = "low";
defparam \FL_ADDR[6]~I .oe_register_mode = "none";
defparam \FL_ADDR[6]~I .oe_sync_reset = "none";
defparam \FL_ADDR[6]~I .operation_mode = "output";
defparam \FL_ADDR[6]~I .output_async_reset = "none";
defparam \FL_ADDR[6]~I .output_power_up = "low";
defparam \FL_ADDR[6]~I .output_register_mode = "none";
defparam \FL_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[7]));
// synopsys translate_off
defparam \FL_ADDR[7]~I .input_async_reset = "none";
defparam \FL_ADDR[7]~I .input_power_up = "low";
defparam \FL_ADDR[7]~I .input_register_mode = "none";
defparam \FL_ADDR[7]~I .input_sync_reset = "none";
defparam \FL_ADDR[7]~I .oe_async_reset = "none";
defparam \FL_ADDR[7]~I .oe_power_up = "low";
defparam \FL_ADDR[7]~I .oe_register_mode = "none";
defparam \FL_ADDR[7]~I .oe_sync_reset = "none";
defparam \FL_ADDR[7]~I .operation_mode = "output";
defparam \FL_ADDR[7]~I .output_async_reset = "none";
defparam \FL_ADDR[7]~I .output_power_up = "low";
defparam \FL_ADDR[7]~I .output_register_mode = "none";
defparam \FL_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[8]));
// synopsys translate_off
defparam \FL_ADDR[8]~I .input_async_reset = "none";
defparam \FL_ADDR[8]~I .input_power_up = "low";
defparam \FL_ADDR[8]~I .input_register_mode = "none";
defparam \FL_ADDR[8]~I .input_sync_reset = "none";
defparam \FL_ADDR[8]~I .oe_async_reset = "none";
defparam \FL_ADDR[8]~I .oe_power_up = "low";
defparam \FL_ADDR[8]~I .oe_register_mode = "none";
defparam \FL_ADDR[8]~I .oe_sync_reset = "none";
defparam \FL_ADDR[8]~I .operation_mode = "output";
defparam \FL_ADDR[8]~I .output_async_reset = "none";
defparam \FL_ADDR[8]~I .output_power_up = "low";
defparam \FL_ADDR[8]~I .output_register_mode = "none";
defparam \FL_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[9]));
// synopsys translate_off
defparam \FL_ADDR[9]~I .input_async_reset = "none";
defparam \FL_ADDR[9]~I .input_power_up = "low";
defparam \FL_ADDR[9]~I .input_register_mode = "none";
defparam \FL_ADDR[9]~I .input_sync_reset = "none";
defparam \FL_ADDR[9]~I .oe_async_reset = "none";
defparam \FL_ADDR[9]~I .oe_power_up = "low";
defparam \FL_ADDR[9]~I .oe_register_mode = "none";
defparam \FL_ADDR[9]~I .oe_sync_reset = "none";
defparam \FL_ADDR[9]~I .operation_mode = "output";
defparam \FL_ADDR[9]~I .output_async_reset = "none";
defparam \FL_ADDR[9]~I .output_power_up = "low";
defparam \FL_ADDR[9]~I .output_register_mode = "none";
defparam \FL_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[10]));
// synopsys translate_off
defparam \FL_ADDR[10]~I .input_async_reset = "none";
defparam \FL_ADDR[10]~I .input_power_up = "low";
defparam \FL_ADDR[10]~I .input_register_mode = "none";
defparam \FL_ADDR[10]~I .input_sync_reset = "none";
defparam \FL_ADDR[10]~I .oe_async_reset = "none";
defparam \FL_ADDR[10]~I .oe_power_up = "low";
defparam \FL_ADDR[10]~I .oe_register_mode = "none";
defparam \FL_ADDR[10]~I .oe_sync_reset = "none";
defparam \FL_ADDR[10]~I .operation_mode = "output";
defparam \FL_ADDR[10]~I .output_async_reset = "none";
defparam \FL_ADDR[10]~I .output_power_up = "low";
defparam \FL_ADDR[10]~I .output_register_mode = "none";
defparam \FL_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[11]));
// synopsys translate_off
defparam \FL_ADDR[11]~I .input_async_reset = "none";
defparam \FL_ADDR[11]~I .input_power_up = "low";
defparam \FL_ADDR[11]~I .input_register_mode = "none";
defparam \FL_ADDR[11]~I .input_sync_reset = "none";
defparam \FL_ADDR[11]~I .oe_async_reset = "none";
defparam \FL_ADDR[11]~I .oe_power_up = "low";
defparam \FL_ADDR[11]~I .oe_register_mode = "none";
defparam \FL_ADDR[11]~I .oe_sync_reset = "none";
defparam \FL_ADDR[11]~I .operation_mode = "output";
defparam \FL_ADDR[11]~I .output_async_reset = "none";
defparam \FL_ADDR[11]~I .output_power_up = "low";
defparam \FL_ADDR[11]~I .output_register_mode = "none";
defparam \FL_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[12]));
// synopsys translate_off
defparam \FL_ADDR[12]~I .input_async_reset = "none";
defparam \FL_ADDR[12]~I .input_power_up = "low";
defparam \FL_ADDR[12]~I .input_register_mode = "none";
defparam \FL_ADDR[12]~I .input_sync_reset = "none";
defparam \FL_ADDR[12]~I .oe_async_reset = "none";
defparam \FL_ADDR[12]~I .oe_power_up = "low";
defparam \FL_ADDR[12]~I .oe_register_mode = "none";
defparam \FL_ADDR[12]~I .oe_sync_reset = "none";
defparam \FL_ADDR[12]~I .operation_mode = "output";
defparam \FL_ADDR[12]~I .output_async_reset = "none";
defparam \FL_ADDR[12]~I .output_power_up = "low";
defparam \FL_ADDR[12]~I .output_register_mode = "none";
defparam \FL_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[13]));
// synopsys translate_off
defparam \FL_ADDR[13]~I .input_async_reset = "none";
defparam \FL_ADDR[13]~I .input_power_up = "low";
defparam \FL_ADDR[13]~I .input_register_mode = "none";
defparam \FL_ADDR[13]~I .input_sync_reset = "none";
defparam \FL_ADDR[13]~I .oe_async_reset = "none";
defparam \FL_ADDR[13]~I .oe_power_up = "low";
defparam \FL_ADDR[13]~I .oe_register_mode = "none";
defparam \FL_ADDR[13]~I .oe_sync_reset = "none";
defparam \FL_ADDR[13]~I .operation_mode = "output";
defparam \FL_ADDR[13]~I .output_async_reset = "none";
defparam \FL_ADDR[13]~I .output_power_up = "low";
defparam \FL_ADDR[13]~I .output_register_mode = "none";
defparam \FL_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[14]));
// synopsys translate_off
defparam \FL_ADDR[14]~I .input_async_reset = "none";
defparam \FL_ADDR[14]~I .input_power_up = "low";
defparam \FL_ADDR[14]~I .input_register_mode = "none";
defparam \FL_ADDR[14]~I .input_sync_reset = "none";
defparam \FL_ADDR[14]~I .oe_async_reset = "none";
defparam \FL_ADDR[14]~I .oe_power_up = "low";
defparam \FL_ADDR[14]~I .oe_register_mode = "none";
defparam \FL_ADDR[14]~I .oe_sync_reset = "none";
defparam \FL_ADDR[14]~I .operation_mode = "output";
defparam \FL_ADDR[14]~I .output_async_reset = "none";
defparam \FL_ADDR[14]~I .output_power_up = "low";
defparam \FL_ADDR[14]~I .output_register_mode = "none";
defparam \FL_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[15]));
// synopsys translate_off
defparam \FL_ADDR[15]~I .input_async_reset = "none";
defparam \FL_ADDR[15]~I .input_power_up = "low";
defparam \FL_ADDR[15]~I .input_register_mode = "none";
defparam \FL_ADDR[15]~I .input_sync_reset = "none";
defparam \FL_ADDR[15]~I .oe_async_reset = "none";
defparam \FL_ADDR[15]~I .oe_power_up = "low";
defparam \FL_ADDR[15]~I .oe_register_mode = "none";
defparam \FL_ADDR[15]~I .oe_sync_reset = "none";
defparam \FL_ADDR[15]~I .operation_mode = "output";
defparam \FL_ADDR[15]~I .output_async_reset = "none";
defparam \FL_ADDR[15]~I .output_power_up = "low";
defparam \FL_ADDR[15]~I .output_register_mode = "none";
defparam \FL_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[16]));
// synopsys translate_off
defparam \FL_ADDR[16]~I .input_async_reset = "none";
defparam \FL_ADDR[16]~I .input_power_up = "low";
defparam \FL_ADDR[16]~I .input_register_mode = "none";
defparam \FL_ADDR[16]~I .input_sync_reset = "none";
defparam \FL_ADDR[16]~I .oe_async_reset = "none";
defparam \FL_ADDR[16]~I .oe_power_up = "low";
defparam \FL_ADDR[16]~I .oe_register_mode = "none";
defparam \FL_ADDR[16]~I .oe_sync_reset = "none";
defparam \FL_ADDR[16]~I .operation_mode = "output";
defparam \FL_ADDR[16]~I .output_async_reset = "none";
defparam \FL_ADDR[16]~I .output_power_up = "low";
defparam \FL_ADDR[16]~I .output_register_mode = "none";
defparam \FL_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[17]));
// synopsys translate_off
defparam \FL_ADDR[17]~I .input_async_reset = "none";
defparam \FL_ADDR[17]~I .input_power_up = "low";
defparam \FL_ADDR[17]~I .input_register_mode = "none";
defparam \FL_ADDR[17]~I .input_sync_reset = "none";
defparam \FL_ADDR[17]~I .oe_async_reset = "none";
defparam \FL_ADDR[17]~I .oe_power_up = "low";
defparam \FL_ADDR[17]~I .oe_register_mode = "none";
defparam \FL_ADDR[17]~I .oe_sync_reset = "none";
defparam \FL_ADDR[17]~I .operation_mode = "output";
defparam \FL_ADDR[17]~I .output_async_reset = "none";
defparam \FL_ADDR[17]~I .output_power_up = "low";
defparam \FL_ADDR[17]~I .output_register_mode = "none";
defparam \FL_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[18]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[18]));
// synopsys translate_off
defparam \FL_ADDR[18]~I .input_async_reset = "none";
defparam \FL_ADDR[18]~I .input_power_up = "low";
defparam \FL_ADDR[18]~I .input_register_mode = "none";
defparam \FL_ADDR[18]~I .input_sync_reset = "none";
defparam \FL_ADDR[18]~I .oe_async_reset = "none";
defparam \FL_ADDR[18]~I .oe_power_up = "low";
defparam \FL_ADDR[18]~I .oe_register_mode = "none";
defparam \FL_ADDR[18]~I .oe_sync_reset = "none";
defparam \FL_ADDR[18]~I .operation_mode = "output";
defparam \FL_ADDR[18]~I .output_async_reset = "none";
defparam \FL_ADDR[18]~I .output_power_up = "low";
defparam \FL_ADDR[18]~I .output_register_mode = "none";
defparam \FL_ADDR[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[19]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[19]));
// synopsys translate_off
defparam \FL_ADDR[19]~I .input_async_reset = "none";
defparam \FL_ADDR[19]~I .input_power_up = "low";
defparam \FL_ADDR[19]~I .input_register_mode = "none";
defparam \FL_ADDR[19]~I .input_sync_reset = "none";
defparam \FL_ADDR[19]~I .oe_async_reset = "none";
defparam \FL_ADDR[19]~I .oe_power_up = "low";
defparam \FL_ADDR[19]~I .oe_register_mode = "none";
defparam \FL_ADDR[19]~I .oe_sync_reset = "none";
defparam \FL_ADDR[19]~I .operation_mode = "output";
defparam \FL_ADDR[19]~I .output_async_reset = "none";
defparam \FL_ADDR[19]~I .output_power_up = "low";
defparam \FL_ADDR[19]~I .output_register_mode = "none";
defparam \FL_ADDR[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[20]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[20]));
// synopsys translate_off
defparam \FL_ADDR[20]~I .input_async_reset = "none";
defparam \FL_ADDR[20]~I .input_power_up = "low";
defparam \FL_ADDR[20]~I .input_register_mode = "none";
defparam \FL_ADDR[20]~I .input_sync_reset = "none";
defparam \FL_ADDR[20]~I .oe_async_reset = "none";
defparam \FL_ADDR[20]~I .oe_power_up = "low";
defparam \FL_ADDR[20]~I .oe_register_mode = "none";
defparam \FL_ADDR[20]~I .oe_sync_reset = "none";
defparam \FL_ADDR[20]~I .operation_mode = "output";
defparam \FL_ADDR[20]~I .output_async_reset = "none";
defparam \FL_ADDR[20]~I .output_power_up = "low";
defparam \FL_ADDR[20]~I .output_register_mode = "none";
defparam \FL_ADDR[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_ADDR[21]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_ADDR[21]));
// synopsys translate_off
defparam \FL_ADDR[21]~I .input_async_reset = "none";
defparam \FL_ADDR[21]~I .input_power_up = "low";
defparam \FL_ADDR[21]~I .input_register_mode = "none";
defparam \FL_ADDR[21]~I .input_sync_reset = "none";
defparam \FL_ADDR[21]~I .oe_async_reset = "none";
defparam \FL_ADDR[21]~I .oe_power_up = "low";
defparam \FL_ADDR[21]~I .oe_register_mode = "none";
defparam \FL_ADDR[21]~I .oe_sync_reset = "none";
defparam \FL_ADDR[21]~I .operation_mode = "output";
defparam \FL_ADDR[21]~I .output_async_reset = "none";
defparam \FL_ADDR[21]~I .output_power_up = "low";
defparam \FL_ADDR[21]~I .output_register_mode = "none";
defparam \FL_ADDR[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_WE_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_WE_N));
// synopsys translate_off
defparam \FL_WE_N~I .input_async_reset = "none";
defparam \FL_WE_N~I .input_power_up = "low";
defparam \FL_WE_N~I .input_register_mode = "none";
defparam \FL_WE_N~I .input_sync_reset = "none";
defparam \FL_WE_N~I .oe_async_reset = "none";
defparam \FL_WE_N~I .oe_power_up = "low";
defparam \FL_WE_N~I .oe_register_mode = "none";
defparam \FL_WE_N~I .oe_sync_reset = "none";
defparam \FL_WE_N~I .operation_mode = "output";
defparam \FL_WE_N~I .output_async_reset = "none";
defparam \FL_WE_N~I .output_power_up = "low";
defparam \FL_WE_N~I .output_register_mode = "none";
defparam \FL_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_RST_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_RST_N));
// synopsys translate_off
defparam \FL_RST_N~I .input_async_reset = "none";
defparam \FL_RST_N~I .input_power_up = "low";
defparam \FL_RST_N~I .input_register_mode = "none";
defparam \FL_RST_N~I .input_sync_reset = "none";
defparam \FL_RST_N~I .oe_async_reset = "none";
defparam \FL_RST_N~I .oe_power_up = "low";
defparam \FL_RST_N~I .oe_register_mode = "none";
defparam \FL_RST_N~I .oe_sync_reset = "none";
defparam \FL_RST_N~I .operation_mode = "output";
defparam \FL_RST_N~I .output_async_reset = "none";
defparam \FL_RST_N~I .output_power_up = "low";
defparam \FL_RST_N~I .output_register_mode = "none";
defparam \FL_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_OE_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_OE_N));
// synopsys translate_off
defparam \FL_OE_N~I .input_async_reset = "none";
defparam \FL_OE_N~I .input_power_up = "low";
defparam \FL_OE_N~I .input_register_mode = "none";
defparam \FL_OE_N~I .input_sync_reset = "none";
defparam \FL_OE_N~I .oe_async_reset = "none";
defparam \FL_OE_N~I .oe_power_up = "low";
defparam \FL_OE_N~I .oe_register_mode = "none";
defparam \FL_OE_N~I .oe_sync_reset = "none";
defparam \FL_OE_N~I .operation_mode = "output";
defparam \FL_OE_N~I .output_async_reset = "none";
defparam \FL_OE_N~I .output_power_up = "low";
defparam \FL_OE_N~I .output_register_mode = "none";
defparam \FL_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \FL_CE_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(FL_CE_N));
// synopsys translate_off
defparam \FL_CE_N~I .input_async_reset = "none";
defparam \FL_CE_N~I .input_power_up = "low";
defparam \FL_CE_N~I .input_register_mode = "none";
defparam \FL_CE_N~I .input_sync_reset = "none";
defparam \FL_CE_N~I .oe_async_reset = "none";
defparam \FL_CE_N~I .oe_power_up = "low";
defparam \FL_CE_N~I .oe_register_mode = "none";
defparam \FL_CE_N~I .oe_sync_reset = "none";
defparam \FL_CE_N~I .operation_mode = "output";
defparam \FL_CE_N~I .output_async_reset = "none";
defparam \FL_CE_N~I .output_power_up = "low";
defparam \FL_CE_N~I .output_register_mode = "none";
defparam \FL_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE4,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[0]));
// synopsys translate_off
defparam \SRAM_ADDR[0]~I .input_async_reset = "none";
defparam \SRAM_ADDR[0]~I .input_power_up = "low";
defparam \SRAM_ADDR[0]~I .input_register_mode = "none";
defparam \SRAM_ADDR[0]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[0]~I .oe_power_up = "low";
defparam \SRAM_ADDR[0]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[0]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[0]~I .operation_mode = "output";
defparam \SRAM_ADDR[0]~I .output_async_reset = "none";
defparam \SRAM_ADDR[0]~I .output_power_up = "low";
defparam \SRAM_ADDR[0]~I .output_register_mode = "none";
defparam \SRAM_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[1]));
// synopsys translate_off
defparam \SRAM_ADDR[1]~I .input_async_reset = "none";
defparam \SRAM_ADDR[1]~I .input_power_up = "low";
defparam \SRAM_ADDR[1]~I .input_register_mode = "none";
defparam \SRAM_ADDR[1]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[1]~I .oe_power_up = "low";
defparam \SRAM_ADDR[1]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[1]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[1]~I .operation_mode = "output";
defparam \SRAM_ADDR[1]~I .output_async_reset = "none";
defparam \SRAM_ADDR[1]~I .output_power_up = "low";
defparam \SRAM_ADDR[1]~I .output_register_mode = "none";
defparam \SRAM_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[2]));
// synopsys translate_off
defparam \SRAM_ADDR[2]~I .input_async_reset = "none";
defparam \SRAM_ADDR[2]~I .input_power_up = "low";
defparam \SRAM_ADDR[2]~I .input_register_mode = "none";
defparam \SRAM_ADDR[2]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[2]~I .oe_power_up = "low";
defparam \SRAM_ADDR[2]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[2]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[2]~I .operation_mode = "output";
defparam \SRAM_ADDR[2]~I .output_async_reset = "none";
defparam \SRAM_ADDR[2]~I .output_power_up = "low";
defparam \SRAM_ADDR[2]~I .output_register_mode = "none";
defparam \SRAM_ADDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[3]));
// synopsys translate_off
defparam \SRAM_ADDR[3]~I .input_async_reset = "none";
defparam \SRAM_ADDR[3]~I .input_power_up = "low";
defparam \SRAM_ADDR[3]~I .input_register_mode = "none";
defparam \SRAM_ADDR[3]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[3]~I .oe_power_up = "low";
defparam \SRAM_ADDR[3]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[3]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[3]~I .operation_mode = "output";
defparam \SRAM_ADDR[3]~I .output_async_reset = "none";
defparam \SRAM_ADDR[3]~I .output_power_up = "low";
defparam \SRAM_ADDR[3]~I .output_register_mode = "none";
defparam \SRAM_ADDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD4,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[4]));
// synopsys translate_off
defparam \SRAM_ADDR[4]~I .input_async_reset = "none";
defparam \SRAM_ADDR[4]~I .input_power_up = "low";
defparam \SRAM_ADDR[4]~I .input_register_mode = "none";
defparam \SRAM_ADDR[4]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[4]~I .oe_power_up = "low";
defparam \SRAM_ADDR[4]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[4]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[4]~I .operation_mode = "output";
defparam \SRAM_ADDR[4]~I .output_async_reset = "none";
defparam \SRAM_ADDR[4]~I .output_power_up = "low";
defparam \SRAM_ADDR[4]~I .output_register_mode = "none";
defparam \SRAM_ADDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[5]));
// synopsys translate_off
defparam \SRAM_ADDR[5]~I .input_async_reset = "none";
defparam \SRAM_ADDR[5]~I .input_power_up = "low";
defparam \SRAM_ADDR[5]~I .input_register_mode = "none";
defparam \SRAM_ADDR[5]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[5]~I .oe_power_up = "low";
defparam \SRAM_ADDR[5]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[5]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[5]~I .operation_mode = "output";
defparam \SRAM_ADDR[5]~I .output_async_reset = "none";
defparam \SRAM_ADDR[5]~I .output_power_up = "low";
defparam \SRAM_ADDR[5]~I .output_register_mode = "none";
defparam \SRAM_ADDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[6]));
// synopsys translate_off
defparam \SRAM_ADDR[6]~I .input_async_reset = "none";
defparam \SRAM_ADDR[6]~I .input_power_up = "low";
defparam \SRAM_ADDR[6]~I .input_register_mode = "none";
defparam \SRAM_ADDR[6]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[6]~I .oe_power_up = "low";
defparam \SRAM_ADDR[6]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[6]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[6]~I .operation_mode = "output";
defparam \SRAM_ADDR[6]~I .output_async_reset = "none";
defparam \SRAM_ADDR[6]~I .output_power_up = "low";
defparam \SRAM_ADDR[6]~I .output_register_mode = "none";
defparam \SRAM_ADDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[7]));
// synopsys translate_off
defparam \SRAM_ADDR[7]~I .input_async_reset = "none";
defparam \SRAM_ADDR[7]~I .input_power_up = "low";
defparam \SRAM_ADDR[7]~I .input_register_mode = "none";
defparam \SRAM_ADDR[7]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[7]~I .oe_power_up = "low";
defparam \SRAM_ADDR[7]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[7]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[7]~I .operation_mode = "output";
defparam \SRAM_ADDR[7]~I .output_async_reset = "none";
defparam \SRAM_ADDR[7]~I .output_power_up = "low";
defparam \SRAM_ADDR[7]~I .output_register_mode = "none";
defparam \SRAM_ADDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[8]));
// synopsys translate_off
defparam \SRAM_ADDR[8]~I .input_async_reset = "none";
defparam \SRAM_ADDR[8]~I .input_power_up = "low";
defparam \SRAM_ADDR[8]~I .input_register_mode = "none";
defparam \SRAM_ADDR[8]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[8]~I .oe_power_up = "low";
defparam \SRAM_ADDR[8]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[8]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[8]~I .operation_mode = "output";
defparam \SRAM_ADDR[8]~I .output_async_reset = "none";
defparam \SRAM_ADDR[8]~I .output_power_up = "low";
defparam \SRAM_ADDR[8]~I .output_register_mode = "none";
defparam \SRAM_ADDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[9]));
// synopsys translate_off
defparam \SRAM_ADDR[9]~I .input_async_reset = "none";
defparam \SRAM_ADDR[9]~I .input_power_up = "low";
defparam \SRAM_ADDR[9]~I .input_register_mode = "none";
defparam \SRAM_ADDR[9]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[9]~I .oe_power_up = "low";
defparam \SRAM_ADDR[9]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[9]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[9]~I .operation_mode = "output";
defparam \SRAM_ADDR[9]~I .output_async_reset = "none";
defparam \SRAM_ADDR[9]~I .output_power_up = "low";
defparam \SRAM_ADDR[9]~I .output_register_mode = "none";
defparam \SRAM_ADDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[10]));
// synopsys translate_off
defparam \SRAM_ADDR[10]~I .input_async_reset = "none";
defparam \SRAM_ADDR[10]~I .input_power_up = "low";
defparam \SRAM_ADDR[10]~I .input_register_mode = "none";
defparam \SRAM_ADDR[10]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[10]~I .oe_power_up = "low";
defparam \SRAM_ADDR[10]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[10]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[10]~I .operation_mode = "output";
defparam \SRAM_ADDR[10]~I .output_async_reset = "none";
defparam \SRAM_ADDR[10]~I .output_power_up = "low";
defparam \SRAM_ADDR[10]~I .output_register_mode = "none";
defparam \SRAM_ADDR[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[11]));
// synopsys translate_off
defparam \SRAM_ADDR[11]~I .input_async_reset = "none";
defparam \SRAM_ADDR[11]~I .input_power_up = "low";
defparam \SRAM_ADDR[11]~I .input_register_mode = "none";
defparam \SRAM_ADDR[11]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[11]~I .oe_power_up = "low";
defparam \SRAM_ADDR[11]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[11]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[11]~I .operation_mode = "output";
defparam \SRAM_ADDR[11]~I .output_async_reset = "none";
defparam \SRAM_ADDR[11]~I .output_power_up = "low";
defparam \SRAM_ADDR[11]~I .output_register_mode = "none";
defparam \SRAM_ADDR[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[12]));
// synopsys translate_off
defparam \SRAM_ADDR[12]~I .input_async_reset = "none";
defparam \SRAM_ADDR[12]~I .input_power_up = "low";
defparam \SRAM_ADDR[12]~I .input_register_mode = "none";
defparam \SRAM_ADDR[12]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[12]~I .oe_power_up = "low";
defparam \SRAM_ADDR[12]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[12]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[12]~I .operation_mode = "output";
defparam \SRAM_ADDR[12]~I .output_async_reset = "none";
defparam \SRAM_ADDR[12]~I .output_power_up = "low";
defparam \SRAM_ADDR[12]~I .output_register_mode = "none";
defparam \SRAM_ADDR[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[13]));
// synopsys translate_off
defparam \SRAM_ADDR[13]~I .input_async_reset = "none";
defparam \SRAM_ADDR[13]~I .input_power_up = "low";
defparam \SRAM_ADDR[13]~I .input_register_mode = "none";
defparam \SRAM_ADDR[13]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[13]~I .oe_power_up = "low";
defparam \SRAM_ADDR[13]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[13]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[13]~I .operation_mode = "output";
defparam \SRAM_ADDR[13]~I .output_async_reset = "none";
defparam \SRAM_ADDR[13]~I .output_power_up = "low";
defparam \SRAM_ADDR[13]~I .output_register_mode = "none";
defparam \SRAM_ADDR[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[14]));
// synopsys translate_off
defparam \SRAM_ADDR[14]~I .input_async_reset = "none";
defparam \SRAM_ADDR[14]~I .input_power_up = "low";
defparam \SRAM_ADDR[14]~I .input_register_mode = "none";
defparam \SRAM_ADDR[14]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[14]~I .oe_power_up = "low";
defparam \SRAM_ADDR[14]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[14]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[14]~I .operation_mode = "output";
defparam \SRAM_ADDR[14]~I .output_async_reset = "none";
defparam \SRAM_ADDR[14]~I .output_power_up = "low";
defparam \SRAM_ADDR[14]~I .output_register_mode = "none";
defparam \SRAM_ADDR[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[15]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[15]));
// synopsys translate_off
defparam \SRAM_ADDR[15]~I .input_async_reset = "none";
defparam \SRAM_ADDR[15]~I .input_power_up = "low";
defparam \SRAM_ADDR[15]~I .input_register_mode = "none";
defparam \SRAM_ADDR[15]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[15]~I .oe_power_up = "low";
defparam \SRAM_ADDR[15]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[15]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[15]~I .operation_mode = "output";
defparam \SRAM_ADDR[15]~I .output_async_reset = "none";
defparam \SRAM_ADDR[15]~I .output_power_up = "low";
defparam \SRAM_ADDR[15]~I .output_register_mode = "none";
defparam \SRAM_ADDR[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[16]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[16]));
// synopsys translate_off
defparam \SRAM_ADDR[16]~I .input_async_reset = "none";
defparam \SRAM_ADDR[16]~I .input_power_up = "low";
defparam \SRAM_ADDR[16]~I .input_register_mode = "none";
defparam \SRAM_ADDR[16]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[16]~I .oe_power_up = "low";
defparam \SRAM_ADDR[16]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[16]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[16]~I .operation_mode = "output";
defparam \SRAM_ADDR[16]~I .output_async_reset = "none";
defparam \SRAM_ADDR[16]~I .output_power_up = "low";
defparam \SRAM_ADDR[16]~I .output_register_mode = "none";
defparam \SRAM_ADDR[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_ADDR[17]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_ADDR[17]));
// synopsys translate_off
defparam \SRAM_ADDR[17]~I .input_async_reset = "none";
defparam \SRAM_ADDR[17]~I .input_power_up = "low";
defparam \SRAM_ADDR[17]~I .input_register_mode = "none";
defparam \SRAM_ADDR[17]~I .input_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_async_reset = "none";
defparam \SRAM_ADDR[17]~I .oe_power_up = "low";
defparam \SRAM_ADDR[17]~I .oe_register_mode = "none";
defparam \SRAM_ADDR[17]~I .oe_sync_reset = "none";
defparam \SRAM_ADDR[17]~I .operation_mode = "output";
defparam \SRAM_ADDR[17]~I .output_async_reset = "none";
defparam \SRAM_ADDR[17]~I .output_power_up = "low";
defparam \SRAM_ADDR[17]~I .output_register_mode = "none";
defparam \SRAM_ADDR[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_UB_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_UB_N));
// synopsys translate_off
defparam \SRAM_UB_N~I .input_async_reset = "none";
defparam \SRAM_UB_N~I .input_power_up = "low";
defparam \SRAM_UB_N~I .input_register_mode = "none";
defparam \SRAM_UB_N~I .input_sync_reset = "none";
defparam \SRAM_UB_N~I .oe_async_reset = "none";
defparam \SRAM_UB_N~I .oe_power_up = "low";
defparam \SRAM_UB_N~I .oe_register_mode = "none";
defparam \SRAM_UB_N~I .oe_sync_reset = "none";
defparam \SRAM_UB_N~I .operation_mode = "output";
defparam \SRAM_UB_N~I .output_async_reset = "none";
defparam \SRAM_UB_N~I .output_power_up = "low";
defparam \SRAM_UB_N~I .output_register_mode = "none";
defparam \SRAM_UB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_LB_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_LB_N));
// synopsys translate_off
defparam \SRAM_LB_N~I .input_async_reset = "none";
defparam \SRAM_LB_N~I .input_power_up = "low";
defparam \SRAM_LB_N~I .input_register_mode = "none";
defparam \SRAM_LB_N~I .input_sync_reset = "none";
defparam \SRAM_LB_N~I .oe_async_reset = "none";
defparam \SRAM_LB_N~I .oe_power_up = "low";
defparam \SRAM_LB_N~I .oe_register_mode = "none";
defparam \SRAM_LB_N~I .oe_sync_reset = "none";
defparam \SRAM_LB_N~I .operation_mode = "output";
defparam \SRAM_LB_N~I .output_async_reset = "none";
defparam \SRAM_LB_N~I .output_power_up = "low";
defparam \SRAM_LB_N~I .output_register_mode = "none";
defparam \SRAM_LB_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_WE_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_WE_N));
// synopsys translate_off
defparam \SRAM_WE_N~I .input_async_reset = "none";
defparam \SRAM_WE_N~I .input_power_up = "low";
defparam \SRAM_WE_N~I .input_register_mode = "none";
defparam \SRAM_WE_N~I .input_sync_reset = "none";
defparam \SRAM_WE_N~I .oe_async_reset = "none";
defparam \SRAM_WE_N~I .oe_power_up = "low";
defparam \SRAM_WE_N~I .oe_register_mode = "none";
defparam \SRAM_WE_N~I .oe_sync_reset = "none";
defparam \SRAM_WE_N~I .operation_mode = "output";
defparam \SRAM_WE_N~I .output_async_reset = "none";
defparam \SRAM_WE_N~I .output_power_up = "low";
defparam \SRAM_WE_N~I .output_register_mode = "none";
defparam \SRAM_WE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_CE_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_CE_N));
// synopsys translate_off
defparam \SRAM_CE_N~I .input_async_reset = "none";
defparam \SRAM_CE_N~I .input_power_up = "low";
defparam \SRAM_CE_N~I .input_register_mode = "none";
defparam \SRAM_CE_N~I .input_sync_reset = "none";
defparam \SRAM_CE_N~I .oe_async_reset = "none";
defparam \SRAM_CE_N~I .oe_power_up = "low";
defparam \SRAM_CE_N~I .oe_register_mode = "none";
defparam \SRAM_CE_N~I .oe_sync_reset = "none";
defparam \SRAM_CE_N~I .operation_mode = "output";
defparam \SRAM_CE_N~I .output_async_reset = "none";
defparam \SRAM_CE_N~I .output_power_up = "low";
defparam \SRAM_CE_N~I .output_register_mode = "none";
defparam \SRAM_CE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \SRAM_OE_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SRAM_OE_N));
// synopsys translate_off
defparam \SRAM_OE_N~I .input_async_reset = "none";
defparam \SRAM_OE_N~I .input_power_up = "low";
defparam \SRAM_OE_N~I .input_register_mode = "none";
defparam \SRAM_OE_N~I .input_sync_reset = "none";
defparam \SRAM_OE_N~I .oe_async_reset = "none";
defparam \SRAM_OE_N~I .oe_power_up = "low";
defparam \SRAM_OE_N~I .oe_register_mode = "none";
defparam \SRAM_OE_N~I .oe_sync_reset = "none";
defparam \SRAM_OE_N~I .operation_mode = "output";
defparam \SRAM_OE_N~I .output_async_reset = "none";
defparam \SRAM_OE_N~I .output_power_up = "low";
defparam \SRAM_OE_N~I .output_register_mode = "none";
defparam \SRAM_OE_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_ADDR[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_ADDR[0]));
// synopsys translate_off
defparam \OTG_ADDR[0]~I .input_async_reset = "none";
defparam \OTG_ADDR[0]~I .input_power_up = "low";
defparam \OTG_ADDR[0]~I .input_register_mode = "none";
defparam \OTG_ADDR[0]~I .input_sync_reset = "none";
defparam \OTG_ADDR[0]~I .oe_async_reset = "none";
defparam \OTG_ADDR[0]~I .oe_power_up = "low";
defparam \OTG_ADDR[0]~I .oe_register_mode = "none";
defparam \OTG_ADDR[0]~I .oe_sync_reset = "none";
defparam \OTG_ADDR[0]~I .operation_mode = "output";
defparam \OTG_ADDR[0]~I .output_async_reset = "none";
defparam \OTG_ADDR[0]~I .output_power_up = "low";
defparam \OTG_ADDR[0]~I .output_register_mode = "none";
defparam \OTG_ADDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_ADDR[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_ADDR[1]));
// synopsys translate_off
defparam \OTG_ADDR[1]~I .input_async_reset = "none";
defparam \OTG_ADDR[1]~I .input_power_up = "low";
defparam \OTG_ADDR[1]~I .input_register_mode = "none";
defparam \OTG_ADDR[1]~I .input_sync_reset = "none";
defparam \OTG_ADDR[1]~I .oe_async_reset = "none";
defparam \OTG_ADDR[1]~I .oe_power_up = "low";
defparam \OTG_ADDR[1]~I .oe_register_mode = "none";
defparam \OTG_ADDR[1]~I .oe_sync_reset = "none";
defparam \OTG_ADDR[1]~I .operation_mode = "output";
defparam \OTG_ADDR[1]~I .output_async_reset = "none";
defparam \OTG_ADDR[1]~I .output_power_up = "low";
defparam \OTG_ADDR[1]~I .output_register_mode = "none";
defparam \OTG_ADDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_CS_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_CS_N));
// synopsys translate_off
defparam \OTG_CS_N~I .input_async_reset = "none";
defparam \OTG_CS_N~I .input_power_up = "low";
defparam \OTG_CS_N~I .input_register_mode = "none";
defparam \OTG_CS_N~I .input_sync_reset = "none";
defparam \OTG_CS_N~I .oe_async_reset = "none";
defparam \OTG_CS_N~I .oe_power_up = "low";
defparam \OTG_CS_N~I .oe_register_mode = "none";
defparam \OTG_CS_N~I .oe_sync_reset = "none";
defparam \OTG_CS_N~I .operation_mode = "output";
defparam \OTG_CS_N~I .output_async_reset = "none";
defparam \OTG_CS_N~I .output_power_up = "low";
defparam \OTG_CS_N~I .output_register_mode = "none";
defparam \OTG_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_RD_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_RD_N));
// synopsys translate_off
defparam \OTG_RD_N~I .input_async_reset = "none";
defparam \OTG_RD_N~I .input_power_up = "low";
defparam \OTG_RD_N~I .input_register_mode = "none";
defparam \OTG_RD_N~I .input_sync_reset = "none";
defparam \OTG_RD_N~I .oe_async_reset = "none";
defparam \OTG_RD_N~I .oe_power_up = "low";
defparam \OTG_RD_N~I .oe_register_mode = "none";
defparam \OTG_RD_N~I .oe_sync_reset = "none";
defparam \OTG_RD_N~I .operation_mode = "output";
defparam \OTG_RD_N~I .output_async_reset = "none";
defparam \OTG_RD_N~I .output_power_up = "low";
defparam \OTG_RD_N~I .output_register_mode = "none";
defparam \OTG_RD_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_WR_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_WR_N));
// synopsys translate_off
defparam \OTG_WR_N~I .input_async_reset = "none";
defparam \OTG_WR_N~I .input_power_up = "low";
defparam \OTG_WR_N~I .input_register_mode = "none";
defparam \OTG_WR_N~I .input_sync_reset = "none";
defparam \OTG_WR_N~I .oe_async_reset = "none";
defparam \OTG_WR_N~I .oe_power_up = "low";
defparam \OTG_WR_N~I .oe_register_mode = "none";
defparam \OTG_WR_N~I .oe_sync_reset = "none";
defparam \OTG_WR_N~I .operation_mode = "output";
defparam \OTG_WR_N~I .output_async_reset = "none";
defparam \OTG_WR_N~I .output_power_up = "low";
defparam \OTG_WR_N~I .output_register_mode = "none";
defparam \OTG_WR_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_RST_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_RST_N));
// synopsys translate_off
defparam \OTG_RST_N~I .input_async_reset = "none";
defparam \OTG_RST_N~I .input_power_up = "low";
defparam \OTG_RST_N~I .input_register_mode = "none";
defparam \OTG_RST_N~I .input_sync_reset = "none";
defparam \OTG_RST_N~I .oe_async_reset = "none";
defparam \OTG_RST_N~I .oe_power_up = "low";
defparam \OTG_RST_N~I .oe_register_mode = "none";
defparam \OTG_RST_N~I .oe_sync_reset = "none";
defparam \OTG_RST_N~I .operation_mode = "output";
defparam \OTG_RST_N~I .output_async_reset = "none";
defparam \OTG_RST_N~I .output_power_up = "low";
defparam \OTG_RST_N~I .output_register_mode = "none";
defparam \OTG_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_FSPEED~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_FSPEED));
// synopsys translate_off
defparam \OTG_FSPEED~I .input_async_reset = "none";
defparam \OTG_FSPEED~I .input_power_up = "low";
defparam \OTG_FSPEED~I .input_register_mode = "none";
defparam \OTG_FSPEED~I .input_sync_reset = "none";
defparam \OTG_FSPEED~I .oe_async_reset = "none";
defparam \OTG_FSPEED~I .oe_power_up = "low";
defparam \OTG_FSPEED~I .oe_register_mode = "none";
defparam \OTG_FSPEED~I .oe_sync_reset = "none";
defparam \OTG_FSPEED~I .operation_mode = "output";
defparam \OTG_FSPEED~I .output_async_reset = "none";
defparam \OTG_FSPEED~I .output_power_up = "low";
defparam \OTG_FSPEED~I .output_register_mode = "none";
defparam \OTG_FSPEED~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G6,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_LSPEED~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_LSPEED));
// synopsys translate_off
defparam \OTG_LSPEED~I .input_async_reset = "none";
defparam \OTG_LSPEED~I .input_power_up = "low";
defparam \OTG_LSPEED~I .input_register_mode = "none";
defparam \OTG_LSPEED~I .input_sync_reset = "none";
defparam \OTG_LSPEED~I .oe_async_reset = "none";
defparam \OTG_LSPEED~I .oe_power_up = "low";
defparam \OTG_LSPEED~I .oe_register_mode = "none";
defparam \OTG_LSPEED~I .oe_sync_reset = "none";
defparam \OTG_LSPEED~I .operation_mode = "output";
defparam \OTG_LSPEED~I .output_async_reset = "none";
defparam \OTG_LSPEED~I .output_power_up = "low";
defparam \OTG_LSPEED~I .output_register_mode = "none";
defparam \OTG_LSPEED~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \OTG_INT0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_INT0));
// synopsys translate_off
defparam \OTG_INT0~I .input_async_reset = "none";
defparam \OTG_INT0~I .input_power_up = "low";
defparam \OTG_INT0~I .input_register_mode = "none";
defparam \OTG_INT0~I .input_sync_reset = "none";
defparam \OTG_INT0~I .oe_async_reset = "none";
defparam \OTG_INT0~I .oe_power_up = "low";
defparam \OTG_INT0~I .oe_register_mode = "none";
defparam \OTG_INT0~I .oe_sync_reset = "none";
defparam \OTG_INT0~I .operation_mode = "input";
defparam \OTG_INT0~I .output_async_reset = "none";
defparam \OTG_INT0~I .output_power_up = "low";
defparam \OTG_INT0~I .output_register_mode = "none";
defparam \OTG_INT0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C3,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \OTG_INT1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_INT1));
// synopsys translate_off
defparam \OTG_INT1~I .input_async_reset = "none";
defparam \OTG_INT1~I .input_power_up = "low";
defparam \OTG_INT1~I .input_register_mode = "none";
defparam \OTG_INT1~I .input_sync_reset = "none";
defparam \OTG_INT1~I .oe_async_reset = "none";
defparam \OTG_INT1~I .oe_power_up = "low";
defparam \OTG_INT1~I .oe_register_mode = "none";
defparam \OTG_INT1~I .oe_sync_reset = "none";
defparam \OTG_INT1~I .operation_mode = "input";
defparam \OTG_INT1~I .output_async_reset = "none";
defparam \OTG_INT1~I .output_power_up = "low";
defparam \OTG_INT1~I .output_register_mode = "none";
defparam \OTG_INT1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \OTG_DREQ0~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DREQ0));
// synopsys translate_off
defparam \OTG_DREQ0~I .input_async_reset = "none";
defparam \OTG_DREQ0~I .input_power_up = "low";
defparam \OTG_DREQ0~I .input_register_mode = "none";
defparam \OTG_DREQ0~I .input_sync_reset = "none";
defparam \OTG_DREQ0~I .oe_async_reset = "none";
defparam \OTG_DREQ0~I .oe_power_up = "low";
defparam \OTG_DREQ0~I .oe_register_mode = "none";
defparam \OTG_DREQ0~I .oe_sync_reset = "none";
defparam \OTG_DREQ0~I .operation_mode = "input";
defparam \OTG_DREQ0~I .output_async_reset = "none";
defparam \OTG_DREQ0~I .output_power_up = "low";
defparam \OTG_DREQ0~I .output_register_mode = "none";
defparam \OTG_DREQ0~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E5,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \OTG_DREQ1~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DREQ1));
// synopsys translate_off
defparam \OTG_DREQ1~I .input_async_reset = "none";
defparam \OTG_DREQ1~I .input_power_up = "low";
defparam \OTG_DREQ1~I .input_register_mode = "none";
defparam \OTG_DREQ1~I .input_sync_reset = "none";
defparam \OTG_DREQ1~I .oe_async_reset = "none";
defparam \OTG_DREQ1~I .oe_power_up = "low";
defparam \OTG_DREQ1~I .oe_register_mode = "none";
defparam \OTG_DREQ1~I .oe_sync_reset = "none";
defparam \OTG_DREQ1~I .operation_mode = "input";
defparam \OTG_DREQ1~I .output_async_reset = "none";
defparam \OTG_DREQ1~I .output_power_up = "low";
defparam \OTG_DREQ1~I .output_register_mode = "none";
defparam \OTG_DREQ1~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DACK0_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DACK0_N));
// synopsys translate_off
defparam \OTG_DACK0_N~I .input_async_reset = "none";
defparam \OTG_DACK0_N~I .input_power_up = "low";
defparam \OTG_DACK0_N~I .input_register_mode = "none";
defparam \OTG_DACK0_N~I .input_sync_reset = "none";
defparam \OTG_DACK0_N~I .oe_async_reset = "none";
defparam \OTG_DACK0_N~I .oe_power_up = "low";
defparam \OTG_DACK0_N~I .oe_register_mode = "none";
defparam \OTG_DACK0_N~I .oe_sync_reset = "none";
defparam \OTG_DACK0_N~I .operation_mode = "output";
defparam \OTG_DACK0_N~I .output_async_reset = "none";
defparam \OTG_DACK0_N~I .output_power_up = "low";
defparam \OTG_DACK0_N~I .output_register_mode = "none";
defparam \OTG_DACK0_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \OTG_DACK1_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OTG_DACK1_N));
// synopsys translate_off
defparam \OTG_DACK1_N~I .input_async_reset = "none";
defparam \OTG_DACK1_N~I .input_power_up = "low";
defparam \OTG_DACK1_N~I .input_register_mode = "none";
defparam \OTG_DACK1_N~I .input_sync_reset = "none";
defparam \OTG_DACK1_N~I .oe_async_reset = "none";
defparam \OTG_DACK1_N~I .oe_power_up = "low";
defparam \OTG_DACK1_N~I .oe_register_mode = "none";
defparam \OTG_DACK1_N~I .oe_sync_reset = "none";
defparam \OTG_DACK1_N~I .operation_mode = "output";
defparam \OTG_DACK1_N~I .output_async_reset = "none";
defparam \OTG_DACK1_N~I .output_power_up = "low";
defparam \OTG_DACK1_N~I .output_register_mode = "none";
defparam \OTG_DACK1_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_ON~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_ON));
// synopsys translate_off
defparam \LCD_ON~I .input_async_reset = "none";
defparam \LCD_ON~I .input_power_up = "low";
defparam \LCD_ON~I .input_register_mode = "none";
defparam \LCD_ON~I .input_sync_reset = "none";
defparam \LCD_ON~I .oe_async_reset = "none";
defparam \LCD_ON~I .oe_power_up = "low";
defparam \LCD_ON~I .oe_register_mode = "none";
defparam \LCD_ON~I .oe_sync_reset = "none";
defparam \LCD_ON~I .operation_mode = "output";
defparam \LCD_ON~I .output_async_reset = "none";
defparam \LCD_ON~I .output_power_up = "low";
defparam \LCD_ON~I .output_register_mode = "none";
defparam \LCD_ON~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K2,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_BLON~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_BLON));
// synopsys translate_off
defparam \LCD_BLON~I .input_async_reset = "none";
defparam \LCD_BLON~I .input_power_up = "low";
defparam \LCD_BLON~I .input_register_mode = "none";
defparam \LCD_BLON~I .input_sync_reset = "none";
defparam \LCD_BLON~I .oe_async_reset = "none";
defparam \LCD_BLON~I .oe_power_up = "low";
defparam \LCD_BLON~I .oe_register_mode = "none";
defparam \LCD_BLON~I .oe_sync_reset = "none";
defparam \LCD_BLON~I .operation_mode = "output";
defparam \LCD_BLON~I .output_async_reset = "none";
defparam \LCD_BLON~I .output_power_up = "low";
defparam \LCD_BLON~I .output_register_mode = "none";
defparam \LCD_BLON~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_RW~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_RW));
// synopsys translate_off
defparam \LCD_RW~I .input_async_reset = "none";
defparam \LCD_RW~I .input_power_up = "low";
defparam \LCD_RW~I .input_register_mode = "none";
defparam \LCD_RW~I .input_sync_reset = "none";
defparam \LCD_RW~I .oe_async_reset = "none";
defparam \LCD_RW~I .oe_power_up = "low";
defparam \LCD_RW~I .oe_register_mode = "none";
defparam \LCD_RW~I .oe_sync_reset = "none";
defparam \LCD_RW~I .operation_mode = "output";
defparam \LCD_RW~I .output_async_reset = "none";
defparam \LCD_RW~I .output_power_up = "low";
defparam \LCD_RW~I .output_register_mode = "none";
defparam \LCD_RW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K3,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_EN~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_EN));
// synopsys translate_off
defparam \LCD_EN~I .input_async_reset = "none";
defparam \LCD_EN~I .input_power_up = "low";
defparam \LCD_EN~I .input_register_mode = "none";
defparam \LCD_EN~I .input_sync_reset = "none";
defparam \LCD_EN~I .oe_async_reset = "none";
defparam \LCD_EN~I .oe_power_up = "low";
defparam \LCD_EN~I .oe_register_mode = "none";
defparam \LCD_EN~I .oe_sync_reset = "none";
defparam \LCD_EN~I .operation_mode = "output";
defparam \LCD_EN~I .output_async_reset = "none";
defparam \LCD_EN~I .output_power_up = "low";
defparam \LCD_EN~I .output_register_mode = "none";
defparam \LCD_EN~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K1,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \LCD_RS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LCD_RS));
// synopsys translate_off
defparam \LCD_RS~I .input_async_reset = "none";
defparam \LCD_RS~I .input_power_up = "low";
defparam \LCD_RS~I .input_register_mode = "none";
defparam \LCD_RS~I .input_sync_reset = "none";
defparam \LCD_RS~I .oe_async_reset = "none";
defparam \LCD_RS~I .oe_power_up = "low";
defparam \LCD_RS~I .oe_register_mode = "none";
defparam \LCD_RS~I .oe_sync_reset = "none";
defparam \LCD_RS~I .operation_mode = "output";
defparam \LCD_RS~I .output_async_reset = "none";
defparam \LCD_RS~I .output_power_up = "low";
defparam \LCD_RS~I .output_register_mode = "none";
defparam \LCD_RS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \SD_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SD_CLK));
// synopsys translate_off
defparam \SD_CLK~I .input_async_reset = "none";
defparam \SD_CLK~I .input_power_up = "low";
defparam \SD_CLK~I .input_register_mode = "none";
defparam \SD_CLK~I .input_sync_reset = "none";
defparam \SD_CLK~I .oe_async_reset = "none";
defparam \SD_CLK~I .oe_power_up = "low";
defparam \SD_CLK~I .oe_register_mode = "none";
defparam \SD_CLK~I .oe_sync_reset = "none";
defparam \SD_CLK~I .operation_mode = "output";
defparam \SD_CLK~I .output_async_reset = "none";
defparam \SD_CLK~I .output_power_up = "low";
defparam \SD_CLK~I .output_register_mode = "none";
defparam \SD_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \I2C_SCLK~I (
	.datain(\u3|u0|I2C_SCLK~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(I2C_SCLK));
// synopsys translate_off
defparam \I2C_SCLK~I .input_async_reset = "none";
defparam \I2C_SCLK~I .input_power_up = "low";
defparam \I2C_SCLK~I .input_register_mode = "none";
defparam \I2C_SCLK~I .input_sync_reset = "none";
defparam \I2C_SCLK~I .oe_async_reset = "none";
defparam \I2C_SCLK~I .oe_power_up = "low";
defparam \I2C_SCLK~I .oe_register_mode = "none";
defparam \I2C_SCLK~I .oe_sync_reset = "none";
defparam \I2C_SCLK~I .operation_mode = "output";
defparam \I2C_SCLK~I .output_async_reset = "none";
defparam \I2C_SCLK~I .output_power_up = "low";
defparam \I2C_SCLK~I .output_register_mode = "none";
defparam \I2C_SCLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \PS2_DAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_DAT));
// synopsys translate_off
defparam \PS2_DAT~I .input_async_reset = "none";
defparam \PS2_DAT~I .input_power_up = "low";
defparam \PS2_DAT~I .input_register_mode = "none";
defparam \PS2_DAT~I .input_sync_reset = "none";
defparam \PS2_DAT~I .oe_async_reset = "none";
defparam \PS2_DAT~I .oe_power_up = "low";
defparam \PS2_DAT~I .oe_register_mode = "none";
defparam \PS2_DAT~I .oe_sync_reset = "none";
defparam \PS2_DAT~I .operation_mode = "input";
defparam \PS2_DAT~I .output_async_reset = "none";
defparam \PS2_DAT~I .output_power_up = "low";
defparam \PS2_DAT~I .output_register_mode = "none";
defparam \PS2_DAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \PS2_CLK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PS2_CLK));
// synopsys translate_off
defparam \PS2_CLK~I .input_async_reset = "none";
defparam \PS2_CLK~I .input_power_up = "low";
defparam \PS2_CLK~I .input_register_mode = "none";
defparam \PS2_CLK~I .input_sync_reset = "none";
defparam \PS2_CLK~I .oe_async_reset = "none";
defparam \PS2_CLK~I .oe_power_up = "low";
defparam \PS2_CLK~I .oe_register_mode = "none";
defparam \PS2_CLK~I .oe_sync_reset = "none";
defparam \PS2_CLK~I .operation_mode = "input";
defparam \PS2_CLK~I .output_async_reset = "none";
defparam \PS2_CLK~I .output_power_up = "low";
defparam \PS2_CLK~I .output_register_mode = "none";
defparam \PS2_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TDI~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDI));
// synopsys translate_off
defparam \TDI~I .input_async_reset = "none";
defparam \TDI~I .input_power_up = "low";
defparam \TDI~I .input_register_mode = "none";
defparam \TDI~I .input_sync_reset = "none";
defparam \TDI~I .oe_async_reset = "none";
defparam \TDI~I .oe_power_up = "low";
defparam \TDI~I .oe_register_mode = "none";
defparam \TDI~I .oe_sync_reset = "none";
defparam \TDI~I .operation_mode = "input";
defparam \TDI~I .output_async_reset = "none";
defparam \TDI~I .output_power_up = "low";
defparam \TDI~I .output_register_mode = "none";
defparam \TDI~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCK));
// synopsys translate_off
defparam \TCK~I .input_async_reset = "none";
defparam \TCK~I .input_power_up = "low";
defparam \TCK~I .input_register_mode = "none";
defparam \TCK~I .input_sync_reset = "none";
defparam \TCK~I .oe_async_reset = "none";
defparam \TCK~I .oe_power_up = "low";
defparam \TCK~I .oe_register_mode = "none";
defparam \TCK~I .oe_sync_reset = "none";
defparam \TCK~I .operation_mode = "input";
defparam \TCK~I .output_async_reset = "none";
defparam \TCK~I .output_power_up = "low";
defparam \TCK~I .output_register_mode = "none";
defparam \TCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TCS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TCS));
// synopsys translate_off
defparam \TCS~I .input_async_reset = "none";
defparam \TCS~I .input_power_up = "low";
defparam \TCS~I .input_register_mode = "none";
defparam \TCS~I .input_sync_reset = "none";
defparam \TCS~I .oe_async_reset = "none";
defparam \TCS~I .oe_power_up = "low";
defparam \TCS~I .oe_register_mode = "none";
defparam \TCS~I .oe_sync_reset = "none";
defparam \TCS~I .operation_mode = "input";
defparam \TCS~I .output_async_reset = "none";
defparam \TCS~I .output_power_up = "low";
defparam \TCS~I .output_register_mode = "none";
defparam \TCS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \TDO~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TDO));
// synopsys translate_off
defparam \TDO~I .input_async_reset = "none";
defparam \TDO~I .input_power_up = "low";
defparam \TDO~I .input_register_mode = "none";
defparam \TDO~I .input_sync_reset = "none";
defparam \TDO~I .oe_async_reset = "none";
defparam \TDO~I .oe_power_up = "low";
defparam \TDO~I .oe_register_mode = "none";
defparam \TDO~I .oe_sync_reset = "none";
defparam \TDO~I .operation_mode = "output";
defparam \TDO~I .output_async_reset = "none";
defparam \TDO~I .output_power_up = "low";
defparam \TDO~I .output_register_mode = "none";
defparam \TDO~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_CLK~I (
	.datain(\p1|altpll_component|_clk2~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_CLK));
// synopsys translate_off
defparam \VGA_CLK~I .input_async_reset = "none";
defparam \VGA_CLK~I .input_power_up = "low";
defparam \VGA_CLK~I .input_register_mode = "none";
defparam \VGA_CLK~I .input_sync_reset = "none";
defparam \VGA_CLK~I .oe_async_reset = "none";
defparam \VGA_CLK~I .oe_power_up = "low";
defparam \VGA_CLK~I .oe_register_mode = "none";
defparam \VGA_CLK~I .oe_sync_reset = "none";
defparam \VGA_CLK~I .operation_mode = "output";
defparam \VGA_CLK~I .output_async_reset = "none";
defparam \VGA_CLK~I .output_power_up = "low";
defparam \VGA_CLK~I .output_register_mode = "none";
defparam \VGA_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_HS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_HS));
// synopsys translate_off
defparam \VGA_HS~I .input_async_reset = "none";
defparam \VGA_HS~I .input_power_up = "low";
defparam \VGA_HS~I .input_register_mode = "none";
defparam \VGA_HS~I .input_sync_reset = "none";
defparam \VGA_HS~I .oe_async_reset = "none";
defparam \VGA_HS~I .oe_power_up = "low";
defparam \VGA_HS~I .oe_register_mode = "none";
defparam \VGA_HS~I .oe_sync_reset = "none";
defparam \VGA_HS~I .operation_mode = "output";
defparam \VGA_HS~I .output_async_reset = "none";
defparam \VGA_HS~I .output_power_up = "low";
defparam \VGA_HS~I .output_register_mode = "none";
defparam \VGA_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_VS~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_VS));
// synopsys translate_off
defparam \VGA_VS~I .input_async_reset = "none";
defparam \VGA_VS~I .input_power_up = "low";
defparam \VGA_VS~I .input_register_mode = "none";
defparam \VGA_VS~I .input_sync_reset = "none";
defparam \VGA_VS~I .oe_async_reset = "none";
defparam \VGA_VS~I .oe_power_up = "low";
defparam \VGA_VS~I .oe_register_mode = "none";
defparam \VGA_VS~I .oe_sync_reset = "none";
defparam \VGA_VS~I .operation_mode = "output";
defparam \VGA_VS~I .output_async_reset = "none";
defparam \VGA_VS~I .output_power_up = "low";
defparam \VGA_VS~I .output_register_mode = "none";
defparam \VGA_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D6,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_BLANK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_BLANK));
// synopsys translate_off
defparam \VGA_BLANK~I .input_async_reset = "none";
defparam \VGA_BLANK~I .input_power_up = "low";
defparam \VGA_BLANK~I .input_register_mode = "none";
defparam \VGA_BLANK~I .input_sync_reset = "none";
defparam \VGA_BLANK~I .oe_async_reset = "none";
defparam \VGA_BLANK~I .oe_power_up = "low";
defparam \VGA_BLANK~I .oe_register_mode = "none";
defparam \VGA_BLANK~I .oe_sync_reset = "none";
defparam \VGA_BLANK~I .operation_mode = "output";
defparam \VGA_BLANK~I .output_async_reset = "none";
defparam \VGA_BLANK~I .output_power_up = "low";
defparam \VGA_BLANK~I .output_register_mode = "none";
defparam \VGA_BLANK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_SYNC~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_SYNC));
// synopsys translate_off
defparam \VGA_SYNC~I .input_async_reset = "none";
defparam \VGA_SYNC~I .input_power_up = "low";
defparam \VGA_SYNC~I .input_register_mode = "none";
defparam \VGA_SYNC~I .input_sync_reset = "none";
defparam \VGA_SYNC~I .oe_async_reset = "none";
defparam \VGA_SYNC~I .oe_power_up = "low";
defparam \VGA_SYNC~I .oe_register_mode = "none";
defparam \VGA_SYNC~I .oe_sync_reset = "none";
defparam \VGA_SYNC~I .operation_mode = "output";
defparam \VGA_SYNC~I .output_async_reset = "none";
defparam \VGA_SYNC~I .output_power_up = "low";
defparam \VGA_SYNC~I .output_register_mode = "none";
defparam \VGA_SYNC~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_R[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[0]));
// synopsys translate_off
defparam \VGA_R[0]~I .input_async_reset = "none";
defparam \VGA_R[0]~I .input_power_up = "low";
defparam \VGA_R[0]~I .input_register_mode = "none";
defparam \VGA_R[0]~I .input_sync_reset = "none";
defparam \VGA_R[0]~I .oe_async_reset = "none";
defparam \VGA_R[0]~I .oe_power_up = "low";
defparam \VGA_R[0]~I .oe_register_mode = "none";
defparam \VGA_R[0]~I .oe_sync_reset = "none";
defparam \VGA_R[0]~I .operation_mode = "output";
defparam \VGA_R[0]~I .output_async_reset = "none";
defparam \VGA_R[0]~I .output_power_up = "low";
defparam \VGA_R[0]~I .output_register_mode = "none";
defparam \VGA_R[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_R[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[1]));
// synopsys translate_off
defparam \VGA_R[1]~I .input_async_reset = "none";
defparam \VGA_R[1]~I .input_power_up = "low";
defparam \VGA_R[1]~I .input_register_mode = "none";
defparam \VGA_R[1]~I .input_sync_reset = "none";
defparam \VGA_R[1]~I .oe_async_reset = "none";
defparam \VGA_R[1]~I .oe_power_up = "low";
defparam \VGA_R[1]~I .oe_register_mode = "none";
defparam \VGA_R[1]~I .oe_sync_reset = "none";
defparam \VGA_R[1]~I .operation_mode = "output";
defparam \VGA_R[1]~I .output_async_reset = "none";
defparam \VGA_R[1]~I .output_power_up = "low";
defparam \VGA_R[1]~I .output_register_mode = "none";
defparam \VGA_R[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_R[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[2]));
// synopsys translate_off
defparam \VGA_R[2]~I .input_async_reset = "none";
defparam \VGA_R[2]~I .input_power_up = "low";
defparam \VGA_R[2]~I .input_register_mode = "none";
defparam \VGA_R[2]~I .input_sync_reset = "none";
defparam \VGA_R[2]~I .oe_async_reset = "none";
defparam \VGA_R[2]~I .oe_power_up = "low";
defparam \VGA_R[2]~I .oe_register_mode = "none";
defparam \VGA_R[2]~I .oe_sync_reset = "none";
defparam \VGA_R[2]~I .operation_mode = "output";
defparam \VGA_R[2]~I .output_async_reset = "none";
defparam \VGA_R[2]~I .output_power_up = "low";
defparam \VGA_R[2]~I .output_register_mode = "none";
defparam \VGA_R[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_R[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[3]));
// synopsys translate_off
defparam \VGA_R[3]~I .input_async_reset = "none";
defparam \VGA_R[3]~I .input_power_up = "low";
defparam \VGA_R[3]~I .input_register_mode = "none";
defparam \VGA_R[3]~I .input_sync_reset = "none";
defparam \VGA_R[3]~I .oe_async_reset = "none";
defparam \VGA_R[3]~I .oe_power_up = "low";
defparam \VGA_R[3]~I .oe_register_mode = "none";
defparam \VGA_R[3]~I .oe_sync_reset = "none";
defparam \VGA_R[3]~I .operation_mode = "output";
defparam \VGA_R[3]~I .output_async_reset = "none";
defparam \VGA_R[3]~I .output_power_up = "low";
defparam \VGA_R[3]~I .output_register_mode = "none";
defparam \VGA_R[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_R[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[4]));
// synopsys translate_off
defparam \VGA_R[4]~I .input_async_reset = "none";
defparam \VGA_R[4]~I .input_power_up = "low";
defparam \VGA_R[4]~I .input_register_mode = "none";
defparam \VGA_R[4]~I .input_sync_reset = "none";
defparam \VGA_R[4]~I .oe_async_reset = "none";
defparam \VGA_R[4]~I .oe_power_up = "low";
defparam \VGA_R[4]~I .oe_register_mode = "none";
defparam \VGA_R[4]~I .oe_sync_reset = "none";
defparam \VGA_R[4]~I .operation_mode = "output";
defparam \VGA_R[4]~I .output_async_reset = "none";
defparam \VGA_R[4]~I .output_power_up = "low";
defparam \VGA_R[4]~I .output_register_mode = "none";
defparam \VGA_R[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_R[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[5]));
// synopsys translate_off
defparam \VGA_R[5]~I .input_async_reset = "none";
defparam \VGA_R[5]~I .input_power_up = "low";
defparam \VGA_R[5]~I .input_register_mode = "none";
defparam \VGA_R[5]~I .input_sync_reset = "none";
defparam \VGA_R[5]~I .oe_async_reset = "none";
defparam \VGA_R[5]~I .oe_power_up = "low";
defparam \VGA_R[5]~I .oe_register_mode = "none";
defparam \VGA_R[5]~I .oe_sync_reset = "none";
defparam \VGA_R[5]~I .operation_mode = "output";
defparam \VGA_R[5]~I .output_async_reset = "none";
defparam \VGA_R[5]~I .output_power_up = "low";
defparam \VGA_R[5]~I .output_register_mode = "none";
defparam \VGA_R[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_R[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[6]));
// synopsys translate_off
defparam \VGA_R[6]~I .input_async_reset = "none";
defparam \VGA_R[6]~I .input_power_up = "low";
defparam \VGA_R[6]~I .input_register_mode = "none";
defparam \VGA_R[6]~I .input_sync_reset = "none";
defparam \VGA_R[6]~I .oe_async_reset = "none";
defparam \VGA_R[6]~I .oe_power_up = "low";
defparam \VGA_R[6]~I .oe_register_mode = "none";
defparam \VGA_R[6]~I .oe_sync_reset = "none";
defparam \VGA_R[6]~I .operation_mode = "output";
defparam \VGA_R[6]~I .output_async_reset = "none";
defparam \VGA_R[6]~I .output_power_up = "low";
defparam \VGA_R[6]~I .output_register_mode = "none";
defparam \VGA_R[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_R[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[7]));
// synopsys translate_off
defparam \VGA_R[7]~I .input_async_reset = "none";
defparam \VGA_R[7]~I .input_power_up = "low";
defparam \VGA_R[7]~I .input_register_mode = "none";
defparam \VGA_R[7]~I .input_sync_reset = "none";
defparam \VGA_R[7]~I .oe_async_reset = "none";
defparam \VGA_R[7]~I .oe_power_up = "low";
defparam \VGA_R[7]~I .oe_register_mode = "none";
defparam \VGA_R[7]~I .oe_sync_reset = "none";
defparam \VGA_R[7]~I .operation_mode = "output";
defparam \VGA_R[7]~I .output_async_reset = "none";
defparam \VGA_R[7]~I .output_power_up = "low";
defparam \VGA_R[7]~I .output_register_mode = "none";
defparam \VGA_R[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_R[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[8]));
// synopsys translate_off
defparam \VGA_R[8]~I .input_async_reset = "none";
defparam \VGA_R[8]~I .input_power_up = "low";
defparam \VGA_R[8]~I .input_register_mode = "none";
defparam \VGA_R[8]~I .input_sync_reset = "none";
defparam \VGA_R[8]~I .oe_async_reset = "none";
defparam \VGA_R[8]~I .oe_power_up = "low";
defparam \VGA_R[8]~I .oe_register_mode = "none";
defparam \VGA_R[8]~I .oe_sync_reset = "none";
defparam \VGA_R[8]~I .operation_mode = "output";
defparam \VGA_R[8]~I .output_async_reset = "none";
defparam \VGA_R[8]~I .output_power_up = "low";
defparam \VGA_R[8]~I .output_register_mode = "none";
defparam \VGA_R[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_R[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_R[9]));
// synopsys translate_off
defparam \VGA_R[9]~I .input_async_reset = "none";
defparam \VGA_R[9]~I .input_power_up = "low";
defparam \VGA_R[9]~I .input_register_mode = "none";
defparam \VGA_R[9]~I .input_sync_reset = "none";
defparam \VGA_R[9]~I .oe_async_reset = "none";
defparam \VGA_R[9]~I .oe_power_up = "low";
defparam \VGA_R[9]~I .oe_register_mode = "none";
defparam \VGA_R[9]~I .oe_sync_reset = "none";
defparam \VGA_R[9]~I .operation_mode = "output";
defparam \VGA_R[9]~I .output_async_reset = "none";
defparam \VGA_R[9]~I .output_power_up = "low";
defparam \VGA_R[9]~I .output_register_mode = "none";
defparam \VGA_R[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_G[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[0]));
// synopsys translate_off
defparam \VGA_G[0]~I .input_async_reset = "none";
defparam \VGA_G[0]~I .input_power_up = "low";
defparam \VGA_G[0]~I .input_register_mode = "none";
defparam \VGA_G[0]~I .input_sync_reset = "none";
defparam \VGA_G[0]~I .oe_async_reset = "none";
defparam \VGA_G[0]~I .oe_power_up = "low";
defparam \VGA_G[0]~I .oe_register_mode = "none";
defparam \VGA_G[0]~I .oe_sync_reset = "none";
defparam \VGA_G[0]~I .operation_mode = "output";
defparam \VGA_G[0]~I .output_async_reset = "none";
defparam \VGA_G[0]~I .output_power_up = "low";
defparam \VGA_G[0]~I .output_register_mode = "none";
defparam \VGA_G[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_G[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[1]));
// synopsys translate_off
defparam \VGA_G[1]~I .input_async_reset = "none";
defparam \VGA_G[1]~I .input_power_up = "low";
defparam \VGA_G[1]~I .input_register_mode = "none";
defparam \VGA_G[1]~I .input_sync_reset = "none";
defparam \VGA_G[1]~I .oe_async_reset = "none";
defparam \VGA_G[1]~I .oe_power_up = "low";
defparam \VGA_G[1]~I .oe_register_mode = "none";
defparam \VGA_G[1]~I .oe_sync_reset = "none";
defparam \VGA_G[1]~I .operation_mode = "output";
defparam \VGA_G[1]~I .output_async_reset = "none";
defparam \VGA_G[1]~I .output_power_up = "low";
defparam \VGA_G[1]~I .output_register_mode = "none";
defparam \VGA_G[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_G[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[2]));
// synopsys translate_off
defparam \VGA_G[2]~I .input_async_reset = "none";
defparam \VGA_G[2]~I .input_power_up = "low";
defparam \VGA_G[2]~I .input_register_mode = "none";
defparam \VGA_G[2]~I .input_sync_reset = "none";
defparam \VGA_G[2]~I .oe_async_reset = "none";
defparam \VGA_G[2]~I .oe_power_up = "low";
defparam \VGA_G[2]~I .oe_register_mode = "none";
defparam \VGA_G[2]~I .oe_sync_reset = "none";
defparam \VGA_G[2]~I .operation_mode = "output";
defparam \VGA_G[2]~I .output_async_reset = "none";
defparam \VGA_G[2]~I .output_power_up = "low";
defparam \VGA_G[2]~I .output_register_mode = "none";
defparam \VGA_G[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_G[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[3]));
// synopsys translate_off
defparam \VGA_G[3]~I .input_async_reset = "none";
defparam \VGA_G[3]~I .input_power_up = "low";
defparam \VGA_G[3]~I .input_register_mode = "none";
defparam \VGA_G[3]~I .input_sync_reset = "none";
defparam \VGA_G[3]~I .oe_async_reset = "none";
defparam \VGA_G[3]~I .oe_power_up = "low";
defparam \VGA_G[3]~I .oe_register_mode = "none";
defparam \VGA_G[3]~I .oe_sync_reset = "none";
defparam \VGA_G[3]~I .operation_mode = "output";
defparam \VGA_G[3]~I .output_async_reset = "none";
defparam \VGA_G[3]~I .output_power_up = "low";
defparam \VGA_G[3]~I .output_register_mode = "none";
defparam \VGA_G[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_G[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[4]));
// synopsys translate_off
defparam \VGA_G[4]~I .input_async_reset = "none";
defparam \VGA_G[4]~I .input_power_up = "low";
defparam \VGA_G[4]~I .input_register_mode = "none";
defparam \VGA_G[4]~I .input_sync_reset = "none";
defparam \VGA_G[4]~I .oe_async_reset = "none";
defparam \VGA_G[4]~I .oe_power_up = "low";
defparam \VGA_G[4]~I .oe_register_mode = "none";
defparam \VGA_G[4]~I .oe_sync_reset = "none";
defparam \VGA_G[4]~I .operation_mode = "output";
defparam \VGA_G[4]~I .output_async_reset = "none";
defparam \VGA_G[4]~I .output_power_up = "low";
defparam \VGA_G[4]~I .output_register_mode = "none";
defparam \VGA_G[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_G[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[5]));
// synopsys translate_off
defparam \VGA_G[5]~I .input_async_reset = "none";
defparam \VGA_G[5]~I .input_power_up = "low";
defparam \VGA_G[5]~I .input_register_mode = "none";
defparam \VGA_G[5]~I .input_sync_reset = "none";
defparam \VGA_G[5]~I .oe_async_reset = "none";
defparam \VGA_G[5]~I .oe_power_up = "low";
defparam \VGA_G[5]~I .oe_register_mode = "none";
defparam \VGA_G[5]~I .oe_sync_reset = "none";
defparam \VGA_G[5]~I .operation_mode = "output";
defparam \VGA_G[5]~I .output_async_reset = "none";
defparam \VGA_G[5]~I .output_power_up = "low";
defparam \VGA_G[5]~I .output_register_mode = "none";
defparam \VGA_G[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_G[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[6]));
// synopsys translate_off
defparam \VGA_G[6]~I .input_async_reset = "none";
defparam \VGA_G[6]~I .input_power_up = "low";
defparam \VGA_G[6]~I .input_register_mode = "none";
defparam \VGA_G[6]~I .input_sync_reset = "none";
defparam \VGA_G[6]~I .oe_async_reset = "none";
defparam \VGA_G[6]~I .oe_power_up = "low";
defparam \VGA_G[6]~I .oe_register_mode = "none";
defparam \VGA_G[6]~I .oe_sync_reset = "none";
defparam \VGA_G[6]~I .operation_mode = "output";
defparam \VGA_G[6]~I .output_async_reset = "none";
defparam \VGA_G[6]~I .output_power_up = "low";
defparam \VGA_G[6]~I .output_register_mode = "none";
defparam \VGA_G[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_G[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[7]));
// synopsys translate_off
defparam \VGA_G[7]~I .input_async_reset = "none";
defparam \VGA_G[7]~I .input_power_up = "low";
defparam \VGA_G[7]~I .input_register_mode = "none";
defparam \VGA_G[7]~I .input_sync_reset = "none";
defparam \VGA_G[7]~I .oe_async_reset = "none";
defparam \VGA_G[7]~I .oe_power_up = "low";
defparam \VGA_G[7]~I .oe_register_mode = "none";
defparam \VGA_G[7]~I .oe_sync_reset = "none";
defparam \VGA_G[7]~I .operation_mode = "output";
defparam \VGA_G[7]~I .output_async_reset = "none";
defparam \VGA_G[7]~I .output_power_up = "low";
defparam \VGA_G[7]~I .output_register_mode = "none";
defparam \VGA_G[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_G[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[8]));
// synopsys translate_off
defparam \VGA_G[8]~I .input_async_reset = "none";
defparam \VGA_G[8]~I .input_power_up = "low";
defparam \VGA_G[8]~I .input_register_mode = "none";
defparam \VGA_G[8]~I .input_sync_reset = "none";
defparam \VGA_G[8]~I .oe_async_reset = "none";
defparam \VGA_G[8]~I .oe_power_up = "low";
defparam \VGA_G[8]~I .oe_register_mode = "none";
defparam \VGA_G[8]~I .oe_sync_reset = "none";
defparam \VGA_G[8]~I .operation_mode = "output";
defparam \VGA_G[8]~I .output_async_reset = "none";
defparam \VGA_G[8]~I .output_power_up = "low";
defparam \VGA_G[8]~I .output_register_mode = "none";
defparam \VGA_G[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_G[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_G[9]));
// synopsys translate_off
defparam \VGA_G[9]~I .input_async_reset = "none";
defparam \VGA_G[9]~I .input_power_up = "low";
defparam \VGA_G[9]~I .input_register_mode = "none";
defparam \VGA_G[9]~I .input_sync_reset = "none";
defparam \VGA_G[9]~I .oe_async_reset = "none";
defparam \VGA_G[9]~I .oe_power_up = "low";
defparam \VGA_G[9]~I .oe_register_mode = "none";
defparam \VGA_G[9]~I .oe_sync_reset = "none";
defparam \VGA_G[9]~I .operation_mode = "output";
defparam \VGA_G[9]~I .output_async_reset = "none";
defparam \VGA_G[9]~I .output_power_up = "low";
defparam \VGA_G[9]~I .output_register_mode = "none";
defparam \VGA_G[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_B[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[0]));
// synopsys translate_off
defparam \VGA_B[0]~I .input_async_reset = "none";
defparam \VGA_B[0]~I .input_power_up = "low";
defparam \VGA_B[0]~I .input_register_mode = "none";
defparam \VGA_B[0]~I .input_sync_reset = "none";
defparam \VGA_B[0]~I .oe_async_reset = "none";
defparam \VGA_B[0]~I .oe_power_up = "low";
defparam \VGA_B[0]~I .oe_register_mode = "none";
defparam \VGA_B[0]~I .oe_sync_reset = "none";
defparam \VGA_B[0]~I .operation_mode = "output";
defparam \VGA_B[0]~I .output_async_reset = "none";
defparam \VGA_B[0]~I .output_power_up = "low";
defparam \VGA_B[0]~I .output_register_mode = "none";
defparam \VGA_B[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_B[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[1]));
// synopsys translate_off
defparam \VGA_B[1]~I .input_async_reset = "none";
defparam \VGA_B[1]~I .input_power_up = "low";
defparam \VGA_B[1]~I .input_register_mode = "none";
defparam \VGA_B[1]~I .input_sync_reset = "none";
defparam \VGA_B[1]~I .oe_async_reset = "none";
defparam \VGA_B[1]~I .oe_power_up = "low";
defparam \VGA_B[1]~I .oe_register_mode = "none";
defparam \VGA_B[1]~I .oe_sync_reset = "none";
defparam \VGA_B[1]~I .operation_mode = "output";
defparam \VGA_B[1]~I .output_async_reset = "none";
defparam \VGA_B[1]~I .output_power_up = "low";
defparam \VGA_B[1]~I .output_register_mode = "none";
defparam \VGA_B[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_B[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[2]));
// synopsys translate_off
defparam \VGA_B[2]~I .input_async_reset = "none";
defparam \VGA_B[2]~I .input_power_up = "low";
defparam \VGA_B[2]~I .input_register_mode = "none";
defparam \VGA_B[2]~I .input_sync_reset = "none";
defparam \VGA_B[2]~I .oe_async_reset = "none";
defparam \VGA_B[2]~I .oe_power_up = "low";
defparam \VGA_B[2]~I .oe_register_mode = "none";
defparam \VGA_B[2]~I .oe_sync_reset = "none";
defparam \VGA_B[2]~I .operation_mode = "output";
defparam \VGA_B[2]~I .output_async_reset = "none";
defparam \VGA_B[2]~I .output_power_up = "low";
defparam \VGA_B[2]~I .output_register_mode = "none";
defparam \VGA_B[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_B[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[3]));
// synopsys translate_off
defparam \VGA_B[3]~I .input_async_reset = "none";
defparam \VGA_B[3]~I .input_power_up = "low";
defparam \VGA_B[3]~I .input_register_mode = "none";
defparam \VGA_B[3]~I .input_sync_reset = "none";
defparam \VGA_B[3]~I .oe_async_reset = "none";
defparam \VGA_B[3]~I .oe_power_up = "low";
defparam \VGA_B[3]~I .oe_register_mode = "none";
defparam \VGA_B[3]~I .oe_sync_reset = "none";
defparam \VGA_B[3]~I .operation_mode = "output";
defparam \VGA_B[3]~I .output_async_reset = "none";
defparam \VGA_B[3]~I .output_power_up = "low";
defparam \VGA_B[3]~I .output_register_mode = "none";
defparam \VGA_B[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_B[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[4]));
// synopsys translate_off
defparam \VGA_B[4]~I .input_async_reset = "none";
defparam \VGA_B[4]~I .input_power_up = "low";
defparam \VGA_B[4]~I .input_register_mode = "none";
defparam \VGA_B[4]~I .input_sync_reset = "none";
defparam \VGA_B[4]~I .oe_async_reset = "none";
defparam \VGA_B[4]~I .oe_power_up = "low";
defparam \VGA_B[4]~I .oe_register_mode = "none";
defparam \VGA_B[4]~I .oe_sync_reset = "none";
defparam \VGA_B[4]~I .operation_mode = "output";
defparam \VGA_B[4]~I .output_async_reset = "none";
defparam \VGA_B[4]~I .output_power_up = "low";
defparam \VGA_B[4]~I .output_register_mode = "none";
defparam \VGA_B[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_B[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[5]));
// synopsys translate_off
defparam \VGA_B[5]~I .input_async_reset = "none";
defparam \VGA_B[5]~I .input_power_up = "low";
defparam \VGA_B[5]~I .input_register_mode = "none";
defparam \VGA_B[5]~I .input_sync_reset = "none";
defparam \VGA_B[5]~I .oe_async_reset = "none";
defparam \VGA_B[5]~I .oe_power_up = "low";
defparam \VGA_B[5]~I .oe_register_mode = "none";
defparam \VGA_B[5]~I .oe_sync_reset = "none";
defparam \VGA_B[5]~I .operation_mode = "output";
defparam \VGA_B[5]~I .output_async_reset = "none";
defparam \VGA_B[5]~I .output_power_up = "low";
defparam \VGA_B[5]~I .output_register_mode = "none";
defparam \VGA_B[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_B[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[6]));
// synopsys translate_off
defparam \VGA_B[6]~I .input_async_reset = "none";
defparam \VGA_B[6]~I .input_power_up = "low";
defparam \VGA_B[6]~I .input_register_mode = "none";
defparam \VGA_B[6]~I .input_sync_reset = "none";
defparam \VGA_B[6]~I .oe_async_reset = "none";
defparam \VGA_B[6]~I .oe_power_up = "low";
defparam \VGA_B[6]~I .oe_register_mode = "none";
defparam \VGA_B[6]~I .oe_sync_reset = "none";
defparam \VGA_B[6]~I .operation_mode = "output";
defparam \VGA_B[6]~I .output_async_reset = "none";
defparam \VGA_B[6]~I .output_power_up = "low";
defparam \VGA_B[6]~I .output_register_mode = "none";
defparam \VGA_B[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_B[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[7]));
// synopsys translate_off
defparam \VGA_B[7]~I .input_async_reset = "none";
defparam \VGA_B[7]~I .input_power_up = "low";
defparam \VGA_B[7]~I .input_register_mode = "none";
defparam \VGA_B[7]~I .input_sync_reset = "none";
defparam \VGA_B[7]~I .oe_async_reset = "none";
defparam \VGA_B[7]~I .oe_power_up = "low";
defparam \VGA_B[7]~I .oe_register_mode = "none";
defparam \VGA_B[7]~I .oe_sync_reset = "none";
defparam \VGA_B[7]~I .operation_mode = "output";
defparam \VGA_B[7]~I .output_async_reset = "none";
defparam \VGA_B[7]~I .output_power_up = "low";
defparam \VGA_B[7]~I .output_register_mode = "none";
defparam \VGA_B[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_B[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[8]));
// synopsys translate_off
defparam \VGA_B[8]~I .input_async_reset = "none";
defparam \VGA_B[8]~I .input_power_up = "low";
defparam \VGA_B[8]~I .input_register_mode = "none";
defparam \VGA_B[8]~I .input_sync_reset = "none";
defparam \VGA_B[8]~I .oe_async_reset = "none";
defparam \VGA_B[8]~I .oe_power_up = "low";
defparam \VGA_B[8]~I .oe_register_mode = "none";
defparam \VGA_B[8]~I .oe_sync_reset = "none";
defparam \VGA_B[8]~I .operation_mode = "output";
defparam \VGA_B[8]~I .output_async_reset = "none";
defparam \VGA_B[8]~I .output_power_up = "low";
defparam \VGA_B[8]~I .output_register_mode = "none";
defparam \VGA_B[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \VGA_B[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(VGA_B[9]));
// synopsys translate_off
defparam \VGA_B[9]~I .input_async_reset = "none";
defparam \VGA_B[9]~I .input_power_up = "low";
defparam \VGA_B[9]~I .input_register_mode = "none";
defparam \VGA_B[9]~I .input_sync_reset = "none";
defparam \VGA_B[9]~I .oe_async_reset = "none";
defparam \VGA_B[9]~I .oe_power_up = "low";
defparam \VGA_B[9]~I .oe_register_mode = "none";
defparam \VGA_B[9]~I .oe_sync_reset = "none";
defparam \VGA_B[9]~I .operation_mode = "output";
defparam \VGA_B[9]~I .output_async_reset = "none";
defparam \VGA_B[9]~I .output_power_up = "low";
defparam \VGA_B[9]~I .output_register_mode = "none";
defparam \VGA_B[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_CMD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_CMD));
// synopsys translate_off
defparam \ENET_CMD~I .input_async_reset = "none";
defparam \ENET_CMD~I .input_power_up = "low";
defparam \ENET_CMD~I .input_register_mode = "none";
defparam \ENET_CMD~I .input_sync_reset = "none";
defparam \ENET_CMD~I .oe_async_reset = "none";
defparam \ENET_CMD~I .oe_power_up = "low";
defparam \ENET_CMD~I .oe_register_mode = "none";
defparam \ENET_CMD~I .oe_sync_reset = "none";
defparam \ENET_CMD~I .operation_mode = "output";
defparam \ENET_CMD~I .output_async_reset = "none";
defparam \ENET_CMD~I .output_power_up = "low";
defparam \ENET_CMD~I .output_register_mode = "none";
defparam \ENET_CMD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_CS_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_CS_N));
// synopsys translate_off
defparam \ENET_CS_N~I .input_async_reset = "none";
defparam \ENET_CS_N~I .input_power_up = "low";
defparam \ENET_CS_N~I .input_register_mode = "none";
defparam \ENET_CS_N~I .input_sync_reset = "none";
defparam \ENET_CS_N~I .oe_async_reset = "none";
defparam \ENET_CS_N~I .oe_power_up = "low";
defparam \ENET_CS_N~I .oe_register_mode = "none";
defparam \ENET_CS_N~I .oe_sync_reset = "none";
defparam \ENET_CS_N~I .operation_mode = "output";
defparam \ENET_CS_N~I .output_async_reset = "none";
defparam \ENET_CS_N~I .output_power_up = "low";
defparam \ENET_CS_N~I .output_register_mode = "none";
defparam \ENET_CS_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_WR_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_WR_N));
// synopsys translate_off
defparam \ENET_WR_N~I .input_async_reset = "none";
defparam \ENET_WR_N~I .input_power_up = "low";
defparam \ENET_WR_N~I .input_register_mode = "none";
defparam \ENET_WR_N~I .input_sync_reset = "none";
defparam \ENET_WR_N~I .oe_async_reset = "none";
defparam \ENET_WR_N~I .oe_power_up = "low";
defparam \ENET_WR_N~I .oe_register_mode = "none";
defparam \ENET_WR_N~I .oe_sync_reset = "none";
defparam \ENET_WR_N~I .operation_mode = "output";
defparam \ENET_WR_N~I .output_async_reset = "none";
defparam \ENET_WR_N~I .output_power_up = "low";
defparam \ENET_WR_N~I .output_register_mode = "none";
defparam \ENET_WR_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_RD_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_RD_N));
// synopsys translate_off
defparam \ENET_RD_N~I .input_async_reset = "none";
defparam \ENET_RD_N~I .input_power_up = "low";
defparam \ENET_RD_N~I .input_register_mode = "none";
defparam \ENET_RD_N~I .input_sync_reset = "none";
defparam \ENET_RD_N~I .oe_async_reset = "none";
defparam \ENET_RD_N~I .oe_power_up = "low";
defparam \ENET_RD_N~I .oe_register_mode = "none";
defparam \ENET_RD_N~I .oe_sync_reset = "none";
defparam \ENET_RD_N~I .operation_mode = "output";
defparam \ENET_RD_N~I .output_async_reset = "none";
defparam \ENET_RD_N~I .output_power_up = "low";
defparam \ENET_RD_N~I .output_register_mode = "none";
defparam \ENET_RD_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \ENET_RST_N~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_RST_N));
// synopsys translate_off
defparam \ENET_RST_N~I .input_async_reset = "none";
defparam \ENET_RST_N~I .input_power_up = "low";
defparam \ENET_RST_N~I .input_register_mode = "none";
defparam \ENET_RST_N~I .input_sync_reset = "none";
defparam \ENET_RST_N~I .oe_async_reset = "none";
defparam \ENET_RST_N~I .oe_power_up = "low";
defparam \ENET_RST_N~I .oe_register_mode = "none";
defparam \ENET_RST_N~I .oe_sync_reset = "none";
defparam \ENET_RST_N~I .operation_mode = "output";
defparam \ENET_RST_N~I .output_async_reset = "none";
defparam \ENET_RST_N~I .output_power_up = "low";
defparam \ENET_RST_N~I .output_register_mode = "none";
defparam \ENET_RST_N~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \ENET_INT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_INT));
// synopsys translate_off
defparam \ENET_INT~I .input_async_reset = "none";
defparam \ENET_INT~I .input_power_up = "low";
defparam \ENET_INT~I .input_register_mode = "none";
defparam \ENET_INT~I .input_sync_reset = "none";
defparam \ENET_INT~I .oe_async_reset = "none";
defparam \ENET_INT~I .oe_power_up = "low";
defparam \ENET_INT~I .oe_register_mode = "none";
defparam \ENET_INT~I .oe_sync_reset = "none";
defparam \ENET_INT~I .operation_mode = "input";
defparam \ENET_INT~I .output_async_reset = "none";
defparam \ENET_INT~I .output_power_up = "low";
defparam \ENET_INT~I .output_register_mode = "none";
defparam \ENET_INT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B24,	 I/O Standard: 2.5 V,	 Current Strength: 8mA
cycloneii_io \ENET_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ENET_CLK));
// synopsys translate_off
defparam \ENET_CLK~I .input_async_reset = "none";
defparam \ENET_CLK~I .input_power_up = "low";
defparam \ENET_CLK~I .input_register_mode = "none";
defparam \ENET_CLK~I .input_sync_reset = "none";
defparam \ENET_CLK~I .oe_async_reset = "none";
defparam \ENET_CLK~I .oe_power_up = "low";
defparam \ENET_CLK~I .oe_register_mode = "none";
defparam \ENET_CLK~I .oe_sync_reset = "none";
defparam \ENET_CLK~I .operation_mode = "output";
defparam \ENET_CLK~I .output_async_reset = "none";
defparam \ENET_CLK~I .output_power_up = "low";
defparam \ENET_CLK~I .output_register_mode = "none";
defparam \ENET_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \AUD_ADCDAT~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_ADCDAT));
// synopsys translate_off
defparam \AUD_ADCDAT~I .input_async_reset = "none";
defparam \AUD_ADCDAT~I .input_power_up = "low";
defparam \AUD_ADCDAT~I .input_register_mode = "none";
defparam \AUD_ADCDAT~I .input_sync_reset = "none";
defparam \AUD_ADCDAT~I .oe_async_reset = "none";
defparam \AUD_ADCDAT~I .oe_power_up = "low";
defparam \AUD_ADCDAT~I .oe_register_mode = "none";
defparam \AUD_ADCDAT~I .oe_sync_reset = "none";
defparam \AUD_ADCDAT~I .operation_mode = "input";
defparam \AUD_ADCDAT~I .output_async_reset = "none";
defparam \AUD_ADCDAT~I .output_power_up = "low";
defparam \AUD_ADCDAT~I .output_register_mode = "none";
defparam \AUD_ADCDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A4,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \AUD_DACDAT~I (
	.datain(\u4|Mux1~20_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_DACDAT));
// synopsys translate_off
defparam \AUD_DACDAT~I .input_async_reset = "none";
defparam \AUD_DACDAT~I .input_power_up = "low";
defparam \AUD_DACDAT~I .input_register_mode = "none";
defparam \AUD_DACDAT~I .input_sync_reset = "none";
defparam \AUD_DACDAT~I .oe_async_reset = "none";
defparam \AUD_DACDAT~I .oe_power_up = "low";
defparam \AUD_DACDAT~I .oe_register_mode = "none";
defparam \AUD_DACDAT~I .oe_sync_reset = "none";
defparam \AUD_DACDAT~I .operation_mode = "output";
defparam \AUD_DACDAT~I .output_async_reset = "none";
defparam \AUD_DACDAT~I .output_power_up = "low";
defparam \AUD_DACDAT~I .output_register_mode = "none";
defparam \AUD_DACDAT~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \AUD_XCK~I (
	.datain(\p1|altpll_component|_clk1~clkctrl_outclk ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(AUD_XCK));
// synopsys translate_off
defparam \AUD_XCK~I .input_async_reset = "none";
defparam \AUD_XCK~I .input_power_up = "low";
defparam \AUD_XCK~I .input_register_mode = "none";
defparam \AUD_XCK~I .input_sync_reset = "none";
defparam \AUD_XCK~I .oe_async_reset = "none";
defparam \AUD_XCK~I .oe_power_up = "low";
defparam \AUD_XCK~I .oe_register_mode = "none";
defparam \AUD_XCK~I .oe_sync_reset = "none";
defparam \AUD_XCK~I .operation_mode = "output";
defparam \AUD_XCK~I .output_async_reset = "none";
defparam \AUD_XCK~I .output_power_up = "low";
defparam \AUD_XCK~I .output_register_mode = "none";
defparam \AUD_XCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TD_DATA[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[0]));
// synopsys translate_off
defparam \TD_DATA[0]~I .input_async_reset = "none";
defparam \TD_DATA[0]~I .input_power_up = "low";
defparam \TD_DATA[0]~I .input_register_mode = "none";
defparam \TD_DATA[0]~I .input_sync_reset = "none";
defparam \TD_DATA[0]~I .oe_async_reset = "none";
defparam \TD_DATA[0]~I .oe_power_up = "low";
defparam \TD_DATA[0]~I .oe_register_mode = "none";
defparam \TD_DATA[0]~I .oe_sync_reset = "none";
defparam \TD_DATA[0]~I .operation_mode = "input";
defparam \TD_DATA[0]~I .output_async_reset = "none";
defparam \TD_DATA[0]~I .output_power_up = "low";
defparam \TD_DATA[0]~I .output_register_mode = "none";
defparam \TD_DATA[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TD_DATA[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[1]));
// synopsys translate_off
defparam \TD_DATA[1]~I .input_async_reset = "none";
defparam \TD_DATA[1]~I .input_power_up = "low";
defparam \TD_DATA[1]~I .input_register_mode = "none";
defparam \TD_DATA[1]~I .input_sync_reset = "none";
defparam \TD_DATA[1]~I .oe_async_reset = "none";
defparam \TD_DATA[1]~I .oe_power_up = "low";
defparam \TD_DATA[1]~I .oe_register_mode = "none";
defparam \TD_DATA[1]~I .oe_sync_reset = "none";
defparam \TD_DATA[1]~I .operation_mode = "input";
defparam \TD_DATA[1]~I .output_async_reset = "none";
defparam \TD_DATA[1]~I .output_power_up = "low";
defparam \TD_DATA[1]~I .output_register_mode = "none";
defparam \TD_DATA[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H8,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TD_DATA[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[2]));
// synopsys translate_off
defparam \TD_DATA[2]~I .input_async_reset = "none";
defparam \TD_DATA[2]~I .input_power_up = "low";
defparam \TD_DATA[2]~I .input_register_mode = "none";
defparam \TD_DATA[2]~I .input_sync_reset = "none";
defparam \TD_DATA[2]~I .oe_async_reset = "none";
defparam \TD_DATA[2]~I .oe_power_up = "low";
defparam \TD_DATA[2]~I .oe_register_mode = "none";
defparam \TD_DATA[2]~I .oe_sync_reset = "none";
defparam \TD_DATA[2]~I .operation_mode = "input";
defparam \TD_DATA[2]~I .output_async_reset = "none";
defparam \TD_DATA[2]~I .output_power_up = "low";
defparam \TD_DATA[2]~I .output_register_mode = "none";
defparam \TD_DATA[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TD_DATA[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[3]));
// synopsys translate_off
defparam \TD_DATA[3]~I .input_async_reset = "none";
defparam \TD_DATA[3]~I .input_power_up = "low";
defparam \TD_DATA[3]~I .input_register_mode = "none";
defparam \TD_DATA[3]~I .input_sync_reset = "none";
defparam \TD_DATA[3]~I .oe_async_reset = "none";
defparam \TD_DATA[3]~I .oe_power_up = "low";
defparam \TD_DATA[3]~I .oe_register_mode = "none";
defparam \TD_DATA[3]~I .oe_sync_reset = "none";
defparam \TD_DATA[3]~I .operation_mode = "input";
defparam \TD_DATA[3]~I .output_async_reset = "none";
defparam \TD_DATA[3]~I .output_power_up = "low";
defparam \TD_DATA[3]~I .output_register_mode = "none";
defparam \TD_DATA[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TD_DATA[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[4]));
// synopsys translate_off
defparam \TD_DATA[4]~I .input_async_reset = "none";
defparam \TD_DATA[4]~I .input_power_up = "low";
defparam \TD_DATA[4]~I .input_register_mode = "none";
defparam \TD_DATA[4]~I .input_sync_reset = "none";
defparam \TD_DATA[4]~I .oe_async_reset = "none";
defparam \TD_DATA[4]~I .oe_power_up = "low";
defparam \TD_DATA[4]~I .oe_register_mode = "none";
defparam \TD_DATA[4]~I .oe_sync_reset = "none";
defparam \TD_DATA[4]~I .operation_mode = "input";
defparam \TD_DATA[4]~I .output_async_reset = "none";
defparam \TD_DATA[4]~I .output_power_up = "low";
defparam \TD_DATA[4]~I .output_register_mode = "none";
defparam \TD_DATA[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TD_DATA[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[5]));
// synopsys translate_off
defparam \TD_DATA[5]~I .input_async_reset = "none";
defparam \TD_DATA[5]~I .input_power_up = "low";
defparam \TD_DATA[5]~I .input_register_mode = "none";
defparam \TD_DATA[5]~I .input_sync_reset = "none";
defparam \TD_DATA[5]~I .oe_async_reset = "none";
defparam \TD_DATA[5]~I .oe_power_up = "low";
defparam \TD_DATA[5]~I .oe_register_mode = "none";
defparam \TD_DATA[5]~I .oe_sync_reset = "none";
defparam \TD_DATA[5]~I .operation_mode = "input";
defparam \TD_DATA[5]~I .output_async_reset = "none";
defparam \TD_DATA[5]~I .output_power_up = "low";
defparam \TD_DATA[5]~I .output_register_mode = "none";
defparam \TD_DATA[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TD_DATA[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[6]));
// synopsys translate_off
defparam \TD_DATA[6]~I .input_async_reset = "none";
defparam \TD_DATA[6]~I .input_power_up = "low";
defparam \TD_DATA[6]~I .input_register_mode = "none";
defparam \TD_DATA[6]~I .input_sync_reset = "none";
defparam \TD_DATA[6]~I .oe_async_reset = "none";
defparam \TD_DATA[6]~I .oe_power_up = "low";
defparam \TD_DATA[6]~I .oe_register_mode = "none";
defparam \TD_DATA[6]~I .oe_sync_reset = "none";
defparam \TD_DATA[6]~I .operation_mode = "input";
defparam \TD_DATA[6]~I .output_async_reset = "none";
defparam \TD_DATA[6]~I .output_power_up = "low";
defparam \TD_DATA[6]~I .output_register_mode = "none";
defparam \TD_DATA[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C7,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TD_DATA[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_DATA[7]));
// synopsys translate_off
defparam \TD_DATA[7]~I .input_async_reset = "none";
defparam \TD_DATA[7]~I .input_power_up = "low";
defparam \TD_DATA[7]~I .input_register_mode = "none";
defparam \TD_DATA[7]~I .input_sync_reset = "none";
defparam \TD_DATA[7]~I .oe_async_reset = "none";
defparam \TD_DATA[7]~I .oe_power_up = "low";
defparam \TD_DATA[7]~I .oe_register_mode = "none";
defparam \TD_DATA[7]~I .oe_sync_reset = "none";
defparam \TD_DATA[7]~I .operation_mode = "input";
defparam \TD_DATA[7]~I .output_async_reset = "none";
defparam \TD_DATA[7]~I .output_power_up = "low";
defparam \TD_DATA[7]~I .output_register_mode = "none";
defparam \TD_DATA[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D5,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TD_HS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_HS));
// synopsys translate_off
defparam \TD_HS~I .input_async_reset = "none";
defparam \TD_HS~I .input_power_up = "low";
defparam \TD_HS~I .input_register_mode = "none";
defparam \TD_HS~I .input_sync_reset = "none";
defparam \TD_HS~I .oe_async_reset = "none";
defparam \TD_HS~I .oe_power_up = "low";
defparam \TD_HS~I .oe_register_mode = "none";
defparam \TD_HS~I .oe_sync_reset = "none";
defparam \TD_HS~I .operation_mode = "input";
defparam \TD_HS~I .output_async_reset = "none";
defparam \TD_HS~I .output_power_up = "low";
defparam \TD_HS~I .output_register_mode = "none";
defparam \TD_HS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K9,	 I/O Standard: 2.5 V,	 Current Strength: Default
cycloneii_io \TD_VS~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_VS));
// synopsys translate_off
defparam \TD_VS~I .input_async_reset = "none";
defparam \TD_VS~I .input_power_up = "low";
defparam \TD_VS~I .input_register_mode = "none";
defparam \TD_VS~I .input_sync_reset = "none";
defparam \TD_VS~I .oe_async_reset = "none";
defparam \TD_VS~I .oe_power_up = "low";
defparam \TD_VS~I .oe_register_mode = "none";
defparam \TD_VS~I .oe_sync_reset = "none";
defparam \TD_VS~I .operation_mode = "input";
defparam \TD_VS~I .output_async_reset = "none";
defparam \TD_VS~I .output_power_up = "low";
defparam \TD_VS~I .output_register_mode = "none";
defparam \TD_VS~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: 16mA
cycloneii_io \TD_RESET~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(TD_RESET));
// synopsys translate_off
defparam \TD_RESET~I .input_async_reset = "none";
defparam \TD_RESET~I .input_power_up = "low";
defparam \TD_RESET~I .input_register_mode = "none";
defparam \TD_RESET~I .input_sync_reset = "none";
defparam \TD_RESET~I .oe_async_reset = "none";
defparam \TD_RESET~I .oe_power_up = "low";
defparam \TD_RESET~I .oe_register_mode = "none";
defparam \TD_RESET~I .oe_sync_reset = "none";
defparam \TD_RESET~I .operation_mode = "output";
defparam \TD_RESET~I .output_async_reset = "none";
defparam \TD_RESET~I .output_power_up = "low";
defparam \TD_RESET~I .output_register_mode = "none";
defparam \TD_RESET~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
