// Seed: 2131122214
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4
    , id_7,
    input tri0 id_5
);
  id_8(
      .id_0(1), .id_1(id_2 > 1), .id_2(id_0), .id_3(id_7 + 1)
  );
  always @(posedge id_0 or posedge id_0 === 1) id_7 = id_3;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    output wand id_0
    , id_4,
    input supply1 id_1,
    output wor id_2
);
  assign id_0 = id_1 ? 1'b0 == ~id_4 : id_4;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
