INTSTYLE=ise
INFILE=C:\src\github\bgercken\fpga_dev\elbert2\ch04\counter_verilog\counter.ncd
OUTFILE=C:\src\github\bgercken\fpga_dev\elbert2\ch04\counter_verilog\counter.bit
FAMILY=Spartan3A and Spartan3AN
PART=xc3s50a-4tq144
WORKINGDIR=C:\src\github\bgercken\fpga_dev\elbert2\ch04\counter_verilog
LICENSE=WebPack
USER_INFO=210713300_1777497331_210595813_224
