
../compcert-repos/stcorp-coda-3a25f25/CMakeFiles/coda_static.dir/libcoda/zlib/adler32.c.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <coda_adler32>:
   0:	sub	sp, sp, #24
   4:	str	r0, [sp, #16]
   8:	str	r1, [sp, #12]
   c:	str	r2, [sp, #8]
  10:	ldr	r0, [sp, #16]
  14:	lsr	r0, r0, #16
  18:	movw	r1, #65535	; 0xffff
  1c:	and	r0, r0, r1
  20:	str	r0, [sp, #4]
  24:	ldr	r0, [sp, #16]
  28:	and	r0, r0, r1
  2c:	str	r0, [sp, #16]
  30:	ldr	r0, [sp, #8]
  34:	cmp	r0, #1
  38:	bne	b8 <coda_adler32+0xb8>
  3c:	ldr	r0, [sp, #12]
  40:	ldrb	r0, [r0]
  44:	ldr	r1, [sp, #16]
  48:	add	r0, r1, r0
  4c:	str	r0, [sp, #16]
  50:	ldr	r0, [sp, #16]
  54:	movw	r1, #65521	; 0xfff1
  58:	cmp	r0, r1
  5c:	bcc	70 <coda_adler32+0x70>
  60:	ldr	r0, [sp, #16]
  64:	movw	r1, #65521	; 0xfff1
  68:	sub	r0, r0, r1
  6c:	str	r0, [sp, #16]
  70:	ldr	r0, [sp, #16]
  74:	ldr	r1, [sp, #4]
  78:	add	r0, r1, r0
  7c:	str	r0, [sp, #4]
  80:	ldr	r0, [sp, #4]
  84:	movw	r1, #65521	; 0xfff1
  88:	cmp	r0, r1
  8c:	bcc	a0 <coda_adler32+0xa0>
  90:	ldr	r0, [sp, #4]
  94:	movw	r1, #65521	; 0xfff1
  98:	sub	r0, r0, r1
  9c:	str	r0, [sp, #4]
  a0:	ldr	r0, [sp, #16]
  a4:	ldr	r1, [sp, #4]
  a8:	lsl	r1, r1, #16
  ac:	orr	r0, r0, r1
  b0:	str	r0, [sp, #20]
  b4:	b	758 <coda_adler32+0x758>
  b8:	ldr	r0, [sp, #12]
  bc:	movw	r1, #0
  c0:	cmp	r0, r1
  c4:	bne	d4 <coda_adler32+0xd4>
  c8:	movw	r0, #1
  cc:	str	r0, [sp, #20]
  d0:	b	758 <coda_adler32+0x758>
  d4:	ldr	r0, [sp, #8]
  d8:	cmp	r0, #16
  dc:	bcs	184 <coda_adler32+0x184>
  e0:	b	e4 <coda_adler32+0xe4>
  e4:	ldr	r0, [sp, #8]
  e8:	mvn	r1, #0
  ec:	add	r1, r0, r1
  f0:	str	r1, [sp, #8]
  f4:	cmp	r0, #0
  f8:	beq	12c <coda_adler32+0x12c>
  fc:	ldr	r0, [sp, #12]
 100:	add	r1, r0, #1
 104:	str	r1, [sp, #12]
 108:	ldrb	r0, [r0]
 10c:	ldr	r1, [sp, #16]
 110:	add	r0, r1, r0
 114:	str	r0, [sp, #16]
 118:	ldr	r0, [sp, #16]
 11c:	ldr	r1, [sp, #4]
 120:	add	r0, r1, r0
 124:	str	r0, [sp, #4]
 128:	b	e4 <coda_adler32+0xe4>
 12c:	ldr	r0, [sp, #16]
 130:	movw	r1, #65521	; 0xfff1
 134:	cmp	r0, r1
 138:	bcc	14c <coda_adler32+0x14c>
 13c:	ldr	r0, [sp, #16]
 140:	movw	r1, #65521	; 0xfff1
 144:	sub	r0, r0, r1
 148:	str	r0, [sp, #16]
 14c:	ldr	r0, [sp, #4]
 150:	movw	r1, #32881	; 0x8071
 154:	movt	r1, #32775	; 0x8007
 158:	umull	r1, r2, r0, r1
 15c:	lsr	r2, r2, #15
 160:	movw	r3, #65521	; 0xfff1
 164:	mls	r0, r2, r3, r0
 168:	str	r0, [sp, #4]
 16c:	ldr	r0, [sp, #16]
 170:	ldr	r2, [sp, #4]
 174:	lsl	r2, r2, #16
 178:	orr	r0, r0, r2
 17c:	str	r0, [sp, #20]
 180:	b	758 <coda_adler32+0x758>
 184:	b	188 <coda_adler32+0x188>
 188:	ldr	r0, [sp, #8]
 18c:	movw	r1, #5552	; 0x15b0
 190:	cmp	r0, r1
 194:	bcc	44c <coda_adler32+0x44c>
 198:	ldr	r0, [sp, #8]
 19c:	movw	r1, #5552	; 0x15b0
 1a0:	sub	r0, r0, r1
 1a4:	str	r0, [sp, #8]
 1a8:	movw	r0, #347	; 0x15b
 1ac:	str	r0, [sp]
 1b0:	ldr	r0, [sp, #12]
 1b4:	ldrb	r0, [r0]
 1b8:	ldr	r1, [sp, #16]
 1bc:	add	r0, r1, r0
 1c0:	str	r0, [sp, #16]
 1c4:	ldr	r0, [sp, #16]
 1c8:	ldr	r1, [sp, #4]
 1cc:	add	r0, r1, r0
 1d0:	str	r0, [sp, #4]
 1d4:	ldr	r0, [sp, #12]
 1d8:	ldrb	r0, [r0, #1]
 1dc:	ldr	r1, [sp, #16]
 1e0:	add	r0, r1, r0
 1e4:	str	r0, [sp, #16]
 1e8:	ldr	r0, [sp, #16]
 1ec:	ldr	r1, [sp, #4]
 1f0:	add	r0, r1, r0
 1f4:	str	r0, [sp, #4]
 1f8:	ldr	r0, [sp, #12]
 1fc:	ldrb	r0, [r0, #2]
 200:	ldr	r1, [sp, #16]
 204:	add	r0, r1, r0
 208:	str	r0, [sp, #16]
 20c:	ldr	r0, [sp, #16]
 210:	ldr	r1, [sp, #4]
 214:	add	r0, r1, r0
 218:	str	r0, [sp, #4]
 21c:	ldr	r0, [sp, #12]
 220:	ldrb	r0, [r0, #3]
 224:	ldr	r1, [sp, #16]
 228:	add	r0, r1, r0
 22c:	str	r0, [sp, #16]
 230:	ldr	r0, [sp, #16]
 234:	ldr	r1, [sp, #4]
 238:	add	r0, r1, r0
 23c:	str	r0, [sp, #4]
 240:	ldr	r0, [sp, #12]
 244:	ldrb	r0, [r0, #4]
 248:	ldr	r1, [sp, #16]
 24c:	add	r0, r1, r0
 250:	str	r0, [sp, #16]
 254:	ldr	r0, [sp, #16]
 258:	ldr	r1, [sp, #4]
 25c:	add	r0, r1, r0
 260:	str	r0, [sp, #4]
 264:	ldr	r0, [sp, #12]
 268:	ldrb	r0, [r0, #5]
 26c:	ldr	r1, [sp, #16]
 270:	add	r0, r1, r0
 274:	str	r0, [sp, #16]
 278:	ldr	r0, [sp, #16]
 27c:	ldr	r1, [sp, #4]
 280:	add	r0, r1, r0
 284:	str	r0, [sp, #4]
 288:	ldr	r0, [sp, #12]
 28c:	ldrb	r0, [r0, #6]
 290:	ldr	r1, [sp, #16]
 294:	add	r0, r1, r0
 298:	str	r0, [sp, #16]
 29c:	ldr	r0, [sp, #16]
 2a0:	ldr	r1, [sp, #4]
 2a4:	add	r0, r1, r0
 2a8:	str	r0, [sp, #4]
 2ac:	ldr	r0, [sp, #12]
 2b0:	ldrb	r0, [r0, #7]
 2b4:	ldr	r1, [sp, #16]
 2b8:	add	r0, r1, r0
 2bc:	str	r0, [sp, #16]
 2c0:	ldr	r0, [sp, #16]
 2c4:	ldr	r1, [sp, #4]
 2c8:	add	r0, r1, r0
 2cc:	str	r0, [sp, #4]
 2d0:	ldr	r0, [sp, #12]
 2d4:	ldrb	r0, [r0, #8]
 2d8:	ldr	r1, [sp, #16]
 2dc:	add	r0, r1, r0
 2e0:	str	r0, [sp, #16]
 2e4:	ldr	r0, [sp, #16]
 2e8:	ldr	r1, [sp, #4]
 2ec:	add	r0, r1, r0
 2f0:	str	r0, [sp, #4]
 2f4:	ldr	r0, [sp, #12]
 2f8:	ldrb	r0, [r0, #9]
 2fc:	ldr	r1, [sp, #16]
 300:	add	r0, r1, r0
 304:	str	r0, [sp, #16]
 308:	ldr	r0, [sp, #16]
 30c:	ldr	r1, [sp, #4]
 310:	add	r0, r1, r0
 314:	str	r0, [sp, #4]
 318:	ldr	r0, [sp, #12]
 31c:	ldrb	r0, [r0, #10]
 320:	ldr	r1, [sp, #16]
 324:	add	r0, r1, r0
 328:	str	r0, [sp, #16]
 32c:	ldr	r0, [sp, #16]
 330:	ldr	r1, [sp, #4]
 334:	add	r0, r1, r0
 338:	str	r0, [sp, #4]
 33c:	ldr	r0, [sp, #12]
 340:	ldrb	r0, [r0, #11]
 344:	ldr	r1, [sp, #16]
 348:	add	r0, r1, r0
 34c:	str	r0, [sp, #16]
 350:	ldr	r0, [sp, #16]
 354:	ldr	r1, [sp, #4]
 358:	add	r0, r1, r0
 35c:	str	r0, [sp, #4]
 360:	ldr	r0, [sp, #12]
 364:	ldrb	r0, [r0, #12]
 368:	ldr	r1, [sp, #16]
 36c:	add	r0, r1, r0
 370:	str	r0, [sp, #16]
 374:	ldr	r0, [sp, #16]
 378:	ldr	r1, [sp, #4]
 37c:	add	r0, r1, r0
 380:	str	r0, [sp, #4]
 384:	ldr	r0, [sp, #12]
 388:	ldrb	r0, [r0, #13]
 38c:	ldr	r1, [sp, #16]
 390:	add	r0, r1, r0
 394:	str	r0, [sp, #16]
 398:	ldr	r0, [sp, #16]
 39c:	ldr	r1, [sp, #4]
 3a0:	add	r0, r1, r0
 3a4:	str	r0, [sp, #4]
 3a8:	ldr	r0, [sp, #12]
 3ac:	ldrb	r0, [r0, #14]
 3b0:	ldr	r1, [sp, #16]
 3b4:	add	r0, r1, r0
 3b8:	str	r0, [sp, #16]
 3bc:	ldr	r0, [sp, #16]
 3c0:	ldr	r1, [sp, #4]
 3c4:	add	r0, r1, r0
 3c8:	str	r0, [sp, #4]
 3cc:	ldr	r0, [sp, #12]
 3d0:	ldrb	r0, [r0, #15]
 3d4:	ldr	r1, [sp, #16]
 3d8:	add	r0, r1, r0
 3dc:	str	r0, [sp, #16]
 3e0:	ldr	r0, [sp, #16]
 3e4:	ldr	r1, [sp, #4]
 3e8:	add	r0, r1, r0
 3ec:	str	r0, [sp, #4]
 3f0:	ldr	r0, [sp, #12]
 3f4:	add	r0, r0, #16
 3f8:	str	r0, [sp, #12]
 3fc:	ldr	r0, [sp]
 400:	mvn	r1, #0
 404:	add	r0, r0, r1
 408:	str	r0, [sp]
 40c:	cmp	r0, #0
 410:	bne	1b0 <coda_adler32+0x1b0>
 414:	ldr	r0, [sp, #16]
 418:	movw	r1, #32881	; 0x8071
 41c:	movt	r1, #32775	; 0x8007
 420:	umull	r2, r3, r0, r1
 424:	lsr	r3, r3, #15
 428:	movw	ip, #65521	; 0xfff1
 42c:	mls	r0, r3, ip, r0
 430:	str	r0, [sp, #16]
 434:	ldr	r0, [sp, #4]
 438:	umull	r1, r3, r0, r1
 43c:	lsr	r3, r3, #15
 440:	mls	r0, r3, ip, r0
 444:	str	r0, [sp, #4]
 448:	b	188 <coda_adler32+0x188>
 44c:	ldr	r0, [sp, #8]
 450:	cmp	r0, #0
 454:	beq	744 <coda_adler32+0x744>
 458:	b	45c <coda_adler32+0x45c>
 45c:	ldr	r0, [sp, #8]
 460:	cmp	r0, #16
 464:	bcc	6c4 <coda_adler32+0x6c4>
 468:	ldr	r0, [sp, #8]
 46c:	sub	r0, r0, #16
 470:	str	r0, [sp, #8]
 474:	ldr	r0, [sp, #12]
 478:	ldrb	r0, [r0]
 47c:	ldr	r1, [sp, #16]
 480:	add	r0, r1, r0
 484:	str	r0, [sp, #16]
 488:	ldr	r0, [sp, #16]
 48c:	ldr	r1, [sp, #4]
 490:	add	r0, r1, r0
 494:	str	r0, [sp, #4]
 498:	ldr	r0, [sp, #12]
 49c:	ldrb	r0, [r0, #1]
 4a0:	ldr	r1, [sp, #16]
 4a4:	add	r0, r1, r0
 4a8:	str	r0, [sp, #16]
 4ac:	ldr	r0, [sp, #16]
 4b0:	ldr	r1, [sp, #4]
 4b4:	add	r0, r1, r0
 4b8:	str	r0, [sp, #4]
 4bc:	ldr	r0, [sp, #12]
 4c0:	ldrb	r0, [r0, #2]
 4c4:	ldr	r1, [sp, #16]
 4c8:	add	r0, r1, r0
 4cc:	str	r0, [sp, #16]
 4d0:	ldr	r0, [sp, #16]
 4d4:	ldr	r1, [sp, #4]
 4d8:	add	r0, r1, r0
 4dc:	str	r0, [sp, #4]
 4e0:	ldr	r0, [sp, #12]
 4e4:	ldrb	r0, [r0, #3]
 4e8:	ldr	r1, [sp, #16]
 4ec:	add	r0, r1, r0
 4f0:	str	r0, [sp, #16]
 4f4:	ldr	r0, [sp, #16]
 4f8:	ldr	r1, [sp, #4]
 4fc:	add	r0, r1, r0
 500:	str	r0, [sp, #4]
 504:	ldr	r0, [sp, #12]
 508:	ldrb	r0, [r0, #4]
 50c:	ldr	r1, [sp, #16]
 510:	add	r0, r1, r0
 514:	str	r0, [sp, #16]
 518:	ldr	r0, [sp, #16]
 51c:	ldr	r1, [sp, #4]
 520:	add	r0, r1, r0
 524:	str	r0, [sp, #4]
 528:	ldr	r0, [sp, #12]
 52c:	ldrb	r0, [r0, #5]
 530:	ldr	r1, [sp, #16]
 534:	add	r0, r1, r0
 538:	str	r0, [sp, #16]
 53c:	ldr	r0, [sp, #16]
 540:	ldr	r1, [sp, #4]
 544:	add	r0, r1, r0
 548:	str	r0, [sp, #4]
 54c:	ldr	r0, [sp, #12]
 550:	ldrb	r0, [r0, #6]
 554:	ldr	r1, [sp, #16]
 558:	add	r0, r1, r0
 55c:	str	r0, [sp, #16]
 560:	ldr	r0, [sp, #16]
 564:	ldr	r1, [sp, #4]
 568:	add	r0, r1, r0
 56c:	str	r0, [sp, #4]
 570:	ldr	r0, [sp, #12]
 574:	ldrb	r0, [r0, #7]
 578:	ldr	r1, [sp, #16]
 57c:	add	r0, r1, r0
 580:	str	r0, [sp, #16]
 584:	ldr	r0, [sp, #16]
 588:	ldr	r1, [sp, #4]
 58c:	add	r0, r1, r0
 590:	str	r0, [sp, #4]
 594:	ldr	r0, [sp, #12]
 598:	ldrb	r0, [r0, #8]
 59c:	ldr	r1, [sp, #16]
 5a0:	add	r0, r1, r0
 5a4:	str	r0, [sp, #16]
 5a8:	ldr	r0, [sp, #16]
 5ac:	ldr	r1, [sp, #4]
 5b0:	add	r0, r1, r0
 5b4:	str	r0, [sp, #4]
 5b8:	ldr	r0, [sp, #12]
 5bc:	ldrb	r0, [r0, #9]
 5c0:	ldr	r1, [sp, #16]
 5c4:	add	r0, r1, r0
 5c8:	str	r0, [sp, #16]
 5cc:	ldr	r0, [sp, #16]
 5d0:	ldr	r1, [sp, #4]
 5d4:	add	r0, r1, r0
 5d8:	str	r0, [sp, #4]
 5dc:	ldr	r0, [sp, #12]
 5e0:	ldrb	r0, [r0, #10]
 5e4:	ldr	r1, [sp, #16]
 5e8:	add	r0, r1, r0
 5ec:	str	r0, [sp, #16]
 5f0:	ldr	r0, [sp, #16]
 5f4:	ldr	r1, [sp, #4]
 5f8:	add	r0, r1, r0
 5fc:	str	r0, [sp, #4]
 600:	ldr	r0, [sp, #12]
 604:	ldrb	r0, [r0, #11]
 608:	ldr	r1, [sp, #16]
 60c:	add	r0, r1, r0
 610:	str	r0, [sp, #16]
 614:	ldr	r0, [sp, #16]
 618:	ldr	r1, [sp, #4]
 61c:	add	r0, r1, r0
 620:	str	r0, [sp, #4]
 624:	ldr	r0, [sp, #12]
 628:	ldrb	r0, [r0, #12]
 62c:	ldr	r1, [sp, #16]
 630:	add	r0, r1, r0
 634:	str	r0, [sp, #16]
 638:	ldr	r0, [sp, #16]
 63c:	ldr	r1, [sp, #4]
 640:	add	r0, r1, r0
 644:	str	r0, [sp, #4]
 648:	ldr	r0, [sp, #12]
 64c:	ldrb	r0, [r0, #13]
 650:	ldr	r1, [sp, #16]
 654:	add	r0, r1, r0
 658:	str	r0, [sp, #16]
 65c:	ldr	r0, [sp, #16]
 660:	ldr	r1, [sp, #4]
 664:	add	r0, r1, r0
 668:	str	r0, [sp, #4]
 66c:	ldr	r0, [sp, #12]
 670:	ldrb	r0, [r0, #14]
 674:	ldr	r1, [sp, #16]
 678:	add	r0, r1, r0
 67c:	str	r0, [sp, #16]
 680:	ldr	r0, [sp, #16]
 684:	ldr	r1, [sp, #4]
 688:	add	r0, r1, r0
 68c:	str	r0, [sp, #4]
 690:	ldr	r0, [sp, #12]
 694:	ldrb	r0, [r0, #15]
 698:	ldr	r1, [sp, #16]
 69c:	add	r0, r1, r0
 6a0:	str	r0, [sp, #16]
 6a4:	ldr	r0, [sp, #16]
 6a8:	ldr	r1, [sp, #4]
 6ac:	add	r0, r1, r0
 6b0:	str	r0, [sp, #4]
 6b4:	ldr	r0, [sp, #12]
 6b8:	add	r0, r0, #16
 6bc:	str	r0, [sp, #12]
 6c0:	b	45c <coda_adler32+0x45c>
 6c4:	b	6c8 <coda_adler32+0x6c8>
 6c8:	ldr	r0, [sp, #8]
 6cc:	mvn	r1, #0
 6d0:	add	r1, r0, r1
 6d4:	str	r1, [sp, #8]
 6d8:	cmp	r0, #0
 6dc:	beq	710 <coda_adler32+0x710>
 6e0:	ldr	r0, [sp, #12]
 6e4:	add	r1, r0, #1
 6e8:	str	r1, [sp, #12]
 6ec:	ldrb	r0, [r0]
 6f0:	ldr	r1, [sp, #16]
 6f4:	add	r0, r1, r0
 6f8:	str	r0, [sp, #16]
 6fc:	ldr	r0, [sp, #16]
 700:	ldr	r1, [sp, #4]
 704:	add	r0, r1, r0
 708:	str	r0, [sp, #4]
 70c:	b	6c8 <coda_adler32+0x6c8>
 710:	ldr	r0, [sp, #16]
 714:	movw	r1, #32881	; 0x8071
 718:	movt	r1, #32775	; 0x8007
 71c:	umull	r2, r3, r0, r1
 720:	lsr	r3, r3, #15
 724:	movw	ip, #65521	; 0xfff1
 728:	mls	r0, r3, ip, r0
 72c:	str	r0, [sp, #16]
 730:	ldr	r0, [sp, #4]
 734:	umull	r1, r3, r0, r1
 738:	lsr	r3, r3, #15
 73c:	mls	r0, r3, ip, r0
 740:	str	r0, [sp, #4]
 744:	ldr	r0, [sp, #16]
 748:	ldr	r1, [sp, #4]
 74c:	lsl	r1, r1, #16
 750:	orr	r0, r0, r1
 754:	str	r0, [sp, #20]
 758:	ldr	r0, [sp, #20]
 75c:	add	sp, sp, #24
 760:	bx	lr

00000764 <coda_adler32_combine>:
 764:	push	{fp, lr}
 768:	mov	fp, sp
 76c:	sub	sp, sp, #16
 770:	str	r0, [fp, #-4]
 774:	str	r1, [sp, #8]
 778:	str	r2, [sp, #4]
 77c:	ldr	r0, [fp, #-4]
 780:	ldr	r1, [sp, #8]
 784:	ldr	r2, [sp, #4]
 788:	bl	794 <adler32_combine_>
 78c:	mov	sp, fp
 790:	pop	{fp, pc}

00000794 <adler32_combine_>:
 794:	sub	sp, sp, #28
 798:	str	r0, [sp, #20]
 79c:	str	r1, [sp, #16]
 7a0:	str	r2, [sp, #12]
 7a4:	ldr	r0, [sp, #12]
 7a8:	cmp	r0, #0
 7ac:	bge	7bc <adler32_combine_+0x28>
 7b0:	mvn	r0, #0
 7b4:	str	r0, [sp, #24]
 7b8:	b	8fc <adler32_combine_+0x168>
 7bc:	ldr	r0, [sp, #12]
 7c0:	movw	r1, #32881	; 0x8071
 7c4:	movt	r1, #32775	; 0x8007
 7c8:	smmla	r2, r0, r1, r0
 7cc:	asr	r3, r2, #15
 7d0:	add	r2, r3, r2, lsr #31
 7d4:	movw	r3, #65521	; 0xfff1
 7d8:	mls	r0, r2, r3, r0
 7dc:	str	r0, [sp, #12]
 7e0:	ldr	r0, [sp, #12]
 7e4:	str	r0, [sp]
 7e8:	ldrh	r0, [sp, #20]
 7ec:	str	r0, [sp, #8]
 7f0:	ldr	r0, [sp]
 7f4:	ldr	r2, [sp, #8]
 7f8:	mul	r0, r0, r2
 7fc:	str	r0, [sp, #4]
 800:	ldr	r0, [sp, #4]
 804:	umull	r1, r2, r0, r1
 808:	lsr	r2, r2, #15
 80c:	mls	r0, r2, r3, r0
 810:	str	r0, [sp, #4]
 814:	ldr	r0, [sp, #16]
 818:	movw	r2, #65535	; 0xffff
 81c:	and	r0, r0, r2
 820:	movw	r3, #65521	; 0xfff1
 824:	add	r0, r0, r3
 828:	sub	r0, r0, #1
 82c:	ldr	ip, [sp, #8]
 830:	add	r0, ip, r0
 834:	str	r0, [sp, #8]
 838:	ldr	r0, [sp, #20]
 83c:	lsr	r0, r0, #16
 840:	and	r0, r0, r2
 844:	ldr	ip, [sp, #16]
 848:	lsr	ip, ip, #16
 84c:	and	r2, ip, r2
 850:	add	r0, r0, r2
 854:	add	r0, r0, r3
 858:	ldr	r2, [sp]
 85c:	sub	r0, r0, r2
 860:	ldr	r2, [sp, #4]
 864:	add	r0, r2, r0
 868:	str	r0, [sp, #4]
 86c:	ldr	r0, [sp, #8]
 870:	cmp	r0, r3
 874:	bcc	888 <adler32_combine_+0xf4>
 878:	ldr	r0, [sp, #8]
 87c:	movw	r1, #65521	; 0xfff1
 880:	sub	r0, r0, r1
 884:	str	r0, [sp, #8]
 888:	ldr	r0, [sp, #8]
 88c:	movw	r1, #65521	; 0xfff1
 890:	cmp	r0, r1
 894:	bcc	8a8 <adler32_combine_+0x114>
 898:	ldr	r0, [sp, #8]
 89c:	movw	r1, #65521	; 0xfff1
 8a0:	sub	r0, r0, r1
 8a4:	str	r0, [sp, #8]
 8a8:	ldr	r0, [pc, #88]	; 908 <adler32_combine_+0x174>
 8ac:	ldr	r1, [sp, #4]
 8b0:	cmp	r1, r0
 8b4:	bcc	8c8 <adler32_combine_+0x134>
 8b8:	ldr	r0, [pc, #72]	; 908 <adler32_combine_+0x174>
 8bc:	ldr	r1, [sp, #4]
 8c0:	sub	r0, r1, r0
 8c4:	str	r0, [sp, #4]
 8c8:	ldr	r0, [sp, #4]
 8cc:	movw	r1, #65521	; 0xfff1
 8d0:	cmp	r0, r1
 8d4:	bcc	8e8 <adler32_combine_+0x154>
 8d8:	ldr	r0, [sp, #4]
 8dc:	movw	r1, #65521	; 0xfff1
 8e0:	sub	r0, r0, r1
 8e4:	str	r0, [sp, #4]
 8e8:	ldr	r0, [sp, #8]
 8ec:	ldr	r1, [sp, #4]
 8f0:	lsl	r1, r1, #16
 8f4:	orr	r0, r0, r1
 8f8:	str	r0, [sp, #24]
 8fc:	ldr	r0, [sp, #24]
 900:	add	sp, sp, #28
 904:	bx	lr
 908:	.word	0x0001ffe2

0000090c <coda_adler32_combine64>:
 90c:	push	{fp, lr}
 910:	mov	fp, sp
 914:	sub	sp, sp, #16
 918:	str	r0, [fp, #-4]
 91c:	str	r1, [sp, #8]
 920:	str	r2, [sp, #4]
 924:	ldr	r0, [fp, #-4]
 928:	ldr	r1, [sp, #8]
 92c:	ldr	r2, [sp, #4]
 930:	bl	794 <adler32_combine_>
 934:	mov	sp, fp
 938:	pop	{fp, pc}
