
Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007150  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  0800730c  0800730c  0000830c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080073a8  080073a8  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080073a8  080073a8  000083a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080073b0  080073b0  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080073b0  080073b0  000083b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080073b4  080073b4  000083b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20040000  080073b8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000338  2004006c  08007424  0000906c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200403a4  08007424  000093a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015560  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000028c2  00000000  00000000  0001e5fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001308  00000000  00000000  00020ec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ed8  00000000  00000000  000221c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002ccdd  00000000  00000000  000230a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000157ba  00000000  00000000  0004fd7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011a492  00000000  00000000  00065537  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017f9c9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005798  00000000  00000000  0017fa0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001851a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2004006c 	.word	0x2004006c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080072f4 	.word	0x080072f4

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040070 	.word	0x20040070
 80001f8:	080072f4 	.word	0x080072f4

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 800020c:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000210:	f000 b988 	b.w	8000524 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9d08      	ldr	r5, [sp, #32]
 8000232:	468e      	mov	lr, r1
 8000234:	4604      	mov	r4, r0
 8000236:	4688      	mov	r8, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d962      	bls.n	8000308 <__udivmoddi4+0xdc>
 8000242:	fab2 f682 	clz	r6, r2
 8000246:	b14e      	cbz	r6, 800025c <__udivmoddi4+0x30>
 8000248:	f1c6 0320 	rsb	r3, r6, #32
 800024c:	fa01 f806 	lsl.w	r8, r1, r6
 8000250:	fa20 f303 	lsr.w	r3, r0, r3
 8000254:	40b7      	lsls	r7, r6
 8000256:	ea43 0808 	orr.w	r8, r3, r8
 800025a:	40b4      	lsls	r4, r6
 800025c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000260:	fa1f fc87 	uxth.w	ip, r7
 8000264:	fbb8 f1fe 	udiv	r1, r8, lr
 8000268:	0c23      	lsrs	r3, r4, #16
 800026a:	fb0e 8811 	mls	r8, lr, r1, r8
 800026e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000272:	fb01 f20c 	mul.w	r2, r1, ip
 8000276:	429a      	cmp	r2, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x62>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000280:	f080 80ea 	bcs.w	8000458 <__udivmoddi4+0x22c>
 8000284:	429a      	cmp	r2, r3
 8000286:	f240 80e7 	bls.w	8000458 <__udivmoddi4+0x22c>
 800028a:	3902      	subs	r1, #2
 800028c:	443b      	add	r3, r7
 800028e:	1a9a      	subs	r2, r3, r2
 8000290:	b2a3      	uxth	r3, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800029e:	fb00 fc0c 	mul.w	ip, r0, ip
 80002a2:	459c      	cmp	ip, r3
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0x8e>
 80002a6:	18fb      	adds	r3, r7, r3
 80002a8:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002ac:	f080 80d6 	bcs.w	800045c <__udivmoddi4+0x230>
 80002b0:	459c      	cmp	ip, r3
 80002b2:	f240 80d3 	bls.w	800045c <__udivmoddi4+0x230>
 80002b6:	443b      	add	r3, r7
 80002b8:	3802      	subs	r0, #2
 80002ba:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002be:	eba3 030c 	sub.w	r3, r3, ip
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11d      	cbz	r5, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40f3      	lsrs	r3, r6
 80002c8:	2200      	movs	r2, #0
 80002ca:	e9c5 3200 	strd	r3, r2, [r5]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d905      	bls.n	80002e2 <__udivmoddi4+0xb6>
 80002d6:	b10d      	cbz	r5, 80002dc <__udivmoddi4+0xb0>
 80002d8:	e9c5 0100 	strd	r0, r1, [r5]
 80002dc:	2100      	movs	r1, #0
 80002de:	4608      	mov	r0, r1
 80002e0:	e7f5      	b.n	80002ce <__udivmoddi4+0xa2>
 80002e2:	fab3 f183 	clz	r1, r3
 80002e6:	2900      	cmp	r1, #0
 80002e8:	d146      	bne.n	8000378 <__udivmoddi4+0x14c>
 80002ea:	4573      	cmp	r3, lr
 80002ec:	d302      	bcc.n	80002f4 <__udivmoddi4+0xc8>
 80002ee:	4282      	cmp	r2, r0
 80002f0:	f200 8105 	bhi.w	80004fe <__udivmoddi4+0x2d2>
 80002f4:	1a84      	subs	r4, r0, r2
 80002f6:	eb6e 0203 	sbc.w	r2, lr, r3
 80002fa:	2001      	movs	r0, #1
 80002fc:	4690      	mov	r8, r2
 80002fe:	2d00      	cmp	r5, #0
 8000300:	d0e5      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000302:	e9c5 4800 	strd	r4, r8, [r5]
 8000306:	e7e2      	b.n	80002ce <__udivmoddi4+0xa2>
 8000308:	2a00      	cmp	r2, #0
 800030a:	f000 8090 	beq.w	800042e <__udivmoddi4+0x202>
 800030e:	fab2 f682 	clz	r6, r2
 8000312:	2e00      	cmp	r6, #0
 8000314:	f040 80a4 	bne.w	8000460 <__udivmoddi4+0x234>
 8000318:	1a8a      	subs	r2, r1, r2
 800031a:	0c03      	lsrs	r3, r0, #16
 800031c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000320:	b280      	uxth	r0, r0
 8000322:	b2bc      	uxth	r4, r7
 8000324:	2101      	movs	r1, #1
 8000326:	fbb2 fcfe 	udiv	ip, r2, lr
 800032a:	fb0e 221c 	mls	r2, lr, ip, r2
 800032e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000332:	fb04 f20c 	mul.w	r2, r4, ip
 8000336:	429a      	cmp	r2, r3
 8000338:	d907      	bls.n	800034a <__udivmoddi4+0x11e>
 800033a:	18fb      	adds	r3, r7, r3
 800033c:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000340:	d202      	bcs.n	8000348 <__udivmoddi4+0x11c>
 8000342:	429a      	cmp	r2, r3
 8000344:	f200 80e0 	bhi.w	8000508 <__udivmoddi4+0x2dc>
 8000348:	46c4      	mov	ip, r8
 800034a:	1a9b      	subs	r3, r3, r2
 800034c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000350:	fb0e 3312 	mls	r3, lr, r2, r3
 8000354:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000358:	fb02 f404 	mul.w	r4, r2, r4
 800035c:	429c      	cmp	r4, r3
 800035e:	d907      	bls.n	8000370 <__udivmoddi4+0x144>
 8000360:	18fb      	adds	r3, r7, r3
 8000362:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000366:	d202      	bcs.n	800036e <__udivmoddi4+0x142>
 8000368:	429c      	cmp	r4, r3
 800036a:	f200 80ca 	bhi.w	8000502 <__udivmoddi4+0x2d6>
 800036e:	4602      	mov	r2, r0
 8000370:	1b1b      	subs	r3, r3, r4
 8000372:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000376:	e7a5      	b.n	80002c4 <__udivmoddi4+0x98>
 8000378:	f1c1 0620 	rsb	r6, r1, #32
 800037c:	408b      	lsls	r3, r1
 800037e:	fa22 f706 	lsr.w	r7, r2, r6
 8000382:	431f      	orrs	r7, r3
 8000384:	fa0e f401 	lsl.w	r4, lr, r1
 8000388:	fa20 f306 	lsr.w	r3, r0, r6
 800038c:	fa2e fe06 	lsr.w	lr, lr, r6
 8000390:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000394:	4323      	orrs	r3, r4
 8000396:	fa00 f801 	lsl.w	r8, r0, r1
 800039a:	fa1f fc87 	uxth.w	ip, r7
 800039e:	fbbe f0f9 	udiv	r0, lr, r9
 80003a2:	0c1c      	lsrs	r4, r3, #16
 80003a4:	fb09 ee10 	mls	lr, r9, r0, lr
 80003a8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003ac:	fb00 fe0c 	mul.w	lr, r0, ip
 80003b0:	45a6      	cmp	lr, r4
 80003b2:	fa02 f201 	lsl.w	r2, r2, r1
 80003b6:	d909      	bls.n	80003cc <__udivmoddi4+0x1a0>
 80003b8:	193c      	adds	r4, r7, r4
 80003ba:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003be:	f080 809c 	bcs.w	80004fa <__udivmoddi4+0x2ce>
 80003c2:	45a6      	cmp	lr, r4
 80003c4:	f240 8099 	bls.w	80004fa <__udivmoddi4+0x2ce>
 80003c8:	3802      	subs	r0, #2
 80003ca:	443c      	add	r4, r7
 80003cc:	eba4 040e 	sub.w	r4, r4, lr
 80003d0:	fa1f fe83 	uxth.w	lr, r3
 80003d4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003d8:	fb09 4413 	mls	r4, r9, r3, r4
 80003dc:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003e0:	fb03 fc0c 	mul.w	ip, r3, ip
 80003e4:	45a4      	cmp	ip, r4
 80003e6:	d908      	bls.n	80003fa <__udivmoddi4+0x1ce>
 80003e8:	193c      	adds	r4, r7, r4
 80003ea:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003ee:	f080 8082 	bcs.w	80004f6 <__udivmoddi4+0x2ca>
 80003f2:	45a4      	cmp	ip, r4
 80003f4:	d97f      	bls.n	80004f6 <__udivmoddi4+0x2ca>
 80003f6:	3b02      	subs	r3, #2
 80003f8:	443c      	add	r4, r7
 80003fa:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003fe:	eba4 040c 	sub.w	r4, r4, ip
 8000402:	fba0 ec02 	umull	lr, ip, r0, r2
 8000406:	4564      	cmp	r4, ip
 8000408:	4673      	mov	r3, lr
 800040a:	46e1      	mov	r9, ip
 800040c:	d362      	bcc.n	80004d4 <__udivmoddi4+0x2a8>
 800040e:	d05f      	beq.n	80004d0 <__udivmoddi4+0x2a4>
 8000410:	b15d      	cbz	r5, 800042a <__udivmoddi4+0x1fe>
 8000412:	ebb8 0203 	subs.w	r2, r8, r3
 8000416:	eb64 0409 	sbc.w	r4, r4, r9
 800041a:	fa04 f606 	lsl.w	r6, r4, r6
 800041e:	fa22 f301 	lsr.w	r3, r2, r1
 8000422:	431e      	orrs	r6, r3
 8000424:	40cc      	lsrs	r4, r1
 8000426:	e9c5 6400 	strd	r6, r4, [r5]
 800042a:	2100      	movs	r1, #0
 800042c:	e74f      	b.n	80002ce <__udivmoddi4+0xa2>
 800042e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000432:	0c01      	lsrs	r1, r0, #16
 8000434:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000438:	b280      	uxth	r0, r0
 800043a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800043e:	463b      	mov	r3, r7
 8000440:	4638      	mov	r0, r7
 8000442:	463c      	mov	r4, r7
 8000444:	46b8      	mov	r8, r7
 8000446:	46be      	mov	lr, r7
 8000448:	2620      	movs	r6, #32
 800044a:	fbb1 f1f7 	udiv	r1, r1, r7
 800044e:	eba2 0208 	sub.w	r2, r2, r8
 8000452:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000456:	e766      	b.n	8000326 <__udivmoddi4+0xfa>
 8000458:	4601      	mov	r1, r0
 800045a:	e718      	b.n	800028e <__udivmoddi4+0x62>
 800045c:	4610      	mov	r0, r2
 800045e:	e72c      	b.n	80002ba <__udivmoddi4+0x8e>
 8000460:	f1c6 0220 	rsb	r2, r6, #32
 8000464:	fa2e f302 	lsr.w	r3, lr, r2
 8000468:	40b7      	lsls	r7, r6
 800046a:	40b1      	lsls	r1, r6
 800046c:	fa20 f202 	lsr.w	r2, r0, r2
 8000470:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000474:	430a      	orrs	r2, r1
 8000476:	fbb3 f8fe 	udiv	r8, r3, lr
 800047a:	b2bc      	uxth	r4, r7
 800047c:	fb0e 3318 	mls	r3, lr, r8, r3
 8000480:	0c11      	lsrs	r1, r2, #16
 8000482:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000486:	fb08 f904 	mul.w	r9, r8, r4
 800048a:	40b0      	lsls	r0, r6
 800048c:	4589      	cmp	r9, r1
 800048e:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000492:	b280      	uxth	r0, r0
 8000494:	d93e      	bls.n	8000514 <__udivmoddi4+0x2e8>
 8000496:	1879      	adds	r1, r7, r1
 8000498:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 800049c:	d201      	bcs.n	80004a2 <__udivmoddi4+0x276>
 800049e:	4589      	cmp	r9, r1
 80004a0:	d81f      	bhi.n	80004e2 <__udivmoddi4+0x2b6>
 80004a2:	eba1 0109 	sub.w	r1, r1, r9
 80004a6:	fbb1 f9fe 	udiv	r9, r1, lr
 80004aa:	fb09 f804 	mul.w	r8, r9, r4
 80004ae:	fb0e 1119 	mls	r1, lr, r9, r1
 80004b2:	b292      	uxth	r2, r2
 80004b4:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004b8:	4542      	cmp	r2, r8
 80004ba:	d229      	bcs.n	8000510 <__udivmoddi4+0x2e4>
 80004bc:	18ba      	adds	r2, r7, r2
 80004be:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004c2:	d2c4      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c4:	4542      	cmp	r2, r8
 80004c6:	d2c2      	bcs.n	800044e <__udivmoddi4+0x222>
 80004c8:	f1a9 0102 	sub.w	r1, r9, #2
 80004cc:	443a      	add	r2, r7
 80004ce:	e7be      	b.n	800044e <__udivmoddi4+0x222>
 80004d0:	45f0      	cmp	r8, lr
 80004d2:	d29d      	bcs.n	8000410 <__udivmoddi4+0x1e4>
 80004d4:	ebbe 0302 	subs.w	r3, lr, r2
 80004d8:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004dc:	3801      	subs	r0, #1
 80004de:	46e1      	mov	r9, ip
 80004e0:	e796      	b.n	8000410 <__udivmoddi4+0x1e4>
 80004e2:	eba7 0909 	sub.w	r9, r7, r9
 80004e6:	4449      	add	r1, r9
 80004e8:	f1a8 0c02 	sub.w	ip, r8, #2
 80004ec:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f0:	fb09 f804 	mul.w	r8, r9, r4
 80004f4:	e7db      	b.n	80004ae <__udivmoddi4+0x282>
 80004f6:	4673      	mov	r3, lr
 80004f8:	e77f      	b.n	80003fa <__udivmoddi4+0x1ce>
 80004fa:	4650      	mov	r0, sl
 80004fc:	e766      	b.n	80003cc <__udivmoddi4+0x1a0>
 80004fe:	4608      	mov	r0, r1
 8000500:	e6fd      	b.n	80002fe <__udivmoddi4+0xd2>
 8000502:	443b      	add	r3, r7
 8000504:	3a02      	subs	r2, #2
 8000506:	e733      	b.n	8000370 <__udivmoddi4+0x144>
 8000508:	f1ac 0c02 	sub.w	ip, ip, #2
 800050c:	443b      	add	r3, r7
 800050e:	e71c      	b.n	800034a <__udivmoddi4+0x11e>
 8000510:	4649      	mov	r1, r9
 8000512:	e79c      	b.n	800044e <__udivmoddi4+0x222>
 8000514:	eba1 0109 	sub.w	r1, r1, r9
 8000518:	46c4      	mov	ip, r8
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	e7c4      	b.n	80004ae <__udivmoddi4+0x282>

08000524 <__aeabi_idiv0>:
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop

08000528 <__io_putchar>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int __io_putchar(int ch)
{
 8000528:	b580      	push	{r7, lr}
 800052a:	b082      	sub	sp, #8
 800052c:	af00      	add	r7, sp, #0
 800052e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 10);
 8000530:	1d39      	adds	r1, r7, #4
 8000532:	230a      	movs	r3, #10
 8000534:	2201      	movs	r2, #1
 8000536:	4804      	ldr	r0, [pc, #16]	@ (8000548 <__io_putchar+0x20>)
 8000538:	f005 fb84 	bl	8005c44 <HAL_UART_Transmit>
    return ch;
 800053c:	687b      	ldr	r3, [r7, #4]
}
 800053e:	4618      	mov	r0, r3
 8000540:	3708      	adds	r7, #8
 8000542:	46bd      	mov	sp, r7
 8000544:	bd80      	pop	{r7, pc}
 8000546:	bf00      	nop
 8000548:	20040150 	.word	0x20040150

0800054c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	b082      	sub	sp, #8
 8000550:	af00      	add	r7, sp, #0
 8000552:	4603      	mov	r3, r0
 8000554:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin != GPIO_PIN_0) return;
 8000556:	88fb      	ldrh	r3, [r7, #6]
 8000558:	2b01      	cmp	r3, #1
 800055a:	d111      	bne.n	8000580 <HAL_GPIO_EXTI_Callback+0x34>

    exti_flag = 1;
 800055c:	4b0a      	ldr	r3, [pc, #40]	@ (8000588 <HAL_GPIO_EXTI_Callback+0x3c>)
 800055e:	2201      	movs	r2, #1
 8000560:	701a      	strb	r2, [r3, #0]
    exti_level = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0);
 8000562:	2101      	movs	r1, #1
 8000564:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000568:	f002 fdc8 	bl	80030fc <HAL_GPIO_ReadPin>
 800056c:	4603      	mov	r3, r0
 800056e:	461a      	mov	r2, r3
 8000570:	4b06      	ldr	r3, [pc, #24]	@ (800058c <HAL_GPIO_EXTI_Callback+0x40>)
 8000572:	701a      	strb	r2, [r3, #0]
    exti_time = HAL_GetTick();
 8000574:	f000 ffc8 	bl	8001508 <HAL_GetTick>
 8000578:	4603      	mov	r3, r0
 800057a:	4a05      	ldr	r2, [pc, #20]	@ (8000590 <HAL_GPIO_EXTI_Callback+0x44>)
 800057c:	6013      	str	r3, [r2, #0]
 800057e:	e000      	b.n	8000582 <HAL_GPIO_EXTI_Callback+0x36>
    if (GPIO_Pin != GPIO_PIN_0) return;
 8000580:	bf00      	nop
}
 8000582:	3708      	adds	r7, #8
 8000584:	46bd      	mov	sp, r7
 8000586:	bd80      	pop	{r7, pc}
 8000588:	20040230 	.word	0x20040230
 800058c:	20040000 	.word	0x20040000
 8000590:	20040234 	.word	0x20040234

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059a:	f000 ff4c 	bl	8001436 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059e:	f000 f8bf 	bl	8000720 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a2:	f000 fa69 	bl	8000a78 <MX_GPIO_Init>
  MX_DMA_Init();
 80005a6:	f000 fa3d 	bl	8000a24 <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80005aa:	f000 f963 	bl	8000874 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 80005ae:	f000 f9ad 	bl	800090c <MX_TIM2_Init>
  MX_ADC1_Init();
 80005b2:	f000 f8fb 	bl	80007ac <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start_DMA(&hadc1, &adc_val, 1);
 80005b6:	2201      	movs	r2, #1
 80005b8:	494a      	ldr	r1, [pc, #296]	@ (80006e4 <main+0x150>)
 80005ba:	484b      	ldr	r0, [pc, #300]	@ (80006e8 <main+0x154>)
 80005bc:	f001 fad0 	bl	8001b60 <HAL_ADC_Start_DMA>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80005c0:	2100      	movs	r1, #0
 80005c2:	484a      	ldr	r0, [pc, #296]	@ (80006ec <main+0x158>)
 80005c4:	f004 fb46 	bl	8004c54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80005c8:	2104      	movs	r1, #4
 80005ca:	4848      	ldr	r0, [pc, #288]	@ (80006ec <main+0x158>)
 80005cc:	f004 fb42 	bl	8004c54 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80005d0:	2108      	movs	r1, #8
 80005d2:	4846      	ldr	r0, [pc, #280]	@ (80006ec <main+0x158>)
 80005d4:	f004 fb3e 	bl	8004c54 <HAL_TIM_PWM_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim2);
 80005d8:	4b44      	ldr	r3, [pc, #272]	@ (80006ec <main+0x158>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80005de:	60fb      	str	r3, [r7, #12]

	          /* Map ADC value (0â€“4095) to PWM duty cycle */
	          uint32_t duty = (adc_val * arr) / 4095;
 80005e0:	4b40      	ldr	r3, [pc, #256]	@ (80006e4 <main+0x150>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	68fa      	ldr	r2, [r7, #12]
 80005e6:	fb03 f202 	mul.w	r2, r3, r2
 80005ea:	4b41      	ldr	r3, [pc, #260]	@ (80006f0 <main+0x15c>)
 80005ec:	fba3 1302 	umull	r1, r3, r3, r2
 80005f0:	1ad2      	subs	r2, r2, r3
 80005f2:	0852      	lsrs	r2, r2, #1
 80005f4:	4413      	add	r3, r2
 80005f6:	0adb      	lsrs	r3, r3, #11
 80005f8:	60bb      	str	r3, [r7, #8]

	          /* Update PWM outputs */
	          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, duty);
 80005fa:	4b3c      	ldr	r3, [pc, #240]	@ (80006ec <main+0x158>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	68ba      	ldr	r2, [r7, #8]
 8000600:	635a      	str	r2, [r3, #52]	@ 0x34
	          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, duty);
 8000602:	4b3a      	ldr	r3, [pc, #232]	@ (80006ec <main+0x158>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	68ba      	ldr	r2, [r7, #8]
 8000608:	639a      	str	r2, [r3, #56]	@ 0x38
	          __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, duty);
 800060a:	4b38      	ldr	r3, [pc, #224]	@ (80006ec <main+0x158>)
 800060c:	681b      	ldr	r3, [r3, #0]
 800060e:	68ba      	ldr	r2, [r7, #8]
 8000610:	63da      	str	r2, [r3, #60]	@ 0x3c

	          /* Button handling with debounce, long press, double click */
	          uint32_t now = HAL_GetTick();
 8000612:	f000 ff79 	bl	8001508 <HAL_GetTick>
 8000616:	6078      	str	r0, [r7, #4]
	          if (exti_flag)
 8000618:	4b36      	ldr	r3, [pc, #216]	@ (80006f4 <main+0x160>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	b2db      	uxtb	r3, r3
 800061e:	2b00      	cmp	r3, #0
 8000620:	d046      	beq.n	80006b0 <main+0x11c>
	          {
	              exti_flag = 0;
 8000622:	4b34      	ldr	r3, [pc, #208]	@ (80006f4 <main+0x160>)
 8000624:	2200      	movs	r2, #0
 8000626:	701a      	strb	r2, [r3, #0]

	              if (now - last_change_time >= DEBOUNCE_MS)
 8000628:	4b33      	ldr	r3, [pc, #204]	@ (80006f8 <main+0x164>)
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	687a      	ldr	r2, [r7, #4]
 800062e:	1ad3      	subs	r3, r2, r3
 8000630:	2b27      	cmp	r3, #39	@ 0x27
 8000632:	d93d      	bls.n	80006b0 <main+0x11c>
	              {
	                  last_change_time = now;
 8000634:	4a30      	ldr	r2, [pc, #192]	@ (80006f8 <main+0x164>)
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	6013      	str	r3, [r2, #0]

	                  if (exti_level == GPIO_PIN_SET && button_state == 1)
 800063a:	4b30      	ldr	r3, [pc, #192]	@ (80006fc <main+0x168>)
 800063c:	781b      	ldrb	r3, [r3, #0]
 800063e:	b2db      	uxtb	r3, r3
 8000640:	2b01      	cmp	r3, #1
 8000642:	d10d      	bne.n	8000660 <main+0xcc>
 8000644:	4b2e      	ldr	r3, [pc, #184]	@ (8000700 <main+0x16c>)
 8000646:	781b      	ldrb	r3, [r3, #0]
 8000648:	2b01      	cmp	r3, #1
 800064a:	d109      	bne.n	8000660 <main+0xcc>
	                  {
	                      button_state = 0;
 800064c:	4b2c      	ldr	r3, [pc, #176]	@ (8000700 <main+0x16c>)
 800064e:	2200      	movs	r2, #0
 8000650:	701a      	strb	r2, [r3, #0]
	                      btn_pressed = 1;
 8000652:	4b2c      	ldr	r3, [pc, #176]	@ (8000704 <main+0x170>)
 8000654:	2201      	movs	r2, #1
 8000656:	701a      	strb	r2, [r3, #0]
	                      press_start = now;
 8000658:	4a2b      	ldr	r2, [pc, #172]	@ (8000708 <main+0x174>)
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	6013      	str	r3, [r2, #0]
 800065e:	e027      	b.n	80006b0 <main+0x11c>
	                  }
	                  else if (exti_level == GPIO_PIN_RESET && button_state == 0)
 8000660:	4b26      	ldr	r3, [pc, #152]	@ (80006fc <main+0x168>)
 8000662:	781b      	ldrb	r3, [r3, #0]
 8000664:	b2db      	uxtb	r3, r3
 8000666:	2b00      	cmp	r3, #0
 8000668:	d122      	bne.n	80006b0 <main+0x11c>
 800066a:	4b25      	ldr	r3, [pc, #148]	@ (8000700 <main+0x16c>)
 800066c:	781b      	ldrb	r3, [r3, #0]
 800066e:	2b00      	cmp	r3, #0
 8000670:	d11e      	bne.n	80006b0 <main+0x11c>
	                  {
	                      button_state = 1;
 8000672:	4b23      	ldr	r3, [pc, #140]	@ (8000700 <main+0x16c>)
 8000674:	2201      	movs	r2, #1
 8000676:	701a      	strb	r2, [r3, #0]
	                      btn_pressed = 0;
 8000678:	4b22      	ldr	r3, [pc, #136]	@ (8000704 <main+0x170>)
 800067a:	2200      	movs	r2, #0
 800067c:	701a      	strb	r2, [r3, #0]

	                      uint32_t press_duration = now - press_start;
 800067e:	4b22      	ldr	r3, [pc, #136]	@ (8000708 <main+0x174>)
 8000680:	681b      	ldr	r3, [r3, #0]
 8000682:	687a      	ldr	r2, [r7, #4]
 8000684:	1ad3      	subs	r3, r2, r3
 8000686:	603b      	str	r3, [r7, #0]

	                      if (press_duration >= LONG_PRESS_MS)
 8000688:	683b      	ldr	r3, [r7, #0]
 800068a:	f5b3 7f48 	cmp.w	r3, #800	@ 0x320
 800068e:	d306      	bcc.n	800069e <main+0x10a>
	                      {
	                          printf("Long Press\r\n");
 8000690:	481e      	ldr	r0, [pc, #120]	@ (800070c <main+0x178>)
 8000692:	f006 fa9b 	bl	8006bcc <puts>
	                          click_count = 0;
 8000696:	4b1e      	ldr	r3, [pc, #120]	@ (8000710 <main+0x17c>)
 8000698:	2200      	movs	r2, #0
 800069a:	701a      	strb	r2, [r3, #0]
 800069c:	e008      	b.n	80006b0 <main+0x11c>
	                      }
	                      else
	                      {
	                          click_count++;
 800069e:	4b1c      	ldr	r3, [pc, #112]	@ (8000710 <main+0x17c>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	3301      	adds	r3, #1
 80006a4:	b2da      	uxtb	r2, r3
 80006a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000710 <main+0x17c>)
 80006a8:	701a      	strb	r2, [r3, #0]
	                          last_release_time = now;
 80006aa:	4a1a      	ldr	r2, [pc, #104]	@ (8000714 <main+0x180>)
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	6013      	str	r3, [r2, #0]
	                  }
	              }
	          }

	          /* Detect single or double click */
	          if (click_count > 0 && (now - last_release_time > DOUBLE_CLICK_MS))
 80006b0:	4b17      	ldr	r3, [pc, #92]	@ (8000710 <main+0x17c>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d08f      	beq.n	80005d8 <main+0x44>
 80006b8:	4b16      	ldr	r3, [pc, #88]	@ (8000714 <main+0x180>)
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	687a      	ldr	r2, [r7, #4]
 80006be:	1ad3      	subs	r3, r2, r3
 80006c0:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 80006c4:	d988      	bls.n	80005d8 <main+0x44>
	          {
	              if (click_count == 1)
 80006c6:	4b12      	ldr	r3, [pc, #72]	@ (8000710 <main+0x17c>)
 80006c8:	781b      	ldrb	r3, [r3, #0]
 80006ca:	2b01      	cmp	r3, #1
 80006cc:	d103      	bne.n	80006d6 <main+0x142>
	                  printf("Single Click\r\n");
 80006ce:	4812      	ldr	r0, [pc, #72]	@ (8000718 <main+0x184>)
 80006d0:	f006 fa7c 	bl	8006bcc <puts>
 80006d4:	e002      	b.n	80006dc <main+0x148>
	              else
	                  printf("Double Click\r\n");
 80006d6:	4811      	ldr	r0, [pc, #68]	@ (800071c <main+0x188>)
 80006d8:	f006 fa78 	bl	8006bcc <puts>

	              click_count = 0;
 80006dc:	4b0c      	ldr	r3, [pc, #48]	@ (8000710 <main+0x17c>)
 80006de:	2200      	movs	r2, #0
 80006e0:	701a      	strb	r2, [r3, #0]
  {
 80006e2:	e779      	b.n	80005d8 <main+0x44>
 80006e4:	2004024c 	.word	0x2004024c
 80006e8:	20040088 	.word	0x20040088
 80006ec:	200401e4 	.word	0x200401e4
 80006f0:	00100101 	.word	0x00100101
 80006f4:	20040230 	.word	0x20040230
 80006f8:	20040238 	.word	0x20040238
 80006fc:	20040000 	.word	0x20040000
 8000700:	20040001 	.word	0x20040001
 8000704:	2004023c 	.word	0x2004023c
 8000708:	20040240 	.word	0x20040240
 800070c:	0800730c 	.word	0x0800730c
 8000710:	20040244 	.word	0x20040244
 8000714:	20040248 	.word	0x20040248
 8000718:	08007318 	.word	0x08007318
 800071c:	08007328 	.word	0x08007328

08000720 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	b096      	sub	sp, #88	@ 0x58
 8000724:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000726:	f107 0314 	add.w	r3, r7, #20
 800072a:	2244      	movs	r2, #68	@ 0x44
 800072c:	2100      	movs	r1, #0
 800072e:	4618      	mov	r0, r3
 8000730:	f006 fa54 	bl	8006bdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000734:	463b      	mov	r3, r7
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
 800073a:	605a      	str	r2, [r3, #4]
 800073c:	609a      	str	r2, [r3, #8]
 800073e:	60da      	str	r2, [r3, #12]
 8000740:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000742:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000746:	f002 fd29 	bl	800319c <HAL_PWREx_ControlVoltageScaling>
 800074a:	4603      	mov	r3, r0
 800074c:	2b00      	cmp	r3, #0
 800074e:	d001      	beq.n	8000754 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000750:	f000 fba4 	bl	8000e9c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000754:	2310      	movs	r3, #16
 8000756:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000758:	2301      	movs	r3, #1
 800075a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 800075c:	2300      	movs	r3, #0
 800075e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000760:	2360      	movs	r3, #96	@ 0x60
 8000762:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000764:	2300      	movs	r3, #0
 8000766:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000768:	f107 0314 	add.w	r3, r7, #20
 800076c:	4618      	mov	r0, r3
 800076e:	f002 fdc9 	bl	8003304 <HAL_RCC_OscConfig>
 8000772:	4603      	mov	r3, r0
 8000774:	2b00      	cmp	r3, #0
 8000776:	d001      	beq.n	800077c <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000778:	f000 fb90 	bl	8000e9c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800077c:	230f      	movs	r3, #15
 800077e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000780:	2300      	movs	r3, #0
 8000782:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000784:	2300      	movs	r3, #0
 8000786:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000788:	2300      	movs	r3, #0
 800078a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800078c:	2300      	movs	r3, #0
 800078e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000790:	463b      	mov	r3, r7
 8000792:	2100      	movs	r1, #0
 8000794:	4618      	mov	r0, r3
 8000796:	f003 f9cf 	bl	8003b38 <HAL_RCC_ClockConfig>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80007a0:	f000 fb7c 	bl	8000e9c <Error_Handler>
  }
}
 80007a4:	bf00      	nop
 80007a6:	3758      	adds	r7, #88	@ 0x58
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}

080007ac <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80007ac:	b580      	push	{r7, lr}
 80007ae:	b086      	sub	sp, #24
 80007b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80007b2:	463b      	mov	r3, r7
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
 80007b8:	605a      	str	r2, [r3, #4]
 80007ba:	609a      	str	r2, [r3, #8]
 80007bc:	60da      	str	r2, [r3, #12]
 80007be:	611a      	str	r2, [r3, #16]
 80007c0:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80007c2:	4b29      	ldr	r3, [pc, #164]	@ (8000868 <MX_ADC1_Init+0xbc>)
 80007c4:	4a29      	ldr	r2, [pc, #164]	@ (800086c <MX_ADC1_Init+0xc0>)
 80007c6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80007c8:	4b27      	ldr	r3, [pc, #156]	@ (8000868 <MX_ADC1_Init+0xbc>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80007ce:	4b26      	ldr	r3, [pc, #152]	@ (8000868 <MX_ADC1_Init+0xbc>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80007d4:	4b24      	ldr	r3, [pc, #144]	@ (8000868 <MX_ADC1_Init+0xbc>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80007da:	4b23      	ldr	r3, [pc, #140]	@ (8000868 <MX_ADC1_Init+0xbc>)
 80007dc:	2200      	movs	r2, #0
 80007de:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007e0:	4b21      	ldr	r3, [pc, #132]	@ (8000868 <MX_ADC1_Init+0xbc>)
 80007e2:	2204      	movs	r2, #4
 80007e4:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007e6:	4b20      	ldr	r3, [pc, #128]	@ (8000868 <MX_ADC1_Init+0xbc>)
 80007e8:	2200      	movs	r2, #0
 80007ea:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80007ec:	4b1e      	ldr	r3, [pc, #120]	@ (8000868 <MX_ADC1_Init+0xbc>)
 80007ee:	2201      	movs	r2, #1
 80007f0:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80007f2:	4b1d      	ldr	r3, [pc, #116]	@ (8000868 <MX_ADC1_Init+0xbc>)
 80007f4:	2201      	movs	r2, #1
 80007f6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80007f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000868 <MX_ADC1_Init+0xbc>)
 80007fa:	2200      	movs	r2, #0
 80007fc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000800:	4b19      	ldr	r3, [pc, #100]	@ (8000868 <MX_ADC1_Init+0xbc>)
 8000802:	2200      	movs	r2, #0
 8000804:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000806:	4b18      	ldr	r3, [pc, #96]	@ (8000868 <MX_ADC1_Init+0xbc>)
 8000808:	2200      	movs	r2, #0
 800080a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800080c:	4b16      	ldr	r3, [pc, #88]	@ (8000868 <MX_ADC1_Init+0xbc>)
 800080e:	2201      	movs	r2, #1
 8000810:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000814:	4b14      	ldr	r3, [pc, #80]	@ (8000868 <MX_ADC1_Init+0xbc>)
 8000816:	2200      	movs	r2, #0
 8000818:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800081a:	4b13      	ldr	r3, [pc, #76]	@ (8000868 <MX_ADC1_Init+0xbc>)
 800081c:	2200      	movs	r2, #0
 800081e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000822:	4811      	ldr	r0, [pc, #68]	@ (8000868 <MX_ADC1_Init+0xbc>)
 8000824:	f001 f856 	bl	80018d4 <HAL_ADC_Init>
 8000828:	4603      	mov	r3, r0
 800082a:	2b00      	cmp	r3, #0
 800082c:	d001      	beq.n	8000832 <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 800082e:	f000 fb35 	bl	8000e9c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000832:	4b0f      	ldr	r3, [pc, #60]	@ (8000870 <MX_ADC1_Init+0xc4>)
 8000834:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000836:	2306      	movs	r3, #6
 8000838:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800083a:	2300      	movs	r3, #0
 800083c:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800083e:	237f      	movs	r3, #127	@ 0x7f
 8000840:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000842:	2304      	movs	r3, #4
 8000844:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000846:	2300      	movs	r3, #0
 8000848:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800084a:	463b      	mov	r3, r7
 800084c:	4619      	mov	r1, r3
 800084e:	4806      	ldr	r0, [pc, #24]	@ (8000868 <MX_ADC1_Init+0xbc>)
 8000850:	f001 fa28 	bl	8001ca4 <HAL_ADC_ConfigChannel>
 8000854:	4603      	mov	r3, r0
 8000856:	2b00      	cmp	r3, #0
 8000858:	d001      	beq.n	800085e <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 800085a:	f000 fb1f 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800085e:	bf00      	nop
 8000860:	3718      	adds	r7, #24
 8000862:	46bd      	mov	sp, r7
 8000864:	bd80      	pop	{r7, pc}
 8000866:	bf00      	nop
 8000868:	20040088 	.word	0x20040088
 800086c:	50040000 	.word	0x50040000
 8000870:	21800100 	.word	0x21800100

08000874 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8000878:	4b22      	ldr	r3, [pc, #136]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 800087a:	4a23      	ldr	r2, [pc, #140]	@ (8000908 <MX_LPUART1_UART_Init+0x94>)
 800087c:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800087e:	4b21      	ldr	r3, [pc, #132]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 8000880:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000884:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000886:	4b1f      	ldr	r3, [pc, #124]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 8000888:	2200      	movs	r2, #0
 800088a:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800088c:	4b1d      	ldr	r3, [pc, #116]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 800088e:	2200      	movs	r2, #0
 8000890:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8000892:	4b1c      	ldr	r3, [pc, #112]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 8000894:	2200      	movs	r2, #0
 8000896:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8000898:	4b1a      	ldr	r3, [pc, #104]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 800089a:	220c      	movs	r2, #12
 800089c:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800089e:	4b19      	ldr	r3, [pc, #100]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 80008a0:	2200      	movs	r2, #0
 80008a2:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008a4:	4b17      	ldr	r3, [pc, #92]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 80008a6:	2200      	movs	r2, #0
 80008a8:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80008aa:	4b16      	ldr	r3, [pc, #88]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008b0:	4b14      	ldr	r3, [pc, #80]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80008b6:	4b13      	ldr	r3, [pc, #76]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80008bc:	4811      	ldr	r0, [pc, #68]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 80008be:	f005 f971 	bl	8005ba4 <HAL_UART_Init>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	d001      	beq.n	80008cc <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 80008c8:	f000 fae8 	bl	8000e9c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008cc:	2100      	movs	r1, #0
 80008ce:	480d      	ldr	r0, [pc, #52]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 80008d0:	f005 ff9a 	bl	8006808 <HAL_UARTEx_SetTxFifoThreshold>
 80008d4:	4603      	mov	r3, r0
 80008d6:	2b00      	cmp	r3, #0
 80008d8:	d001      	beq.n	80008de <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 80008da:	f000 fadf 	bl	8000e9c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008de:	2100      	movs	r1, #0
 80008e0:	4808      	ldr	r0, [pc, #32]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 80008e2:	f005 ffcf 	bl	8006884 <HAL_UARTEx_SetRxFifoThreshold>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 80008ec:	f000 fad6 	bl	8000e9c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80008f0:	4804      	ldr	r0, [pc, #16]	@ (8000904 <MX_LPUART1_UART_Init+0x90>)
 80008f2:	f005 ff50 	bl	8006796 <HAL_UARTEx_DisableFifoMode>
 80008f6:	4603      	mov	r3, r0
 80008f8:	2b00      	cmp	r3, #0
 80008fa:	d001      	beq.n	8000900 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80008fc:	f000 face 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8000900:	bf00      	nop
 8000902:	bd80      	pop	{r7, pc}
 8000904:	20040150 	.word	0x20040150
 8000908:	40008000 	.word	0x40008000

0800090c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b08e      	sub	sp, #56	@ 0x38
 8000910:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000912:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000916:	2200      	movs	r2, #0
 8000918:	601a      	str	r2, [r3, #0]
 800091a:	605a      	str	r2, [r3, #4]
 800091c:	609a      	str	r2, [r3, #8]
 800091e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000920:	f107 031c 	add.w	r3, r7, #28
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
 8000928:	605a      	str	r2, [r3, #4]
 800092a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800092c:	463b      	mov	r3, r7
 800092e:	2200      	movs	r2, #0
 8000930:	601a      	str	r2, [r3, #0]
 8000932:	605a      	str	r2, [r3, #4]
 8000934:	609a      	str	r2, [r3, #8]
 8000936:	60da      	str	r2, [r3, #12]
 8000938:	611a      	str	r2, [r3, #16]
 800093a:	615a      	str	r2, [r3, #20]
 800093c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800093e:	4b38      	ldr	r3, [pc, #224]	@ (8000a20 <MX_TIM2_Init+0x114>)
 8000940:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000944:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 79;
 8000946:	4b36      	ldr	r3, [pc, #216]	@ (8000a20 <MX_TIM2_Init+0x114>)
 8000948:	224f      	movs	r2, #79	@ 0x4f
 800094a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800094c:	4b34      	ldr	r3, [pc, #208]	@ (8000a20 <MX_TIM2_Init+0x114>)
 800094e:	2200      	movs	r2, #0
 8000950:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8000952:	4b33      	ldr	r3, [pc, #204]	@ (8000a20 <MX_TIM2_Init+0x114>)
 8000954:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000958:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800095a:	4b31      	ldr	r3, [pc, #196]	@ (8000a20 <MX_TIM2_Init+0x114>)
 800095c:	2200      	movs	r2, #0
 800095e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000960:	4b2f      	ldr	r3, [pc, #188]	@ (8000a20 <MX_TIM2_Init+0x114>)
 8000962:	2200      	movs	r2, #0
 8000964:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000966:	482e      	ldr	r0, [pc, #184]	@ (8000a20 <MX_TIM2_Init+0x114>)
 8000968:	f004 f8bc 	bl	8004ae4 <HAL_TIM_Base_Init>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000972:	f000 fa93 	bl	8000e9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000976:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800097a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800097c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000980:	4619      	mov	r1, r3
 8000982:	4827      	ldr	r0, [pc, #156]	@ (8000a20 <MX_TIM2_Init+0x114>)
 8000984:	f004 fb80 	bl	8005088 <HAL_TIM_ConfigClockSource>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 800098e:	f000 fa85 	bl	8000e9c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000992:	4823      	ldr	r0, [pc, #140]	@ (8000a20 <MX_TIM2_Init+0x114>)
 8000994:	f004 f8fd 	bl	8004b92 <HAL_TIM_PWM_Init>
 8000998:	4603      	mov	r3, r0
 800099a:	2b00      	cmp	r3, #0
 800099c:	d001      	beq.n	80009a2 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 800099e:	f000 fa7d 	bl	8000e9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009a2:	2300      	movs	r3, #0
 80009a4:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009a6:	2300      	movs	r3, #0
 80009a8:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009aa:	f107 031c 	add.w	r3, r7, #28
 80009ae:	4619      	mov	r1, r3
 80009b0:	481b      	ldr	r0, [pc, #108]	@ (8000a20 <MX_TIM2_Init+0x114>)
 80009b2:	f005 f86f 	bl	8005a94 <HAL_TIMEx_MasterConfigSynchronization>
 80009b6:	4603      	mov	r3, r0
 80009b8:	2b00      	cmp	r3, #0
 80009ba:	d001      	beq.n	80009c0 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80009bc:	f000 fa6e 	bl	8000e9c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009c0:	2360      	movs	r3, #96	@ 0x60
 80009c2:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80009c4:	2300      	movs	r3, #0
 80009c6:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009c8:	2300      	movs	r3, #0
 80009ca:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009cc:	2300      	movs	r3, #0
 80009ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009d0:	463b      	mov	r3, r7
 80009d2:	2200      	movs	r2, #0
 80009d4:	4619      	mov	r1, r3
 80009d6:	4812      	ldr	r0, [pc, #72]	@ (8000a20 <MX_TIM2_Init+0x114>)
 80009d8:	f004 fa42 	bl	8004e60 <HAL_TIM_PWM_ConfigChannel>
 80009dc:	4603      	mov	r3, r0
 80009de:	2b00      	cmp	r3, #0
 80009e0:	d001      	beq.n	80009e6 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80009e2:	f000 fa5b 	bl	8000e9c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80009e6:	463b      	mov	r3, r7
 80009e8:	2204      	movs	r2, #4
 80009ea:	4619      	mov	r1, r3
 80009ec:	480c      	ldr	r0, [pc, #48]	@ (8000a20 <MX_TIM2_Init+0x114>)
 80009ee:	f004 fa37 	bl	8004e60 <HAL_TIM_PWM_ConfigChannel>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d001      	beq.n	80009fc <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 80009f8:	f000 fa50 	bl	8000e9c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80009fc:	463b      	mov	r3, r7
 80009fe:	2208      	movs	r2, #8
 8000a00:	4619      	mov	r1, r3
 8000a02:	4807      	ldr	r0, [pc, #28]	@ (8000a20 <MX_TIM2_Init+0x114>)
 8000a04:	f004 fa2c 	bl	8004e60 <HAL_TIM_PWM_ConfigChannel>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_TIM2_Init+0x106>
  {
    Error_Handler();
 8000a0e:	f000 fa45 	bl	8000e9c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000a12:	4803      	ldr	r0, [pc, #12]	@ (8000a20 <MX_TIM2_Init+0x114>)
 8000a14:	f000 fbbc 	bl	8001190 <HAL_TIM_MspPostInit>

}
 8000a18:	bf00      	nop
 8000a1a:	3738      	adds	r7, #56	@ 0x38
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	bd80      	pop	{r7, pc}
 8000a20:	200401e4 	.word	0x200401e4

08000a24 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b082      	sub	sp, #8
 8000a28:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000a2a:	4b12      	ldr	r3, [pc, #72]	@ (8000a74 <MX_DMA_Init+0x50>)
 8000a2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a2e:	4a11      	ldr	r2, [pc, #68]	@ (8000a74 <MX_DMA_Init+0x50>)
 8000a30:	f043 0304 	orr.w	r3, r3, #4
 8000a34:	6493      	str	r3, [r2, #72]	@ 0x48
 8000a36:	4b0f      	ldr	r3, [pc, #60]	@ (8000a74 <MX_DMA_Init+0x50>)
 8000a38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a3a:	f003 0304 	and.w	r3, r3, #4
 8000a3e:	607b      	str	r3, [r7, #4]
 8000a40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a42:	4b0c      	ldr	r3, [pc, #48]	@ (8000a74 <MX_DMA_Init+0x50>)
 8000a44:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a46:	4a0b      	ldr	r2, [pc, #44]	@ (8000a74 <MX_DMA_Init+0x50>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000a4e:	4b09      	ldr	r3, [pc, #36]	@ (8000a74 <MX_DMA_Init+0x50>)
 8000a50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	603b      	str	r3, [r7, #0]
 8000a58:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	200b      	movs	r0, #11
 8000a60:	f001 ff11 	bl	8002886 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000a64:	200b      	movs	r0, #11
 8000a66:	f001 ff2a 	bl	80028be <HAL_NVIC_EnableIRQ>

}
 8000a6a:	bf00      	nop
 8000a6c:	3708      	adds	r7, #8
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bd80      	pop	{r7, pc}
 8000a72:	bf00      	nop
 8000a74:	40021000 	.word	0x40021000

08000a78 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08e      	sub	sp, #56	@ 0x38
 8000a7c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a7e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	605a      	str	r2, [r3, #4]
 8000a88:	609a      	str	r2, [r3, #8]
 8000a8a:	60da      	str	r2, [r3, #12]
 8000a8c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000a8e:	4bb1      	ldr	r3, [pc, #708]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000a90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a92:	4ab0      	ldr	r2, [pc, #704]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000a94:	f043 0310 	orr.w	r3, r3, #16
 8000a98:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a9a:	4bae      	ldr	r3, [pc, #696]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000a9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9e:	f003 0310 	and.w	r3, r3, #16
 8000aa2:	623b      	str	r3, [r7, #32]
 8000aa4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000aa6:	4bab      	ldr	r3, [pc, #684]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000aa8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000aaa:	4aaa      	ldr	r2, [pc, #680]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000aac:	f043 0304 	orr.w	r3, r3, #4
 8000ab0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ab2:	4ba8      	ldr	r3, [pc, #672]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ab6:	f003 0304 	and.w	r3, r3, #4
 8000aba:	61fb      	str	r3, [r7, #28]
 8000abc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000abe:	4ba5      	ldr	r3, [pc, #660]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000ac0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ac2:	4aa4      	ldr	r2, [pc, #656]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000ac4:	f043 0320 	orr.w	r3, r3, #32
 8000ac8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000aca:	4ba2      	ldr	r3, [pc, #648]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000acc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ace:	f003 0320 	and.w	r3, r3, #32
 8000ad2:	61bb      	str	r3, [r7, #24]
 8000ad4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ad6:	4b9f      	ldr	r3, [pc, #636]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000ad8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ada:	4a9e      	ldr	r2, [pc, #632]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000adc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ae0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000ae2:	4b9c      	ldr	r3, [pc, #624]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000ae4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000ae6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000aea:	617b      	str	r3, [r7, #20]
 8000aec:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000aee:	4b99      	ldr	r3, [pc, #612]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000af0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000af2:	4a98      	ldr	r2, [pc, #608]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000af4:	f043 0301 	orr.w	r3, r3, #1
 8000af8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000afa:	4b96      	ldr	r3, [pc, #600]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000afc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000afe:	f003 0301 	and.w	r3, r3, #1
 8000b02:	613b      	str	r3, [r7, #16]
 8000b04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b06:	4b93      	ldr	r3, [pc, #588]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000b08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b0a:	4a92      	ldr	r2, [pc, #584]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000b0c:	f043 0302 	orr.w	r3, r3, #2
 8000b10:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b12:	4b90      	ldr	r3, [pc, #576]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000b14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b16:	f003 0302 	and.w	r3, r3, #2
 8000b1a:	60fb      	str	r3, [r7, #12]
 8000b1c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b1e:	4b8d      	ldr	r3, [pc, #564]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000b20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b22:	4a8c      	ldr	r2, [pc, #560]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000b24:	f043 0308 	orr.w	r3, r3, #8
 8000b28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b2a:	4b8a      	ldr	r3, [pc, #552]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b2e:	f003 0308 	and.w	r3, r3, #8
 8000b32:	60bb      	str	r3, [r7, #8]
 8000b34:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b36:	4b87      	ldr	r3, [pc, #540]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000b38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b3a:	4a86      	ldr	r2, [pc, #536]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000b3c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000b42:	4b84      	ldr	r3, [pc, #528]	@ (8000d54 <MX_GPIO_Init+0x2dc>)
 8000b44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8000b4e:	f002 fbc9 	bl	80032e4 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b52:	230c      	movs	r3, #12
 8000b54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b56:	2302      	movs	r3, #2
 8000b58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000b62:	230d      	movs	r3, #13
 8000b64:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000b66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b6a:	4619      	mov	r1, r3
 8000b6c:	487a      	ldr	r0, [pc, #488]	@ (8000d58 <MX_GPIO_Init+0x2e0>)
 8000b6e:	f002 f933 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PF0 PF1 PF2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 8000b72:	2307      	movs	r3, #7
 8000b74:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b76:	2312      	movs	r3, #18
 8000b78:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b7e:	2303      	movs	r3, #3
 8000b80:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000b82:	2304      	movs	r3, #4
 8000b84:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b86:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4873      	ldr	r0, [pc, #460]	@ (8000d5c <MX_GPIO_Init+0x2e4>)
 8000b8e:	f002 f923 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000b92:	2380      	movs	r3, #128	@ 0x80
 8000b94:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b96:	2302      	movs	r3, #2
 8000b98:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8000ba2:	230d      	movs	r3, #13
 8000ba4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ba6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000baa:	4619      	mov	r1, r3
 8000bac:	486b      	ldr	r0, [pc, #428]	@ (8000d5c <MX_GPIO_Init+0x2e4>)
 8000bae:	f002 f913 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000bb6:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000bba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bbc:	2301      	movs	r3, #1
 8000bbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000bc4:	4619      	mov	r1, r3
 8000bc6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bca:	f002 f905 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_7;
 8000bce:	2390      	movs	r3, #144	@ 0x90
 8000bd0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bda:	2303      	movs	r3, #3
 8000bdc:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000bde:	2305      	movs	r3, #5
 8000be0:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000be6:	4619      	mov	r1, r3
 8000be8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bec:	f002 f8f4 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000bf0:	2301      	movs	r3, #1
 8000bf2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c00:	2302      	movs	r3, #2
 8000c02:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4855      	ldr	r0, [pc, #340]	@ (8000d60 <MX_GPIO_Init+0x2e8>)
 8000c0c:	f002 f8e4 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB2 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_6;
 8000c10:	2344      	movs	r3, #68	@ 0x44
 8000c12:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000c14:	2303      	movs	r3, #3
 8000c16:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c1c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c20:	4619      	mov	r1, r3
 8000c22:	484f      	ldr	r0, [pc, #316]	@ (8000d60 <MX_GPIO_Init+0x2e8>)
 8000c24:	f002 f8d8 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE7 PE8 PE9 PE10
                           PE11 PE12 PE13 */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8000c28:	f44f 537e 	mov.w	r3, #16256	@ 0x3f80
 8000c2c:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c32:	2300      	movs	r3, #0
 8000c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c36:	2300      	movs	r3, #0
 8000c38:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000c3a:	2301      	movs	r3, #1
 8000c3c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c3e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c42:	4619      	mov	r1, r3
 8000c44:	4844      	ldr	r0, [pc, #272]	@ (8000d58 <MX_GPIO_Init+0x2e0>)
 8000c46:	f002 f8c7 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000c4a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000c4e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c50:	2302      	movs	r3, #2
 8000c52:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c54:	2300      	movs	r3, #0
 8000c56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8000c5c:	2303      	movs	r3, #3
 8000c5e:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c64:	4619      	mov	r1, r3
 8000c66:	483c      	ldr	r0, [pc, #240]	@ (8000d58 <MX_GPIO_Init+0x2e0>)
 8000c68:	f002 f8b6 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB13 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 8000c6c:	f44f 4330 	mov.w	r3, #45056	@ 0xb000
 8000c70:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c72:	2302      	movs	r3, #2
 8000c74:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c76:	2300      	movs	r3, #0
 8000c78:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000c7e:	230d      	movs	r3, #13
 8000c80:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c82:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c86:	4619      	mov	r1, r3
 8000c88:	4835      	ldr	r0, [pc, #212]	@ (8000d60 <MX_GPIO_Init+0x2e8>)
 8000c8a:	f002 f8a5 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8000c8e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000c92:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c94:	2302      	movs	r3, #2
 8000c96:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8000ca0:	230e      	movs	r3, #14
 8000ca2:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ca4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ca8:	4619      	mov	r1, r3
 8000caa:	482d      	ldr	r0, [pc, #180]	@ (8000d60 <MX_GPIO_Init+0x2e8>)
 8000cac:	f002 f894 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000cb0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000cb4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cb6:	2302      	movs	r3, #2
 8000cb8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cba:	2300      	movs	r3, #0
 8000cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cbe:	2303      	movs	r3, #3
 8000cc0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000cc2:	2307      	movs	r3, #7
 8000cc4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cca:	4619      	mov	r1, r3
 8000ccc:	4825      	ldr	r0, [pc, #148]	@ (8000d64 <MX_GPIO_Init+0x2ec>)
 8000cce:	f002 f883 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000cd2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cd8:	2302      	movs	r3, #2
 8000cda:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ce8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000cec:	4619      	mov	r1, r3
 8000cee:	481d      	ldr	r0, [pc, #116]	@ (8000d64 <MX_GPIO_Init+0x2ec>)
 8000cf0:	f002 f872 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8000cf4:	2340      	movs	r3, #64	@ 0x40
 8000cf6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cf8:	2302      	movs	r3, #2
 8000cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d00:	2300      	movs	r3, #0
 8000d02:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI2;
 8000d04:	230d      	movs	r3, #13
 8000d06:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d08:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d0c:	4619      	mov	r1, r3
 8000d0e:	4816      	ldr	r0, [pc, #88]	@ (8000d68 <MX_GPIO_Init+0x2f0>)
 8000d10:	f002 f862 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000d14:	2380      	movs	r3, #128	@ 0x80
 8000d16:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d18:	2302      	movs	r3, #2
 8000d1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d20:	2300      	movs	r3, #0
 8000d22:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000d24:	2302      	movs	r3, #2
 8000d26:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d2c:	4619      	mov	r1, r3
 8000d2e:	480e      	ldr	r0, [pc, #56]	@ (8000d68 <MX_GPIO_Init+0x2f0>)
 8000d30:	f002 f852 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8000d34:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8000d38:	627b      	str	r3, [r7, #36]	@ 0x24
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3a:	2302      	movs	r3, #2
 8000d3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d3e:	2300      	movs	r3, #0
 8000d40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d42:	2303      	movs	r3, #3
 8000d44:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000d46:	230c      	movs	r3, #12
 8000d48:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d4e:	4619      	mov	r1, r3
 8000d50:	e00c      	b.n	8000d6c <MX_GPIO_Init+0x2f4>
 8000d52:	bf00      	nop
 8000d54:	40021000 	.word	0x40021000
 8000d58:	48001000 	.word	0x48001000
 8000d5c:	48001400 	.word	0x48001400
 8000d60:	48000400 	.word	0x48000400
 8000d64:	48000c00 	.word	0x48000c00
 8000d68:	48000800 	.word	0x48000800
 8000d6c:	4847      	ldr	r0, [pc, #284]	@ (8000e8c <MX_GPIO_Init+0x414>)
 8000d6e:	f002 f833 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8000d72:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8000d76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d78:	2302      	movs	r3, #2
 8000d7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d80:	2303      	movs	r3, #3
 8000d82:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000d84:	230a      	movs	r3, #10
 8000d86:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d88:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d8c:	4619      	mov	r1, r3
 8000d8e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d92:	f002 f821 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d9a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000da0:	2300      	movs	r3, #0
 8000da2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000da4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da8:	4619      	mov	r1, r3
 8000daa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dae:	f002 f813 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000db2:	2301      	movs	r3, #1
 8000db4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db6:	2302      	movs	r3, #2
 8000db8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dbe:	2303      	movs	r3, #3
 8000dc0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8000dc2:	2309      	movs	r3, #9
 8000dc4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000dc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4830      	ldr	r0, [pc, #192]	@ (8000e90 <MX_GPIO_Init+0x418>)
 8000dce:	f002 f803 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000dd2:	2304      	movs	r3, #4
 8000dd4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dd6:	2302      	movs	r3, #2
 8000dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dde:	2303      	movs	r3, #3
 8000de0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8000de2:	230c      	movs	r3, #12
 8000de4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000de6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dea:	4619      	mov	r1, r3
 8000dec:	4828      	ldr	r0, [pc, #160]	@ (8000e90 <MX_GPIO_Init+0x418>)
 8000dee:	f001 fff3 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000df2:	2378      	movs	r3, #120	@ 0x78
 8000df4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000df6:	2302      	movs	r3, #2
 8000df8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dfe:	2303      	movs	r3, #3
 8000e00:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000e02:	2307      	movs	r3, #7
 8000e04:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e06:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4820      	ldr	r0, [pc, #128]	@ (8000e90 <MX_GPIO_Init+0x418>)
 8000e0e:	f001 ffe3 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8000e12:	2338      	movs	r3, #56	@ 0x38
 8000e14:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e16:	2302      	movs	r3, #2
 8000e18:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e1e:	2303      	movs	r3, #3
 8000e20:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000e22:	2306      	movs	r3, #6
 8000e24:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e2a:	4619      	mov	r1, r3
 8000e2c:	4819      	ldr	r0, [pc, #100]	@ (8000e94 <MX_GPIO_Init+0x41c>)
 8000e2e:	f001 ffd3 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e32:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e36:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e38:	2312      	movs	r3, #18
 8000e3a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e40:	2303      	movs	r3, #3
 8000e42:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e44:	2304      	movs	r3, #4
 8000e46:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e48:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	4811      	ldr	r0, [pc, #68]	@ (8000e94 <MX_GPIO_Init+0x41c>)
 8000e50:	f001 ffc2 	bl	8002dd8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000e54:	2301      	movs	r3, #1
 8000e56:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e60:	2300      	movs	r3, #0
 8000e62:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000e64:	2302      	movs	r3, #2
 8000e66:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e68:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	480a      	ldr	r0, [pc, #40]	@ (8000e98 <MX_GPIO_Init+0x420>)
 8000e70:	f001 ffb2 	bl	8002dd8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000e74:	2200      	movs	r2, #0
 8000e76:	2100      	movs	r1, #0
 8000e78:	2006      	movs	r0, #6
 8000e7a:	f001 fd04 	bl	8002886 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000e7e:	2006      	movs	r0, #6
 8000e80:	f001 fd1d 	bl	80028be <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000e84:	bf00      	nop
 8000e86:	3738      	adds	r7, #56	@ 0x38
 8000e88:	46bd      	mov	sp, r7
 8000e8a:	bd80      	pop	{r7, pc}
 8000e8c:	48000800 	.word	0x48000800
 8000e90:	48000c00 	.word	0x48000c00
 8000e94:	48000400 	.word	0x48000400
 8000e98:	48001000 	.word	0x48001000

08000e9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e9c:	b480      	push	{r7}
 8000e9e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea0:	b672      	cpsid	i
}
 8000ea2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000ea4:	bf00      	nop
 8000ea6:	e7fd      	b.n	8000ea4 <Error_Handler+0x8>

08000ea8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b083      	sub	sp, #12
 8000eac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eae:	4b0f      	ldr	r3, [pc, #60]	@ (8000eec <HAL_MspInit+0x44>)
 8000eb0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000eb2:	4a0e      	ldr	r2, [pc, #56]	@ (8000eec <HAL_MspInit+0x44>)
 8000eb4:	f043 0301 	orr.w	r3, r3, #1
 8000eb8:	6613      	str	r3, [r2, #96]	@ 0x60
 8000eba:	4b0c      	ldr	r3, [pc, #48]	@ (8000eec <HAL_MspInit+0x44>)
 8000ebc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000ebe:	f003 0301 	and.w	r3, r3, #1
 8000ec2:	607b      	str	r3, [r7, #4]
 8000ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ec6:	4b09      	ldr	r3, [pc, #36]	@ (8000eec <HAL_MspInit+0x44>)
 8000ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eca:	4a08      	ldr	r2, [pc, #32]	@ (8000eec <HAL_MspInit+0x44>)
 8000ecc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ed0:	6593      	str	r3, [r2, #88]	@ 0x58
 8000ed2:	4b06      	ldr	r3, [pc, #24]	@ (8000eec <HAL_MspInit+0x44>)
 8000ed4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000ed6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000eda:	603b      	str	r3, [r7, #0]
 8000edc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	40021000 	.word	0x40021000

08000ef0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b0b0      	sub	sp, #192	@ 0xc0
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]
 8000f06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f08:	f107 0318 	add.w	r3, r7, #24
 8000f0c:	2294      	movs	r2, #148	@ 0x94
 8000f0e:	2100      	movs	r1, #0
 8000f10:	4618      	mov	r0, r3
 8000f12:	f005 fe63 	bl	8006bdc <memset>
  if(hadc->Instance==ADC1)
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	681b      	ldr	r3, [r3, #0]
 8000f1a:	4a58      	ldr	r2, [pc, #352]	@ (800107c <HAL_ADC_MspInit+0x18c>)
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	f040 80a9 	bne.w	8001074 <HAL_ADC_MspInit+0x184>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000f22:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f26:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000f28:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f2c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000f30:	2301      	movs	r3, #1
 8000f32:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000f34:	2301      	movs	r3, #1
 8000f36:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8000f38:	2310      	movs	r3, #16
 8000f3a:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000f40:	2302      	movs	r3, #2
 8000f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000f44:	2302      	movs	r3, #2
 8000f46:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000f48:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000f4c:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f4e:	f107 0318 	add.w	r3, r7, #24
 8000f52:	4618      	mov	r0, r3
 8000f54:	f003 f8ae 	bl	80040b4 <HAL_RCCEx_PeriphCLKConfig>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d001      	beq.n	8000f62 <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8000f5e:	f7ff ff9d 	bl	8000e9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000f62:	4b47      	ldr	r3, [pc, #284]	@ (8001080 <HAL_ADC_MspInit+0x190>)
 8000f64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f66:	4a46      	ldr	r2, [pc, #280]	@ (8001080 <HAL_ADC_MspInit+0x190>)
 8000f68:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f6c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f6e:	4b44      	ldr	r3, [pc, #272]	@ (8001080 <HAL_ADC_MspInit+0x190>)
 8000f70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f72:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f76:	617b      	str	r3, [r7, #20]
 8000f78:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f7a:	4b41      	ldr	r3, [pc, #260]	@ (8001080 <HAL_ADC_MspInit+0x190>)
 8000f7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f7e:	4a40      	ldr	r2, [pc, #256]	@ (8001080 <HAL_ADC_MspInit+0x190>)
 8000f80:	f043 0304 	orr.w	r3, r3, #4
 8000f84:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f86:	4b3e      	ldr	r3, [pc, #248]	@ (8001080 <HAL_ADC_MspInit+0x190>)
 8000f88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8a:	f003 0304 	and.w	r3, r3, #4
 8000f8e:	613b      	str	r3, [r7, #16]
 8000f90:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f92:	4b3b      	ldr	r3, [pc, #236]	@ (8001080 <HAL_ADC_MspInit+0x190>)
 8000f94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f96:	4a3a      	ldr	r2, [pc, #232]	@ (8001080 <HAL_ADC_MspInit+0x190>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f9e:	4b38      	ldr	r3, [pc, #224]	@ (8001080 <HAL_ADC_MspInit+0x190>)
 8000fa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa2:	f003 0301 	and.w	r3, r3, #1
 8000fa6:	60fb      	str	r3, [r7, #12]
 8000fa8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000faa:	4b35      	ldr	r3, [pc, #212]	@ (8001080 <HAL_ADC_MspInit+0x190>)
 8000fac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fae:	4a34      	ldr	r2, [pc, #208]	@ (8001080 <HAL_ADC_MspInit+0x190>)
 8000fb0:	f043 0302 	orr.w	r3, r3, #2
 8000fb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fb6:	4b32      	ldr	r3, [pc, #200]	@ (8001080 <HAL_ADC_MspInit+0x190>)
 8000fb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fba:	f003 0302 	and.w	r3, r3, #2
 8000fbe:	60bb      	str	r3, [r7, #8]
 8000fc0:	68bb      	ldr	r3, [r7, #8]
    PA6     ------> ADC1_IN11
    PC4     ------> ADC1_IN13
    PC5     ------> ADC1_IN14
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000fc2:	233f      	movs	r3, #63	@ 0x3f
 8000fc4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_4|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000fc8:	230b      	movs	r3, #11
 8000fca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fce:	2300      	movs	r3, #0
 8000fd0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000fd4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000fd8:	4619      	mov	r1, r3
 8000fda:	482a      	ldr	r0, [pc, #168]	@ (8001084 <HAL_ADC_MspInit+0x194>)
 8000fdc:	f001 fefc 	bl	8002dd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8000fe0:	2348      	movs	r3, #72	@ 0x48
 8000fe2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000fe6:	230b      	movs	r3, #11
 8000fe8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fec:	2300      	movs	r3, #0
 8000fee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ff2:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8000ff6:	4619      	mov	r1, r3
 8000ff8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ffc:	f001 feec 	bl	8002dd8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001000:	2302      	movs	r3, #2
 8001002:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001006:	230b      	movs	r3, #11
 8001008:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100c:	2300      	movs	r3, #0
 800100e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001012:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001016:	4619      	mov	r1, r3
 8001018:	481b      	ldr	r0, [pc, #108]	@ (8001088 <HAL_ADC_MspInit+0x198>)
 800101a:	f001 fedd 	bl	8002dd8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800101e:	4b1b      	ldr	r3, [pc, #108]	@ (800108c <HAL_ADC_MspInit+0x19c>)
 8001020:	4a1b      	ldr	r2, [pc, #108]	@ (8001090 <HAL_ADC_MspInit+0x1a0>)
 8001022:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8001024:	4b19      	ldr	r3, [pc, #100]	@ (800108c <HAL_ADC_MspInit+0x19c>)
 8001026:	2205      	movs	r2, #5
 8001028:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800102a:	4b18      	ldr	r3, [pc, #96]	@ (800108c <HAL_ADC_MspInit+0x19c>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001030:	4b16      	ldr	r3, [pc, #88]	@ (800108c <HAL_ADC_MspInit+0x19c>)
 8001032:	2200      	movs	r2, #0
 8001034:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001036:	4b15      	ldr	r3, [pc, #84]	@ (800108c <HAL_ADC_MspInit+0x19c>)
 8001038:	2280      	movs	r2, #128	@ 0x80
 800103a:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800103c:	4b13      	ldr	r3, [pc, #76]	@ (800108c <HAL_ADC_MspInit+0x19c>)
 800103e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001042:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001044:	4b11      	ldr	r3, [pc, #68]	@ (800108c <HAL_ADC_MspInit+0x19c>)
 8001046:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800104a:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800104c:	4b0f      	ldr	r3, [pc, #60]	@ (800108c <HAL_ADC_MspInit+0x19c>)
 800104e:	2220      	movs	r2, #32
 8001050:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001052:	4b0e      	ldr	r3, [pc, #56]	@ (800108c <HAL_ADC_MspInit+0x19c>)
 8001054:	2200      	movs	r2, #0
 8001056:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001058:	480c      	ldr	r0, [pc, #48]	@ (800108c <HAL_ADC_MspInit+0x19c>)
 800105a:	f001 fc4b 	bl	80028f4 <HAL_DMA_Init>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d001      	beq.n	8001068 <HAL_ADC_MspInit+0x178>
    {
      Error_Handler();
 8001064:	f7ff ff1a 	bl	8000e9c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	4a08      	ldr	r2, [pc, #32]	@ (800108c <HAL_ADC_MspInit+0x19c>)
 800106c:	651a      	str	r2, [r3, #80]	@ 0x50
 800106e:	4a07      	ldr	r2, [pc, #28]	@ (800108c <HAL_ADC_MspInit+0x19c>)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001074:	bf00      	nop
 8001076:	37c0      	adds	r7, #192	@ 0xc0
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	50040000 	.word	0x50040000
 8001080:	40021000 	.word	0x40021000
 8001084:	48000800 	.word	0x48000800
 8001088:	48000400 	.word	0x48000400
 800108c:	200400f0 	.word	0x200400f0
 8001090:	40020008 	.word	0x40020008

08001094 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b0ae      	sub	sp, #184	@ 0xb8
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80010ac:	f107 0310 	add.w	r3, r7, #16
 80010b0:	2294      	movs	r2, #148	@ 0x94
 80010b2:	2100      	movs	r1, #0
 80010b4:	4618      	mov	r0, r3
 80010b6:	f005 fd91 	bl	8006bdc <memset>
  if(huart->Instance==LPUART1)
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	4a22      	ldr	r2, [pc, #136]	@ (8001148 <HAL_UART_MspInit+0xb4>)
 80010c0:	4293      	cmp	r3, r2
 80010c2:	d13d      	bne.n	8001140 <HAL_UART_MspInit+0xac>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80010c4:	2320      	movs	r3, #32
 80010c6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80010c8:	2300      	movs	r3, #0
 80010ca:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010cc:	f107 0310 	add.w	r3, r7, #16
 80010d0:	4618      	mov	r0, r3
 80010d2:	f002 ffef 	bl	80040b4 <HAL_RCCEx_PeriphCLKConfig>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d001      	beq.n	80010e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80010dc:	f7ff fede 	bl	8000e9c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80010e0:	4b1a      	ldr	r3, [pc, #104]	@ (800114c <HAL_UART_MspInit+0xb8>)
 80010e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010e4:	4a19      	ldr	r2, [pc, #100]	@ (800114c <HAL_UART_MspInit+0xb8>)
 80010e6:	f043 0301 	orr.w	r3, r3, #1
 80010ea:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80010ec:	4b17      	ldr	r3, [pc, #92]	@ (800114c <HAL_UART_MspInit+0xb8>)
 80010ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80010f0:	f003 0301 	and.w	r3, r3, #1
 80010f4:	60fb      	str	r3, [r7, #12]
 80010f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 80010f8:	4b14      	ldr	r3, [pc, #80]	@ (800114c <HAL_UART_MspInit+0xb8>)
 80010fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010fc:	4a13      	ldr	r2, [pc, #76]	@ (800114c <HAL_UART_MspInit+0xb8>)
 80010fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001102:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001104:	4b11      	ldr	r3, [pc, #68]	@ (800114c <HAL_UART_MspInit+0xb8>)
 8001106:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8001110:	f002 f8e8 	bl	80032e4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8001114:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001118:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800111c:	2302      	movs	r3, #2
 800111e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001122:	2300      	movs	r3, #0
 8001124:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001128:	2303      	movs	r3, #3
 800112a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800112e:	2308      	movs	r3, #8
 8001130:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001134:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001138:	4619      	mov	r1, r3
 800113a:	4805      	ldr	r0, [pc, #20]	@ (8001150 <HAL_UART_MspInit+0xbc>)
 800113c:	f001 fe4c 	bl	8002dd8 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001140:	bf00      	nop
 8001142:	37b8      	adds	r7, #184	@ 0xb8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	40008000 	.word	0x40008000
 800114c:	40021000 	.word	0x40021000
 8001150:	48001800 	.word	0x48001800

08001154 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001154:	b480      	push	{r7}
 8001156:	b085      	sub	sp, #20
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001164:	d10b      	bne.n	800117e <HAL_TIM_Base_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001166:	4b09      	ldr	r3, [pc, #36]	@ (800118c <HAL_TIM_Base_MspInit+0x38>)
 8001168:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800116a:	4a08      	ldr	r2, [pc, #32]	@ (800118c <HAL_TIM_Base_MspInit+0x38>)
 800116c:	f043 0301 	orr.w	r3, r3, #1
 8001170:	6593      	str	r3, [r2, #88]	@ 0x58
 8001172:	4b06      	ldr	r3, [pc, #24]	@ (800118c <HAL_TIM_Base_MspInit+0x38>)
 8001174:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	60fb      	str	r3, [r7, #12]
 800117c:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 800117e:	bf00      	nop
 8001180:	3714      	adds	r7, #20
 8001182:	46bd      	mov	sp, r7
 8001184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001188:	4770      	bx	lr
 800118a:	bf00      	nop
 800118c:	40021000 	.word	0x40021000

08001190 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b088      	sub	sp, #32
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001198:	f107 030c 	add.w	r3, r7, #12
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
 80011a6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80011b0:	d11c      	bne.n	80011ec <HAL_TIM_MspPostInit+0x5c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011b2:	4b10      	ldr	r3, [pc, #64]	@ (80011f4 <HAL_TIM_MspPostInit+0x64>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b6:	4a0f      	ldr	r2, [pc, #60]	@ (80011f4 <HAL_TIM_MspPostInit+0x64>)
 80011b8:	f043 0301 	orr.w	r3, r3, #1
 80011bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011be:	4b0d      	ldr	r3, [pc, #52]	@ (80011f4 <HAL_TIM_MspPostInit+0x64>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011c2:	f003 0301 	and.w	r3, r3, #1
 80011c6:	60bb      	str	r3, [r7, #8]
 80011c8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_5;
 80011ca:	2326      	movs	r3, #38	@ 0x26
 80011cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ce:	2302      	movs	r3, #2
 80011d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d6:	2300      	movs	r3, #0
 80011d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80011da:	2301      	movs	r3, #1
 80011dc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011de:	f107 030c 	add.w	r3, r7, #12
 80011e2:	4619      	mov	r1, r3
 80011e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80011e8:	f001 fdf6 	bl	8002dd8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80011ec:	bf00      	nop
 80011ee:	3720      	adds	r7, #32
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	40021000 	.word	0x40021000

080011f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80011fc:	bf00      	nop
 80011fe:	e7fd      	b.n	80011fc <NMI_Handler+0x4>

08001200 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001204:	bf00      	nop
 8001206:	e7fd      	b.n	8001204 <HardFault_Handler+0x4>

08001208 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001208:	b480      	push	{r7}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800120c:	bf00      	nop
 800120e:	e7fd      	b.n	800120c <MemManage_Handler+0x4>

08001210 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001214:	bf00      	nop
 8001216:	e7fd      	b.n	8001214 <BusFault_Handler+0x4>

08001218 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001218:	b480      	push	{r7}
 800121a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800121c:	bf00      	nop
 800121e:	e7fd      	b.n	800121c <UsageFault_Handler+0x4>

08001220 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001220:	b480      	push	{r7}
 8001222:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001224:	bf00      	nop
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800122e:	b480      	push	{r7}
 8001230:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001232:	bf00      	nop
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001240:	bf00      	nop
 8001242:	46bd      	mov	sp, r7
 8001244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001248:	4770      	bx	lr

0800124a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800124a:	b580      	push	{r7, lr}
 800124c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800124e:	f000 f947 	bl	80014e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001252:	bf00      	nop
 8001254:	bd80      	pop	{r7, pc}

08001256 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8001256:	b580      	push	{r7, lr}
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 800125a:	2001      	movs	r0, #1
 800125c:	f001 ff66 	bl	800312c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8001260:	bf00      	nop
 8001262:	bd80      	pop	{r7, pc}

08001264 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001268:	4802      	ldr	r0, [pc, #8]	@ (8001274 <DMA1_Channel1_IRQHandler+0x10>)
 800126a:	f001 fc66 	bl	8002b3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	200400f0 	.word	0x200400f0

08001278 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	60f8      	str	r0, [r7, #12]
 8001280:	60b9      	str	r1, [r7, #8]
 8001282:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001284:	2300      	movs	r3, #0
 8001286:	617b      	str	r3, [r7, #20]
 8001288:	e00a      	b.n	80012a0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800128a:	f3af 8000 	nop.w
 800128e:	4601      	mov	r1, r0
 8001290:	68bb      	ldr	r3, [r7, #8]
 8001292:	1c5a      	adds	r2, r3, #1
 8001294:	60ba      	str	r2, [r7, #8]
 8001296:	b2ca      	uxtb	r2, r1
 8001298:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800129a:	697b      	ldr	r3, [r7, #20]
 800129c:	3301      	adds	r3, #1
 800129e:	617b      	str	r3, [r7, #20]
 80012a0:	697a      	ldr	r2, [r7, #20]
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	dbf0      	blt.n	800128a <_read+0x12>
  }

  return len;
 80012a8:	687b      	ldr	r3, [r7, #4]
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	3718      	adds	r7, #24
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}

080012b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012b2:	b580      	push	{r7, lr}
 80012b4:	b086      	sub	sp, #24
 80012b6:	af00      	add	r7, sp, #0
 80012b8:	60f8      	str	r0, [r7, #12]
 80012ba:	60b9      	str	r1, [r7, #8]
 80012bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012be:	2300      	movs	r3, #0
 80012c0:	617b      	str	r3, [r7, #20]
 80012c2:	e009      	b.n	80012d8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80012c4:	68bb      	ldr	r3, [r7, #8]
 80012c6:	1c5a      	adds	r2, r3, #1
 80012c8:	60ba      	str	r2, [r7, #8]
 80012ca:	781b      	ldrb	r3, [r3, #0]
 80012cc:	4618      	mov	r0, r3
 80012ce:	f7ff f92b 	bl	8000528 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	3301      	adds	r3, #1
 80012d6:	617b      	str	r3, [r7, #20]
 80012d8:	697a      	ldr	r2, [r7, #20]
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	429a      	cmp	r2, r3
 80012de:	dbf1      	blt.n	80012c4 <_write+0x12>
  }
  return len;
 80012e0:	687b      	ldr	r3, [r7, #4]
}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3718      	adds	r7, #24
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}

080012ea <_close>:

int _close(int file)
{
 80012ea:	b480      	push	{r7}
 80012ec:	b083      	sub	sp, #12
 80012ee:	af00      	add	r7, sp, #0
 80012f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80012f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80012f6:	4618      	mov	r0, r3
 80012f8:	370c      	adds	r7, #12
 80012fa:	46bd      	mov	sp, r7
 80012fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001300:	4770      	bx	lr

08001302 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001302:	b480      	push	{r7}
 8001304:	b083      	sub	sp, #12
 8001306:	af00      	add	r7, sp, #0
 8001308:	6078      	str	r0, [r7, #4]
 800130a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800130c:	683b      	ldr	r3, [r7, #0]
 800130e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001312:	605a      	str	r2, [r3, #4]
  return 0;
 8001314:	2300      	movs	r3, #0
}
 8001316:	4618      	mov	r0, r3
 8001318:	370c      	adds	r7, #12
 800131a:	46bd      	mov	sp, r7
 800131c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001320:	4770      	bx	lr

08001322 <_isatty>:

int _isatty(int file)
{
 8001322:	b480      	push	{r7}
 8001324:	b083      	sub	sp, #12
 8001326:	af00      	add	r7, sp, #0
 8001328:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800132a:	2301      	movs	r3, #1
}
 800132c:	4618      	mov	r0, r3
 800132e:	370c      	adds	r7, #12
 8001330:	46bd      	mov	sp, r7
 8001332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001336:	4770      	bx	lr

08001338 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	60f8      	str	r0, [r7, #12]
 8001340:	60b9      	str	r1, [r7, #8]
 8001342:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001344:	2300      	movs	r3, #0
}
 8001346:	4618      	mov	r0, r3
 8001348:	3714      	adds	r7, #20
 800134a:	46bd      	mov	sp, r7
 800134c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001350:	4770      	bx	lr
	...

08001354 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b086      	sub	sp, #24
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800135c:	4a14      	ldr	r2, [pc, #80]	@ (80013b0 <_sbrk+0x5c>)
 800135e:	4b15      	ldr	r3, [pc, #84]	@ (80013b4 <_sbrk+0x60>)
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001368:	4b13      	ldr	r3, [pc, #76]	@ (80013b8 <_sbrk+0x64>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2b00      	cmp	r3, #0
 800136e:	d102      	bne.n	8001376 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001370:	4b11      	ldr	r3, [pc, #68]	@ (80013b8 <_sbrk+0x64>)
 8001372:	4a12      	ldr	r2, [pc, #72]	@ (80013bc <_sbrk+0x68>)
 8001374:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001376:	4b10      	ldr	r3, [pc, #64]	@ (80013b8 <_sbrk+0x64>)
 8001378:	681a      	ldr	r2, [r3, #0]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4413      	add	r3, r2
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	429a      	cmp	r2, r3
 8001382:	d207      	bcs.n	8001394 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001384:	f005 fc32 	bl	8006bec <__errno>
 8001388:	4603      	mov	r3, r0
 800138a:	220c      	movs	r2, #12
 800138c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800138e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001392:	e009      	b.n	80013a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001394:	4b08      	ldr	r3, [pc, #32]	@ (80013b8 <_sbrk+0x64>)
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800139a:	4b07      	ldr	r3, [pc, #28]	@ (80013b8 <_sbrk+0x64>)
 800139c:	681a      	ldr	r2, [r3, #0]
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	4413      	add	r3, r2
 80013a2:	4a05      	ldr	r2, [pc, #20]	@ (80013b8 <_sbrk+0x64>)
 80013a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013a6:	68fb      	ldr	r3, [r7, #12]
}
 80013a8:	4618      	mov	r0, r3
 80013aa:	3718      	adds	r7, #24
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	200a0000 	.word	0x200a0000
 80013b4:	00000400 	.word	0x00000400
 80013b8:	20040250 	.word	0x20040250
 80013bc:	200403a8 	.word	0x200403a8

080013c0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80013c0:	b480      	push	{r7}
 80013c2:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013c4:	4b06      	ldr	r3, [pc, #24]	@ (80013e0 <SystemInit+0x20>)
 80013c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013ca:	4a05      	ldr	r2, [pc, #20]	@ (80013e0 <SystemInit+0x20>)
 80013cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80013d4:	bf00      	nop
 80013d6:	46bd      	mov	sp, r7
 80013d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	e000ed00 	.word	0xe000ed00

080013e4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80013e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800141c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80013e8:	f7ff ffea 	bl	80013c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013ec:	480c      	ldr	r0, [pc, #48]	@ (8001420 <LoopForever+0x6>)
  ldr r1, =_edata
 80013ee:	490d      	ldr	r1, [pc, #52]	@ (8001424 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001428 <LoopForever+0xe>)
  movs r3, #0
 80013f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013f4:	e002      	b.n	80013fc <LoopCopyDataInit>

080013f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013fa:	3304      	adds	r3, #4

080013fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001400:	d3f9      	bcc.n	80013f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001402:	4a0a      	ldr	r2, [pc, #40]	@ (800142c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001404:	4c0a      	ldr	r4, [pc, #40]	@ (8001430 <LoopForever+0x16>)
  movs r3, #0
 8001406:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001408:	e001      	b.n	800140e <LoopFillZerobss>

0800140a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800140a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800140c:	3204      	adds	r2, #4

0800140e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800140e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001410:	d3fb      	bcc.n	800140a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001412:	f005 fbf1 	bl	8006bf8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001416:	f7ff f8bd 	bl	8000594 <main>

0800141a <LoopForever>:

LoopForever:
    b LoopForever
 800141a:	e7fe      	b.n	800141a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800141c:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001420:	20040000 	.word	0x20040000
  ldr r1, =_edata
 8001424:	2004006c 	.word	0x2004006c
  ldr r2, =_sidata
 8001428:	080073b8 	.word	0x080073b8
  ldr r2, =_sbss
 800142c:	2004006c 	.word	0x2004006c
  ldr r4, =_ebss
 8001430:	200403a4 	.word	0x200403a4

08001434 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001434:	e7fe      	b.n	8001434 <ADC1_IRQHandler>

08001436 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001436:	b580      	push	{r7, lr}
 8001438:	b082      	sub	sp, #8
 800143a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800143c:	2300      	movs	r3, #0
 800143e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001440:	2003      	movs	r0, #3
 8001442:	f001 fa15 	bl	8002870 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001446:	2000      	movs	r0, #0
 8001448:	f000 f80e 	bl	8001468 <HAL_InitTick>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d002      	beq.n	8001458 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	71fb      	strb	r3, [r7, #7]
 8001456:	e001      	b.n	800145c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001458:	f7ff fd26 	bl	8000ea8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800145c:	79fb      	ldrb	r3, [r7, #7]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
	...

08001468 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001470:	2300      	movs	r3, #0
 8001472:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001474:	4b17      	ldr	r3, [pc, #92]	@ (80014d4 <HAL_InitTick+0x6c>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d023      	beq.n	80014c4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800147c:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <HAL_InitTick+0x70>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4b14      	ldr	r3, [pc, #80]	@ (80014d4 <HAL_InitTick+0x6c>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	4619      	mov	r1, r3
 8001486:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800148a:	fbb3 f3f1 	udiv	r3, r3, r1
 800148e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001492:	4618      	mov	r0, r3
 8001494:	f001 fa21 	bl	80028da <HAL_SYSTICK_Config>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d10f      	bne.n	80014be <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2b0f      	cmp	r3, #15
 80014a2:	d809      	bhi.n	80014b8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014a4:	2200      	movs	r2, #0
 80014a6:	6879      	ldr	r1, [r7, #4]
 80014a8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014ac:	f001 f9eb 	bl	8002886 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014b0:	4a0a      	ldr	r2, [pc, #40]	@ (80014dc <HAL_InitTick+0x74>)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6013      	str	r3, [r2, #0]
 80014b6:	e007      	b.n	80014c8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	73fb      	strb	r3, [r7, #15]
 80014bc:	e004      	b.n	80014c8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	73fb      	strb	r3, [r7, #15]
 80014c2:	e001      	b.n	80014c8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	2004000c 	.word	0x2004000c
 80014d8:	20040004 	.word	0x20040004
 80014dc:	20040008 	.word	0x20040008

080014e0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <HAL_IncTick+0x20>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <HAL_IncTick+0x24>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4413      	add	r3, r2
 80014f0:	4a04      	ldr	r2, [pc, #16]	@ (8001504 <HAL_IncTick+0x24>)
 80014f2:	6013      	str	r3, [r2, #0]
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	2004000c 	.word	0x2004000c
 8001504:	20040254 	.word	0x20040254

08001508 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  return uwTick;
 800150c:	4b03      	ldr	r3, [pc, #12]	@ (800151c <HAL_GetTick+0x14>)
 800150e:	681b      	ldr	r3, [r3, #0]
}
 8001510:	4618      	mov	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	20040254 	.word	0x20040254

08001520 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001520:	b480      	push	{r7}
 8001522:	b083      	sub	sp, #12
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	431a      	orrs	r2, r3
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	609a      	str	r2, [r3, #8]
}
 800153a:	bf00      	nop
 800153c:	370c      	adds	r7, #12
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr

08001546 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001546:	b480      	push	{r7}
 8001548:	b083      	sub	sp, #12
 800154a:	af00      	add	r7, sp, #0
 800154c:	6078      	str	r0, [r7, #4]
 800154e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001558:	683b      	ldr	r3, [r7, #0]
 800155a:	431a      	orrs	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	609a      	str	r2, [r3, #8]
}
 8001560:	bf00      	nop
 8001562:	370c      	adds	r7, #12
 8001564:	46bd      	mov	sp, r7
 8001566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800156a:	4770      	bx	lr

0800156c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800156c:	b480      	push	{r7}
 800156e:	b083      	sub	sp, #12
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	689b      	ldr	r3, [r3, #8]
 8001578:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800157c:	4618      	mov	r0, r3
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr

08001588 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001588:	b480      	push	{r7}
 800158a:	b087      	sub	sp, #28
 800158c:	af00      	add	r7, sp, #0
 800158e:	60f8      	str	r0, [r7, #12]
 8001590:	60b9      	str	r1, [r7, #8]
 8001592:	607a      	str	r2, [r7, #4]
 8001594:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	3360      	adds	r3, #96	@ 0x60
 800159a:	461a      	mov	r2, r3
 800159c:	68bb      	ldr	r3, [r7, #8]
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	4413      	add	r3, r2
 80015a2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80015a4:	697b      	ldr	r3, [r7, #20]
 80015a6:	681a      	ldr	r2, [r3, #0]
 80015a8:	4b08      	ldr	r3, [pc, #32]	@ (80015cc <LL_ADC_SetOffset+0x44>)
 80015aa:	4013      	ands	r3, r2
 80015ac:	687a      	ldr	r2, [r7, #4]
 80015ae:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80015b2:	683a      	ldr	r2, [r7, #0]
 80015b4:	430a      	orrs	r2, r1
 80015b6:	4313      	orrs	r3, r2
 80015b8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80015bc:	697b      	ldr	r3, [r7, #20]
 80015be:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80015c0:	bf00      	nop
 80015c2:	371c      	adds	r7, #28
 80015c4:	46bd      	mov	sp, r7
 80015c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ca:	4770      	bx	lr
 80015cc:	03fff000 	.word	0x03fff000

080015d0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b085      	sub	sp, #20
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	3360      	adds	r3, #96	@ 0x60
 80015de:	461a      	mov	r2, r3
 80015e0:	683b      	ldr	r3, [r7, #0]
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	4413      	add	r3, r2
 80015e6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	3714      	adds	r7, #20
 80015f4:	46bd      	mov	sp, r7
 80015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fa:	4770      	bx	lr

080015fc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b087      	sub	sp, #28
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001608:	68fb      	ldr	r3, [r7, #12]
 800160a:	3360      	adds	r3, #96	@ 0x60
 800160c:	461a      	mov	r2, r3
 800160e:	68bb      	ldr	r3, [r7, #8]
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	4413      	add	r3, r2
 8001614:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	431a      	orrs	r2, r3
 8001622:	697b      	ldr	r3, [r7, #20]
 8001624:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001626:	bf00      	nop
 8001628:	371c      	adds	r7, #28
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr

08001632 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001632:	b480      	push	{r7}
 8001634:	b083      	sub	sp, #12
 8001636:	af00      	add	r7, sp, #0
 8001638:	6078      	str	r0, [r7, #4]
 800163a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	695b      	ldr	r3, [r3, #20]
 8001640:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001644:	683b      	ldr	r3, [r7, #0]
 8001646:	431a      	orrs	r2, r3
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	615a      	str	r2, [r3, #20]
}
 800164c:	bf00      	nop
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001658:	b480      	push	{r7}
 800165a:	b083      	sub	sp, #12
 800165c:	af00      	add	r7, sp, #0
 800165e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	68db      	ldr	r3, [r3, #12]
 8001664:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001668:	2b00      	cmp	r3, #0
 800166a:	d101      	bne.n	8001670 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800166c:	2301      	movs	r3, #1
 800166e:	e000      	b.n	8001672 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001670:	2300      	movs	r3, #0
}
 8001672:	4618      	mov	r0, r3
 8001674:	370c      	adds	r7, #12
 8001676:	46bd      	mov	sp, r7
 8001678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167c:	4770      	bx	lr

0800167e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800167e:	b480      	push	{r7}
 8001680:	b087      	sub	sp, #28
 8001682:	af00      	add	r7, sp, #0
 8001684:	60f8      	str	r0, [r7, #12]
 8001686:	60b9      	str	r1, [r7, #8]
 8001688:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	3330      	adds	r3, #48	@ 0x30
 800168e:	461a      	mov	r2, r3
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	0a1b      	lsrs	r3, r3, #8
 8001694:	009b      	lsls	r3, r3, #2
 8001696:	f003 030c 	and.w	r3, r3, #12
 800169a:	4413      	add	r3, r2
 800169c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	68bb      	ldr	r3, [r7, #8]
 80016a4:	f003 031f 	and.w	r3, r3, #31
 80016a8:	211f      	movs	r1, #31
 80016aa:	fa01 f303 	lsl.w	r3, r1, r3
 80016ae:	43db      	mvns	r3, r3
 80016b0:	401a      	ands	r2, r3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	0e9b      	lsrs	r3, r3, #26
 80016b6:	f003 011f 	and.w	r1, r3, #31
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	f003 031f 	and.w	r3, r3, #31
 80016c0:	fa01 f303 	lsl.w	r3, r1, r3
 80016c4:	431a      	orrs	r2, r3
 80016c6:	697b      	ldr	r3, [r7, #20]
 80016c8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80016ca:	bf00      	nop
 80016cc:	371c      	adds	r7, #28
 80016ce:	46bd      	mov	sp, r7
 80016d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d4:	4770      	bx	lr

080016d6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80016d6:	b480      	push	{r7}
 80016d8:	b087      	sub	sp, #28
 80016da:	af00      	add	r7, sp, #0
 80016dc:	60f8      	str	r0, [r7, #12]
 80016de:	60b9      	str	r1, [r7, #8]
 80016e0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	3314      	adds	r3, #20
 80016e6:	461a      	mov	r2, r3
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	0e5b      	lsrs	r3, r3, #25
 80016ec:	009b      	lsls	r3, r3, #2
 80016ee:	f003 0304 	and.w	r3, r3, #4
 80016f2:	4413      	add	r3, r2
 80016f4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	68bb      	ldr	r3, [r7, #8]
 80016fc:	0d1b      	lsrs	r3, r3, #20
 80016fe:	f003 031f 	and.w	r3, r3, #31
 8001702:	2107      	movs	r1, #7
 8001704:	fa01 f303 	lsl.w	r3, r1, r3
 8001708:	43db      	mvns	r3, r3
 800170a:	401a      	ands	r2, r3
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	0d1b      	lsrs	r3, r3, #20
 8001710:	f003 031f 	and.w	r3, r3, #31
 8001714:	6879      	ldr	r1, [r7, #4]
 8001716:	fa01 f303 	lsl.w	r3, r1, r3
 800171a:	431a      	orrs	r2, r3
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001720:	bf00      	nop
 8001722:	371c      	adds	r7, #28
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr

0800172c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800172c:	b480      	push	{r7}
 800172e:	b085      	sub	sp, #20
 8001730:	af00      	add	r7, sp, #0
 8001732:	60f8      	str	r0, [r7, #12]
 8001734:	60b9      	str	r1, [r7, #8]
 8001736:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001738:	68fb      	ldr	r3, [r7, #12]
 800173a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001744:	43db      	mvns	r3, r3
 8001746:	401a      	ands	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f003 0318 	and.w	r3, r3, #24
 800174e:	4908      	ldr	r1, [pc, #32]	@ (8001770 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001750:	40d9      	lsrs	r1, r3
 8001752:	68bb      	ldr	r3, [r7, #8]
 8001754:	400b      	ands	r3, r1
 8001756:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800175a:	431a      	orrs	r2, r3
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001762:	bf00      	nop
 8001764:	3714      	adds	r7, #20
 8001766:	46bd      	mov	sp, r7
 8001768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800176c:	4770      	bx	lr
 800176e:	bf00      	nop
 8001770:	0007ffff 	.word	0x0007ffff

08001774 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001774:	b480      	push	{r7}
 8001776:	b083      	sub	sp, #12
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	689b      	ldr	r3, [r3, #8]
 8001780:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001784:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	6093      	str	r3, [r2, #8]
}
 800178c:	bf00      	nop
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001796:	4770      	bx	lr

08001798 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001798:	b480      	push	{r7}
 800179a:	b083      	sub	sp, #12
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80017a8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80017ac:	d101      	bne.n	80017b2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80017ae:	2301      	movs	r3, #1
 80017b0:	e000      	b.n	80017b4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80017b2:	2300      	movs	r3, #0
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	370c      	adds	r7, #12
 80017b8:	46bd      	mov	sp, r7
 80017ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017be:	4770      	bx	lr

080017c0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80017c0:	b480      	push	{r7}
 80017c2:	b083      	sub	sp, #12
 80017c4:	af00      	add	r7, sp, #0
 80017c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	689b      	ldr	r3, [r3, #8]
 80017cc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80017d0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80017d4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80017dc:	bf00      	nop
 80017de:	370c      	adds	r7, #12
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80017e8:	b480      	push	{r7}
 80017ea:	b083      	sub	sp, #12
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	689b      	ldr	r3, [r3, #8]
 80017f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017f8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80017fc:	d101      	bne.n	8001802 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80017fe:	2301      	movs	r3, #1
 8001800:	e000      	b.n	8001804 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001802:	2300      	movs	r3, #0
}
 8001804:	4618      	mov	r0, r3
 8001806:	370c      	adds	r7, #12
 8001808:	46bd      	mov	sp, r7
 800180a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180e:	4770      	bx	lr

08001810 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	689b      	ldr	r3, [r3, #8]
 800181c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001820:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001824:	f043 0201 	orr.w	r2, r3, #1
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800182c:	bf00      	nop
 800182e:	370c      	adds	r7, #12
 8001830:	46bd      	mov	sp, r7
 8001832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001836:	4770      	bx	lr

08001838 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	689b      	ldr	r3, [r3, #8]
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	2b01      	cmp	r3, #1
 800184a:	d101      	bne.n	8001850 <LL_ADC_IsEnabled+0x18>
 800184c:	2301      	movs	r3, #1
 800184e:	e000      	b.n	8001852 <LL_ADC_IsEnabled+0x1a>
 8001850:	2300      	movs	r3, #0
}
 8001852:	4618      	mov	r0, r3
 8001854:	370c      	adds	r7, #12
 8001856:	46bd      	mov	sp, r7
 8001858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800185c:	4770      	bx	lr

0800185e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800185e:	b480      	push	{r7}
 8001860:	b083      	sub	sp, #12
 8001862:	af00      	add	r7, sp, #0
 8001864:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	689b      	ldr	r3, [r3, #8]
 800186a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800186e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001872:	f043 0204 	orr.w	r2, r3, #4
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800187a:	bf00      	nop
 800187c:	370c      	adds	r7, #12
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr

08001886 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001886:	b480      	push	{r7}
 8001888:	b083      	sub	sp, #12
 800188a:	af00      	add	r7, sp, #0
 800188c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	689b      	ldr	r3, [r3, #8]
 8001892:	f003 0304 	and.w	r3, r3, #4
 8001896:	2b04      	cmp	r3, #4
 8001898:	d101      	bne.n	800189e <LL_ADC_REG_IsConversionOngoing+0x18>
 800189a:	2301      	movs	r3, #1
 800189c:	e000      	b.n	80018a0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800189e:	2300      	movs	r3, #0
}
 80018a0:	4618      	mov	r0, r3
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr

080018ac <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	689b      	ldr	r3, [r3, #8]
 80018b8:	f003 0308 	and.w	r3, r3, #8
 80018bc:	2b08      	cmp	r3, #8
 80018be:	d101      	bne.n	80018c4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80018c0:	2301      	movs	r3, #1
 80018c2:	e000      	b.n	80018c6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80018c4:	2300      	movs	r3, #0
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
	...

080018d4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80018d4:	b580      	push	{r7, lr}
 80018d6:	b088      	sub	sp, #32
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80018dc:	2300      	movs	r3, #0
 80018de:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 80018e0:	2300      	movs	r3, #0
 80018e2:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d101      	bne.n	80018ee <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80018ea:	2301      	movs	r3, #1
 80018ec:	e129      	b.n	8001b42 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	691b      	ldr	r3, [r3, #16]
 80018f2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d109      	bne.n	8001910 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80018fc:	6878      	ldr	r0, [r7, #4]
 80018fe:	f7ff faf7 	bl	8000ef0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	2200      	movs	r2, #0
 8001906:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff ff3f 	bl	8001798 <LL_ADC_IsDeepPowerDownEnabled>
 800191a:	4603      	mov	r3, r0
 800191c:	2b00      	cmp	r3, #0
 800191e:	d004      	beq.n	800192a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff ff25 	bl	8001774 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4618      	mov	r0, r3
 8001930:	f7ff ff5a 	bl	80017e8 <LL_ADC_IsInternalRegulatorEnabled>
 8001934:	4603      	mov	r3, r0
 8001936:	2b00      	cmp	r3, #0
 8001938:	d115      	bne.n	8001966 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff ff3e 	bl	80017c0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001944:	4b81      	ldr	r3, [pc, #516]	@ (8001b4c <HAL_ADC_Init+0x278>)
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	099b      	lsrs	r3, r3, #6
 800194a:	4a81      	ldr	r2, [pc, #516]	@ (8001b50 <HAL_ADC_Init+0x27c>)
 800194c:	fba2 2303 	umull	r2, r3, r2, r3
 8001950:	099b      	lsrs	r3, r3, #6
 8001952:	3301      	adds	r3, #1
 8001954:	005b      	lsls	r3, r3, #1
 8001956:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001958:	e002      	b.n	8001960 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800195a:	68fb      	ldr	r3, [r7, #12]
 800195c:	3b01      	subs	r3, #1
 800195e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001960:	68fb      	ldr	r3, [r7, #12]
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f9      	bne.n	800195a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff ff3c 	bl	80017e8 <LL_ADC_IsInternalRegulatorEnabled>
 8001970:	4603      	mov	r3, r0
 8001972:	2b00      	cmp	r3, #0
 8001974:	d10d      	bne.n	8001992 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800197a:	f043 0210 	orr.w	r2, r3, #16
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001986:	f043 0201 	orr.w	r2, r3, #1
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800198e:	2301      	movs	r3, #1
 8001990:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4618      	mov	r0, r3
 8001998:	f7ff ff75 	bl	8001886 <LL_ADC_REG_IsConversionOngoing>
 800199c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019a2:	f003 0310 	and.w	r3, r3, #16
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	f040 80c2 	bne.w	8001b30 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80019ac:	697b      	ldr	r3, [r7, #20]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	f040 80be 	bne.w	8001b30 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80019b8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80019bc:	f043 0202 	orr.w	r2, r3, #2
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff ff35 	bl	8001838 <LL_ADC_IsEnabled>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d10b      	bne.n	80019ec <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80019d4:	485f      	ldr	r0, [pc, #380]	@ (8001b54 <HAL_ADC_Init+0x280>)
 80019d6:	f7ff ff2f 	bl	8001838 <LL_ADC_IsEnabled>
 80019da:	4603      	mov	r3, r0
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d105      	bne.n	80019ec <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	685b      	ldr	r3, [r3, #4]
 80019e4:	4619      	mov	r1, r3
 80019e6:	485c      	ldr	r0, [pc, #368]	@ (8001b58 <HAL_ADC_Init+0x284>)
 80019e8:	f7ff fd9a 	bl	8001520 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	7e5b      	ldrb	r3, [r3, #25]
 80019f0:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80019f6:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80019fc:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001a02:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a0a:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a0c:	4313      	orrs	r3, r2
 8001a0e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a16:	2b01      	cmp	r3, #1
 8001a18:	d106      	bne.n	8001a28 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	045b      	lsls	r3, r3, #17
 8001a22:	69ba      	ldr	r2, [r7, #24]
 8001a24:	4313      	orrs	r3, r2
 8001a26:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d009      	beq.n	8001a44 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a34:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a3c:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a3e:	69ba      	ldr	r2, [r7, #24]
 8001a40:	4313      	orrs	r3, r2
 8001a42:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	68da      	ldr	r2, [r3, #12]
 8001a4a:	4b44      	ldr	r3, [pc, #272]	@ (8001b5c <HAL_ADC_Init+0x288>)
 8001a4c:	4013      	ands	r3, r2
 8001a4e:	687a      	ldr	r2, [r7, #4]
 8001a50:	6812      	ldr	r2, [r2, #0]
 8001a52:	69b9      	ldr	r1, [r7, #24]
 8001a54:	430b      	orrs	r3, r1
 8001a56:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f7ff ff25 	bl	80018ac <LL_ADC_INJ_IsConversionOngoing>
 8001a62:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d140      	bne.n	8001aec <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001a6a:	693b      	ldr	r3, [r7, #16]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	d13d      	bne.n	8001aec <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	7e1b      	ldrb	r3, [r3, #24]
 8001a78:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001a7a:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001a82:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8001a84:	4313      	orrs	r3, r2
 8001a86:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	68db      	ldr	r3, [r3, #12]
 8001a8e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001a92:	f023 0306 	bic.w	r3, r3, #6
 8001a96:	687a      	ldr	r2, [r7, #4]
 8001a98:	6812      	ldr	r2, [r2, #0]
 8001a9a:	69b9      	ldr	r1, [r7, #24]
 8001a9c:	430b      	orrs	r3, r1
 8001a9e:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8001aa6:	2b01      	cmp	r3, #1
 8001aa8:	d118      	bne.n	8001adc <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	691b      	ldr	r3, [r3, #16]
 8001ab0:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8001ab4:	f023 0304 	bic.w	r3, r3, #4
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001ac0:	4311      	orrs	r1, r2
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001ac6:	4311      	orrs	r1, r2
 8001ac8:	687a      	ldr	r2, [r7, #4]
 8001aca:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001acc:	430a      	orrs	r2, r1
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f042 0201 	orr.w	r2, r2, #1
 8001ad8:	611a      	str	r2, [r3, #16]
 8001ada:	e007      	b.n	8001aec <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	691a      	ldr	r2, [r3, #16]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f022 0201 	bic.w	r2, r2, #1
 8001aea:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	691b      	ldr	r3, [r3, #16]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d10c      	bne.n	8001b0e <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001afa:	f023 010f 	bic.w	r1, r3, #15
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	69db      	ldr	r3, [r3, #28]
 8001b02:	1e5a      	subs	r2, r3, #1
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	430a      	orrs	r2, r1
 8001b0a:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b0c:	e007      	b.n	8001b1e <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f022 020f 	bic.w	r2, r2, #15
 8001b1c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b22:	f023 0303 	bic.w	r3, r3, #3
 8001b26:	f043 0201 	orr.w	r2, r3, #1
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	659a      	str	r2, [r3, #88]	@ 0x58
 8001b2e:	e007      	b.n	8001b40 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b34:	f043 0210 	orr.w	r2, r3, #16
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001b40:	7ffb      	ldrb	r3, [r7, #31]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3720      	adds	r7, #32
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	20040004 	.word	0x20040004
 8001b50:	053e2d63 	.word	0x053e2d63
 8001b54:	50040000 	.word	0x50040000
 8001b58:	50040300 	.word	0x50040300
 8001b5c:	fff0c007 	.word	0xfff0c007

08001b60 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b086      	sub	sp, #24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4618      	mov	r0, r3
 8001b72:	f7ff fe88 	bl	8001886 <LL_ADC_REG_IsConversionOngoing>
 8001b76:	4603      	mov	r3, r0
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d167      	bne.n	8001c4c <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d101      	bne.n	8001b8a <HAL_ADC_Start_DMA+0x2a>
 8001b86:	2302      	movs	r3, #2
 8001b88:	e063      	b.n	8001c52 <HAL_ADC_Start_DMA+0xf2>
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	2201      	movs	r2, #1
 8001b8e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001b92:	68f8      	ldr	r0, [r7, #12]
 8001b94:	f000 fc82 	bl	800249c <ADC_Enable>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001b9c:	7dfb      	ldrb	r3, [r7, #23]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d14f      	bne.n	8001c42 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ba6:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8001baa:	f023 0301 	bic.w	r3, r3, #1
 8001bae:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001bb2:	68fb      	ldr	r3, [r7, #12]
 8001bb4:	659a      	str	r2, [r3, #88]	@ 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d006      	beq.n	8001bd0 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8001bc2:	68fb      	ldr	r3, [r7, #12]
 8001bc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bc6:	f023 0206 	bic.w	r2, r3, #6
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	65da      	str	r2, [r3, #92]	@ 0x5c
 8001bce:	e002      	b.n	8001bd6 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bda:	4a20      	ldr	r2, [pc, #128]	@ (8001c5c <HAL_ADC_Start_DMA+0xfc>)
 8001bdc:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001be2:	4a1f      	ldr	r2, [pc, #124]	@ (8001c60 <HAL_ADC_Start_DMA+0x100>)
 8001be4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001bea:	4a1e      	ldr	r2, [pc, #120]	@ (8001c64 <HAL_ADC_Start_DMA+0x104>)
 8001bec:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001bee:	68fb      	ldr	r3, [r7, #12]
 8001bf0:	681b      	ldr	r3, [r3, #0]
 8001bf2:	221c      	movs	r2, #28
 8001bf4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001bfe:	68fb      	ldr	r3, [r7, #12]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	685a      	ldr	r2, [r3, #4]
 8001c04:	68fb      	ldr	r3, [r7, #12]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f042 0210 	orr.w	r2, r2, #16
 8001c0c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	68da      	ldr	r2, [r3, #12]
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	f042 0201 	orr.w	r2, r2, #1
 8001c1c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	3340      	adds	r3, #64	@ 0x40
 8001c28:	4619      	mov	r1, r3
 8001c2a:	68ba      	ldr	r2, [r7, #8]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f000 ff09 	bl	8002a44 <HAL_DMA_Start_IT>
 8001c32:	4603      	mov	r3, r0
 8001c34:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	f7ff fe0f 	bl	800185e <LL_ADC_REG_StartConversion>
 8001c40:	e006      	b.n	8001c50 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001c42:	68fb      	ldr	r3, [r7, #12]
 8001c44:	2200      	movs	r2, #0
 8001c46:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8001c4a:	e001      	b.n	8001c50 <HAL_ADC_Start_DMA+0xf0>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001c4c:	2302      	movs	r3, #2
 8001c4e:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8001c50:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c52:	4618      	mov	r0, r3
 8001c54:	3718      	adds	r7, #24
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	080025a9 	.word	0x080025a9
 8001c60:	08002681 	.word	0x08002681
 8001c64:	0800269d 	.word	0x0800269d

08001c68 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	b083      	sub	sp, #12
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001c70:	bf00      	nop
 8001c72:	370c      	adds	r7, #12
 8001c74:	46bd      	mov	sp, r7
 8001c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7a:	4770      	bx	lr

08001c7c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001c84:	bf00      	nop
 8001c86:	370c      	adds	r7, #12
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr

08001ca4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b0b6      	sub	sp, #216	@ 0xd8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
 8001cac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d101      	bne.n	8001cc6 <HAL_ADC_ConfigChannel+0x22>
 8001cc2:	2302      	movs	r3, #2
 8001cc4:	e3d5      	b.n	8002472 <HAL_ADC_ConfigChannel+0x7ce>
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	f7ff fdd7 	bl	8001886 <LL_ADC_REG_IsConversionOngoing>
 8001cd8:	4603      	mov	r3, r0
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	f040 83ba 	bne.w	8002454 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8001ce0:	683b      	ldr	r3, [r7, #0]
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	2b05      	cmp	r3, #5
 8001cee:	d824      	bhi.n	8001d3a <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8001cf0:	683b      	ldr	r3, [r7, #0]
 8001cf2:	685b      	ldr	r3, [r3, #4]
 8001cf4:	3b02      	subs	r3, #2
 8001cf6:	2b03      	cmp	r3, #3
 8001cf8:	d81b      	bhi.n	8001d32 <HAL_ADC_ConfigChannel+0x8e>
 8001cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8001d00 <HAL_ADC_ConfigChannel+0x5c>)
 8001cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d00:	08001d11 	.word	0x08001d11
 8001d04:	08001d19 	.word	0x08001d19
 8001d08:	08001d21 	.word	0x08001d21
 8001d0c:	08001d29 	.word	0x08001d29
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8001d10:	230c      	movs	r3, #12
 8001d12:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001d16:	e010      	b.n	8001d3a <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 8001d18:	2312      	movs	r3, #18
 8001d1a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001d1e:	e00c      	b.n	8001d3a <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8001d20:	2318      	movs	r3, #24
 8001d22:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001d26:	e008      	b.n	8001d3a <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 8001d28:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d2c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001d30:	e003      	b.n	8001d3a <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8001d32:	2306      	movs	r3, #6
 8001d34:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8001d38:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6818      	ldr	r0, [r3, #0]
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	461a      	mov	r2, r3
 8001d44:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 8001d48:	f7ff fc99 	bl	800167e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	4618      	mov	r0, r3
 8001d52:	f7ff fd98 	bl	8001886 <LL_ADC_REG_IsConversionOngoing>
 8001d56:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff fda4 	bl	80018ac <LL_ADC_INJ_IsConversionOngoing>
 8001d64:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001d68:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	f040 81bf 	bne.w	80020f0 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001d72:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	f040 81ba 	bne.w	80020f0 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	689b      	ldr	r3, [r3, #8]
 8001d80:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001d84:	d10f      	bne.n	8001da6 <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6818      	ldr	r0, [r3, #0]
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	4619      	mov	r1, r3
 8001d92:	f7ff fca0 	bl	80016d6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff fc47 	bl	8001632 <LL_ADC_SetSamplingTimeCommonConfig>
 8001da4:	e00e      	b.n	8001dc4 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	6818      	ldr	r0, [r3, #0]
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	6819      	ldr	r1, [r3, #0]
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	689b      	ldr	r3, [r3, #8]
 8001db2:	461a      	mov	r2, r3
 8001db4:	f7ff fc8f 	bl	80016d6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f7ff fc37 	bl	8001632 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	695a      	ldr	r2, [r3, #20]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	08db      	lsrs	r3, r3, #3
 8001dd0:	f003 0303 	and.w	r3, r3, #3
 8001dd4:	005b      	lsls	r3, r3, #1
 8001dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dda:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	691b      	ldr	r3, [r3, #16]
 8001de2:	2b04      	cmp	r3, #4
 8001de4:	d00a      	beq.n	8001dfc <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6818      	ldr	r0, [r3, #0]
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	6919      	ldr	r1, [r3, #16]
 8001dee:	683b      	ldr	r3, [r7, #0]
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001df6:	f7ff fbc7 	bl	8001588 <LL_ADC_SetOffset>
 8001dfa:	e179      	b.n	80020f0 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2100      	movs	r1, #0
 8001e02:	4618      	mov	r0, r3
 8001e04:	f7ff fbe4 	bl	80015d0 <LL_ADC_GetOffsetChannel>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d10a      	bne.n	8001e28 <HAL_ADC_ConfigChannel+0x184>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	2100      	movs	r1, #0
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f7ff fbd9 	bl	80015d0 <LL_ADC_GetOffsetChannel>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	0e9b      	lsrs	r3, r3, #26
 8001e22:	f003 021f 	and.w	r2, r3, #31
 8001e26:	e01e      	b.n	8001e66 <HAL_ADC_ConfigChannel+0x1c2>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f7ff fbce 	bl	80015d0 <LL_ADC_GetOffsetChannel>
 8001e34:	4603      	mov	r3, r0
 8001e36:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e3a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001e3e:	fa93 f3a3 	rbit	r3, r3
 8001e42:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001e46:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001e4a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001e4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d101      	bne.n	8001e5a <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 8001e56:	2320      	movs	r3, #32
 8001e58:	e004      	b.n	8001e64 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 8001e5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001e5e:	fab3 f383 	clz	r3, r3
 8001e62:	b2db      	uxtb	r3, r3
 8001e64:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d105      	bne.n	8001e7e <HAL_ADC_ConfigChannel+0x1da>
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	0e9b      	lsrs	r3, r3, #26
 8001e78:	f003 031f 	and.w	r3, r3, #31
 8001e7c:	e018      	b.n	8001eb0 <HAL_ADC_ConfigChannel+0x20c>
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001e8a:	fa93 f3a3 	rbit	r3, r3
 8001e8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8001e92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001e96:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8001e9a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 8001ea2:	2320      	movs	r3, #32
 8001ea4:	e004      	b.n	8001eb0 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 8001ea6:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001eaa:	fab3 f383 	clz	r3, r3
 8001eae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001eb0:	429a      	cmp	r2, r3
 8001eb2:	d106      	bne.n	8001ec2 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	2200      	movs	r2, #0
 8001eba:	2100      	movs	r1, #0
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	f7ff fb9d 	bl	80015fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	2101      	movs	r1, #1
 8001ec8:	4618      	mov	r0, r3
 8001eca:	f7ff fb81 	bl	80015d0 <LL_ADC_GetOffsetChannel>
 8001ece:	4603      	mov	r3, r0
 8001ed0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d10a      	bne.n	8001eee <HAL_ADC_ConfigChannel+0x24a>
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	2101      	movs	r1, #1
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f7ff fb76 	bl	80015d0 <LL_ADC_GetOffsetChannel>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	0e9b      	lsrs	r3, r3, #26
 8001ee8:	f003 021f 	and.w	r2, r3, #31
 8001eec:	e01e      	b.n	8001f2c <HAL_ADC_ConfigChannel+0x288>
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	2101      	movs	r1, #1
 8001ef4:	4618      	mov	r0, r3
 8001ef6:	f7ff fb6b 	bl	80015d0 <LL_ADC_GetOffsetChannel>
 8001efa:	4603      	mov	r3, r0
 8001efc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f00:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f04:	fa93 f3a3 	rbit	r3, r3
 8001f08:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8001f0c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f10:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8001f14:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d101      	bne.n	8001f20 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8001f1c:	2320      	movs	r3, #32
 8001f1e:	e004      	b.n	8001f2a <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8001f20:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f24:	fab3 f383 	clz	r3, r3
 8001f28:	b2db      	uxtb	r3, r3
 8001f2a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	d105      	bne.n	8001f44 <HAL_ADC_ConfigChannel+0x2a0>
 8001f38:	683b      	ldr	r3, [r7, #0]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	0e9b      	lsrs	r3, r3, #26
 8001f3e:	f003 031f 	and.w	r3, r3, #31
 8001f42:	e018      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x2d2>
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f4c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001f50:	fa93 f3a3 	rbit	r3, r3
 8001f54:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8001f58:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001f5c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8001f60:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d101      	bne.n	8001f6c <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 8001f68:	2320      	movs	r3, #32
 8001f6a:	e004      	b.n	8001f76 <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8001f6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001f70:	fab3 f383 	clz	r3, r3
 8001f74:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001f76:	429a      	cmp	r2, r3
 8001f78:	d106      	bne.n	8001f88 <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	2101      	movs	r1, #1
 8001f82:	4618      	mov	r0, r3
 8001f84:	f7ff fb3a 	bl	80015fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2102      	movs	r1, #2
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f7ff fb1e 	bl	80015d0 <LL_ADC_GetOffsetChannel>
 8001f94:	4603      	mov	r3, r0
 8001f96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d10a      	bne.n	8001fb4 <HAL_ADC_ConfigChannel+0x310>
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2102      	movs	r1, #2
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	f7ff fb13 	bl	80015d0 <LL_ADC_GetOffsetChannel>
 8001faa:	4603      	mov	r3, r0
 8001fac:	0e9b      	lsrs	r3, r3, #26
 8001fae:	f003 021f 	and.w	r2, r3, #31
 8001fb2:	e01e      	b.n	8001ff2 <HAL_ADC_ConfigChannel+0x34e>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	2102      	movs	r1, #2
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff fb08 	bl	80015d0 <LL_ADC_GetOffsetChannel>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001fca:	fa93 f3a3 	rbit	r3, r3
 8001fce:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8001fd2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001fd6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8001fda:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d101      	bne.n	8001fe6 <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 8001fe2:	2320      	movs	r3, #32
 8001fe4:	e004      	b.n	8001ff0 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 8001fe6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001fea:	fab3 f383 	clz	r3, r3
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ff2:	683b      	ldr	r3, [r7, #0]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d105      	bne.n	800200a <HAL_ADC_ConfigChannel+0x366>
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	0e9b      	lsrs	r3, r3, #26
 8002004:	f003 031f 	and.w	r3, r3, #31
 8002008:	e014      	b.n	8002034 <HAL_ADC_ConfigChannel+0x390>
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002010:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002012:	fa93 f3a3 	rbit	r3, r3
 8002016:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002018:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800201a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800201e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002022:	2b00      	cmp	r3, #0
 8002024:	d101      	bne.n	800202a <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 8002026:	2320      	movs	r3, #32
 8002028:	e004      	b.n	8002034 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800202a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800202e:	fab3 f383 	clz	r3, r3
 8002032:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002034:	429a      	cmp	r2, r3
 8002036:	d106      	bne.n	8002046 <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2200      	movs	r2, #0
 800203e:	2102      	movs	r1, #2
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff fadb 	bl	80015fc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2103      	movs	r1, #3
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff fabf 	bl	80015d0 <LL_ADC_GetOffsetChannel>
 8002052:	4603      	mov	r3, r0
 8002054:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002058:	2b00      	cmp	r3, #0
 800205a:	d10a      	bne.n	8002072 <HAL_ADC_ConfigChannel+0x3ce>
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2103      	movs	r1, #3
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff fab4 	bl	80015d0 <LL_ADC_GetOffsetChannel>
 8002068:	4603      	mov	r3, r0
 800206a:	0e9b      	lsrs	r3, r3, #26
 800206c:	f003 021f 	and.w	r2, r3, #31
 8002070:	e017      	b.n	80020a2 <HAL_ADC_ConfigChannel+0x3fe>
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	2103      	movs	r1, #3
 8002078:	4618      	mov	r0, r3
 800207a:	f7ff faa9 	bl	80015d0 <LL_ADC_GetOffsetChannel>
 800207e:	4603      	mov	r3, r0
 8002080:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002082:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002084:	fa93 f3a3 	rbit	r3, r3
 8002088:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800208a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800208c:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800208e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002090:	2b00      	cmp	r3, #0
 8002092:	d101      	bne.n	8002098 <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8002094:	2320      	movs	r3, #32
 8002096:	e003      	b.n	80020a0 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 8002098:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800209a:	fab3 f383 	clz	r3, r3
 800209e:	b2db      	uxtb	r3, r3
 80020a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d105      	bne.n	80020ba <HAL_ADC_ConfigChannel+0x416>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	0e9b      	lsrs	r3, r3, #26
 80020b4:	f003 031f 	and.w	r3, r3, #31
 80020b8:	e011      	b.n	80020de <HAL_ADC_ConfigChannel+0x43a>
 80020ba:	683b      	ldr	r3, [r7, #0]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80020c2:	fa93 f3a3 	rbit	r3, r3
 80020c6:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80020c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80020ca:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80020cc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d101      	bne.n	80020d6 <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80020d2:	2320      	movs	r3, #32
 80020d4:	e003      	b.n	80020de <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80020d6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80020d8:	fab3 f383 	clz	r3, r3
 80020dc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80020de:	429a      	cmp	r2, r3
 80020e0:	d106      	bne.n	80020f0 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	2200      	movs	r2, #0
 80020e8:	2103      	movs	r1, #3
 80020ea:	4618      	mov	r0, r3
 80020ec:	f7ff fa86 	bl	80015fc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4618      	mov	r0, r3
 80020f6:	f7ff fb9f 	bl	8001838 <LL_ADC_IsEnabled>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	f040 813f 	bne.w	8002380 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6818      	ldr	r0, [r3, #0]
 8002106:	683b      	ldr	r3, [r7, #0]
 8002108:	6819      	ldr	r1, [r3, #0]
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	68db      	ldr	r3, [r3, #12]
 800210e:	461a      	mov	r2, r3
 8002110:	f7ff fb0c 	bl	800172c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	68db      	ldr	r3, [r3, #12]
 8002118:	4a8e      	ldr	r2, [pc, #568]	@ (8002354 <HAL_ADC_ConfigChannel+0x6b0>)
 800211a:	4293      	cmp	r3, r2
 800211c:	f040 8130 	bne.w	8002380 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800212c:	2b00      	cmp	r3, #0
 800212e:	d10b      	bne.n	8002148 <HAL_ADC_ConfigChannel+0x4a4>
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	0e9b      	lsrs	r3, r3, #26
 8002136:	3301      	adds	r3, #1
 8002138:	f003 031f 	and.w	r3, r3, #31
 800213c:	2b09      	cmp	r3, #9
 800213e:	bf94      	ite	ls
 8002140:	2301      	movls	r3, #1
 8002142:	2300      	movhi	r3, #0
 8002144:	b2db      	uxtb	r3, r3
 8002146:	e019      	b.n	800217c <HAL_ADC_ConfigChannel+0x4d8>
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800214e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002150:	fa93 f3a3 	rbit	r3, r3
 8002154:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002156:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002158:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800215a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800215c:	2b00      	cmp	r3, #0
 800215e:	d101      	bne.n	8002164 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8002160:	2320      	movs	r3, #32
 8002162:	e003      	b.n	800216c <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8002164:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002166:	fab3 f383 	clz	r3, r3
 800216a:	b2db      	uxtb	r3, r3
 800216c:	3301      	adds	r3, #1
 800216e:	f003 031f 	and.w	r3, r3, #31
 8002172:	2b09      	cmp	r3, #9
 8002174:	bf94      	ite	ls
 8002176:	2301      	movls	r3, #1
 8002178:	2300      	movhi	r3, #0
 800217a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800217c:	2b00      	cmp	r3, #0
 800217e:	d079      	beq.n	8002274 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002188:	2b00      	cmp	r3, #0
 800218a:	d107      	bne.n	800219c <HAL_ADC_ConfigChannel+0x4f8>
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	0e9b      	lsrs	r3, r3, #26
 8002192:	3301      	adds	r3, #1
 8002194:	069b      	lsls	r3, r3, #26
 8002196:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800219a:	e015      	b.n	80021c8 <HAL_ADC_ConfigChannel+0x524>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021a2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80021a4:	fa93 f3a3 	rbit	r3, r3
 80021a8:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80021aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80021ac:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80021ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d101      	bne.n	80021b8 <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80021b4:	2320      	movs	r3, #32
 80021b6:	e003      	b.n	80021c0 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80021b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80021ba:	fab3 f383 	clz	r3, r3
 80021be:	b2db      	uxtb	r3, r3
 80021c0:	3301      	adds	r3, #1
 80021c2:	069b      	lsls	r3, r3, #26
 80021c4:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d109      	bne.n	80021e8 <HAL_ADC_ConfigChannel+0x544>
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	0e9b      	lsrs	r3, r3, #26
 80021da:	3301      	adds	r3, #1
 80021dc:	f003 031f 	and.w	r3, r3, #31
 80021e0:	2101      	movs	r1, #1
 80021e2:	fa01 f303 	lsl.w	r3, r1, r3
 80021e6:	e017      	b.n	8002218 <HAL_ADC_ConfigChannel+0x574>
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80021f0:	fa93 f3a3 	rbit	r3, r3
 80021f4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80021f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021f8:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80021fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d101      	bne.n	8002204 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8002200:	2320      	movs	r3, #32
 8002202:	e003      	b.n	800220c <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8002204:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002206:	fab3 f383 	clz	r3, r3
 800220a:	b2db      	uxtb	r3, r3
 800220c:	3301      	adds	r3, #1
 800220e:	f003 031f 	and.w	r3, r3, #31
 8002212:	2101      	movs	r1, #1
 8002214:	fa01 f303 	lsl.w	r3, r1, r3
 8002218:	ea42 0103 	orr.w	r1, r2, r3
 800221c:	683b      	ldr	r3, [r7, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002224:	2b00      	cmp	r3, #0
 8002226:	d10a      	bne.n	800223e <HAL_ADC_ConfigChannel+0x59a>
 8002228:	683b      	ldr	r3, [r7, #0]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	0e9b      	lsrs	r3, r3, #26
 800222e:	3301      	adds	r3, #1
 8002230:	f003 021f 	and.w	r2, r3, #31
 8002234:	4613      	mov	r3, r2
 8002236:	005b      	lsls	r3, r3, #1
 8002238:	4413      	add	r3, r2
 800223a:	051b      	lsls	r3, r3, #20
 800223c:	e018      	b.n	8002270 <HAL_ADC_ConfigChannel+0x5cc>
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002246:	fa93 f3a3 	rbit	r3, r3
 800224a:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 800224c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800224e:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002252:	2b00      	cmp	r3, #0
 8002254:	d101      	bne.n	800225a <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 8002256:	2320      	movs	r3, #32
 8002258:	e003      	b.n	8002262 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800225a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800225c:	fab3 f383 	clz	r3, r3
 8002260:	b2db      	uxtb	r3, r3
 8002262:	3301      	adds	r3, #1
 8002264:	f003 021f 	and.w	r2, r3, #31
 8002268:	4613      	mov	r3, r2
 800226a:	005b      	lsls	r3, r3, #1
 800226c:	4413      	add	r3, r2
 800226e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002270:	430b      	orrs	r3, r1
 8002272:	e080      	b.n	8002376 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800227c:	2b00      	cmp	r3, #0
 800227e:	d107      	bne.n	8002290 <HAL_ADC_ConfigChannel+0x5ec>
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	0e9b      	lsrs	r3, r3, #26
 8002286:	3301      	adds	r3, #1
 8002288:	069b      	lsls	r3, r3, #26
 800228a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800228e:	e015      	b.n	80022bc <HAL_ADC_ConfigChannel+0x618>
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002298:	fa93 f3a3 	rbit	r3, r3
 800229c:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800229e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80022a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022a4:	2b00      	cmp	r3, #0
 80022a6:	d101      	bne.n	80022ac <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80022a8:	2320      	movs	r3, #32
 80022aa:	e003      	b.n	80022b4 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80022ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022ae:	fab3 f383 	clz	r3, r3
 80022b2:	b2db      	uxtb	r3, r3
 80022b4:	3301      	adds	r3, #1
 80022b6:	069b      	lsls	r3, r3, #26
 80022b8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80022bc:	683b      	ldr	r3, [r7, #0]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d109      	bne.n	80022dc <HAL_ADC_ConfigChannel+0x638>
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	0e9b      	lsrs	r3, r3, #26
 80022ce:	3301      	adds	r3, #1
 80022d0:	f003 031f 	and.w	r3, r3, #31
 80022d4:	2101      	movs	r1, #1
 80022d6:	fa01 f303 	lsl.w	r3, r1, r3
 80022da:	e017      	b.n	800230c <HAL_ADC_ConfigChannel+0x668>
 80022dc:	683b      	ldr	r3, [r7, #0]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	fa93 f3a3 	rbit	r3, r3
 80022e8:	61bb      	str	r3, [r7, #24]
  return result;
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80022ee:	6a3b      	ldr	r3, [r7, #32]
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d101      	bne.n	80022f8 <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80022f4:	2320      	movs	r3, #32
 80022f6:	e003      	b.n	8002300 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80022f8:	6a3b      	ldr	r3, [r7, #32]
 80022fa:	fab3 f383 	clz	r3, r3
 80022fe:	b2db      	uxtb	r3, r3
 8002300:	3301      	adds	r3, #1
 8002302:	f003 031f 	and.w	r3, r3, #31
 8002306:	2101      	movs	r1, #1
 8002308:	fa01 f303 	lsl.w	r3, r1, r3
 800230c:	ea42 0103 	orr.w	r1, r2, r3
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002318:	2b00      	cmp	r3, #0
 800231a:	d10d      	bne.n	8002338 <HAL_ADC_ConfigChannel+0x694>
 800231c:	683b      	ldr	r3, [r7, #0]
 800231e:	681b      	ldr	r3, [r3, #0]
 8002320:	0e9b      	lsrs	r3, r3, #26
 8002322:	3301      	adds	r3, #1
 8002324:	f003 021f 	and.w	r2, r3, #31
 8002328:	4613      	mov	r3, r2
 800232a:	005b      	lsls	r3, r3, #1
 800232c:	4413      	add	r3, r2
 800232e:	3b1e      	subs	r3, #30
 8002330:	051b      	lsls	r3, r3, #20
 8002332:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002336:	e01d      	b.n	8002374 <HAL_ADC_ConfigChannel+0x6d0>
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800233e:	693b      	ldr	r3, [r7, #16]
 8002340:	fa93 f3a3 	rbit	r3, r3
 8002344:	60fb      	str	r3, [r7, #12]
  return result;
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800234a:	697b      	ldr	r3, [r7, #20]
 800234c:	2b00      	cmp	r3, #0
 800234e:	d103      	bne.n	8002358 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002350:	2320      	movs	r3, #32
 8002352:	e005      	b.n	8002360 <HAL_ADC_ConfigChannel+0x6bc>
 8002354:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	fab3 f383 	clz	r3, r3
 800235e:	b2db      	uxtb	r3, r3
 8002360:	3301      	adds	r3, #1
 8002362:	f003 021f 	and.w	r2, r3, #31
 8002366:	4613      	mov	r3, r2
 8002368:	005b      	lsls	r3, r3, #1
 800236a:	4413      	add	r3, r2
 800236c:	3b1e      	subs	r3, #30
 800236e:	051b      	lsls	r3, r3, #20
 8002370:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002374:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002376:	683a      	ldr	r2, [r7, #0]
 8002378:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800237a:	4619      	mov	r1, r3
 800237c:	f7ff f9ab 	bl	80016d6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	4b3d      	ldr	r3, [pc, #244]	@ (800247c <HAL_ADC_ConfigChannel+0x7d8>)
 8002386:	4013      	ands	r3, r2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d06c      	beq.n	8002466 <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800238c:	483c      	ldr	r0, [pc, #240]	@ (8002480 <HAL_ADC_ConfigChannel+0x7dc>)
 800238e:	f7ff f8ed 	bl	800156c <LL_ADC_GetCommonPathInternalCh>
 8002392:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	4a3a      	ldr	r2, [pc, #232]	@ (8002484 <HAL_ADC_ConfigChannel+0x7e0>)
 800239c:	4293      	cmp	r3, r2
 800239e:	d127      	bne.n	80023f0 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80023a0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80023a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d121      	bne.n	80023f0 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4a35      	ldr	r2, [pc, #212]	@ (8002488 <HAL_ADC_ConfigChannel+0x7e4>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d157      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023b6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80023ba:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80023be:	4619      	mov	r1, r3
 80023c0:	482f      	ldr	r0, [pc, #188]	@ (8002480 <HAL_ADC_ConfigChannel+0x7dc>)
 80023c2:	f7ff f8c0 	bl	8001546 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80023c6:	4b31      	ldr	r3, [pc, #196]	@ (800248c <HAL_ADC_ConfigChannel+0x7e8>)
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	099b      	lsrs	r3, r3, #6
 80023cc:	4a30      	ldr	r2, [pc, #192]	@ (8002490 <HAL_ADC_ConfigChannel+0x7ec>)
 80023ce:	fba2 2303 	umull	r2, r3, r2, r3
 80023d2:	099b      	lsrs	r3, r3, #6
 80023d4:	1c5a      	adds	r2, r3, #1
 80023d6:	4613      	mov	r3, r2
 80023d8:	005b      	lsls	r3, r3, #1
 80023da:	4413      	add	r3, r2
 80023dc:	009b      	lsls	r3, r3, #2
 80023de:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80023e0:	e002      	b.n	80023e8 <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80023e2:	68bb      	ldr	r3, [r7, #8]
 80023e4:	3b01      	subs	r3, #1
 80023e6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80023e8:	68bb      	ldr	r3, [r7, #8]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d1f9      	bne.n	80023e2 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80023ee:	e03a      	b.n	8002466 <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a27      	ldr	r2, [pc, #156]	@ (8002494 <HAL_ADC_ConfigChannel+0x7f0>)
 80023f6:	4293      	cmp	r3, r2
 80023f8:	d113      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80023fa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80023fe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002402:	2b00      	cmp	r3, #0
 8002404:	d10d      	bne.n	8002422 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	4a1f      	ldr	r2, [pc, #124]	@ (8002488 <HAL_ADC_ConfigChannel+0x7e4>)
 800240c:	4293      	cmp	r3, r2
 800240e:	d12a      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002410:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002414:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002418:	4619      	mov	r1, r3
 800241a:	4819      	ldr	r0, [pc, #100]	@ (8002480 <HAL_ADC_ConfigChannel+0x7dc>)
 800241c:	f7ff f893 	bl	8001546 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002420:	e021      	b.n	8002466 <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002422:	683b      	ldr	r3, [r7, #0]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	4a1c      	ldr	r2, [pc, #112]	@ (8002498 <HAL_ADC_ConfigChannel+0x7f4>)
 8002428:	4293      	cmp	r3, r2
 800242a:	d11c      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800242c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002430:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002434:	2b00      	cmp	r3, #0
 8002436:	d116      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a12      	ldr	r2, [pc, #72]	@ (8002488 <HAL_ADC_ConfigChannel+0x7e4>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d111      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002442:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002446:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800244a:	4619      	mov	r1, r3
 800244c:	480c      	ldr	r0, [pc, #48]	@ (8002480 <HAL_ADC_ConfigChannel+0x7dc>)
 800244e:	f7ff f87a 	bl	8001546 <LL_ADC_SetCommonPathInternalCh>
 8002452:	e008      	b.n	8002466 <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002458:	f043 0220 	orr.w	r2, r3, #32
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002460:	2301      	movs	r3, #1
 8002462:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	2200      	movs	r2, #0
 800246a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 800246e:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002472:	4618      	mov	r0, r3
 8002474:	37d8      	adds	r7, #216	@ 0xd8
 8002476:	46bd      	mov	sp, r7
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	80080000 	.word	0x80080000
 8002480:	50040300 	.word	0x50040300
 8002484:	c7520000 	.word	0xc7520000
 8002488:	50040000 	.word	0x50040000
 800248c:	20040004 	.word	0x20040004
 8002490:	053e2d63 	.word	0x053e2d63
 8002494:	cb840000 	.word	0xcb840000
 8002498:	80000001 	.word	0x80000001

0800249c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800249c:	b580      	push	{r7, lr}
 800249e:	b084      	sub	sp, #16
 80024a0:	af00      	add	r7, sp, #0
 80024a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80024a4:	2300      	movs	r3, #0
 80024a6:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7ff f9c3 	bl	8001838 <LL_ADC_IsEnabled>
 80024b2:	4603      	mov	r3, r0
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d169      	bne.n	800258c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	689a      	ldr	r2, [r3, #8]
 80024be:	4b36      	ldr	r3, [pc, #216]	@ (8002598 <ADC_Enable+0xfc>)
 80024c0:	4013      	ands	r3, r2
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d00d      	beq.n	80024e2 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ca:	f043 0210 	orr.w	r2, r3, #16
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d6:	f043 0201 	orr.w	r2, r3, #1
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	e055      	b.n	800258e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4618      	mov	r0, r3
 80024e8:	f7ff f992 	bl	8001810 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80024ec:	482b      	ldr	r0, [pc, #172]	@ (800259c <ADC_Enable+0x100>)
 80024ee:	f7ff f83d 	bl	800156c <LL_ADC_GetCommonPathInternalCh>
 80024f2:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80024f4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80024f8:	2b00      	cmp	r3, #0
 80024fa:	d013      	beq.n	8002524 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80024fc:	4b28      	ldr	r3, [pc, #160]	@ (80025a0 <ADC_Enable+0x104>)
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	099b      	lsrs	r3, r3, #6
 8002502:	4a28      	ldr	r2, [pc, #160]	@ (80025a4 <ADC_Enable+0x108>)
 8002504:	fba2 2303 	umull	r2, r3, r2, r3
 8002508:	099b      	lsrs	r3, r3, #6
 800250a:	1c5a      	adds	r2, r3, #1
 800250c:	4613      	mov	r3, r2
 800250e:	005b      	lsls	r3, r3, #1
 8002510:	4413      	add	r3, r2
 8002512:	009b      	lsls	r3, r3, #2
 8002514:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002516:	e002      	b.n	800251e <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002518:	68bb      	ldr	r3, [r7, #8]
 800251a:	3b01      	subs	r3, #1
 800251c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	2b00      	cmp	r3, #0
 8002522:	d1f9      	bne.n	8002518 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002524:	f7fe fff0 	bl	8001508 <HAL_GetTick>
 8002528:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800252a:	e028      	b.n	800257e <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	4618      	mov	r0, r3
 8002532:	f7ff f981 	bl	8001838 <LL_ADC_IsEnabled>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d104      	bne.n	8002546 <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4618      	mov	r0, r3
 8002542:	f7ff f965 	bl	8001810 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002546:	f7fe ffdf 	bl	8001508 <HAL_GetTick>
 800254a:	4602      	mov	r2, r0
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	1ad3      	subs	r3, r2, r3
 8002550:	2b02      	cmp	r3, #2
 8002552:	d914      	bls.n	800257e <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f003 0301 	and.w	r3, r3, #1
 800255e:	2b01      	cmp	r3, #1
 8002560:	d00d      	beq.n	800257e <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002566:	f043 0210 	orr.w	r2, r3, #16
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002572:	f043 0201 	orr.w	r2, r3, #1
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e007      	b.n	800258e <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0301 	and.w	r3, r3, #1
 8002588:	2b01      	cmp	r3, #1
 800258a:	d1cf      	bne.n	800252c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800258c:	2300      	movs	r3, #0
}
 800258e:	4618      	mov	r0, r3
 8002590:	3710      	adds	r7, #16
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	8000003f 	.word	0x8000003f
 800259c:	50040300 	.word	0x50040300
 80025a0:	20040004 	.word	0x20040004
 80025a4:	053e2d63 	.word	0x053e2d63

080025a8 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b084      	sub	sp, #16
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b4:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025ba:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d14b      	bne.n	800265a <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f003 0308 	and.w	r3, r3, #8
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d021      	beq.n	8002620 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4618      	mov	r0, r3
 80025e2:	f7ff f839 	bl	8001658 <LL_ADC_REG_IsTriggerSourceSWStart>
 80025e6:	4603      	mov	r3, r0
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d032      	beq.n	8002652 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	68db      	ldr	r3, [r3, #12]
 80025f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d12b      	bne.n	8002652 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025fe:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	659a      	str	r2, [r3, #88]	@ 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800260a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d11f      	bne.n	8002652 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002616:	f043 0201 	orr.w	r2, r3, #1
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	659a      	str	r2, [r3, #88]	@ 0x58
 800261e:	e018      	b.n	8002652 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	68db      	ldr	r3, [r3, #12]
 8002626:	f003 0302 	and.w	r3, r3, #2
 800262a:	2b00      	cmp	r3, #0
 800262c:	d111      	bne.n	8002652 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002632:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	659a      	str	r2, [r3, #88]	@ 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800263e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002642:	2b00      	cmp	r3, #0
 8002644:	d105      	bne.n	8002652 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800264a:	f043 0201 	orr.w	r2, r3, #1
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002652:	68f8      	ldr	r0, [r7, #12]
 8002654:	f7ff fb08 	bl	8001c68 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002658:	e00e      	b.n	8002678 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800265e:	f003 0310 	and.w	r3, r3, #16
 8002662:	2b00      	cmp	r3, #0
 8002664:	d003      	beq.n	800266e <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002666:	68f8      	ldr	r0, [r7, #12]
 8002668:	f7ff fb12 	bl	8001c90 <HAL_ADC_ErrorCallback>
}
 800266c:	e004      	b.n	8002678 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002672:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	4798      	blx	r3
}
 8002678:	bf00      	nop
 800267a:	3710      	adds	r7, #16
 800267c:	46bd      	mov	sp, r7
 800267e:	bd80      	pop	{r7, pc}

08002680 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b084      	sub	sp, #16
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800268c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800268e:	68f8      	ldr	r0, [r7, #12]
 8002690:	f7ff faf4 	bl	8001c7c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002694:	bf00      	nop
 8002696:	3710      	adds	r7, #16
 8002698:	46bd      	mov	sp, r7
 800269a:	bd80      	pop	{r7, pc}

0800269c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b084      	sub	sp, #16
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026a8:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ae:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ba:	f043 0204 	orr.w	r2, r3, #4
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80026c2:	68f8      	ldr	r0, [r7, #12]
 80026c4:	f7ff fae4 	bl	8001c90 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80026c8:	bf00      	nop
 80026ca:	3710      	adds	r7, #16
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bd80      	pop	{r7, pc}

080026d0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d0:	b480      	push	{r7}
 80026d2:	b085      	sub	sp, #20
 80026d4:	af00      	add	r7, sp, #0
 80026d6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002714 <__NVIC_SetPriorityGrouping+0x44>)
 80026e2:	68db      	ldr	r3, [r3, #12]
 80026e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026e6:	68ba      	ldr	r2, [r7, #8]
 80026e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026ec:	4013      	ands	r3, r2
 80026ee:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026f4:	68bb      	ldr	r3, [r7, #8]
 80026f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80026fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002700:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002702:	4a04      	ldr	r2, [pc, #16]	@ (8002714 <__NVIC_SetPriorityGrouping+0x44>)
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	60d3      	str	r3, [r2, #12]
}
 8002708:	bf00      	nop
 800270a:	3714      	adds	r7, #20
 800270c:	46bd      	mov	sp, r7
 800270e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002712:	4770      	bx	lr
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002718:	b480      	push	{r7}
 800271a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800271c:	4b04      	ldr	r3, [pc, #16]	@ (8002730 <__NVIC_GetPriorityGrouping+0x18>)
 800271e:	68db      	ldr	r3, [r3, #12]
 8002720:	0a1b      	lsrs	r3, r3, #8
 8002722:	f003 0307 	and.w	r3, r3, #7
}
 8002726:	4618      	mov	r0, r3
 8002728:	46bd      	mov	sp, r7
 800272a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272e:	4770      	bx	lr
 8002730:	e000ed00 	.word	0xe000ed00

08002734 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	4603      	mov	r3, r0
 800273c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800273e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002742:	2b00      	cmp	r3, #0
 8002744:	db0b      	blt.n	800275e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002746:	79fb      	ldrb	r3, [r7, #7]
 8002748:	f003 021f 	and.w	r2, r3, #31
 800274c:	4907      	ldr	r1, [pc, #28]	@ (800276c <__NVIC_EnableIRQ+0x38>)
 800274e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002752:	095b      	lsrs	r3, r3, #5
 8002754:	2001      	movs	r0, #1
 8002756:	fa00 f202 	lsl.w	r2, r0, r2
 800275a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800275e:	bf00      	nop
 8002760:	370c      	adds	r7, #12
 8002762:	46bd      	mov	sp, r7
 8002764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002768:	4770      	bx	lr
 800276a:	bf00      	nop
 800276c:	e000e100 	.word	0xe000e100

08002770 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002770:	b480      	push	{r7}
 8002772:	b083      	sub	sp, #12
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	6039      	str	r1, [r7, #0]
 800277a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800277c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002780:	2b00      	cmp	r3, #0
 8002782:	db0a      	blt.n	800279a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	b2da      	uxtb	r2, r3
 8002788:	490c      	ldr	r1, [pc, #48]	@ (80027bc <__NVIC_SetPriority+0x4c>)
 800278a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800278e:	0112      	lsls	r2, r2, #4
 8002790:	b2d2      	uxtb	r2, r2
 8002792:	440b      	add	r3, r1
 8002794:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002798:	e00a      	b.n	80027b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800279a:	683b      	ldr	r3, [r7, #0]
 800279c:	b2da      	uxtb	r2, r3
 800279e:	4908      	ldr	r1, [pc, #32]	@ (80027c0 <__NVIC_SetPriority+0x50>)
 80027a0:	79fb      	ldrb	r3, [r7, #7]
 80027a2:	f003 030f 	and.w	r3, r3, #15
 80027a6:	3b04      	subs	r3, #4
 80027a8:	0112      	lsls	r2, r2, #4
 80027aa:	b2d2      	uxtb	r2, r2
 80027ac:	440b      	add	r3, r1
 80027ae:	761a      	strb	r2, [r3, #24]
}
 80027b0:	bf00      	nop
 80027b2:	370c      	adds	r7, #12
 80027b4:	46bd      	mov	sp, r7
 80027b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027ba:	4770      	bx	lr
 80027bc:	e000e100 	.word	0xe000e100
 80027c0:	e000ed00 	.word	0xe000ed00

080027c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027c4:	b480      	push	{r7}
 80027c6:	b089      	sub	sp, #36	@ 0x24
 80027c8:	af00      	add	r7, sp, #0
 80027ca:	60f8      	str	r0, [r7, #12]
 80027cc:	60b9      	str	r1, [r7, #8]
 80027ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	f1c3 0307 	rsb	r3, r3, #7
 80027de:	2b04      	cmp	r3, #4
 80027e0:	bf28      	it	cs
 80027e2:	2304      	movcs	r3, #4
 80027e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	3304      	adds	r3, #4
 80027ea:	2b06      	cmp	r3, #6
 80027ec:	d902      	bls.n	80027f4 <NVIC_EncodePriority+0x30>
 80027ee:	69fb      	ldr	r3, [r7, #28]
 80027f0:	3b03      	subs	r3, #3
 80027f2:	e000      	b.n	80027f6 <NVIC_EncodePriority+0x32>
 80027f4:	2300      	movs	r3, #0
 80027f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027f8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80027fc:	69bb      	ldr	r3, [r7, #24]
 80027fe:	fa02 f303 	lsl.w	r3, r2, r3
 8002802:	43da      	mvns	r2, r3
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	401a      	ands	r2, r3
 8002808:	697b      	ldr	r3, [r7, #20]
 800280a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800280c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	fa01 f303 	lsl.w	r3, r1, r3
 8002816:	43d9      	mvns	r1, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800281c:	4313      	orrs	r3, r2
         );
}
 800281e:	4618      	mov	r0, r3
 8002820:	3724      	adds	r7, #36	@ 0x24
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	3b01      	subs	r3, #1
 8002838:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800283c:	d301      	bcc.n	8002842 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800283e:	2301      	movs	r3, #1
 8002840:	e00f      	b.n	8002862 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002842:	4a0a      	ldr	r2, [pc, #40]	@ (800286c <SysTick_Config+0x40>)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	3b01      	subs	r3, #1
 8002848:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800284a:	210f      	movs	r1, #15
 800284c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002850:	f7ff ff8e 	bl	8002770 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002854:	4b05      	ldr	r3, [pc, #20]	@ (800286c <SysTick_Config+0x40>)
 8002856:	2200      	movs	r2, #0
 8002858:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800285a:	4b04      	ldr	r3, [pc, #16]	@ (800286c <SysTick_Config+0x40>)
 800285c:	2207      	movs	r2, #7
 800285e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002860:	2300      	movs	r3, #0
}
 8002862:	4618      	mov	r0, r3
 8002864:	3708      	adds	r7, #8
 8002866:	46bd      	mov	sp, r7
 8002868:	bd80      	pop	{r7, pc}
 800286a:	bf00      	nop
 800286c:	e000e010 	.word	0xe000e010

08002870 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
 8002876:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002878:	6878      	ldr	r0, [r7, #4]
 800287a:	f7ff ff29 	bl	80026d0 <__NVIC_SetPriorityGrouping>
}
 800287e:	bf00      	nop
 8002880:	3708      	adds	r7, #8
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}

08002886 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002886:	b580      	push	{r7, lr}
 8002888:	b086      	sub	sp, #24
 800288a:	af00      	add	r7, sp, #0
 800288c:	4603      	mov	r3, r0
 800288e:	60b9      	str	r1, [r7, #8]
 8002890:	607a      	str	r2, [r7, #4]
 8002892:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002894:	2300      	movs	r3, #0
 8002896:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002898:	f7ff ff3e 	bl	8002718 <__NVIC_GetPriorityGrouping>
 800289c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	68b9      	ldr	r1, [r7, #8]
 80028a2:	6978      	ldr	r0, [r7, #20]
 80028a4:	f7ff ff8e 	bl	80027c4 <NVIC_EncodePriority>
 80028a8:	4602      	mov	r2, r0
 80028aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028ae:	4611      	mov	r1, r2
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff ff5d 	bl	8002770 <__NVIC_SetPriority>
}
 80028b6:	bf00      	nop
 80028b8:	3718      	adds	r7, #24
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bd80      	pop	{r7, pc}

080028be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b082      	sub	sp, #8
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	4603      	mov	r3, r0
 80028c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80028c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028cc:	4618      	mov	r0, r3
 80028ce:	f7ff ff31 	bl	8002734 <__NVIC_EnableIRQ>
}
 80028d2:	bf00      	nop
 80028d4:	3708      	adds	r7, #8
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80028da:	b580      	push	{r7, lr}
 80028dc:	b082      	sub	sp, #8
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80028e2:	6878      	ldr	r0, [r7, #4]
 80028e4:	f7ff ffa2 	bl	800282c <SysTick_Config>
 80028e8:	4603      	mov	r3, r0
}
 80028ea:	4618      	mov	r0, r3
 80028ec:	3708      	adds	r7, #8
 80028ee:	46bd      	mov	sp, r7
 80028f0:	bd80      	pop	{r7, pc}
	...

080028f4 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b084      	sub	sp, #16
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d101      	bne.n	8002906 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e08d      	b.n	8002a22 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	461a      	mov	r2, r3
 800290c:	4b47      	ldr	r3, [pc, #284]	@ (8002a2c <HAL_DMA_Init+0x138>)
 800290e:	429a      	cmp	r2, r3
 8002910:	d80f      	bhi.n	8002932 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	461a      	mov	r2, r3
 8002918:	4b45      	ldr	r3, [pc, #276]	@ (8002a30 <HAL_DMA_Init+0x13c>)
 800291a:	4413      	add	r3, r2
 800291c:	4a45      	ldr	r2, [pc, #276]	@ (8002a34 <HAL_DMA_Init+0x140>)
 800291e:	fba2 2303 	umull	r2, r3, r2, r3
 8002922:	091b      	lsrs	r3, r3, #4
 8002924:	009a      	lsls	r2, r3, #2
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	4a42      	ldr	r2, [pc, #264]	@ (8002a38 <HAL_DMA_Init+0x144>)
 800292e:	641a      	str	r2, [r3, #64]	@ 0x40
 8002930:	e00e      	b.n	8002950 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	461a      	mov	r2, r3
 8002938:	4b40      	ldr	r3, [pc, #256]	@ (8002a3c <HAL_DMA_Init+0x148>)
 800293a:	4413      	add	r3, r2
 800293c:	4a3d      	ldr	r2, [pc, #244]	@ (8002a34 <HAL_DMA_Init+0x140>)
 800293e:	fba2 2303 	umull	r2, r3, r2, r3
 8002942:	091b      	lsrs	r3, r3, #4
 8002944:	009a      	lsls	r2, r3, #2
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	4a3c      	ldr	r2, [pc, #240]	@ (8002a40 <HAL_DMA_Init+0x14c>)
 800294e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2202      	movs	r2, #2
 8002954:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8002966:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800296a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002974:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	691b      	ldr	r3, [r3, #16]
 800297a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002980:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	699b      	ldr	r3, [r3, #24]
 8002986:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800298c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6a1b      	ldr	r3, [r3, #32]
 8002992:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002994:	68fa      	ldr	r2, [r7, #12]
 8002996:	4313      	orrs	r3, r2
 8002998:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80029a2:	6878      	ldr	r0, [r7, #4]
 80029a4:	f000 f9b6 	bl	8002d14 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	689b      	ldr	r3, [r3, #8]
 80029ac:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80029b0:	d102      	bne.n	80029b8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	685a      	ldr	r2, [r3, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80029c0:	b2d2      	uxtb	r2, r2
 80029c2:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80029cc:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	685b      	ldr	r3, [r3, #4]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d010      	beq.n	80029f8 <HAL_DMA_Init+0x104>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	685b      	ldr	r3, [r3, #4]
 80029da:	2b04      	cmp	r3, #4
 80029dc:	d80c      	bhi.n	80029f8 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80029de:	6878      	ldr	r0, [r7, #4]
 80029e0:	f000 f9d6 	bl	8002d90 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80029e8:	2200      	movs	r2, #0
 80029ea:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80029f4:	605a      	str	r2, [r3, #4]
 80029f6:	e008      	b.n	8002a0a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2200      	movs	r2, #0
 80029fc:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2200      	movs	r2, #0
 8002a02:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	2200      	movs	r2, #0
 8002a08:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	2200      	movs	r2, #0
 8002a0e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2200      	movs	r2, #0
 8002a1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	3710      	adds	r7, #16
 8002a26:	46bd      	mov	sp, r7
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	40020407 	.word	0x40020407
 8002a30:	bffdfff8 	.word	0xbffdfff8
 8002a34:	cccccccd 	.word	0xcccccccd
 8002a38:	40020000 	.word	0x40020000
 8002a3c:	bffdfbf8 	.word	0xbffdfbf8
 8002a40:	40020400 	.word	0x40020400

08002a44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
 8002a50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a52:	2300      	movs	r3, #0
 8002a54:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d101      	bne.n	8002a64 <HAL_DMA_Start_IT+0x20>
 8002a60:	2302      	movs	r3, #2
 8002a62:	e066      	b.n	8002b32 <HAL_DMA_Start_IT+0xee>
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2201      	movs	r2, #1
 8002a68:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002a72:	b2db      	uxtb	r3, r3
 8002a74:	2b01      	cmp	r3, #1
 8002a76:	d155      	bne.n	8002b24 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2200      	movs	r2, #0
 8002a84:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	681a      	ldr	r2, [r3, #0]
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f022 0201 	bic.w	r2, r2, #1
 8002a94:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	687a      	ldr	r2, [r7, #4]
 8002a9a:	68b9      	ldr	r1, [r7, #8]
 8002a9c:	68f8      	ldr	r0, [r7, #12]
 8002a9e:	f000 f8fb 	bl	8002c98 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d008      	beq.n	8002abc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f042 020e 	orr.w	r2, r2, #14
 8002ab8:	601a      	str	r2, [r3, #0]
 8002aba:	e00f      	b.n	8002adc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f022 0204 	bic.w	r2, r2, #4
 8002aca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f042 020a 	orr.w	r2, r2, #10
 8002ada:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d007      	beq.n	8002afa <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002aee:	681a      	ldr	r2, [r3, #0]
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002af4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002af8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d007      	beq.n	8002b12 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b06:	681a      	ldr	r2, [r3, #0]
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b0c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b10:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	681a      	ldr	r2, [r3, #0]
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f042 0201 	orr.w	r2, r2, #1
 8002b20:	601a      	str	r2, [r3, #0]
 8002b22:	e005      	b.n	8002b30 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	2200      	movs	r2, #0
 8002b28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002b2c:	2302      	movs	r3, #2
 8002b2e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002b30:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b32:	4618      	mov	r0, r3
 8002b34:	3718      	adds	r7, #24
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bd80      	pop	{r7, pc}

08002b3a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b3a:	b580      	push	{r7, lr}
 8002b3c:	b084      	sub	sp, #16
 8002b3e:	af00      	add	r7, sp, #0
 8002b40:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b56:	f003 031c 	and.w	r3, r3, #28
 8002b5a:	2204      	movs	r2, #4
 8002b5c:	409a      	lsls	r2, r3
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	4013      	ands	r3, r2
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d026      	beq.n	8002bb4 <HAL_DMA_IRQHandler+0x7a>
 8002b66:	68bb      	ldr	r3, [r7, #8]
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d021      	beq.n	8002bb4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0320 	and.w	r3, r3, #32
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d107      	bne.n	8002b8e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	681a      	ldr	r2, [r3, #0]
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	f022 0204 	bic.w	r2, r2, #4
 8002b8c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b92:	f003 021c 	and.w	r2, r3, #28
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b9a:	2104      	movs	r1, #4
 8002b9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002ba0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d071      	beq.n	8002c8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bae:	6878      	ldr	r0, [r7, #4]
 8002bb0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002bb2:	e06c      	b.n	8002c8e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bb8:	f003 031c 	and.w	r3, r3, #28
 8002bbc:	2202      	movs	r2, #2
 8002bbe:	409a      	lsls	r2, r3
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d02e      	beq.n	8002c26 <HAL_DMA_IRQHandler+0xec>
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	f003 0302 	and.w	r3, r3, #2
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d029      	beq.n	8002c26 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	f003 0320 	and.w	r3, r3, #32
 8002bdc:	2b00      	cmp	r3, #0
 8002bde:	d10b      	bne.n	8002bf8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	681a      	ldr	r2, [r3, #0]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f022 020a 	bic.w	r2, r2, #10
 8002bee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2201      	movs	r2, #1
 8002bf4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bfc:	f003 021c 	and.w	r2, r3, #28
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c04:	2102      	movs	r1, #2
 8002c06:	fa01 f202 	lsl.w	r2, r1, r2
 8002c0a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	2200      	movs	r2, #0
 8002c10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d038      	beq.n	8002c8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c20:	6878      	ldr	r0, [r7, #4]
 8002c22:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002c24:	e033      	b.n	8002c8e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2a:	f003 031c 	and.w	r3, r3, #28
 8002c2e:	2208      	movs	r2, #8
 8002c30:	409a      	lsls	r2, r3
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	4013      	ands	r3, r2
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d02a      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x156>
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	f003 0308 	and.w	r3, r3, #8
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d025      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f022 020e 	bic.w	r2, r2, #14
 8002c52:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c58:	f003 021c 	and.w	r2, r3, #28
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c60:	2101      	movs	r1, #1
 8002c62:	fa01 f202 	lsl.w	r2, r1, r2
 8002c66:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	2201      	movs	r2, #1
 8002c72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d004      	beq.n	8002c90 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002c8e:	bf00      	nop
 8002c90:	bf00      	nop
}
 8002c92:	3710      	adds	r7, #16
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bd80      	pop	{r7, pc}

08002c98 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002c98:	b480      	push	{r7}
 8002c9a:	b085      	sub	sp, #20
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	60f8      	str	r0, [r7, #12]
 8002ca0:	60b9      	str	r1, [r7, #8]
 8002ca2:	607a      	str	r2, [r7, #4]
 8002ca4:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002caa:	68fa      	ldr	r2, [r7, #12]
 8002cac:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002cae:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d004      	beq.n	8002cc2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cbc:	68fa      	ldr	r2, [r7, #12]
 8002cbe:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002cc0:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc6:	f003 021c 	and.w	r2, r3, #28
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cce:	2101      	movs	r1, #1
 8002cd0:	fa01 f202 	lsl.w	r2, r1, r2
 8002cd4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	2b10      	cmp	r3, #16
 8002ce4:	d108      	bne.n	8002cf8 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68ba      	ldr	r2, [r7, #8]
 8002cf4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002cf6:	e007      	b.n	8002d08 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	60da      	str	r2, [r3, #12]
}
 8002d08:	bf00      	nop
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d12:	4770      	bx	lr

08002d14 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b085      	sub	sp, #20
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	461a      	mov	r2, r3
 8002d22:	4b17      	ldr	r3, [pc, #92]	@ (8002d80 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d80a      	bhi.n	8002d3e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d2c:	089b      	lsrs	r3, r3, #2
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002d34:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8002d38:	687a      	ldr	r2, [r7, #4]
 8002d3a:	6493      	str	r3, [r2, #72]	@ 0x48
 8002d3c:	e007      	b.n	8002d4e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d42:	089b      	lsrs	r3, r3, #2
 8002d44:	009a      	lsls	r2, r3, #2
 8002d46:	4b0f      	ldr	r3, [pc, #60]	@ (8002d84 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002d48:	4413      	add	r3, r2
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	b2db      	uxtb	r3, r3
 8002d54:	3b08      	subs	r3, #8
 8002d56:	4a0c      	ldr	r2, [pc, #48]	@ (8002d88 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002d58:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5c:	091b      	lsrs	r3, r3, #4
 8002d5e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	4a0a      	ldr	r2, [pc, #40]	@ (8002d8c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002d64:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	f003 031f 	and.w	r3, r3, #31
 8002d6c:	2201      	movs	r2, #1
 8002d6e:	409a      	lsls	r2, r3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002d74:	bf00      	nop
 8002d76:	3714      	adds	r7, #20
 8002d78:	46bd      	mov	sp, r7
 8002d7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d7e:	4770      	bx	lr
 8002d80:	40020407 	.word	0x40020407
 8002d84:	4002081c 	.word	0x4002081c
 8002d88:	cccccccd 	.word	0xcccccccd
 8002d8c:	40020880 	.word	0x40020880

08002d90 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b085      	sub	sp, #20
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	685b      	ldr	r3, [r3, #4]
 8002d9c:	b2db      	uxtb	r3, r3
 8002d9e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002da0:	68fa      	ldr	r2, [r7, #12]
 8002da2:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002da4:	4413      	add	r3, r2
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	461a      	mov	r2, r3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	4a08      	ldr	r2, [pc, #32]	@ (8002dd4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002db2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	3b01      	subs	r3, #1
 8002db8:	f003 0303 	and.w	r3, r3, #3
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	409a      	lsls	r2, r3
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002dc4:	bf00      	nop
 8002dc6:	3714      	adds	r7, #20
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dce:	4770      	bx	lr
 8002dd0:	1000823f 	.word	0x1000823f
 8002dd4:	40020940 	.word	0x40020940

08002dd8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dd8:	b480      	push	{r7}
 8002dda:	b087      	sub	sp, #28
 8002ddc:	af00      	add	r7, sp, #0
 8002dde:	6078      	str	r0, [r7, #4]
 8002de0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002de2:	2300      	movs	r3, #0
 8002de4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002de6:	e166      	b.n	80030b6 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	2101      	movs	r1, #1
 8002dee:	697b      	ldr	r3, [r7, #20]
 8002df0:	fa01 f303 	lsl.w	r3, r1, r3
 8002df4:	4013      	ands	r3, r2
 8002df6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	f000 8158 	beq.w	80030b0 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f003 0303 	and.w	r3, r3, #3
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d005      	beq.n	8002e18 <HAL_GPIO_Init+0x40>
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f003 0303 	and.w	r3, r3, #3
 8002e14:	2b02      	cmp	r3, #2
 8002e16:	d130      	bne.n	8002e7a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	689b      	ldr	r3, [r3, #8]
 8002e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002e1e:	697b      	ldr	r3, [r7, #20]
 8002e20:	005b      	lsls	r3, r3, #1
 8002e22:	2203      	movs	r2, #3
 8002e24:	fa02 f303 	lsl.w	r3, r2, r3
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	693a      	ldr	r2, [r7, #16]
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	68da      	ldr	r2, [r3, #12]
 8002e34:	697b      	ldr	r3, [r7, #20]
 8002e36:	005b      	lsls	r3, r3, #1
 8002e38:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3c:	693a      	ldr	r2, [r7, #16]
 8002e3e:	4313      	orrs	r3, r2
 8002e40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	693a      	ldr	r2, [r7, #16]
 8002e46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e4e:	2201      	movs	r2, #1
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	43db      	mvns	r3, r3
 8002e58:	693a      	ldr	r2, [r7, #16]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	685b      	ldr	r3, [r3, #4]
 8002e62:	091b      	lsrs	r3, r3, #4
 8002e64:	f003 0201 	and.w	r2, r3, #1
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	693a      	ldr	r2, [r7, #16]
 8002e70:	4313      	orrs	r3, r2
 8002e72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	693a      	ldr	r2, [r7, #16]
 8002e78:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	f003 0303 	and.w	r3, r3, #3
 8002e82:	2b03      	cmp	r3, #3
 8002e84:	d017      	beq.n	8002eb6 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	68db      	ldr	r3, [r3, #12]
 8002e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	005b      	lsls	r3, r3, #1
 8002e90:	2203      	movs	r2, #3
 8002e92:	fa02 f303 	lsl.w	r3, r2, r3
 8002e96:	43db      	mvns	r3, r3
 8002e98:	693a      	ldr	r2, [r7, #16]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e9e:	683b      	ldr	r3, [r7, #0]
 8002ea0:	689a      	ldr	r2, [r3, #8]
 8002ea2:	697b      	ldr	r3, [r7, #20]
 8002ea4:	005b      	lsls	r3, r3, #1
 8002ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	4313      	orrs	r3, r2
 8002eae:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	693a      	ldr	r2, [r7, #16]
 8002eb4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f003 0303 	and.w	r3, r3, #3
 8002ebe:	2b02      	cmp	r3, #2
 8002ec0:	d123      	bne.n	8002f0a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	08da      	lsrs	r2, r3, #3
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	3208      	adds	r2, #8
 8002eca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ece:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ed0:	697b      	ldr	r3, [r7, #20]
 8002ed2:	f003 0307 	and.w	r3, r3, #7
 8002ed6:	009b      	lsls	r3, r3, #2
 8002ed8:	220f      	movs	r2, #15
 8002eda:	fa02 f303 	lsl.w	r3, r2, r3
 8002ede:	43db      	mvns	r3, r3
 8002ee0:	693a      	ldr	r2, [r7, #16]
 8002ee2:	4013      	ands	r3, r2
 8002ee4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ee6:	683b      	ldr	r3, [r7, #0]
 8002ee8:	691a      	ldr	r2, [r3, #16]
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	f003 0307 	and.w	r3, r3, #7
 8002ef0:	009b      	lsls	r3, r3, #2
 8002ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef6:	693a      	ldr	r2, [r7, #16]
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002efc:	697b      	ldr	r3, [r7, #20]
 8002efe:	08da      	lsrs	r2, r3, #3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	3208      	adds	r2, #8
 8002f04:	6939      	ldr	r1, [r7, #16]
 8002f06:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	005b      	lsls	r3, r3, #1
 8002f14:	2203      	movs	r2, #3
 8002f16:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1a:	43db      	mvns	r3, r3
 8002f1c:	693a      	ldr	r2, [r7, #16]
 8002f1e:	4013      	ands	r3, r2
 8002f20:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002f22:	683b      	ldr	r3, [r7, #0]
 8002f24:	685b      	ldr	r3, [r3, #4]
 8002f26:	f003 0203 	and.w	r2, r3, #3
 8002f2a:	697b      	ldr	r3, [r7, #20]
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	693a      	ldr	r2, [r7, #16]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	f000 80b2 	beq.w	80030b0 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f4c:	4b61      	ldr	r3, [pc, #388]	@ (80030d4 <HAL_GPIO_Init+0x2fc>)
 8002f4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f50:	4a60      	ldr	r2, [pc, #384]	@ (80030d4 <HAL_GPIO_Init+0x2fc>)
 8002f52:	f043 0301 	orr.w	r3, r3, #1
 8002f56:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f58:	4b5e      	ldr	r3, [pc, #376]	@ (80030d4 <HAL_GPIO_Init+0x2fc>)
 8002f5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f5c:	f003 0301 	and.w	r3, r3, #1
 8002f60:	60bb      	str	r3, [r7, #8]
 8002f62:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f64:	4a5c      	ldr	r2, [pc, #368]	@ (80030d8 <HAL_GPIO_Init+0x300>)
 8002f66:	697b      	ldr	r3, [r7, #20]
 8002f68:	089b      	lsrs	r3, r3, #2
 8002f6a:	3302      	adds	r3, #2
 8002f6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f72:	697b      	ldr	r3, [r7, #20]
 8002f74:	f003 0303 	and.w	r3, r3, #3
 8002f78:	009b      	lsls	r3, r3, #2
 8002f7a:	220f      	movs	r2, #15
 8002f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f80:	43db      	mvns	r3, r3
 8002f82:	693a      	ldr	r2, [r7, #16]
 8002f84:	4013      	ands	r3, r2
 8002f86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002f8e:	d02b      	beq.n	8002fe8 <HAL_GPIO_Init+0x210>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4a52      	ldr	r2, [pc, #328]	@ (80030dc <HAL_GPIO_Init+0x304>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d025      	beq.n	8002fe4 <HAL_GPIO_Init+0x20c>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a51      	ldr	r2, [pc, #324]	@ (80030e0 <HAL_GPIO_Init+0x308>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d01f      	beq.n	8002fe0 <HAL_GPIO_Init+0x208>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	4a50      	ldr	r2, [pc, #320]	@ (80030e4 <HAL_GPIO_Init+0x30c>)
 8002fa4:	4293      	cmp	r3, r2
 8002fa6:	d019      	beq.n	8002fdc <HAL_GPIO_Init+0x204>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	4a4f      	ldr	r2, [pc, #316]	@ (80030e8 <HAL_GPIO_Init+0x310>)
 8002fac:	4293      	cmp	r3, r2
 8002fae:	d013      	beq.n	8002fd8 <HAL_GPIO_Init+0x200>
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a4e      	ldr	r2, [pc, #312]	@ (80030ec <HAL_GPIO_Init+0x314>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d00d      	beq.n	8002fd4 <HAL_GPIO_Init+0x1fc>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a4d      	ldr	r2, [pc, #308]	@ (80030f0 <HAL_GPIO_Init+0x318>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d007      	beq.n	8002fd0 <HAL_GPIO_Init+0x1f8>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a4c      	ldr	r2, [pc, #304]	@ (80030f4 <HAL_GPIO_Init+0x31c>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d101      	bne.n	8002fcc <HAL_GPIO_Init+0x1f4>
 8002fc8:	2307      	movs	r3, #7
 8002fca:	e00e      	b.n	8002fea <HAL_GPIO_Init+0x212>
 8002fcc:	2308      	movs	r3, #8
 8002fce:	e00c      	b.n	8002fea <HAL_GPIO_Init+0x212>
 8002fd0:	2306      	movs	r3, #6
 8002fd2:	e00a      	b.n	8002fea <HAL_GPIO_Init+0x212>
 8002fd4:	2305      	movs	r3, #5
 8002fd6:	e008      	b.n	8002fea <HAL_GPIO_Init+0x212>
 8002fd8:	2304      	movs	r3, #4
 8002fda:	e006      	b.n	8002fea <HAL_GPIO_Init+0x212>
 8002fdc:	2303      	movs	r3, #3
 8002fde:	e004      	b.n	8002fea <HAL_GPIO_Init+0x212>
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	e002      	b.n	8002fea <HAL_GPIO_Init+0x212>
 8002fe4:	2301      	movs	r3, #1
 8002fe6:	e000      	b.n	8002fea <HAL_GPIO_Init+0x212>
 8002fe8:	2300      	movs	r3, #0
 8002fea:	697a      	ldr	r2, [r7, #20]
 8002fec:	f002 0203 	and.w	r2, r2, #3
 8002ff0:	0092      	lsls	r2, r2, #2
 8002ff2:	4093      	lsls	r3, r2
 8002ff4:	693a      	ldr	r2, [r7, #16]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002ffa:	4937      	ldr	r1, [pc, #220]	@ (80030d8 <HAL_GPIO_Init+0x300>)
 8002ffc:	697b      	ldr	r3, [r7, #20]
 8002ffe:	089b      	lsrs	r3, r3, #2
 8003000:	3302      	adds	r3, #2
 8003002:	693a      	ldr	r2, [r7, #16]
 8003004:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003008:	4b3b      	ldr	r3, [pc, #236]	@ (80030f8 <HAL_GPIO_Init+0x320>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	43db      	mvns	r3, r3
 8003012:	693a      	ldr	r2, [r7, #16]
 8003014:	4013      	ands	r3, r2
 8003016:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003018:	683b      	ldr	r3, [r7, #0]
 800301a:	685b      	ldr	r3, [r3, #4]
 800301c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003020:	2b00      	cmp	r3, #0
 8003022:	d003      	beq.n	800302c <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8003024:	693a      	ldr	r2, [r7, #16]
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	4313      	orrs	r3, r2
 800302a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800302c:	4a32      	ldr	r2, [pc, #200]	@ (80030f8 <HAL_GPIO_Init+0x320>)
 800302e:	693b      	ldr	r3, [r7, #16]
 8003030:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003032:	4b31      	ldr	r3, [pc, #196]	@ (80030f8 <HAL_GPIO_Init+0x320>)
 8003034:	68db      	ldr	r3, [r3, #12]
 8003036:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	43db      	mvns	r3, r3
 800303c:	693a      	ldr	r2, [r7, #16]
 800303e:	4013      	ands	r3, r2
 8003040:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d003      	beq.n	8003056 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	68fb      	ldr	r3, [r7, #12]
 8003052:	4313      	orrs	r3, r2
 8003054:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003056:	4a28      	ldr	r2, [pc, #160]	@ (80030f8 <HAL_GPIO_Init+0x320>)
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800305c:	4b26      	ldr	r3, [pc, #152]	@ (80030f8 <HAL_GPIO_Init+0x320>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	43db      	mvns	r3, r3
 8003066:	693a      	ldr	r2, [r7, #16]
 8003068:	4013      	ands	r3, r2
 800306a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d003      	beq.n	8003080 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003078:	693a      	ldr	r2, [r7, #16]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	4313      	orrs	r3, r2
 800307e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003080:	4a1d      	ldr	r2, [pc, #116]	@ (80030f8 <HAL_GPIO_Init+0x320>)
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8003086:	4b1c      	ldr	r3, [pc, #112]	@ (80030f8 <HAL_GPIO_Init+0x320>)
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	43db      	mvns	r3, r3
 8003090:	693a      	ldr	r2, [r7, #16]
 8003092:	4013      	ands	r3, r2
 8003094:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	685b      	ldr	r3, [r3, #4]
 800309a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d003      	beq.n	80030aa <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80030a2:	693a      	ldr	r2, [r7, #16]
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	4313      	orrs	r3, r2
 80030a8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80030aa:	4a13      	ldr	r2, [pc, #76]	@ (80030f8 <HAL_GPIO_Init+0x320>)
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80030b0:	697b      	ldr	r3, [r7, #20]
 80030b2:	3301      	adds	r3, #1
 80030b4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	681a      	ldr	r2, [r3, #0]
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	fa22 f303 	lsr.w	r3, r2, r3
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	f47f ae91 	bne.w	8002de8 <HAL_GPIO_Init+0x10>
  }
}
 80030c6:	bf00      	nop
 80030c8:	bf00      	nop
 80030ca:	371c      	adds	r7, #28
 80030cc:	46bd      	mov	sp, r7
 80030ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d2:	4770      	bx	lr
 80030d4:	40021000 	.word	0x40021000
 80030d8:	40010000 	.word	0x40010000
 80030dc:	48000400 	.word	0x48000400
 80030e0:	48000800 	.word	0x48000800
 80030e4:	48000c00 	.word	0x48000c00
 80030e8:	48001000 	.word	0x48001000
 80030ec:	48001400 	.word	0x48001400
 80030f0:	48001800 	.word	0x48001800
 80030f4:	48001c00 	.word	0x48001c00
 80030f8:	40010400 	.word	0x40010400

080030fc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b085      	sub	sp, #20
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
 8003104:	460b      	mov	r3, r1
 8003106:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	691a      	ldr	r2, [r3, #16]
 800310c:	887b      	ldrh	r3, [r7, #2]
 800310e:	4013      	ands	r3, r2
 8003110:	2b00      	cmp	r3, #0
 8003112:	d002      	beq.n	800311a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003114:	2301      	movs	r3, #1
 8003116:	73fb      	strb	r3, [r7, #15]
 8003118:	e001      	b.n	800311e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800311a:	2300      	movs	r3, #0
 800311c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800311e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003120:	4618      	mov	r0, r3
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800312c:	b580      	push	{r7, lr}
 800312e:	b082      	sub	sp, #8
 8003130:	af00      	add	r7, sp, #0
 8003132:	4603      	mov	r3, r0
 8003134:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003136:	4b08      	ldr	r3, [pc, #32]	@ (8003158 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003138:	695a      	ldr	r2, [r3, #20]
 800313a:	88fb      	ldrh	r3, [r7, #6]
 800313c:	4013      	ands	r3, r2
 800313e:	2b00      	cmp	r3, #0
 8003140:	d006      	beq.n	8003150 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003142:	4a05      	ldr	r2, [pc, #20]	@ (8003158 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003144:	88fb      	ldrh	r3, [r7, #6]
 8003146:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003148:	88fb      	ldrh	r3, [r7, #6]
 800314a:	4618      	mov	r0, r3
 800314c:	f7fd f9fe 	bl	800054c <HAL_GPIO_EXTI_Callback>
  }
}
 8003150:	bf00      	nop
 8003152:	3708      	adds	r7, #8
 8003154:	46bd      	mov	sp, r7
 8003156:	bd80      	pop	{r7, pc}
 8003158:	40010400 	.word	0x40010400

0800315c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800315c:	b480      	push	{r7}
 800315e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003160:	4b0d      	ldr	r3, [pc, #52]	@ (8003198 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003168:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800316c:	d102      	bne.n	8003174 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 800316e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003172:	e00b      	b.n	800318c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003174:	4b08      	ldr	r3, [pc, #32]	@ (8003198 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003176:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800317a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800317e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003182:	d102      	bne.n	800318a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003184:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003188:	e000      	b.n	800318c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800318a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 800318c:	4618      	mov	r0, r3
 800318e:	46bd      	mov	sp, r7
 8003190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003194:	4770      	bx	lr
 8003196:	bf00      	nop
 8003198:	40007000 	.word	0x40007000

0800319c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800319c:	b480      	push	{r7}
 800319e:	b085      	sub	sp, #20
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	2b00      	cmp	r3, #0
 80031a8:	d141      	bne.n	800322e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80031aa:	4b4b      	ldr	r3, [pc, #300]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80031b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80031b6:	d131      	bne.n	800321c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80031b8:	4b47      	ldr	r3, [pc, #284]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80031be:	4a46      	ldr	r2, [pc, #280]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80031c4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80031c8:	4b43      	ldr	r3, [pc, #268]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80031d0:	4a41      	ldr	r2, [pc, #260]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80031d6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80031d8:	4b40      	ldr	r3, [pc, #256]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2232      	movs	r2, #50	@ 0x32
 80031de:	fb02 f303 	mul.w	r3, r2, r3
 80031e2:	4a3f      	ldr	r2, [pc, #252]	@ (80032e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80031e4:	fba2 2303 	umull	r2, r3, r2, r3
 80031e8:	0c9b      	lsrs	r3, r3, #18
 80031ea:	3301      	adds	r3, #1
 80031ec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031ee:	e002      	b.n	80031f6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	3b01      	subs	r3, #1
 80031f4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80031f6:	4b38      	ldr	r3, [pc, #224]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80031f8:	695b      	ldr	r3, [r3, #20]
 80031fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003202:	d102      	bne.n	800320a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	2b00      	cmp	r3, #0
 8003208:	d1f2      	bne.n	80031f0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800320a:	4b33      	ldr	r3, [pc, #204]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800320c:	695b      	ldr	r3, [r3, #20]
 800320e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003212:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003216:	d158      	bne.n	80032ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e057      	b.n	80032cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800321c:	4b2e      	ldr	r3, [pc, #184]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800321e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003222:	4a2d      	ldr	r2, [pc, #180]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003224:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003228:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800322c:	e04d      	b.n	80032ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003234:	d141      	bne.n	80032ba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003236:	4b28      	ldr	r3, [pc, #160]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800323e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003242:	d131      	bne.n	80032a8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003244:	4b24      	ldr	r3, [pc, #144]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003246:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800324a:	4a23      	ldr	r2, [pc, #140]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800324c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003250:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003254:	4b20      	ldr	r3, [pc, #128]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800325c:	4a1e      	ldr	r2, [pc, #120]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800325e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003262:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003264:	4b1d      	ldr	r3, [pc, #116]	@ (80032dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2232      	movs	r2, #50	@ 0x32
 800326a:	fb02 f303 	mul.w	r3, r2, r3
 800326e:	4a1c      	ldr	r2, [pc, #112]	@ (80032e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003270:	fba2 2303 	umull	r2, r3, r2, r3
 8003274:	0c9b      	lsrs	r3, r3, #18
 8003276:	3301      	adds	r3, #1
 8003278:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800327a:	e002      	b.n	8003282 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	3b01      	subs	r3, #1
 8003280:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003282:	4b15      	ldr	r3, [pc, #84]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003284:	695b      	ldr	r3, [r3, #20]
 8003286:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800328a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800328e:	d102      	bne.n	8003296 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003290:	68fb      	ldr	r3, [r7, #12]
 8003292:	2b00      	cmp	r3, #0
 8003294:	d1f2      	bne.n	800327c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003296:	4b10      	ldr	r3, [pc, #64]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003298:	695b      	ldr	r3, [r3, #20]
 800329a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800329e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80032a2:	d112      	bne.n	80032ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e011      	b.n	80032cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80032a8:	4b0b      	ldr	r3, [pc, #44]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80032ae:	4a0a      	ldr	r2, [pc, #40]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80032b8:	e007      	b.n	80032ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80032ba:	4b07      	ldr	r3, [pc, #28]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80032c2:	4a05      	ldr	r2, [pc, #20]	@ (80032d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80032c4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80032c8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80032ca:	2300      	movs	r3, #0
}
 80032cc:	4618      	mov	r0, r3
 80032ce:	3714      	adds	r7, #20
 80032d0:	46bd      	mov	sp, r7
 80032d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d6:	4770      	bx	lr
 80032d8:	40007000 	.word	0x40007000
 80032dc:	20040004 	.word	0x20040004
 80032e0:	431bde83 	.word	0x431bde83

080032e4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80032e4:	b480      	push	{r7}
 80032e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80032e8:	4b05      	ldr	r3, [pc, #20]	@ (8003300 <HAL_PWREx_EnableVddIO2+0x1c>)
 80032ea:	685b      	ldr	r3, [r3, #4]
 80032ec:	4a04      	ldr	r2, [pc, #16]	@ (8003300 <HAL_PWREx_EnableVddIO2+0x1c>)
 80032ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80032f2:	6053      	str	r3, [r2, #4]
}
 80032f4:	bf00      	nop
 80032f6:	46bd      	mov	sp, r7
 80032f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fc:	4770      	bx	lr
 80032fe:	bf00      	nop
 8003300:	40007000 	.word	0x40007000

08003304 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	b088      	sub	sp, #32
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d102      	bne.n	8003318 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	f000 bc08 	b.w	8003b28 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003318:	4b96      	ldr	r3, [pc, #600]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 800331a:	689b      	ldr	r3, [r3, #8]
 800331c:	f003 030c 	and.w	r3, r3, #12
 8003320:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003322:	4b94      	ldr	r3, [pc, #592]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	f003 0303 	and.w	r3, r3, #3
 800332a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	f003 0310 	and.w	r3, r3, #16
 8003334:	2b00      	cmp	r3, #0
 8003336:	f000 80e4 	beq.w	8003502 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800333a:	69bb      	ldr	r3, [r7, #24]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d007      	beq.n	8003350 <HAL_RCC_OscConfig+0x4c>
 8003340:	69bb      	ldr	r3, [r7, #24]
 8003342:	2b0c      	cmp	r3, #12
 8003344:	f040 808b 	bne.w	800345e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003348:	697b      	ldr	r3, [r7, #20]
 800334a:	2b01      	cmp	r3, #1
 800334c:	f040 8087 	bne.w	800345e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003350:	4b88      	ldr	r3, [pc, #544]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d005      	beq.n	8003368 <HAL_RCC_OscConfig+0x64>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	699b      	ldr	r3, [r3, #24]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d101      	bne.n	8003368 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003364:	2301      	movs	r3, #1
 8003366:	e3df      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	6a1a      	ldr	r2, [r3, #32]
 800336c:	4b81      	ldr	r3, [pc, #516]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f003 0308 	and.w	r3, r3, #8
 8003374:	2b00      	cmp	r3, #0
 8003376:	d004      	beq.n	8003382 <HAL_RCC_OscConfig+0x7e>
 8003378:	4b7e      	ldr	r3, [pc, #504]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003380:	e005      	b.n	800338e <HAL_RCC_OscConfig+0x8a>
 8003382:	4b7c      	ldr	r3, [pc, #496]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 8003384:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003388:	091b      	lsrs	r3, r3, #4
 800338a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800338e:	4293      	cmp	r3, r2
 8003390:	d223      	bcs.n	80033da <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	4618      	mov	r0, r3
 8003398:	f000 fdcc 	bl	8003f34 <RCC_SetFlashLatencyFromMSIRange>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d001      	beq.n	80033a6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e3c0      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033a6:	4b73      	ldr	r3, [pc, #460]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	4a72      	ldr	r2, [pc, #456]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80033ac:	f043 0308 	orr.w	r3, r3, #8
 80033b0:	6013      	str	r3, [r2, #0]
 80033b2:	4b70      	ldr	r3, [pc, #448]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	6a1b      	ldr	r3, [r3, #32]
 80033be:	496d      	ldr	r1, [pc, #436]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80033c0:	4313      	orrs	r3, r2
 80033c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033c4:	4b6b      	ldr	r3, [pc, #428]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80033c6:	685b      	ldr	r3, [r3, #4]
 80033c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	69db      	ldr	r3, [r3, #28]
 80033d0:	021b      	lsls	r3, r3, #8
 80033d2:	4968      	ldr	r1, [pc, #416]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80033d4:	4313      	orrs	r3, r2
 80033d6:	604b      	str	r3, [r1, #4]
 80033d8:	e025      	b.n	8003426 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80033da:	4b66      	ldr	r3, [pc, #408]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4a65      	ldr	r2, [pc, #404]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80033e0:	f043 0308 	orr.w	r3, r3, #8
 80033e4:	6013      	str	r3, [r2, #0]
 80033e6:	4b63      	ldr	r3, [pc, #396]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a1b      	ldr	r3, [r3, #32]
 80033f2:	4960      	ldr	r1, [pc, #384]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80033f4:	4313      	orrs	r3, r2
 80033f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80033f8:	4b5e      	ldr	r3, [pc, #376]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80033fa:	685b      	ldr	r3, [r3, #4]
 80033fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	69db      	ldr	r3, [r3, #28]
 8003404:	021b      	lsls	r3, r3, #8
 8003406:	495b      	ldr	r1, [pc, #364]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 8003408:	4313      	orrs	r3, r2
 800340a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d109      	bne.n	8003426 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	6a1b      	ldr	r3, [r3, #32]
 8003416:	4618      	mov	r0, r3
 8003418:	f000 fd8c 	bl	8003f34 <RCC_SetFlashLatencyFromMSIRange>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d001      	beq.n	8003426 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e380      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003426:	f000 fcc1 	bl	8003dac <HAL_RCC_GetSysClockFreq>
 800342a:	4602      	mov	r2, r0
 800342c:	4b51      	ldr	r3, [pc, #324]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	091b      	lsrs	r3, r3, #4
 8003432:	f003 030f 	and.w	r3, r3, #15
 8003436:	4950      	ldr	r1, [pc, #320]	@ (8003578 <HAL_RCC_OscConfig+0x274>)
 8003438:	5ccb      	ldrb	r3, [r1, r3]
 800343a:	f003 031f 	and.w	r3, r3, #31
 800343e:	fa22 f303 	lsr.w	r3, r2, r3
 8003442:	4a4e      	ldr	r2, [pc, #312]	@ (800357c <HAL_RCC_OscConfig+0x278>)
 8003444:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003446:	4b4e      	ldr	r3, [pc, #312]	@ (8003580 <HAL_RCC_OscConfig+0x27c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4618      	mov	r0, r3
 800344c:	f7fe f80c 	bl	8001468 <HAL_InitTick>
 8003450:	4603      	mov	r3, r0
 8003452:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003454:	7bfb      	ldrb	r3, [r7, #15]
 8003456:	2b00      	cmp	r3, #0
 8003458:	d052      	beq.n	8003500 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800345a:	7bfb      	ldrb	r3, [r7, #15]
 800345c:	e364      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	2b00      	cmp	r3, #0
 8003464:	d032      	beq.n	80034cc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003466:	4b43      	ldr	r3, [pc, #268]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a42      	ldr	r2, [pc, #264]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 800346c:	f043 0301 	orr.w	r3, r3, #1
 8003470:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003472:	f7fe f849 	bl	8001508 <HAL_GetTick>
 8003476:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003478:	e008      	b.n	800348c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800347a:	f7fe f845 	bl	8001508 <HAL_GetTick>
 800347e:	4602      	mov	r2, r0
 8003480:	693b      	ldr	r3, [r7, #16]
 8003482:	1ad3      	subs	r3, r2, r3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d901      	bls.n	800348c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003488:	2303      	movs	r3, #3
 800348a:	e34d      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800348c:	4b39      	ldr	r3, [pc, #228]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f003 0302 	and.w	r3, r3, #2
 8003494:	2b00      	cmp	r3, #0
 8003496:	d0f0      	beq.n	800347a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003498:	4b36      	ldr	r3, [pc, #216]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4a35      	ldr	r2, [pc, #212]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 800349e:	f043 0308 	orr.w	r3, r3, #8
 80034a2:	6013      	str	r3, [r2, #0]
 80034a4:	4b33      	ldr	r3, [pc, #204]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	4930      	ldr	r1, [pc, #192]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80034b2:	4313      	orrs	r3, r2
 80034b4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80034b6:	4b2f      	ldr	r3, [pc, #188]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	021b      	lsls	r3, r3, #8
 80034c4:	492b      	ldr	r1, [pc, #172]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80034c6:	4313      	orrs	r3, r2
 80034c8:	604b      	str	r3, [r1, #4]
 80034ca:	e01a      	b.n	8003502 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80034cc:	4b29      	ldr	r3, [pc, #164]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a28      	ldr	r2, [pc, #160]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80034d2:	f023 0301 	bic.w	r3, r3, #1
 80034d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80034d8:	f7fe f816 	bl	8001508 <HAL_GetTick>
 80034dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034de:	e008      	b.n	80034f2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80034e0:	f7fe f812 	bl	8001508 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e31a      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80034f2:	4b20      	ldr	r3, [pc, #128]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d1f0      	bne.n	80034e0 <HAL_RCC_OscConfig+0x1dc>
 80034fe:	e000      	b.n	8003502 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003500:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0301 	and.w	r3, r3, #1
 800350a:	2b00      	cmp	r3, #0
 800350c:	d073      	beq.n	80035f6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	2b08      	cmp	r3, #8
 8003512:	d005      	beq.n	8003520 <HAL_RCC_OscConfig+0x21c>
 8003514:	69bb      	ldr	r3, [r7, #24]
 8003516:	2b0c      	cmp	r3, #12
 8003518:	d10e      	bne.n	8003538 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800351a:	697b      	ldr	r3, [r7, #20]
 800351c:	2b03      	cmp	r3, #3
 800351e:	d10b      	bne.n	8003538 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003520:	4b14      	ldr	r3, [pc, #80]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003528:	2b00      	cmp	r3, #0
 800352a:	d063      	beq.n	80035f4 <HAL_RCC_OscConfig+0x2f0>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d15f      	bne.n	80035f4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003534:	2301      	movs	r3, #1
 8003536:	e2f7      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	685b      	ldr	r3, [r3, #4]
 800353c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003540:	d106      	bne.n	8003550 <HAL_RCC_OscConfig+0x24c>
 8003542:	4b0c      	ldr	r3, [pc, #48]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a0b      	ldr	r2, [pc, #44]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 8003548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800354c:	6013      	str	r3, [r2, #0]
 800354e:	e025      	b.n	800359c <HAL_RCC_OscConfig+0x298>
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003558:	d114      	bne.n	8003584 <HAL_RCC_OscConfig+0x280>
 800355a:	4b06      	ldr	r3, [pc, #24]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	4a05      	ldr	r2, [pc, #20]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 8003560:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003564:	6013      	str	r3, [r2, #0]
 8003566:	4b03      	ldr	r3, [pc, #12]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a02      	ldr	r2, [pc, #8]	@ (8003574 <HAL_RCC_OscConfig+0x270>)
 800356c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003570:	6013      	str	r3, [r2, #0]
 8003572:	e013      	b.n	800359c <HAL_RCC_OscConfig+0x298>
 8003574:	40021000 	.word	0x40021000
 8003578:	08007338 	.word	0x08007338
 800357c:	20040004 	.word	0x20040004
 8003580:	20040008 	.word	0x20040008
 8003584:	4ba0      	ldr	r3, [pc, #640]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4a9f      	ldr	r2, [pc, #636]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 800358a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800358e:	6013      	str	r3, [r2, #0]
 8003590:	4b9d      	ldr	r3, [pc, #628]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	4a9c      	ldr	r2, [pc, #624]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 8003596:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800359a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	685b      	ldr	r3, [r3, #4]
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d013      	beq.n	80035cc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035a4:	f7fd ffb0 	bl	8001508 <HAL_GetTick>
 80035a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035aa:	e008      	b.n	80035be <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035ac:	f7fd ffac 	bl	8001508 <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	693b      	ldr	r3, [r7, #16]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	2b64      	cmp	r3, #100	@ 0x64
 80035b8:	d901      	bls.n	80035be <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80035ba:	2303      	movs	r3, #3
 80035bc:	e2b4      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80035be:	4b92      	ldr	r3, [pc, #584]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d0f0      	beq.n	80035ac <HAL_RCC_OscConfig+0x2a8>
 80035ca:	e014      	b.n	80035f6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035cc:	f7fd ff9c 	bl	8001508 <HAL_GetTick>
 80035d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035d2:	e008      	b.n	80035e6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035d4:	f7fd ff98 	bl	8001508 <HAL_GetTick>
 80035d8:	4602      	mov	r2, r0
 80035da:	693b      	ldr	r3, [r7, #16]
 80035dc:	1ad3      	subs	r3, r2, r3
 80035de:	2b64      	cmp	r3, #100	@ 0x64
 80035e0:	d901      	bls.n	80035e6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80035e2:	2303      	movs	r3, #3
 80035e4:	e2a0      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80035e6:	4b88      	ldr	r3, [pc, #544]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d1f0      	bne.n	80035d4 <HAL_RCC_OscConfig+0x2d0>
 80035f2:	e000      	b.n	80035f6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f003 0302 	and.w	r3, r3, #2
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d060      	beq.n	80036c4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003602:	69bb      	ldr	r3, [r7, #24]
 8003604:	2b04      	cmp	r3, #4
 8003606:	d005      	beq.n	8003614 <HAL_RCC_OscConfig+0x310>
 8003608:	69bb      	ldr	r3, [r7, #24]
 800360a:	2b0c      	cmp	r3, #12
 800360c:	d119      	bne.n	8003642 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800360e:	697b      	ldr	r3, [r7, #20]
 8003610:	2b02      	cmp	r3, #2
 8003612:	d116      	bne.n	8003642 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003614:	4b7c      	ldr	r3, [pc, #496]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800361c:	2b00      	cmp	r3, #0
 800361e:	d005      	beq.n	800362c <HAL_RCC_OscConfig+0x328>
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	68db      	ldr	r3, [r3, #12]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e27d      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800362c:	4b76      	ldr	r3, [pc, #472]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	691b      	ldr	r3, [r3, #16]
 8003638:	061b      	lsls	r3, r3, #24
 800363a:	4973      	ldr	r1, [pc, #460]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 800363c:	4313      	orrs	r3, r2
 800363e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003640:	e040      	b.n	80036c4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	68db      	ldr	r3, [r3, #12]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d023      	beq.n	8003692 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800364a:	4b6f      	ldr	r3, [pc, #444]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a6e      	ldr	r2, [pc, #440]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 8003650:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003654:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003656:	f7fd ff57 	bl	8001508 <HAL_GetTick>
 800365a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800365c:	e008      	b.n	8003670 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800365e:	f7fd ff53 	bl	8001508 <HAL_GetTick>
 8003662:	4602      	mov	r2, r0
 8003664:	693b      	ldr	r3, [r7, #16]
 8003666:	1ad3      	subs	r3, r2, r3
 8003668:	2b02      	cmp	r3, #2
 800366a:	d901      	bls.n	8003670 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800366c:	2303      	movs	r3, #3
 800366e:	e25b      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003670:	4b65      	ldr	r3, [pc, #404]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003678:	2b00      	cmp	r3, #0
 800367a:	d0f0      	beq.n	800365e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800367c:	4b62      	ldr	r3, [pc, #392]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 800367e:	685b      	ldr	r3, [r3, #4]
 8003680:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	061b      	lsls	r3, r3, #24
 800368a:	495f      	ldr	r1, [pc, #380]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 800368c:	4313      	orrs	r3, r2
 800368e:	604b      	str	r3, [r1, #4]
 8003690:	e018      	b.n	80036c4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003692:	4b5d      	ldr	r3, [pc, #372]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a5c      	ldr	r2, [pc, #368]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 8003698:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800369c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800369e:	f7fd ff33 	bl	8001508 <HAL_GetTick>
 80036a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036a4:	e008      	b.n	80036b8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036a6:	f7fd ff2f 	bl	8001508 <HAL_GetTick>
 80036aa:	4602      	mov	r2, r0
 80036ac:	693b      	ldr	r3, [r7, #16]
 80036ae:	1ad3      	subs	r3, r2, r3
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d901      	bls.n	80036b8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80036b4:	2303      	movs	r3, #3
 80036b6:	e237      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80036b8:	4b53      	ldr	r3, [pc, #332]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d1f0      	bne.n	80036a6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f003 0308 	and.w	r3, r3, #8
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d03c      	beq.n	800374a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	695b      	ldr	r3, [r3, #20]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d01c      	beq.n	8003712 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036d8:	4b4b      	ldr	r3, [pc, #300]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 80036da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80036de:	4a4a      	ldr	r2, [pc, #296]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 80036e0:	f043 0301 	orr.w	r3, r3, #1
 80036e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e8:	f7fd ff0e 	bl	8001508 <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80036ee:	e008      	b.n	8003702 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036f0:	f7fd ff0a 	bl	8001508 <HAL_GetTick>
 80036f4:	4602      	mov	r2, r0
 80036f6:	693b      	ldr	r3, [r7, #16]
 80036f8:	1ad3      	subs	r3, r2, r3
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d901      	bls.n	8003702 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80036fe:	2303      	movs	r3, #3
 8003700:	e212      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003702:	4b41      	ldr	r3, [pc, #260]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 8003704:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003708:	f003 0302 	and.w	r3, r3, #2
 800370c:	2b00      	cmp	r3, #0
 800370e:	d0ef      	beq.n	80036f0 <HAL_RCC_OscConfig+0x3ec>
 8003710:	e01b      	b.n	800374a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003712:	4b3d      	ldr	r3, [pc, #244]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 8003714:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003718:	4a3b      	ldr	r2, [pc, #236]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 800371a:	f023 0301 	bic.w	r3, r3, #1
 800371e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003722:	f7fd fef1 	bl	8001508 <HAL_GetTick>
 8003726:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003728:	e008      	b.n	800373c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800372a:	f7fd feed 	bl	8001508 <HAL_GetTick>
 800372e:	4602      	mov	r2, r0
 8003730:	693b      	ldr	r3, [r7, #16]
 8003732:	1ad3      	subs	r3, r2, r3
 8003734:	2b02      	cmp	r3, #2
 8003736:	d901      	bls.n	800373c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003738:	2303      	movs	r3, #3
 800373a:	e1f5      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800373c:	4b32      	ldr	r3, [pc, #200]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 800373e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003742:	f003 0302 	and.w	r3, r3, #2
 8003746:	2b00      	cmp	r3, #0
 8003748:	d1ef      	bne.n	800372a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	f003 0304 	and.w	r3, r3, #4
 8003752:	2b00      	cmp	r3, #0
 8003754:	f000 80a6 	beq.w	80038a4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003758:	2300      	movs	r3, #0
 800375a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800375c:	4b2a      	ldr	r3, [pc, #168]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 800375e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003760:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003764:	2b00      	cmp	r3, #0
 8003766:	d10d      	bne.n	8003784 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003768:	4b27      	ldr	r3, [pc, #156]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 800376a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800376c:	4a26      	ldr	r2, [pc, #152]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 800376e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003772:	6593      	str	r3, [r2, #88]	@ 0x58
 8003774:	4b24      	ldr	r3, [pc, #144]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 8003776:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003778:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800377c:	60bb      	str	r3, [r7, #8]
 800377e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003780:	2301      	movs	r3, #1
 8003782:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003784:	4b21      	ldr	r3, [pc, #132]	@ (800380c <HAL_RCC_OscConfig+0x508>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800378c:	2b00      	cmp	r3, #0
 800378e:	d118      	bne.n	80037c2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003790:	4b1e      	ldr	r3, [pc, #120]	@ (800380c <HAL_RCC_OscConfig+0x508>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a1d      	ldr	r2, [pc, #116]	@ (800380c <HAL_RCC_OscConfig+0x508>)
 8003796:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800379a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800379c:	f7fd feb4 	bl	8001508 <HAL_GetTick>
 80037a0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037a2:	e008      	b.n	80037b6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80037a4:	f7fd feb0 	bl	8001508 <HAL_GetTick>
 80037a8:	4602      	mov	r2, r0
 80037aa:	693b      	ldr	r3, [r7, #16]
 80037ac:	1ad3      	subs	r3, r2, r3
 80037ae:	2b02      	cmp	r3, #2
 80037b0:	d901      	bls.n	80037b6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80037b2:	2303      	movs	r3, #3
 80037b4:	e1b8      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80037b6:	4b15      	ldr	r3, [pc, #84]	@ (800380c <HAL_RCC_OscConfig+0x508>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d0f0      	beq.n	80037a4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	689b      	ldr	r3, [r3, #8]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d108      	bne.n	80037dc <HAL_RCC_OscConfig+0x4d8>
 80037ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 80037cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037d0:	4a0d      	ldr	r2, [pc, #52]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 80037d2:	f043 0301 	orr.w	r3, r3, #1
 80037d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037da:	e029      	b.n	8003830 <HAL_RCC_OscConfig+0x52c>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	689b      	ldr	r3, [r3, #8]
 80037e0:	2b05      	cmp	r3, #5
 80037e2:	d115      	bne.n	8003810 <HAL_RCC_OscConfig+0x50c>
 80037e4:	4b08      	ldr	r3, [pc, #32]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 80037e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037ea:	4a07      	ldr	r2, [pc, #28]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 80037ec:	f043 0304 	orr.w	r3, r3, #4
 80037f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80037f4:	4b04      	ldr	r3, [pc, #16]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 80037f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80037fa:	4a03      	ldr	r2, [pc, #12]	@ (8003808 <HAL_RCC_OscConfig+0x504>)
 80037fc:	f043 0301 	orr.w	r3, r3, #1
 8003800:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003804:	e014      	b.n	8003830 <HAL_RCC_OscConfig+0x52c>
 8003806:	bf00      	nop
 8003808:	40021000 	.word	0x40021000
 800380c:	40007000 	.word	0x40007000
 8003810:	4b9d      	ldr	r3, [pc, #628]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003812:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003816:	4a9c      	ldr	r2, [pc, #624]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003818:	f023 0301 	bic.w	r3, r3, #1
 800381c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003820:	4b99      	ldr	r3, [pc, #612]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003822:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003826:	4a98      	ldr	r2, [pc, #608]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003828:	f023 0304 	bic.w	r3, r3, #4
 800382c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	689b      	ldr	r3, [r3, #8]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d016      	beq.n	8003866 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003838:	f7fd fe66 	bl	8001508 <HAL_GetTick>
 800383c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800383e:	e00a      	b.n	8003856 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003840:	f7fd fe62 	bl	8001508 <HAL_GetTick>
 8003844:	4602      	mov	r2, r0
 8003846:	693b      	ldr	r3, [r7, #16]
 8003848:	1ad3      	subs	r3, r2, r3
 800384a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800384e:	4293      	cmp	r3, r2
 8003850:	d901      	bls.n	8003856 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003852:	2303      	movs	r3, #3
 8003854:	e168      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003856:	4b8c      	ldr	r3, [pc, #560]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003858:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800385c:	f003 0302 	and.w	r3, r3, #2
 8003860:	2b00      	cmp	r3, #0
 8003862:	d0ed      	beq.n	8003840 <HAL_RCC_OscConfig+0x53c>
 8003864:	e015      	b.n	8003892 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003866:	f7fd fe4f 	bl	8001508 <HAL_GetTick>
 800386a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800386c:	e00a      	b.n	8003884 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800386e:	f7fd fe4b 	bl	8001508 <HAL_GetTick>
 8003872:	4602      	mov	r2, r0
 8003874:	693b      	ldr	r3, [r7, #16]
 8003876:	1ad3      	subs	r3, r2, r3
 8003878:	f241 3288 	movw	r2, #5000	@ 0x1388
 800387c:	4293      	cmp	r3, r2
 800387e:	d901      	bls.n	8003884 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003880:	2303      	movs	r3, #3
 8003882:	e151      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003884:	4b80      	ldr	r3, [pc, #512]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003886:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d1ed      	bne.n	800386e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003892:	7ffb      	ldrb	r3, [r7, #31]
 8003894:	2b01      	cmp	r3, #1
 8003896:	d105      	bne.n	80038a4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003898:	4b7b      	ldr	r3, [pc, #492]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 800389a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800389c:	4a7a      	ldr	r2, [pc, #488]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 800389e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80038a2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f003 0320 	and.w	r3, r3, #32
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d03c      	beq.n	800392a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d01c      	beq.n	80038f2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80038b8:	4b73      	ldr	r3, [pc, #460]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 80038ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038be:	4a72      	ldr	r2, [pc, #456]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 80038c0:	f043 0301 	orr.w	r3, r3, #1
 80038c4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c8:	f7fd fe1e 	bl	8001508 <HAL_GetTick>
 80038cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038ce:	e008      	b.n	80038e2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80038d0:	f7fd fe1a 	bl	8001508 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	693b      	ldr	r3, [r7, #16]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e122      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80038e2:	4b69      	ldr	r3, [pc, #420]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 80038e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0ef      	beq.n	80038d0 <HAL_RCC_OscConfig+0x5cc>
 80038f0:	e01b      	b.n	800392a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80038f2:	4b65      	ldr	r3, [pc, #404]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 80038f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80038f8:	4a63      	ldr	r2, [pc, #396]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 80038fa:	f023 0301 	bic.w	r3, r3, #1
 80038fe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003902:	f7fd fe01 	bl	8001508 <HAL_GetTick>
 8003906:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003908:	e008      	b.n	800391c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800390a:	f7fd fdfd 	bl	8001508 <HAL_GetTick>
 800390e:	4602      	mov	r2, r0
 8003910:	693b      	ldr	r3, [r7, #16]
 8003912:	1ad3      	subs	r3, r2, r3
 8003914:	2b02      	cmp	r3, #2
 8003916:	d901      	bls.n	800391c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003918:	2303      	movs	r3, #3
 800391a:	e105      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800391c:	4b5a      	ldr	r3, [pc, #360]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 800391e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003922:	f003 0302 	and.w	r3, r3, #2
 8003926:	2b00      	cmp	r3, #0
 8003928:	d1ef      	bne.n	800390a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800392e:	2b00      	cmp	r3, #0
 8003930:	f000 80f9 	beq.w	8003b26 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003938:	2b02      	cmp	r3, #2
 800393a:	f040 80cf 	bne.w	8003adc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800393e:	4b52      	ldr	r3, [pc, #328]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003940:	68db      	ldr	r3, [r3, #12]
 8003942:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003944:	697b      	ldr	r3, [r7, #20]
 8003946:	f003 0203 	and.w	r2, r3, #3
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800394e:	429a      	cmp	r2, r3
 8003950:	d12c      	bne.n	80039ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003952:	697b      	ldr	r3, [r7, #20]
 8003954:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800395c:	3b01      	subs	r3, #1
 800395e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003960:	429a      	cmp	r2, r3
 8003962:	d123      	bne.n	80039ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003964:	697b      	ldr	r3, [r7, #20]
 8003966:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800396e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003970:	429a      	cmp	r2, r3
 8003972:	d11b      	bne.n	80039ac <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003974:	697b      	ldr	r3, [r7, #20]
 8003976:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800397e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003980:	429a      	cmp	r2, r3
 8003982:	d113      	bne.n	80039ac <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003984:	697b      	ldr	r3, [r7, #20]
 8003986:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800398e:	085b      	lsrs	r3, r3, #1
 8003990:	3b01      	subs	r3, #1
 8003992:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003994:	429a      	cmp	r2, r3
 8003996:	d109      	bne.n	80039ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003998:	697b      	ldr	r3, [r7, #20]
 800399a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039a2:	085b      	lsrs	r3, r3, #1
 80039a4:	3b01      	subs	r3, #1
 80039a6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039a8:	429a      	cmp	r2, r3
 80039aa:	d071      	beq.n	8003a90 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80039ac:	69bb      	ldr	r3, [r7, #24]
 80039ae:	2b0c      	cmp	r3, #12
 80039b0:	d068      	beq.n	8003a84 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80039b2:	4b35      	ldr	r3, [pc, #212]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80039ba:	2b00      	cmp	r3, #0
 80039bc:	d105      	bne.n	80039ca <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80039be:	4b32      	ldr	r3, [pc, #200]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039c6:	2b00      	cmp	r3, #0
 80039c8:	d001      	beq.n	80039ce <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e0ac      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80039ce:	4b2e      	ldr	r3, [pc, #184]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4a2d      	ldr	r2, [pc, #180]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 80039d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80039d8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80039da:	f7fd fd95 	bl	8001508 <HAL_GetTick>
 80039de:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039e0:	e008      	b.n	80039f4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039e2:	f7fd fd91 	bl	8001508 <HAL_GetTick>
 80039e6:	4602      	mov	r2, r0
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	1ad3      	subs	r3, r2, r3
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d901      	bls.n	80039f4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80039f0:	2303      	movs	r3, #3
 80039f2:	e099      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80039f4:	4b24      	ldr	r3, [pc, #144]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d1f0      	bne.n	80039e2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003a00:	4b21      	ldr	r3, [pc, #132]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003a02:	68da      	ldr	r2, [r3, #12]
 8003a04:	4b21      	ldr	r3, [pc, #132]	@ (8003a8c <HAL_RCC_OscConfig+0x788>)
 8003a06:	4013      	ands	r3, r2
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003a0c:	687a      	ldr	r2, [r7, #4]
 8003a0e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003a10:	3a01      	subs	r2, #1
 8003a12:	0112      	lsls	r2, r2, #4
 8003a14:	4311      	orrs	r1, r2
 8003a16:	687a      	ldr	r2, [r7, #4]
 8003a18:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003a1a:	0212      	lsls	r2, r2, #8
 8003a1c:	4311      	orrs	r1, r2
 8003a1e:	687a      	ldr	r2, [r7, #4]
 8003a20:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003a22:	0852      	lsrs	r2, r2, #1
 8003a24:	3a01      	subs	r2, #1
 8003a26:	0552      	lsls	r2, r2, #21
 8003a28:	4311      	orrs	r1, r2
 8003a2a:	687a      	ldr	r2, [r7, #4]
 8003a2c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003a2e:	0852      	lsrs	r2, r2, #1
 8003a30:	3a01      	subs	r2, #1
 8003a32:	0652      	lsls	r2, r2, #25
 8003a34:	4311      	orrs	r1, r2
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003a3a:	06d2      	lsls	r2, r2, #27
 8003a3c:	430a      	orrs	r2, r1
 8003a3e:	4912      	ldr	r1, [pc, #72]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003a40:	4313      	orrs	r3, r2
 8003a42:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003a44:	4b10      	ldr	r3, [pc, #64]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a0f      	ldr	r2, [pc, #60]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003a4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a4e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003a50:	4b0d      	ldr	r3, [pc, #52]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003a52:	68db      	ldr	r3, [r3, #12]
 8003a54:	4a0c      	ldr	r2, [pc, #48]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003a56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003a5a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003a5c:	f7fd fd54 	bl	8001508 <HAL_GetTick>
 8003a60:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a62:	e008      	b.n	8003a76 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a64:	f7fd fd50 	bl	8001508 <HAL_GetTick>
 8003a68:	4602      	mov	r2, r0
 8003a6a:	693b      	ldr	r3, [r7, #16]
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	2b02      	cmp	r3, #2
 8003a70:	d901      	bls.n	8003a76 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8003a72:	2303      	movs	r3, #3
 8003a74:	e058      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a76:	4b04      	ldr	r3, [pc, #16]	@ (8003a88 <HAL_RCC_OscConfig+0x784>)
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d0f0      	beq.n	8003a64 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003a82:	e050      	b.n	8003b26 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003a84:	2301      	movs	r3, #1
 8003a86:	e04f      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
 8003a88:	40021000 	.word	0x40021000
 8003a8c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003a90:	4b27      	ldr	r3, [pc, #156]	@ (8003b30 <HAL_RCC_OscConfig+0x82c>)
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d144      	bne.n	8003b26 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003a9c:	4b24      	ldr	r3, [pc, #144]	@ (8003b30 <HAL_RCC_OscConfig+0x82c>)
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	4a23      	ldr	r2, [pc, #140]	@ (8003b30 <HAL_RCC_OscConfig+0x82c>)
 8003aa2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003aa6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003aa8:	4b21      	ldr	r3, [pc, #132]	@ (8003b30 <HAL_RCC_OscConfig+0x82c>)
 8003aaa:	68db      	ldr	r3, [r3, #12]
 8003aac:	4a20      	ldr	r2, [pc, #128]	@ (8003b30 <HAL_RCC_OscConfig+0x82c>)
 8003aae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ab2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003ab4:	f7fd fd28 	bl	8001508 <HAL_GetTick>
 8003ab8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003aba:	e008      	b.n	8003ace <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003abc:	f7fd fd24 	bl	8001508 <HAL_GetTick>
 8003ac0:	4602      	mov	r2, r0
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e02c      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003ace:	4b18      	ldr	r3, [pc, #96]	@ (8003b30 <HAL_RCC_OscConfig+0x82c>)
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d0f0      	beq.n	8003abc <HAL_RCC_OscConfig+0x7b8>
 8003ada:	e024      	b.n	8003b26 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003adc:	69bb      	ldr	r3, [r7, #24]
 8003ade:	2b0c      	cmp	r3, #12
 8003ae0:	d01f      	beq.n	8003b22 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ae2:	4b13      	ldr	r3, [pc, #76]	@ (8003b30 <HAL_RCC_OscConfig+0x82c>)
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a12      	ldr	r2, [pc, #72]	@ (8003b30 <HAL_RCC_OscConfig+0x82c>)
 8003ae8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aee:	f7fd fd0b 	bl	8001508 <HAL_GetTick>
 8003af2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003af4:	e008      	b.n	8003b08 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003af6:	f7fd fd07 	bl	8001508 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d901      	bls.n	8003b08 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e00f      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003b08:	4b09      	ldr	r3, [pc, #36]	@ (8003b30 <HAL_RCC_OscConfig+0x82c>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d1f0      	bne.n	8003af6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003b14:	4b06      	ldr	r3, [pc, #24]	@ (8003b30 <HAL_RCC_OscConfig+0x82c>)
 8003b16:	68da      	ldr	r2, [r3, #12]
 8003b18:	4905      	ldr	r1, [pc, #20]	@ (8003b30 <HAL_RCC_OscConfig+0x82c>)
 8003b1a:	4b06      	ldr	r3, [pc, #24]	@ (8003b34 <HAL_RCC_OscConfig+0x830>)
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	60cb      	str	r3, [r1, #12]
 8003b20:	e001      	b.n	8003b26 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003b22:	2301      	movs	r3, #1
 8003b24:	e000      	b.n	8003b28 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8003b26:	2300      	movs	r3, #0
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	3720      	adds	r7, #32
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}
 8003b30:	40021000 	.word	0x40021000
 8003b34:	feeefffc 	.word	0xfeeefffc

08003b38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b38:	b580      	push	{r7, lr}
 8003b3a:	b086      	sub	sp, #24
 8003b3c:	af00      	add	r7, sp, #0
 8003b3e:	6078      	str	r0, [r7, #4]
 8003b40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8003b42:	2300      	movs	r3, #0
 8003b44:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	2b00      	cmp	r3, #0
 8003b4a:	d101      	bne.n	8003b50 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003b4c:	2301      	movs	r3, #1
 8003b4e:	e11d      	b.n	8003d8c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b50:	4b90      	ldr	r3, [pc, #576]	@ (8003d94 <HAL_RCC_ClockConfig+0x25c>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f003 030f 	and.w	r3, r3, #15
 8003b58:	683a      	ldr	r2, [r7, #0]
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d910      	bls.n	8003b80 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003b5e:	4b8d      	ldr	r3, [pc, #564]	@ (8003d94 <HAL_RCC_ClockConfig+0x25c>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f023 020f 	bic.w	r2, r3, #15
 8003b66:	498b      	ldr	r1, [pc, #556]	@ (8003d94 <HAL_RCC_ClockConfig+0x25c>)
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	4313      	orrs	r3, r2
 8003b6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003b6e:	4b89      	ldr	r3, [pc, #548]	@ (8003d94 <HAL_RCC_ClockConfig+0x25c>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f003 030f 	and.w	r3, r3, #15
 8003b76:	683a      	ldr	r2, [r7, #0]
 8003b78:	429a      	cmp	r2, r3
 8003b7a:	d001      	beq.n	8003b80 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e105      	b.n	8003d8c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0302 	and.w	r3, r3, #2
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d010      	beq.n	8003bae <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	689a      	ldr	r2, [r3, #8]
 8003b90:	4b81      	ldr	r3, [pc, #516]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003b98:	429a      	cmp	r2, r3
 8003b9a:	d908      	bls.n	8003bae <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003b9c:	4b7e      	ldr	r3, [pc, #504]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003b9e:	689b      	ldr	r3, [r3, #8]
 8003ba0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	497b      	ldr	r1, [pc, #492]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003baa:	4313      	orrs	r3, r2
 8003bac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d079      	beq.n	8003cae <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	685b      	ldr	r3, [r3, #4]
 8003bbe:	2b03      	cmp	r3, #3
 8003bc0:	d11e      	bne.n	8003c00 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003bc2:	4b75      	ldr	r3, [pc, #468]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d101      	bne.n	8003bd2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8003bce:	2301      	movs	r3, #1
 8003bd0:	e0dc      	b.n	8003d8c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003bd2:	f000 fa09 	bl	8003fe8 <RCC_GetSysClockFreqFromPLLSource>
 8003bd6:	4603      	mov	r3, r0
 8003bd8:	4a70      	ldr	r2, [pc, #448]	@ (8003d9c <HAL_RCC_ClockConfig+0x264>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d946      	bls.n	8003c6c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003bde:	4b6e      	ldr	r3, [pc, #440]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d140      	bne.n	8003c6c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003bea:	4b6b      	ldr	r3, [pc, #428]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003bf2:	4a69      	ldr	r2, [pc, #420]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003bf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003bf8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003bfa:	2380      	movs	r3, #128	@ 0x80
 8003bfc:	617b      	str	r3, [r7, #20]
 8003bfe:	e035      	b.n	8003c6c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	685b      	ldr	r3, [r3, #4]
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d107      	bne.n	8003c18 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003c08:	4b63      	ldr	r3, [pc, #396]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d115      	bne.n	8003c40 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003c14:	2301      	movs	r3, #1
 8003c16:	e0b9      	b.n	8003d8c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	685b      	ldr	r3, [r3, #4]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d107      	bne.n	8003c30 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003c20:	4b5d      	ldr	r3, [pc, #372]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	f003 0302 	and.w	r3, r3, #2
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d109      	bne.n	8003c40 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e0ad      	b.n	8003d8c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003c30:	4b59      	ldr	r3, [pc, #356]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d101      	bne.n	8003c40 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e0a5      	b.n	8003d8c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8003c40:	f000 f8b4 	bl	8003dac <HAL_RCC_GetSysClockFreq>
 8003c44:	4603      	mov	r3, r0
 8003c46:	4a55      	ldr	r2, [pc, #340]	@ (8003d9c <HAL_RCC_ClockConfig+0x264>)
 8003c48:	4293      	cmp	r3, r2
 8003c4a:	d90f      	bls.n	8003c6c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003c4c:	4b52      	ldr	r3, [pc, #328]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d109      	bne.n	8003c6c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003c58:	4b4f      	ldr	r3, [pc, #316]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003c5a:	689b      	ldr	r3, [r3, #8]
 8003c5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c60:	4a4d      	ldr	r2, [pc, #308]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003c62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003c66:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003c68:	2380      	movs	r3, #128	@ 0x80
 8003c6a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003c6c:	4b4a      	ldr	r3, [pc, #296]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f023 0203 	bic.w	r2, r3, #3
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	4947      	ldr	r1, [pc, #284]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003c7a:	4313      	orrs	r3, r2
 8003c7c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c7e:	f7fd fc43 	bl	8001508 <HAL_GetTick>
 8003c82:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c84:	e00a      	b.n	8003c9c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c86:	f7fd fc3f 	bl	8001508 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d901      	bls.n	8003c9c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	e077      	b.n	8003d8c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c9c:	4b3e      	ldr	r3, [pc, #248]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	f003 020c 	and.w	r2, r3, #12
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	685b      	ldr	r3, [r3, #4]
 8003ca8:	009b      	lsls	r3, r3, #2
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d1eb      	bne.n	8003c86 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	2b80      	cmp	r3, #128	@ 0x80
 8003cb2:	d105      	bne.n	8003cc0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003cb4:	4b38      	ldr	r3, [pc, #224]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003cb6:	689b      	ldr	r3, [r3, #8]
 8003cb8:	4a37      	ldr	r2, [pc, #220]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003cba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003cbe:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0302 	and.w	r3, r3, #2
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d010      	beq.n	8003cee <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	689a      	ldr	r2, [r3, #8]
 8003cd0:	4b31      	ldr	r3, [pc, #196]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d208      	bcs.n	8003cee <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003cdc:	4b2e      	ldr	r3, [pc, #184]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	492b      	ldr	r1, [pc, #172]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003cee:	4b29      	ldr	r3, [pc, #164]	@ (8003d94 <HAL_RCC_ClockConfig+0x25c>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 030f 	and.w	r3, r3, #15
 8003cf6:	683a      	ldr	r2, [r7, #0]
 8003cf8:	429a      	cmp	r2, r3
 8003cfa:	d210      	bcs.n	8003d1e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cfc:	4b25      	ldr	r3, [pc, #148]	@ (8003d94 <HAL_RCC_ClockConfig+0x25c>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f023 020f 	bic.w	r2, r3, #15
 8003d04:	4923      	ldr	r1, [pc, #140]	@ (8003d94 <HAL_RCC_ClockConfig+0x25c>)
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	4313      	orrs	r3, r2
 8003d0a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d0c:	4b21      	ldr	r3, [pc, #132]	@ (8003d94 <HAL_RCC_ClockConfig+0x25c>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 030f 	and.w	r3, r3, #15
 8003d14:	683a      	ldr	r2, [r7, #0]
 8003d16:	429a      	cmp	r2, r3
 8003d18:	d001      	beq.n	8003d1e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	e036      	b.n	8003d8c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	f003 0304 	and.w	r3, r3, #4
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d008      	beq.n	8003d3c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003d2a:	4b1b      	ldr	r3, [pc, #108]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003d2c:	689b      	ldr	r3, [r3, #8]
 8003d2e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	68db      	ldr	r3, [r3, #12]
 8003d36:	4918      	ldr	r1, [pc, #96]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0308 	and.w	r3, r3, #8
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d009      	beq.n	8003d5c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003d48:	4b13      	ldr	r3, [pc, #76]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003d4a:	689b      	ldr	r3, [r3, #8]
 8003d4c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	691b      	ldr	r3, [r3, #16]
 8003d54:	00db      	lsls	r3, r3, #3
 8003d56:	4910      	ldr	r1, [pc, #64]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003d5c:	f000 f826 	bl	8003dac <HAL_RCC_GetSysClockFreq>
 8003d60:	4602      	mov	r2, r0
 8003d62:	4b0d      	ldr	r3, [pc, #52]	@ (8003d98 <HAL_RCC_ClockConfig+0x260>)
 8003d64:	689b      	ldr	r3, [r3, #8]
 8003d66:	091b      	lsrs	r3, r3, #4
 8003d68:	f003 030f 	and.w	r3, r3, #15
 8003d6c:	490c      	ldr	r1, [pc, #48]	@ (8003da0 <HAL_RCC_ClockConfig+0x268>)
 8003d6e:	5ccb      	ldrb	r3, [r1, r3]
 8003d70:	f003 031f 	and.w	r3, r3, #31
 8003d74:	fa22 f303 	lsr.w	r3, r2, r3
 8003d78:	4a0a      	ldr	r2, [pc, #40]	@ (8003da4 <HAL_RCC_ClockConfig+0x26c>)
 8003d7a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8003da8 <HAL_RCC_ClockConfig+0x270>)
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	4618      	mov	r0, r3
 8003d82:	f7fd fb71 	bl	8001468 <HAL_InitTick>
 8003d86:	4603      	mov	r3, r0
 8003d88:	73fb      	strb	r3, [r7, #15]

  return status;
 8003d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d8c:	4618      	mov	r0, r3
 8003d8e:	3718      	adds	r7, #24
 8003d90:	46bd      	mov	sp, r7
 8003d92:	bd80      	pop	{r7, pc}
 8003d94:	40022000 	.word	0x40022000
 8003d98:	40021000 	.word	0x40021000
 8003d9c:	04c4b400 	.word	0x04c4b400
 8003da0:	08007338 	.word	0x08007338
 8003da4:	20040004 	.word	0x20040004
 8003da8:	20040008 	.word	0x20040008

08003dac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	b089      	sub	sp, #36	@ 0x24
 8003db0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003db2:	2300      	movs	r3, #0
 8003db4:	61fb      	str	r3, [r7, #28]
 8003db6:	2300      	movs	r3, #0
 8003db8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003dba:	4b3e      	ldr	r3, [pc, #248]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dbc:	689b      	ldr	r3, [r3, #8]
 8003dbe:	f003 030c 	and.w	r3, r3, #12
 8003dc2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003dc4:	4b3b      	ldr	r3, [pc, #236]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dc6:	68db      	ldr	r3, [r3, #12]
 8003dc8:	f003 0303 	and.w	r3, r3, #3
 8003dcc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d005      	beq.n	8003de0 <HAL_RCC_GetSysClockFreq+0x34>
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	2b0c      	cmp	r3, #12
 8003dd8:	d121      	bne.n	8003e1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2b01      	cmp	r3, #1
 8003dde:	d11e      	bne.n	8003e1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003de0:	4b34      	ldr	r3, [pc, #208]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0308 	and.w	r3, r3, #8
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d107      	bne.n	8003dfc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003dec:	4b31      	ldr	r3, [pc, #196]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003df2:	0a1b      	lsrs	r3, r3, #8
 8003df4:	f003 030f 	and.w	r3, r3, #15
 8003df8:	61fb      	str	r3, [r7, #28]
 8003dfa:	e005      	b.n	8003e08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003dfc:	4b2d      	ldr	r3, [pc, #180]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	091b      	lsrs	r3, r3, #4
 8003e02:	f003 030f 	and.w	r3, r3, #15
 8003e06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003e08:	4a2b      	ldr	r2, [pc, #172]	@ (8003eb8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003e0a:	69fb      	ldr	r3, [r7, #28]
 8003e0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e12:	693b      	ldr	r3, [r7, #16]
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d10d      	bne.n	8003e34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003e18:	69fb      	ldr	r3, [r7, #28]
 8003e1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e1c:	e00a      	b.n	8003e34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003e1e:	693b      	ldr	r3, [r7, #16]
 8003e20:	2b04      	cmp	r3, #4
 8003e22:	d102      	bne.n	8003e2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003e24:	4b25      	ldr	r3, [pc, #148]	@ (8003ebc <HAL_RCC_GetSysClockFreq+0x110>)
 8003e26:	61bb      	str	r3, [r7, #24]
 8003e28:	e004      	b.n	8003e34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003e2a:	693b      	ldr	r3, [r7, #16]
 8003e2c:	2b08      	cmp	r3, #8
 8003e2e:	d101      	bne.n	8003e34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003e30:	4b23      	ldr	r3, [pc, #140]	@ (8003ec0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003e32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	2b0c      	cmp	r3, #12
 8003e38:	d134      	bne.n	8003ea4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003e3a:	4b1e      	ldr	r3, [pc, #120]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	f003 0303 	and.w	r3, r3, #3
 8003e42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003e44:	68bb      	ldr	r3, [r7, #8]
 8003e46:	2b02      	cmp	r3, #2
 8003e48:	d003      	beq.n	8003e52 <HAL_RCC_GetSysClockFreq+0xa6>
 8003e4a:	68bb      	ldr	r3, [r7, #8]
 8003e4c:	2b03      	cmp	r3, #3
 8003e4e:	d003      	beq.n	8003e58 <HAL_RCC_GetSysClockFreq+0xac>
 8003e50:	e005      	b.n	8003e5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003e52:	4b1a      	ldr	r3, [pc, #104]	@ (8003ebc <HAL_RCC_GetSysClockFreq+0x110>)
 8003e54:	617b      	str	r3, [r7, #20]
      break;
 8003e56:	e005      	b.n	8003e64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003e58:	4b19      	ldr	r3, [pc, #100]	@ (8003ec0 <HAL_RCC_GetSysClockFreq+0x114>)
 8003e5a:	617b      	str	r3, [r7, #20]
      break;
 8003e5c:	e002      	b.n	8003e64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	617b      	str	r3, [r7, #20]
      break;
 8003e62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003e64:	4b13      	ldr	r3, [pc, #76]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e66:	68db      	ldr	r3, [r3, #12]
 8003e68:	091b      	lsrs	r3, r3, #4
 8003e6a:	f003 030f 	and.w	r3, r3, #15
 8003e6e:	3301      	adds	r3, #1
 8003e70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003e72:	4b10      	ldr	r3, [pc, #64]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	0a1b      	lsrs	r3, r3, #8
 8003e78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003e7c:	697a      	ldr	r2, [r7, #20]
 8003e7e:	fb03 f202 	mul.w	r2, r3, r2
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003e8a:	4b0a      	ldr	r3, [pc, #40]	@ (8003eb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8003e8c:	68db      	ldr	r3, [r3, #12]
 8003e8e:	0e5b      	lsrs	r3, r3, #25
 8003e90:	f003 0303 	and.w	r3, r3, #3
 8003e94:	3301      	adds	r3, #1
 8003e96:	005b      	lsls	r3, r3, #1
 8003e98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8003e9a:	697a      	ldr	r2, [r7, #20]
 8003e9c:	683b      	ldr	r3, [r7, #0]
 8003e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ea2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003ea4:	69bb      	ldr	r3, [r7, #24]
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3724      	adds	r7, #36	@ 0x24
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr
 8003eb2:	bf00      	nop
 8003eb4:	40021000 	.word	0x40021000
 8003eb8:	08007350 	.word	0x08007350
 8003ebc:	00f42400 	.word	0x00f42400
 8003ec0:	007a1200 	.word	0x007a1200

08003ec4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ec8:	4b03      	ldr	r3, [pc, #12]	@ (8003ed8 <HAL_RCC_GetHCLKFreq+0x14>)
 8003eca:	681b      	ldr	r3, [r3, #0]
}
 8003ecc:	4618      	mov	r0, r3
 8003ece:	46bd      	mov	sp, r7
 8003ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed4:	4770      	bx	lr
 8003ed6:	bf00      	nop
 8003ed8:	20040004 	.word	0x20040004

08003edc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003ee0:	f7ff fff0 	bl	8003ec4 <HAL_RCC_GetHCLKFreq>
 8003ee4:	4602      	mov	r2, r0
 8003ee6:	4b06      	ldr	r3, [pc, #24]	@ (8003f00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003ee8:	689b      	ldr	r3, [r3, #8]
 8003eea:	0a1b      	lsrs	r3, r3, #8
 8003eec:	f003 0307 	and.w	r3, r3, #7
 8003ef0:	4904      	ldr	r1, [pc, #16]	@ (8003f04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003ef2:	5ccb      	ldrb	r3, [r1, r3]
 8003ef4:	f003 031f 	and.w	r3, r3, #31
 8003ef8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	40021000 	.word	0x40021000
 8003f04:	08007348 	.word	0x08007348

08003f08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003f0c:	f7ff ffda 	bl	8003ec4 <HAL_RCC_GetHCLKFreq>
 8003f10:	4602      	mov	r2, r0
 8003f12:	4b06      	ldr	r3, [pc, #24]	@ (8003f2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003f14:	689b      	ldr	r3, [r3, #8]
 8003f16:	0adb      	lsrs	r3, r3, #11
 8003f18:	f003 0307 	and.w	r3, r3, #7
 8003f1c:	4904      	ldr	r1, [pc, #16]	@ (8003f30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003f1e:	5ccb      	ldrb	r3, [r1, r3]
 8003f20:	f003 031f 	and.w	r3, r3, #31
 8003f24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	bd80      	pop	{r7, pc}
 8003f2c:	40021000 	.word	0x40021000
 8003f30:	08007348 	.word	0x08007348

08003f34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003f34:	b580      	push	{r7, lr}
 8003f36:	b086      	sub	sp, #24
 8003f38:	af00      	add	r7, sp, #0
 8003f3a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003f40:	4b27      	ldr	r3, [pc, #156]	@ (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d003      	beq.n	8003f54 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003f4c:	f7ff f906 	bl	800315c <HAL_PWREx_GetVoltageRange>
 8003f50:	6178      	str	r0, [r7, #20]
 8003f52:	e014      	b.n	8003f7e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003f54:	4b22      	ldr	r3, [pc, #136]	@ (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f58:	4a21      	ldr	r2, [pc, #132]	@ (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003f60:	4b1f      	ldr	r3, [pc, #124]	@ (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f68:	60fb      	str	r3, [r7, #12]
 8003f6a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003f6c:	f7ff f8f6 	bl	800315c <HAL_PWREx_GetVoltageRange>
 8003f70:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003f72:	4b1b      	ldr	r3, [pc, #108]	@ (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f76:	4a1a      	ldr	r2, [pc, #104]	@ (8003fe0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003f78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f7c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003f84:	d10b      	bne.n	8003f9e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	2b80      	cmp	r3, #128	@ 0x80
 8003f8a:	d913      	bls.n	8003fb4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2ba0      	cmp	r3, #160	@ 0xa0
 8003f90:	d902      	bls.n	8003f98 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003f92:	2302      	movs	r3, #2
 8003f94:	613b      	str	r3, [r7, #16]
 8003f96:	e00d      	b.n	8003fb4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003f98:	2301      	movs	r3, #1
 8003f9a:	613b      	str	r3, [r7, #16]
 8003f9c:	e00a      	b.n	8003fb4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	2b7f      	cmp	r3, #127	@ 0x7f
 8003fa2:	d902      	bls.n	8003faa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8003fa4:	2302      	movs	r3, #2
 8003fa6:	613b      	str	r3, [r7, #16]
 8003fa8:	e004      	b.n	8003fb4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	2b70      	cmp	r3, #112	@ 0x70
 8003fae:	d101      	bne.n	8003fb4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003fb0:	2301      	movs	r3, #1
 8003fb2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003fb4:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f023 020f 	bic.w	r2, r3, #15
 8003fbc:	4909      	ldr	r1, [pc, #36]	@ (8003fe4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	4313      	orrs	r3, r2
 8003fc2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003fc4:	4b07      	ldr	r3, [pc, #28]	@ (8003fe4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f003 030f 	and.w	r3, r3, #15
 8003fcc:	693a      	ldr	r2, [r7, #16]
 8003fce:	429a      	cmp	r2, r3
 8003fd0:	d001      	beq.n	8003fd6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e000      	b.n	8003fd8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3718      	adds	r7, #24
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	40021000 	.word	0x40021000
 8003fe4:	40022000 	.word	0x40022000

08003fe8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b087      	sub	sp, #28
 8003fec:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fee:	4b2d      	ldr	r3, [pc, #180]	@ (80040a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	f003 0303 	and.w	r3, r3, #3
 8003ff6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	2b03      	cmp	r3, #3
 8003ffc:	d00b      	beq.n	8004016 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	2b03      	cmp	r3, #3
 8004002:	d825      	bhi.n	8004050 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004004:	68fb      	ldr	r3, [r7, #12]
 8004006:	2b01      	cmp	r3, #1
 8004008:	d008      	beq.n	800401c <RCC_GetSysClockFreqFromPLLSource+0x34>
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2b02      	cmp	r3, #2
 800400e:	d11f      	bne.n	8004050 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004010:	4b25      	ldr	r3, [pc, #148]	@ (80040a8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004012:	613b      	str	r3, [r7, #16]
    break;
 8004014:	e01f      	b.n	8004056 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004016:	4b25      	ldr	r3, [pc, #148]	@ (80040ac <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004018:	613b      	str	r3, [r7, #16]
    break;
 800401a:	e01c      	b.n	8004056 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800401c:	4b21      	ldr	r3, [pc, #132]	@ (80040a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f003 0308 	and.w	r3, r3, #8
 8004024:	2b00      	cmp	r3, #0
 8004026:	d107      	bne.n	8004038 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004028:	4b1e      	ldr	r3, [pc, #120]	@ (80040a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800402a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800402e:	0a1b      	lsrs	r3, r3, #8
 8004030:	f003 030f 	and.w	r3, r3, #15
 8004034:	617b      	str	r3, [r7, #20]
 8004036:	e005      	b.n	8004044 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004038:	4b1a      	ldr	r3, [pc, #104]	@ (80040a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	091b      	lsrs	r3, r3, #4
 800403e:	f003 030f 	and.w	r3, r3, #15
 8004042:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004044:	4a1a      	ldr	r2, [pc, #104]	@ (80040b0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004046:	697b      	ldr	r3, [r7, #20]
 8004048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800404c:	613b      	str	r3, [r7, #16]
    break;
 800404e:	e002      	b.n	8004056 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004050:	2300      	movs	r3, #0
 8004052:	613b      	str	r3, [r7, #16]
    break;
 8004054:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004056:	4b13      	ldr	r3, [pc, #76]	@ (80040a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	091b      	lsrs	r3, r3, #4
 800405c:	f003 030f 	and.w	r3, r3, #15
 8004060:	3301      	adds	r3, #1
 8004062:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004064:	4b0f      	ldr	r3, [pc, #60]	@ (80040a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004066:	68db      	ldr	r3, [r3, #12]
 8004068:	0a1b      	lsrs	r3, r3, #8
 800406a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800406e:	693a      	ldr	r2, [r7, #16]
 8004070:	fb03 f202 	mul.w	r2, r3, r2
 8004074:	68bb      	ldr	r3, [r7, #8]
 8004076:	fbb2 f3f3 	udiv	r3, r2, r3
 800407a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800407c:	4b09      	ldr	r3, [pc, #36]	@ (80040a4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800407e:	68db      	ldr	r3, [r3, #12]
 8004080:	0e5b      	lsrs	r3, r3, #25
 8004082:	f003 0303 	and.w	r3, r3, #3
 8004086:	3301      	adds	r3, #1
 8004088:	005b      	lsls	r3, r3, #1
 800408a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 800408c:	693a      	ldr	r2, [r7, #16]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	fbb2 f3f3 	udiv	r3, r2, r3
 8004094:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004096:	683b      	ldr	r3, [r7, #0]
}
 8004098:	4618      	mov	r0, r3
 800409a:	371c      	adds	r7, #28
 800409c:	46bd      	mov	sp, r7
 800409e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a2:	4770      	bx	lr
 80040a4:	40021000 	.word	0x40021000
 80040a8:	00f42400 	.word	0x00f42400
 80040ac:	007a1200 	.word	0x007a1200
 80040b0:	08007350 	.word	0x08007350

080040b4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b086      	sub	sp, #24
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80040bc:	2300      	movs	r3, #0
 80040be:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80040c0:	2300      	movs	r3, #0
 80040c2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d040      	beq.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80040d4:	2b80      	cmp	r3, #128	@ 0x80
 80040d6:	d02a      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80040d8:	2b80      	cmp	r3, #128	@ 0x80
 80040da:	d825      	bhi.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80040dc:	2b60      	cmp	r3, #96	@ 0x60
 80040de:	d026      	beq.n	800412e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80040e0:	2b60      	cmp	r3, #96	@ 0x60
 80040e2:	d821      	bhi.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80040e4:	2b40      	cmp	r3, #64	@ 0x40
 80040e6:	d006      	beq.n	80040f6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 80040e8:	2b40      	cmp	r3, #64	@ 0x40
 80040ea:	d81d      	bhi.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x74>
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d009      	beq.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x50>
 80040f0:	2b20      	cmp	r3, #32
 80040f2:	d010      	beq.n	8004116 <HAL_RCCEx_PeriphCLKConfig+0x62>
 80040f4:	e018      	b.n	8004128 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80040f6:	4b89      	ldr	r3, [pc, #548]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040f8:	68db      	ldr	r3, [r3, #12]
 80040fa:	4a88      	ldr	r2, [pc, #544]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80040fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004100:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004102:	e015      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	3304      	adds	r3, #4
 8004108:	2100      	movs	r1, #0
 800410a:	4618      	mov	r0, r3
 800410c:	f000 fb02 	bl	8004714 <RCCEx_PLLSAI1_Config>
 8004110:	4603      	mov	r3, r0
 8004112:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004114:	e00c      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	3320      	adds	r3, #32
 800411a:	2100      	movs	r1, #0
 800411c:	4618      	mov	r0, r3
 800411e:	f000 fbed 	bl	80048fc <RCCEx_PLLSAI2_Config>
 8004122:	4603      	mov	r3, r0
 8004124:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004126:	e003      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004128:	2301      	movs	r3, #1
 800412a:	74fb      	strb	r3, [r7, #19]
      break;
 800412c:	e000      	b.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800412e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004130:	7cfb      	ldrb	r3, [r7, #19]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d10b      	bne.n	800414e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004136:	4b79      	ldr	r3, [pc, #484]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004138:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800413c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004144:	4975      	ldr	r1, [pc, #468]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004146:	4313      	orrs	r3, r2
 8004148:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 800414c:	e001      	b.n	8004152 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800414e:	7cfb      	ldrb	r3, [r7, #19]
 8004150:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800415a:	2b00      	cmp	r3, #0
 800415c:	d047      	beq.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004162:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004166:	d030      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004168:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800416c:	d82a      	bhi.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800416e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004172:	d02a      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004174:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004178:	d824      	bhi.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 800417a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800417e:	d008      	beq.n	8004192 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004180:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004184:	d81e      	bhi.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004186:	2b00      	cmp	r3, #0
 8004188:	d00a      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 800418a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800418e:	d010      	beq.n	80041b2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004190:	e018      	b.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004192:	4b62      	ldr	r3, [pc, #392]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004194:	68db      	ldr	r3, [r3, #12]
 8004196:	4a61      	ldr	r2, [pc, #388]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004198:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800419c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800419e:	e015      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	3304      	adds	r3, #4
 80041a4:	2100      	movs	r1, #0
 80041a6:	4618      	mov	r0, r3
 80041a8:	f000 fab4 	bl	8004714 <RCCEx_PLLSAI1_Config>
 80041ac:	4603      	mov	r3, r0
 80041ae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80041b0:	e00c      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	3320      	adds	r3, #32
 80041b6:	2100      	movs	r1, #0
 80041b8:	4618      	mov	r0, r3
 80041ba:	f000 fb9f 	bl	80048fc <RCCEx_PLLSAI2_Config>
 80041be:	4603      	mov	r3, r0
 80041c0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80041c2:	e003      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	74fb      	strb	r3, [r7, #19]
      break;
 80041c8:	e000      	b.n	80041cc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 80041ca:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041cc:	7cfb      	ldrb	r3, [r7, #19]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d10b      	bne.n	80041ea <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80041d2:	4b52      	ldr	r3, [pc, #328]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041d4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80041d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80041e0:	494e      	ldr	r1, [pc, #312]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80041e2:	4313      	orrs	r3, r2
 80041e4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 80041e8:	e001      	b.n	80041ee <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041ea:	7cfb      	ldrb	r3, [r7, #19]
 80041ec:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	f000 809f 	beq.w	800433a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041fc:	2300      	movs	r3, #0
 80041fe:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004200:	4b46      	ldr	r3, [pc, #280]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004202:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004204:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004208:	2b00      	cmp	r3, #0
 800420a:	d101      	bne.n	8004210 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800420c:	2301      	movs	r3, #1
 800420e:	e000      	b.n	8004212 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004210:	2300      	movs	r3, #0
 8004212:	2b00      	cmp	r3, #0
 8004214:	d00d      	beq.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004216:	4b41      	ldr	r3, [pc, #260]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004218:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800421a:	4a40      	ldr	r2, [pc, #256]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800421c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004220:	6593      	str	r3, [r2, #88]	@ 0x58
 8004222:	4b3e      	ldr	r3, [pc, #248]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004226:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800422a:	60bb      	str	r3, [r7, #8]
 800422c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800422e:	2301      	movs	r3, #1
 8004230:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004232:	4b3b      	ldr	r3, [pc, #236]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	4a3a      	ldr	r2, [pc, #232]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004238:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800423c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800423e:	f7fd f963 	bl	8001508 <HAL_GetTick>
 8004242:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004244:	e009      	b.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004246:	f7fd f95f 	bl	8001508 <HAL_GetTick>
 800424a:	4602      	mov	r2, r0
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	1ad3      	subs	r3, r2, r3
 8004250:	2b02      	cmp	r3, #2
 8004252:	d902      	bls.n	800425a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004254:	2303      	movs	r3, #3
 8004256:	74fb      	strb	r3, [r7, #19]
        break;
 8004258:	e005      	b.n	8004266 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800425a:	4b31      	ldr	r3, [pc, #196]	@ (8004320 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004262:	2b00      	cmp	r3, #0
 8004264:	d0ef      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004266:	7cfb      	ldrb	r3, [r7, #19]
 8004268:	2b00      	cmp	r3, #0
 800426a:	d15b      	bne.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800426c:	4b2b      	ldr	r3, [pc, #172]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800426e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004272:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004276:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004278:	697b      	ldr	r3, [r7, #20]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d01f      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004284:	697a      	ldr	r2, [r7, #20]
 8004286:	429a      	cmp	r2, r3
 8004288:	d019      	beq.n	80042be <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800428a:	4b24      	ldr	r3, [pc, #144]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800428c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004290:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004294:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004296:	4b21      	ldr	r3, [pc, #132]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004298:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800429c:	4a1f      	ldr	r2, [pc, #124]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800429e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80042a6:	4b1d      	ldr	r3, [pc, #116]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ac:	4a1b      	ldr	r2, [pc, #108]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80042b6:	4a19      	ldr	r2, [pc, #100]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	f003 0301 	and.w	r3, r3, #1
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d016      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042c8:	f7fd f91e 	bl	8001508 <HAL_GetTick>
 80042cc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042ce:	e00b      	b.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042d0:	f7fd f91a 	bl	8001508 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	68fb      	ldr	r3, [r7, #12]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042de:	4293      	cmp	r3, r2
 80042e0:	d902      	bls.n	80042e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80042e2:	2303      	movs	r3, #3
 80042e4:	74fb      	strb	r3, [r7, #19]
            break;
 80042e6:	e006      	b.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042e8:	4b0c      	ldr	r3, [pc, #48]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ee:	f003 0302 	and.w	r3, r3, #2
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d0ec      	beq.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80042f6:	7cfb      	ldrb	r3, [r7, #19]
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d10c      	bne.n	8004316 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80042fc:	4b07      	ldr	r3, [pc, #28]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80042fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004302:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800430c:	4903      	ldr	r1, [pc, #12]	@ (800431c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800430e:	4313      	orrs	r3, r2
 8004310:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004314:	e008      	b.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004316:	7cfb      	ldrb	r3, [r7, #19]
 8004318:	74bb      	strb	r3, [r7, #18]
 800431a:	e005      	b.n	8004328 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800431c:	40021000 	.word	0x40021000
 8004320:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004324:	7cfb      	ldrb	r3, [r7, #19]
 8004326:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004328:	7c7b      	ldrb	r3, [r7, #17]
 800432a:	2b01      	cmp	r3, #1
 800432c:	d105      	bne.n	800433a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800432e:	4ba0      	ldr	r3, [pc, #640]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004330:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004332:	4a9f      	ldr	r2, [pc, #636]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004334:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004338:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0301 	and.w	r3, r3, #1
 8004342:	2b00      	cmp	r3, #0
 8004344:	d00a      	beq.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004346:	4b9a      	ldr	r3, [pc, #616]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004348:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800434c:	f023 0203 	bic.w	r2, r3, #3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004354:	4996      	ldr	r1, [pc, #600]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004356:	4313      	orrs	r3, r2
 8004358:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f003 0302 	and.w	r3, r3, #2
 8004364:	2b00      	cmp	r3, #0
 8004366:	d00a      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004368:	4b91      	ldr	r3, [pc, #580]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800436a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800436e:	f023 020c 	bic.w	r2, r3, #12
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004376:	498e      	ldr	r1, [pc, #568]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004378:	4313      	orrs	r3, r2
 800437a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0304 	and.w	r3, r3, #4
 8004386:	2b00      	cmp	r3, #0
 8004388:	d00a      	beq.n	80043a0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800438a:	4b89      	ldr	r3, [pc, #548]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800438c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004390:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004398:	4985      	ldr	r1, [pc, #532]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800439a:	4313      	orrs	r3, r2
 800439c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	f003 0308 	and.w	r3, r3, #8
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d00a      	beq.n	80043c2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80043ac:	4b80      	ldr	r3, [pc, #512]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80043ba:	497d      	ldr	r1, [pc, #500]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043bc:	4313      	orrs	r3, r2
 80043be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f003 0310 	and.w	r3, r3, #16
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d00a      	beq.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80043ce:	4b78      	ldr	r3, [pc, #480]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043dc:	4974      	ldr	r1, [pc, #464]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043de:	4313      	orrs	r3, r2
 80043e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f003 0320 	and.w	r3, r3, #32
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d00a      	beq.n	8004406 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80043f0:	4b6f      	ldr	r3, [pc, #444]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80043f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043fe:	496c      	ldr	r1, [pc, #432]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004400:	4313      	orrs	r3, r2
 8004402:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800440e:	2b00      	cmp	r3, #0
 8004410:	d00a      	beq.n	8004428 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004412:	4b67      	ldr	r3, [pc, #412]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004414:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004418:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004420:	4963      	ldr	r1, [pc, #396]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004422:	4313      	orrs	r3, r2
 8004424:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004430:	2b00      	cmp	r3, #0
 8004432:	d00a      	beq.n	800444a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004434:	4b5e      	ldr	r3, [pc, #376]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800443a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004442:	495b      	ldr	r1, [pc, #364]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004444:	4313      	orrs	r3, r2
 8004446:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004452:	2b00      	cmp	r3, #0
 8004454:	d00a      	beq.n	800446c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004456:	4b56      	ldr	r3, [pc, #344]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004458:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800445c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004464:	4952      	ldr	r1, [pc, #328]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004466:	4313      	orrs	r3, r2
 8004468:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004474:	2b00      	cmp	r3, #0
 8004476:	d00a      	beq.n	800448e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004478:	4b4d      	ldr	r3, [pc, #308]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800447a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800447e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004486:	494a      	ldr	r1, [pc, #296]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004488:	4313      	orrs	r3, r2
 800448a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00a      	beq.n	80044b0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800449a:	4b45      	ldr	r3, [pc, #276]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800449c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044a8:	4941      	ldr	r1, [pc, #260]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044aa:	4313      	orrs	r3, r2
 80044ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d00a      	beq.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80044bc:	4b3c      	ldr	r3, [pc, #240]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80044c2:	f023 0203 	bic.w	r2, r3, #3
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044ca:	4939      	ldr	r1, [pc, #228]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d028      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80044de:	4b34      	ldr	r3, [pc, #208]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044e4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044ec:	4930      	ldr	r1, [pc, #192]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80044ee:	4313      	orrs	r3, r2
 80044f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044fc:	d106      	bne.n	800450c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044fe:	4b2c      	ldr	r3, [pc, #176]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004500:	68db      	ldr	r3, [r3, #12]
 8004502:	4a2b      	ldr	r2, [pc, #172]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004508:	60d3      	str	r3, [r2, #12]
 800450a:	e011      	b.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004510:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004514:	d10c      	bne.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	3304      	adds	r3, #4
 800451a:	2101      	movs	r1, #1
 800451c:	4618      	mov	r0, r3
 800451e:	f000 f8f9 	bl	8004714 <RCCEx_PLLSAI1_Config>
 8004522:	4603      	mov	r3, r0
 8004524:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004526:	7cfb      	ldrb	r3, [r7, #19]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d001      	beq.n	8004530 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800452c:	7cfb      	ldrb	r3, [r7, #19]
 800452e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004538:	2b00      	cmp	r3, #0
 800453a:	d04d      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004540:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004544:	d108      	bne.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004546:	4b1a      	ldr	r3, [pc, #104]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004548:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800454c:	4a18      	ldr	r2, [pc, #96]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800454e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004552:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004556:	e012      	b.n	800457e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004558:	4b15      	ldr	r3, [pc, #84]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800455a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800455e:	4a14      	ldr	r2, [pc, #80]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004560:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004564:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8004568:	4b11      	ldr	r3, [pc, #68]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800456a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800456e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004576:	490e      	ldr	r1, [pc, #56]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004578:	4313      	orrs	r3, r2
 800457a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004582:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004586:	d106      	bne.n	8004596 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004588:	4b09      	ldr	r3, [pc, #36]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800458a:	68db      	ldr	r3, [r3, #12]
 800458c:	4a08      	ldr	r2, [pc, #32]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800458e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004592:	60d3      	str	r3, [r2, #12]
 8004594:	e020      	b.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800459a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800459e:	d109      	bne.n	80045b4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80045a0:	4b03      	ldr	r3, [pc, #12]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	4a02      	ldr	r2, [pc, #8]	@ (80045b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80045a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80045aa:	60d3      	str	r3, [r2, #12]
 80045ac:	e014      	b.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80045ae:	bf00      	nop
 80045b0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80045b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045bc:	d10c      	bne.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	3304      	adds	r3, #4
 80045c2:	2101      	movs	r1, #1
 80045c4:	4618      	mov	r0, r3
 80045c6:	f000 f8a5 	bl	8004714 <RCCEx_PLLSAI1_Config>
 80045ca:	4603      	mov	r3, r0
 80045cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80045ce:	7cfb      	ldrb	r3, [r7, #19]
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d001      	beq.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80045d4:	7cfb      	ldrb	r3, [r7, #19]
 80045d6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d028      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80045e4:	4b4a      	ldr	r3, [pc, #296]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80045ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045f2:	4947      	ldr	r1, [pc, #284]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80045f4:	4313      	orrs	r3, r2
 80045f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004602:	d106      	bne.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004604:	4b42      	ldr	r3, [pc, #264]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004606:	68db      	ldr	r3, [r3, #12]
 8004608:	4a41      	ldr	r2, [pc, #260]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800460a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800460e:	60d3      	str	r3, [r2, #12]
 8004610:	e011      	b.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004616:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800461a:	d10c      	bne.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	3304      	adds	r3, #4
 8004620:	2101      	movs	r1, #1
 8004622:	4618      	mov	r0, r3
 8004624:	f000 f876 	bl	8004714 <RCCEx_PLLSAI1_Config>
 8004628:	4603      	mov	r3, r0
 800462a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800462c:	7cfb      	ldrb	r3, [r7, #19]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d001      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8004632:	7cfb      	ldrb	r3, [r7, #19]
 8004634:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800463e:	2b00      	cmp	r3, #0
 8004640:	d01e      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004642:	4b33      	ldr	r3, [pc, #204]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004644:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004648:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004652:	492f      	ldr	r1, [pc, #188]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8004654:	4313      	orrs	r3, r2
 8004656:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004660:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004664:	d10c      	bne.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	3304      	adds	r3, #4
 800466a:	2102      	movs	r1, #2
 800466c:	4618      	mov	r0, r3
 800466e:	f000 f851 	bl	8004714 <RCCEx_PLLSAI1_Config>
 8004672:	4603      	mov	r3, r0
 8004674:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004676:	7cfb      	ldrb	r3, [r7, #19]
 8004678:	2b00      	cmp	r3, #0
 800467a:	d001      	beq.n	8004680 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800467c:	7cfb      	ldrb	r3, [r7, #19]
 800467e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d00b      	beq.n	80046a4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800468c:	4b20      	ldr	r3, [pc, #128]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800468e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8004692:	f023 0204 	bic.w	r2, r3, #4
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800469c:	491c      	ldr	r1, [pc, #112]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800469e:	4313      	orrs	r3, r2
 80046a0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d00b      	beq.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80046b0:	4b17      	ldr	r3, [pc, #92]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046b6:	f023 0218 	bic.w	r2, r3, #24
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046c0:	4913      	ldr	r1, [pc, #76]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046c2:	4313      	orrs	r3, r2
 80046c4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80046d0:	2b00      	cmp	r3, #0
 80046d2:	d017      	beq.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80046d4:	4b0e      	ldr	r3, [pc, #56]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046e4:	490a      	ldr	r1, [pc, #40]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80046f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046f6:	d105      	bne.n	8004704 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80046f8:	4b05      	ldr	r3, [pc, #20]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046fa:	68db      	ldr	r3, [r3, #12]
 80046fc:	4a04      	ldr	r2, [pc, #16]	@ (8004710 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80046fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004702:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004704:	7cbb      	ldrb	r3, [r7, #18]
}
 8004706:	4618      	mov	r0, r3
 8004708:	3718      	adds	r7, #24
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}
 800470e:	bf00      	nop
 8004710:	40021000 	.word	0x40021000

08004714 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	b084      	sub	sp, #16
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
 800471c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800471e:	2300      	movs	r3, #0
 8004720:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004722:	4b72      	ldr	r3, [pc, #456]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004724:	68db      	ldr	r3, [r3, #12]
 8004726:	f003 0303 	and.w	r3, r3, #3
 800472a:	2b00      	cmp	r3, #0
 800472c:	d00e      	beq.n	800474c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800472e:	4b6f      	ldr	r3, [pc, #444]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004730:	68db      	ldr	r3, [r3, #12]
 8004732:	f003 0203 	and.w	r2, r3, #3
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	429a      	cmp	r2, r3
 800473c:	d103      	bne.n	8004746 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	681b      	ldr	r3, [r3, #0]
       ||
 8004742:	2b00      	cmp	r3, #0
 8004744:	d142      	bne.n	80047cc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8004746:	2301      	movs	r3, #1
 8004748:	73fb      	strb	r3, [r7, #15]
 800474a:	e03f      	b.n	80047cc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	2b03      	cmp	r3, #3
 8004752:	d018      	beq.n	8004786 <RCCEx_PLLSAI1_Config+0x72>
 8004754:	2b03      	cmp	r3, #3
 8004756:	d825      	bhi.n	80047a4 <RCCEx_PLLSAI1_Config+0x90>
 8004758:	2b01      	cmp	r3, #1
 800475a:	d002      	beq.n	8004762 <RCCEx_PLLSAI1_Config+0x4e>
 800475c:	2b02      	cmp	r3, #2
 800475e:	d009      	beq.n	8004774 <RCCEx_PLLSAI1_Config+0x60>
 8004760:	e020      	b.n	80047a4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004762:	4b62      	ldr	r3, [pc, #392]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	f003 0302 	and.w	r3, r3, #2
 800476a:	2b00      	cmp	r3, #0
 800476c:	d11d      	bne.n	80047aa <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800476e:	2301      	movs	r3, #1
 8004770:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004772:	e01a      	b.n	80047aa <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004774:	4b5d      	ldr	r3, [pc, #372]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800477c:	2b00      	cmp	r3, #0
 800477e:	d116      	bne.n	80047ae <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8004780:	2301      	movs	r3, #1
 8004782:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004784:	e013      	b.n	80047ae <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004786:	4b59      	ldr	r3, [pc, #356]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800478e:	2b00      	cmp	r3, #0
 8004790:	d10f      	bne.n	80047b2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004792:	4b56      	ldr	r3, [pc, #344]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800479a:	2b00      	cmp	r3, #0
 800479c:	d109      	bne.n	80047b2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800479e:	2301      	movs	r3, #1
 80047a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80047a2:	e006      	b.n	80047b2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	73fb      	strb	r3, [r7, #15]
      break;
 80047a8:	e004      	b.n	80047b4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80047aa:	bf00      	nop
 80047ac:	e002      	b.n	80047b4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80047ae:	bf00      	nop
 80047b0:	e000      	b.n	80047b4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80047b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80047b4:	7bfb      	ldrb	r3, [r7, #15]
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d108      	bne.n	80047cc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80047ba:	4b4c      	ldr	r3, [pc, #304]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80047bc:	68db      	ldr	r3, [r3, #12]
 80047be:	f023 0203 	bic.w	r2, r3, #3
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4949      	ldr	r1, [pc, #292]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80047cc:	7bfb      	ldrb	r3, [r7, #15]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	f040 8086 	bne.w	80048e0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80047d4:	4b45      	ldr	r3, [pc, #276]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a44      	ldr	r2, [pc, #272]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80047da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80047de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047e0:	f7fc fe92 	bl	8001508 <HAL_GetTick>
 80047e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80047e6:	e009      	b.n	80047fc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80047e8:	f7fc fe8e 	bl	8001508 <HAL_GetTick>
 80047ec:	4602      	mov	r2, r0
 80047ee:	68bb      	ldr	r3, [r7, #8]
 80047f0:	1ad3      	subs	r3, r2, r3
 80047f2:	2b02      	cmp	r3, #2
 80047f4:	d902      	bls.n	80047fc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80047f6:	2303      	movs	r3, #3
 80047f8:	73fb      	strb	r3, [r7, #15]
        break;
 80047fa:	e005      	b.n	8004808 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80047fc:	4b3b      	ldr	r3, [pc, #236]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004804:	2b00      	cmp	r3, #0
 8004806:	d1ef      	bne.n	80047e8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8004808:	7bfb      	ldrb	r3, [r7, #15]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d168      	bne.n	80048e0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d113      	bne.n	800483c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004814:	4b35      	ldr	r3, [pc, #212]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004816:	691a      	ldr	r2, [r3, #16]
 8004818:	4b35      	ldr	r3, [pc, #212]	@ (80048f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800481a:	4013      	ands	r3, r2
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	6892      	ldr	r2, [r2, #8]
 8004820:	0211      	lsls	r1, r2, #8
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	68d2      	ldr	r2, [r2, #12]
 8004826:	06d2      	lsls	r2, r2, #27
 8004828:	4311      	orrs	r1, r2
 800482a:	687a      	ldr	r2, [r7, #4]
 800482c:	6852      	ldr	r2, [r2, #4]
 800482e:	3a01      	subs	r2, #1
 8004830:	0112      	lsls	r2, r2, #4
 8004832:	430a      	orrs	r2, r1
 8004834:	492d      	ldr	r1, [pc, #180]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004836:	4313      	orrs	r3, r2
 8004838:	610b      	str	r3, [r1, #16]
 800483a:	e02d      	b.n	8004898 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	2b01      	cmp	r3, #1
 8004840:	d115      	bne.n	800486e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004842:	4b2a      	ldr	r3, [pc, #168]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004844:	691a      	ldr	r2, [r3, #16]
 8004846:	4b2b      	ldr	r3, [pc, #172]	@ (80048f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004848:	4013      	ands	r3, r2
 800484a:	687a      	ldr	r2, [r7, #4]
 800484c:	6892      	ldr	r2, [r2, #8]
 800484e:	0211      	lsls	r1, r2, #8
 8004850:	687a      	ldr	r2, [r7, #4]
 8004852:	6912      	ldr	r2, [r2, #16]
 8004854:	0852      	lsrs	r2, r2, #1
 8004856:	3a01      	subs	r2, #1
 8004858:	0552      	lsls	r2, r2, #21
 800485a:	4311      	orrs	r1, r2
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	6852      	ldr	r2, [r2, #4]
 8004860:	3a01      	subs	r2, #1
 8004862:	0112      	lsls	r2, r2, #4
 8004864:	430a      	orrs	r2, r1
 8004866:	4921      	ldr	r1, [pc, #132]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004868:	4313      	orrs	r3, r2
 800486a:	610b      	str	r3, [r1, #16]
 800486c:	e014      	b.n	8004898 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800486e:	4b1f      	ldr	r3, [pc, #124]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004870:	691a      	ldr	r2, [r3, #16]
 8004872:	4b21      	ldr	r3, [pc, #132]	@ (80048f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004874:	4013      	ands	r3, r2
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	6892      	ldr	r2, [r2, #8]
 800487a:	0211      	lsls	r1, r2, #8
 800487c:	687a      	ldr	r2, [r7, #4]
 800487e:	6952      	ldr	r2, [r2, #20]
 8004880:	0852      	lsrs	r2, r2, #1
 8004882:	3a01      	subs	r2, #1
 8004884:	0652      	lsls	r2, r2, #25
 8004886:	4311      	orrs	r1, r2
 8004888:	687a      	ldr	r2, [r7, #4]
 800488a:	6852      	ldr	r2, [r2, #4]
 800488c:	3a01      	subs	r2, #1
 800488e:	0112      	lsls	r2, r2, #4
 8004890:	430a      	orrs	r2, r1
 8004892:	4916      	ldr	r1, [pc, #88]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8004894:	4313      	orrs	r3, r2
 8004896:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004898:	4b14      	ldr	r3, [pc, #80]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	4a13      	ldr	r2, [pc, #76]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 800489e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80048a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048a4:	f7fc fe30 	bl	8001508 <HAL_GetTick>
 80048a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80048aa:	e009      	b.n	80048c0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80048ac:	f7fc fe2c 	bl	8001508 <HAL_GetTick>
 80048b0:	4602      	mov	r2, r0
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	1ad3      	subs	r3, r2, r3
 80048b6:	2b02      	cmp	r3, #2
 80048b8:	d902      	bls.n	80048c0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	73fb      	strb	r3, [r7, #15]
          break;
 80048be:	e005      	b.n	80048cc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80048c0:	4b0a      	ldr	r3, [pc, #40]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d0ef      	beq.n	80048ac <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80048cc:	7bfb      	ldrb	r3, [r7, #15]
 80048ce:	2b00      	cmp	r3, #0
 80048d0:	d106      	bne.n	80048e0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80048d2:	4b06      	ldr	r3, [pc, #24]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80048d4:	691a      	ldr	r2, [r3, #16]
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	699b      	ldr	r3, [r3, #24]
 80048da:	4904      	ldr	r1, [pc, #16]	@ (80048ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80048e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80048e2:	4618      	mov	r0, r3
 80048e4:	3710      	adds	r7, #16
 80048e6:	46bd      	mov	sp, r7
 80048e8:	bd80      	pop	{r7, pc}
 80048ea:	bf00      	nop
 80048ec:	40021000 	.word	0x40021000
 80048f0:	07ff800f 	.word	0x07ff800f
 80048f4:	ff9f800f 	.word	0xff9f800f
 80048f8:	f9ff800f 	.word	0xf9ff800f

080048fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80048fc:	b580      	push	{r7, lr}
 80048fe:	b084      	sub	sp, #16
 8004900:	af00      	add	r7, sp, #0
 8004902:	6078      	str	r0, [r7, #4]
 8004904:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004906:	2300      	movs	r3, #0
 8004908:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800490a:	4b72      	ldr	r3, [pc, #456]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800490c:	68db      	ldr	r3, [r3, #12]
 800490e:	f003 0303 	and.w	r3, r3, #3
 8004912:	2b00      	cmp	r3, #0
 8004914:	d00e      	beq.n	8004934 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004916:	4b6f      	ldr	r3, [pc, #444]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004918:	68db      	ldr	r3, [r3, #12]
 800491a:	f003 0203 	and.w	r2, r3, #3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	429a      	cmp	r2, r3
 8004924:	d103      	bne.n	800492e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	681b      	ldr	r3, [r3, #0]
       ||
 800492a:	2b00      	cmp	r3, #0
 800492c:	d142      	bne.n	80049b4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	73fb      	strb	r3, [r7, #15]
 8004932:	e03f      	b.n	80049b4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2b03      	cmp	r3, #3
 800493a:	d018      	beq.n	800496e <RCCEx_PLLSAI2_Config+0x72>
 800493c:	2b03      	cmp	r3, #3
 800493e:	d825      	bhi.n	800498c <RCCEx_PLLSAI2_Config+0x90>
 8004940:	2b01      	cmp	r3, #1
 8004942:	d002      	beq.n	800494a <RCCEx_PLLSAI2_Config+0x4e>
 8004944:	2b02      	cmp	r3, #2
 8004946:	d009      	beq.n	800495c <RCCEx_PLLSAI2_Config+0x60>
 8004948:	e020      	b.n	800498c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800494a:	4b62      	ldr	r3, [pc, #392]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	f003 0302 	and.w	r3, r3, #2
 8004952:	2b00      	cmp	r3, #0
 8004954:	d11d      	bne.n	8004992 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800495a:	e01a      	b.n	8004992 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800495c:	4b5d      	ldr	r3, [pc, #372]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004964:	2b00      	cmp	r3, #0
 8004966:	d116      	bne.n	8004996 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800496c:	e013      	b.n	8004996 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800496e:	4b59      	ldr	r3, [pc, #356]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004976:	2b00      	cmp	r3, #0
 8004978:	d10f      	bne.n	800499a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800497a:	4b56      	ldr	r3, [pc, #344]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004982:	2b00      	cmp	r3, #0
 8004984:	d109      	bne.n	800499a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800498a:	e006      	b.n	800499a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	73fb      	strb	r3, [r7, #15]
      break;
 8004990:	e004      	b.n	800499c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004992:	bf00      	nop
 8004994:	e002      	b.n	800499c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8004996:	bf00      	nop
 8004998:	e000      	b.n	800499c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800499a:	bf00      	nop
    }

    if(status == HAL_OK)
 800499c:	7bfb      	ldrb	r3, [r7, #15]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d108      	bne.n	80049b4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80049a2:	4b4c      	ldr	r3, [pc, #304]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049a4:	68db      	ldr	r3, [r3, #12]
 80049a6:	f023 0203 	bic.w	r2, r3, #3
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4949      	ldr	r1, [pc, #292]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049b0:	4313      	orrs	r3, r2
 80049b2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80049b4:	7bfb      	ldrb	r3, [r7, #15]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	f040 8086 	bne.w	8004ac8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80049bc:	4b45      	ldr	r3, [pc, #276]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	4a44      	ldr	r2, [pc, #272]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80049c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80049c8:	f7fc fd9e 	bl	8001508 <HAL_GetTick>
 80049cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80049ce:	e009      	b.n	80049e4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80049d0:	f7fc fd9a 	bl	8001508 <HAL_GetTick>
 80049d4:	4602      	mov	r2, r0
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	1ad3      	subs	r3, r2, r3
 80049da:	2b02      	cmp	r3, #2
 80049dc:	d902      	bls.n	80049e4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80049de:	2303      	movs	r3, #3
 80049e0:	73fb      	strb	r3, [r7, #15]
        break;
 80049e2:	e005      	b.n	80049f0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80049e4:	4b3b      	ldr	r3, [pc, #236]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d1ef      	bne.n	80049d0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80049f0:	7bfb      	ldrb	r3, [r7, #15]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d168      	bne.n	8004ac8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80049f6:	683b      	ldr	r3, [r7, #0]
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d113      	bne.n	8004a24 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80049fc:	4b35      	ldr	r3, [pc, #212]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80049fe:	695a      	ldr	r2, [r3, #20]
 8004a00:	4b35      	ldr	r3, [pc, #212]	@ (8004ad8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004a02:	4013      	ands	r3, r2
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	6892      	ldr	r2, [r2, #8]
 8004a08:	0211      	lsls	r1, r2, #8
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	68d2      	ldr	r2, [r2, #12]
 8004a0e:	06d2      	lsls	r2, r2, #27
 8004a10:	4311      	orrs	r1, r2
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	6852      	ldr	r2, [r2, #4]
 8004a16:	3a01      	subs	r2, #1
 8004a18:	0112      	lsls	r2, r2, #4
 8004a1a:	430a      	orrs	r2, r1
 8004a1c:	492d      	ldr	r1, [pc, #180]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a1e:	4313      	orrs	r3, r2
 8004a20:	614b      	str	r3, [r1, #20]
 8004a22:	e02d      	b.n	8004a80 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d115      	bne.n	8004a56 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a2a:	4b2a      	ldr	r3, [pc, #168]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a2c:	695a      	ldr	r2, [r3, #20]
 8004a2e:	4b2b      	ldr	r3, [pc, #172]	@ (8004adc <RCCEx_PLLSAI2_Config+0x1e0>)
 8004a30:	4013      	ands	r3, r2
 8004a32:	687a      	ldr	r2, [r7, #4]
 8004a34:	6892      	ldr	r2, [r2, #8]
 8004a36:	0211      	lsls	r1, r2, #8
 8004a38:	687a      	ldr	r2, [r7, #4]
 8004a3a:	6912      	ldr	r2, [r2, #16]
 8004a3c:	0852      	lsrs	r2, r2, #1
 8004a3e:	3a01      	subs	r2, #1
 8004a40:	0552      	lsls	r2, r2, #21
 8004a42:	4311      	orrs	r1, r2
 8004a44:	687a      	ldr	r2, [r7, #4]
 8004a46:	6852      	ldr	r2, [r2, #4]
 8004a48:	3a01      	subs	r2, #1
 8004a4a:	0112      	lsls	r2, r2, #4
 8004a4c:	430a      	orrs	r2, r1
 8004a4e:	4921      	ldr	r1, [pc, #132]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	614b      	str	r3, [r1, #20]
 8004a54:	e014      	b.n	8004a80 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004a56:	4b1f      	ldr	r3, [pc, #124]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a58:	695a      	ldr	r2, [r3, #20]
 8004a5a:	4b21      	ldr	r3, [pc, #132]	@ (8004ae0 <RCCEx_PLLSAI2_Config+0x1e4>)
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	687a      	ldr	r2, [r7, #4]
 8004a60:	6892      	ldr	r2, [r2, #8]
 8004a62:	0211      	lsls	r1, r2, #8
 8004a64:	687a      	ldr	r2, [r7, #4]
 8004a66:	6952      	ldr	r2, [r2, #20]
 8004a68:	0852      	lsrs	r2, r2, #1
 8004a6a:	3a01      	subs	r2, #1
 8004a6c:	0652      	lsls	r2, r2, #25
 8004a6e:	4311      	orrs	r1, r2
 8004a70:	687a      	ldr	r2, [r7, #4]
 8004a72:	6852      	ldr	r2, [r2, #4]
 8004a74:	3a01      	subs	r2, #1
 8004a76:	0112      	lsls	r2, r2, #4
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	4916      	ldr	r1, [pc, #88]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8004a80:	4b14      	ldr	r3, [pc, #80]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a13      	ldr	r2, [pc, #76]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004a86:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004a8a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a8c:	f7fc fd3c 	bl	8001508 <HAL_GetTick>
 8004a90:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004a92:	e009      	b.n	8004aa8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004a94:	f7fc fd38 	bl	8001508 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	68bb      	ldr	r3, [r7, #8]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d902      	bls.n	8004aa8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	73fb      	strb	r3, [r7, #15]
          break;
 8004aa6:	e005      	b.n	8004ab4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8004aa8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d0ef      	beq.n	8004a94 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8004ab4:	7bfb      	ldrb	r3, [r7, #15]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d106      	bne.n	8004ac8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004aba:	4b06      	ldr	r3, [pc, #24]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004abc:	695a      	ldr	r2, [r3, #20]
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	699b      	ldr	r3, [r3, #24]
 8004ac2:	4904      	ldr	r1, [pc, #16]	@ (8004ad4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004aca:	4618      	mov	r0, r3
 8004acc:	3710      	adds	r7, #16
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	bd80      	pop	{r7, pc}
 8004ad2:	bf00      	nop
 8004ad4:	40021000 	.word	0x40021000
 8004ad8:	07ff800f 	.word	0x07ff800f
 8004adc:	ff9f800f 	.word	0xff9f800f
 8004ae0:	f9ff800f 	.word	0xf9ff800f

08004ae4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e049      	b.n	8004b8a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004afc:	b2db      	uxtb	r3, r3
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d106      	bne.n	8004b10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b0a:	6878      	ldr	r0, [r7, #4]
 8004b0c:	f7fc fb22 	bl	8001154 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	2202      	movs	r2, #2
 8004b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681a      	ldr	r2, [r3, #0]
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	3304      	adds	r3, #4
 8004b20:	4619      	mov	r1, r3
 8004b22:	4610      	mov	r0, r2
 8004b24:	f000 fb7a 	bl	800521c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2201      	movs	r2, #1
 8004b2c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2201      	movs	r2, #1
 8004b34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2201      	movs	r2, #1
 8004b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2201      	movs	r2, #1
 8004b5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2201      	movs	r2, #1
 8004b64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2201      	movs	r2, #1
 8004b6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	2201      	movs	r2, #1
 8004b74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2201      	movs	r2, #1
 8004b7c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b88:	2300      	movs	r3, #0
}
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	3708      	adds	r7, #8
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bd80      	pop	{r7, pc}

08004b92 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004b92:	b580      	push	{r7, lr}
 8004b94:	b082      	sub	sp, #8
 8004b96:	af00      	add	r7, sp, #0
 8004b98:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d101      	bne.n	8004ba4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	e049      	b.n	8004c38 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004baa:	b2db      	uxtb	r3, r3
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d106      	bne.n	8004bbe <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004bb8:	6878      	ldr	r0, [r7, #4]
 8004bba:	f000 f841 	bl	8004c40 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2202      	movs	r2, #2
 8004bc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681a      	ldr	r2, [r3, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	3304      	adds	r3, #4
 8004bce:	4619      	mov	r1, r3
 8004bd0:	4610      	mov	r0, r2
 8004bd2:	f000 fb23 	bl	800521c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2201      	movs	r2, #1
 8004bda:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2201      	movs	r2, #1
 8004be2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	2201      	movs	r2, #1
 8004bea:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2201      	movs	r2, #1
 8004bf2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	2201      	movs	r2, #1
 8004c02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	2201      	movs	r2, #1
 8004c0a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	2201      	movs	r2, #1
 8004c12:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	2201      	movs	r2, #1
 8004c1a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	2201      	movs	r2, #1
 8004c22:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	2201      	movs	r2, #1
 8004c2a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	2201      	movs	r2, #1
 8004c32:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004c36:	2300      	movs	r3, #0
}
 8004c38:	4618      	mov	r0, r3
 8004c3a:	3708      	adds	r7, #8
 8004c3c:	46bd      	mov	sp, r7
 8004c3e:	bd80      	pop	{r7, pc}

08004c40 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b083      	sub	sp, #12
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004c48:	bf00      	nop
 8004c4a:	370c      	adds	r7, #12
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c52:	4770      	bx	lr

08004c54 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
 8004c5c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004c5e:	683b      	ldr	r3, [r7, #0]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d109      	bne.n	8004c78 <HAL_TIM_PWM_Start+0x24>
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004c6a:	b2db      	uxtb	r3, r3
 8004c6c:	2b01      	cmp	r3, #1
 8004c6e:	bf14      	ite	ne
 8004c70:	2301      	movne	r3, #1
 8004c72:	2300      	moveq	r3, #0
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	e03c      	b.n	8004cf2 <HAL_TIM_PWM_Start+0x9e>
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	2b04      	cmp	r3, #4
 8004c7c:	d109      	bne.n	8004c92 <HAL_TIM_PWM_Start+0x3e>
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c84:	b2db      	uxtb	r3, r3
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	bf14      	ite	ne
 8004c8a:	2301      	movne	r3, #1
 8004c8c:	2300      	moveq	r3, #0
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	e02f      	b.n	8004cf2 <HAL_TIM_PWM_Start+0x9e>
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	2b08      	cmp	r3, #8
 8004c96:	d109      	bne.n	8004cac <HAL_TIM_PWM_Start+0x58>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	2b01      	cmp	r3, #1
 8004ca2:	bf14      	ite	ne
 8004ca4:	2301      	movne	r3, #1
 8004ca6:	2300      	moveq	r3, #0
 8004ca8:	b2db      	uxtb	r3, r3
 8004caa:	e022      	b.n	8004cf2 <HAL_TIM_PWM_Start+0x9e>
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	2b0c      	cmp	r3, #12
 8004cb0:	d109      	bne.n	8004cc6 <HAL_TIM_PWM_Start+0x72>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cb8:	b2db      	uxtb	r3, r3
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	bf14      	ite	ne
 8004cbe:	2301      	movne	r3, #1
 8004cc0:	2300      	moveq	r3, #0
 8004cc2:	b2db      	uxtb	r3, r3
 8004cc4:	e015      	b.n	8004cf2 <HAL_TIM_PWM_Start+0x9e>
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	2b10      	cmp	r3, #16
 8004cca:	d109      	bne.n	8004ce0 <HAL_TIM_PWM_Start+0x8c>
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004cd2:	b2db      	uxtb	r3, r3
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	bf14      	ite	ne
 8004cd8:	2301      	movne	r3, #1
 8004cda:	2300      	moveq	r3, #0
 8004cdc:	b2db      	uxtb	r3, r3
 8004cde:	e008      	b.n	8004cf2 <HAL_TIM_PWM_Start+0x9e>
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	2b01      	cmp	r3, #1
 8004cea:	bf14      	ite	ne
 8004cec:	2301      	movne	r3, #1
 8004cee:	2300      	moveq	r3, #0
 8004cf0:	b2db      	uxtb	r3, r3
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d001      	beq.n	8004cfa <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	e09c      	b.n	8004e34 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004cfa:	683b      	ldr	r3, [r7, #0]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d104      	bne.n	8004d0a <HAL_TIM_PWM_Start+0xb6>
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	2202      	movs	r2, #2
 8004d04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d08:	e023      	b.n	8004d52 <HAL_TIM_PWM_Start+0xfe>
 8004d0a:	683b      	ldr	r3, [r7, #0]
 8004d0c:	2b04      	cmp	r3, #4
 8004d0e:	d104      	bne.n	8004d1a <HAL_TIM_PWM_Start+0xc6>
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	2202      	movs	r2, #2
 8004d14:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d18:	e01b      	b.n	8004d52 <HAL_TIM_PWM_Start+0xfe>
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	2b08      	cmp	r3, #8
 8004d1e:	d104      	bne.n	8004d2a <HAL_TIM_PWM_Start+0xd6>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2202      	movs	r2, #2
 8004d24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d28:	e013      	b.n	8004d52 <HAL_TIM_PWM_Start+0xfe>
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	2b0c      	cmp	r3, #12
 8004d2e:	d104      	bne.n	8004d3a <HAL_TIM_PWM_Start+0xe6>
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2202      	movs	r2, #2
 8004d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d38:	e00b      	b.n	8004d52 <HAL_TIM_PWM_Start+0xfe>
 8004d3a:	683b      	ldr	r3, [r7, #0]
 8004d3c:	2b10      	cmp	r3, #16
 8004d3e:	d104      	bne.n	8004d4a <HAL_TIM_PWM_Start+0xf6>
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	2202      	movs	r2, #2
 8004d44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d48:	e003      	b.n	8004d52 <HAL_TIM_PWM_Start+0xfe>
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2202      	movs	r2, #2
 8004d4e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	2201      	movs	r2, #1
 8004d58:	6839      	ldr	r1, [r7, #0]
 8004d5a:	4618      	mov	r0, r3
 8004d5c:	f000 fe74 	bl	8005a48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a35      	ldr	r2, [pc, #212]	@ (8004e3c <HAL_TIM_PWM_Start+0x1e8>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d013      	beq.n	8004d92 <HAL_TIM_PWM_Start+0x13e>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a34      	ldr	r2, [pc, #208]	@ (8004e40 <HAL_TIM_PWM_Start+0x1ec>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d00e      	beq.n	8004d92 <HAL_TIM_PWM_Start+0x13e>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a32      	ldr	r2, [pc, #200]	@ (8004e44 <HAL_TIM_PWM_Start+0x1f0>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d009      	beq.n	8004d92 <HAL_TIM_PWM_Start+0x13e>
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	4a31      	ldr	r2, [pc, #196]	@ (8004e48 <HAL_TIM_PWM_Start+0x1f4>)
 8004d84:	4293      	cmp	r3, r2
 8004d86:	d004      	beq.n	8004d92 <HAL_TIM_PWM_Start+0x13e>
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	4a2f      	ldr	r2, [pc, #188]	@ (8004e4c <HAL_TIM_PWM_Start+0x1f8>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d101      	bne.n	8004d96 <HAL_TIM_PWM_Start+0x142>
 8004d92:	2301      	movs	r3, #1
 8004d94:	e000      	b.n	8004d98 <HAL_TIM_PWM_Start+0x144>
 8004d96:	2300      	movs	r3, #0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d007      	beq.n	8004dac <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004daa:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4a22      	ldr	r2, [pc, #136]	@ (8004e3c <HAL_TIM_PWM_Start+0x1e8>)
 8004db2:	4293      	cmp	r3, r2
 8004db4:	d01d      	beq.n	8004df2 <HAL_TIM_PWM_Start+0x19e>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004dbe:	d018      	beq.n	8004df2 <HAL_TIM_PWM_Start+0x19e>
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	4a22      	ldr	r2, [pc, #136]	@ (8004e50 <HAL_TIM_PWM_Start+0x1fc>)
 8004dc6:	4293      	cmp	r3, r2
 8004dc8:	d013      	beq.n	8004df2 <HAL_TIM_PWM_Start+0x19e>
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	4a21      	ldr	r2, [pc, #132]	@ (8004e54 <HAL_TIM_PWM_Start+0x200>)
 8004dd0:	4293      	cmp	r3, r2
 8004dd2:	d00e      	beq.n	8004df2 <HAL_TIM_PWM_Start+0x19e>
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	4a1f      	ldr	r2, [pc, #124]	@ (8004e58 <HAL_TIM_PWM_Start+0x204>)
 8004dda:	4293      	cmp	r3, r2
 8004ddc:	d009      	beq.n	8004df2 <HAL_TIM_PWM_Start+0x19e>
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a17      	ldr	r2, [pc, #92]	@ (8004e40 <HAL_TIM_PWM_Start+0x1ec>)
 8004de4:	4293      	cmp	r3, r2
 8004de6:	d004      	beq.n	8004df2 <HAL_TIM_PWM_Start+0x19e>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	4a15      	ldr	r2, [pc, #84]	@ (8004e44 <HAL_TIM_PWM_Start+0x1f0>)
 8004dee:	4293      	cmp	r3, r2
 8004df0:	d115      	bne.n	8004e1e <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	689a      	ldr	r2, [r3, #8]
 8004df8:	4b18      	ldr	r3, [pc, #96]	@ (8004e5c <HAL_TIM_PWM_Start+0x208>)
 8004dfa:	4013      	ands	r3, r2
 8004dfc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2b06      	cmp	r3, #6
 8004e02:	d015      	beq.n	8004e30 <HAL_TIM_PWM_Start+0x1dc>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e0a:	d011      	beq.n	8004e30 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f042 0201 	orr.w	r2, r2, #1
 8004e1a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e1c:	e008      	b.n	8004e30 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	681b      	ldr	r3, [r3, #0]
 8004e22:	681a      	ldr	r2, [r3, #0]
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f042 0201 	orr.w	r2, r2, #1
 8004e2c:	601a      	str	r2, [r3, #0]
 8004e2e:	e000      	b.n	8004e32 <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e30:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004e32:	2300      	movs	r3, #0
}
 8004e34:	4618      	mov	r0, r3
 8004e36:	3710      	adds	r7, #16
 8004e38:	46bd      	mov	sp, r7
 8004e3a:	bd80      	pop	{r7, pc}
 8004e3c:	40012c00 	.word	0x40012c00
 8004e40:	40013400 	.word	0x40013400
 8004e44:	40014000 	.word	0x40014000
 8004e48:	40014400 	.word	0x40014400
 8004e4c:	40014800 	.word	0x40014800
 8004e50:	40000400 	.word	0x40000400
 8004e54:	40000800 	.word	0x40000800
 8004e58:	40000c00 	.word	0x40000c00
 8004e5c:	00010007 	.word	0x00010007

08004e60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b086      	sub	sp, #24
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	60f8      	str	r0, [r7, #12]
 8004e68:	60b9      	str	r1, [r7, #8]
 8004e6a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e76:	2b01      	cmp	r3, #1
 8004e78:	d101      	bne.n	8004e7e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e7a:	2302      	movs	r3, #2
 8004e7c:	e0ff      	b.n	800507e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2201      	movs	r2, #1
 8004e82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2b14      	cmp	r3, #20
 8004e8a:	f200 80f0 	bhi.w	800506e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8004e8e:	a201      	add	r2, pc, #4	@ (adr r2, 8004e94 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e94:	08004ee9 	.word	0x08004ee9
 8004e98:	0800506f 	.word	0x0800506f
 8004e9c:	0800506f 	.word	0x0800506f
 8004ea0:	0800506f 	.word	0x0800506f
 8004ea4:	08004f29 	.word	0x08004f29
 8004ea8:	0800506f 	.word	0x0800506f
 8004eac:	0800506f 	.word	0x0800506f
 8004eb0:	0800506f 	.word	0x0800506f
 8004eb4:	08004f6b 	.word	0x08004f6b
 8004eb8:	0800506f 	.word	0x0800506f
 8004ebc:	0800506f 	.word	0x0800506f
 8004ec0:	0800506f 	.word	0x0800506f
 8004ec4:	08004fab 	.word	0x08004fab
 8004ec8:	0800506f 	.word	0x0800506f
 8004ecc:	0800506f 	.word	0x0800506f
 8004ed0:	0800506f 	.word	0x0800506f
 8004ed4:	08004fed 	.word	0x08004fed
 8004ed8:	0800506f 	.word	0x0800506f
 8004edc:	0800506f 	.word	0x0800506f
 8004ee0:	0800506f 	.word	0x0800506f
 8004ee4:	0800502d 	.word	0x0800502d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	68b9      	ldr	r1, [r7, #8]
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f000 fa3a 	bl	8005368 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	699a      	ldr	r2, [r3, #24]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f042 0208 	orr.w	r2, r2, #8
 8004f02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	699a      	ldr	r2, [r3, #24]
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	f022 0204 	bic.w	r2, r2, #4
 8004f12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	6999      	ldr	r1, [r3, #24]
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	691a      	ldr	r2, [r3, #16]
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	430a      	orrs	r2, r1
 8004f24:	619a      	str	r2, [r3, #24]
      break;
 8004f26:	e0a5      	b.n	8005074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004f28:	68fb      	ldr	r3, [r7, #12]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	68b9      	ldr	r1, [r7, #8]
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f000 faaa 	bl	8005488 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	699a      	ldr	r2, [r3, #24]
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	699a      	ldr	r2, [r3, #24]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	6999      	ldr	r1, [r3, #24]
 8004f5a:	68bb      	ldr	r3, [r7, #8]
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	021a      	lsls	r2, r3, #8
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	430a      	orrs	r2, r1
 8004f66:	619a      	str	r2, [r3, #24]
      break;
 8004f68:	e084      	b.n	8005074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68b9      	ldr	r1, [r7, #8]
 8004f70:	4618      	mov	r0, r3
 8004f72:	f000 fb13 	bl	800559c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	681b      	ldr	r3, [r3, #0]
 8004f7a:	69da      	ldr	r2, [r3, #28]
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	f042 0208 	orr.w	r2, r2, #8
 8004f84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	69da      	ldr	r2, [r3, #28]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f022 0204 	bic.w	r2, r2, #4
 8004f94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	69d9      	ldr	r1, [r3, #28]
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	691a      	ldr	r2, [r3, #16]
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	430a      	orrs	r2, r1
 8004fa6:	61da      	str	r2, [r3, #28]
      break;
 8004fa8:	e064      	b.n	8005074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	68b9      	ldr	r1, [r7, #8]
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	f000 fb7b 	bl	80056ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	69da      	ldr	r2, [r3, #28]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004fc4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	69da      	ldr	r2, [r3, #28]
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004fd4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	69d9      	ldr	r1, [r3, #28]
 8004fdc:	68bb      	ldr	r3, [r7, #8]
 8004fde:	691b      	ldr	r3, [r3, #16]
 8004fe0:	021a      	lsls	r2, r3, #8
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	430a      	orrs	r2, r1
 8004fe8:	61da      	str	r2, [r3, #28]
      break;
 8004fea:	e043      	b.n	8005074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	68b9      	ldr	r1, [r7, #8]
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f000 fbc4 	bl	8005780 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f042 0208 	orr.w	r2, r2, #8
 8005006:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0204 	bic.w	r2, r2, #4
 8005016:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800501e:	68bb      	ldr	r3, [r7, #8]
 8005020:	691a      	ldr	r2, [r3, #16]
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	430a      	orrs	r2, r1
 8005028:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800502a:	e023      	b.n	8005074 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	68b9      	ldr	r1, [r7, #8]
 8005032:	4618      	mov	r0, r3
 8005034:	f000 fc08 	bl	8005848 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005046:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005056:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	021a      	lsls	r2, r3, #8
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	430a      	orrs	r2, r1
 800506a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800506c:	e002      	b.n	8005074 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	75fb      	strb	r3, [r7, #23]
      break;
 8005072:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2200      	movs	r2, #0
 8005078:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800507c:	7dfb      	ldrb	r3, [r7, #23]
}
 800507e:	4618      	mov	r0, r3
 8005080:	3718      	adds	r7, #24
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
 8005086:	bf00      	nop

08005088 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b084      	sub	sp, #16
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
 8005090:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005092:	2300      	movs	r3, #0
 8005094:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800509c:	2b01      	cmp	r3, #1
 800509e:	d101      	bne.n	80050a4 <HAL_TIM_ConfigClockSource+0x1c>
 80050a0:	2302      	movs	r3, #2
 80050a2:	e0b6      	b.n	8005212 <HAL_TIM_ConfigClockSource+0x18a>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2202      	movs	r2, #2
 80050b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689b      	ldr	r3, [r3, #8]
 80050ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050bc:	68bb      	ldr	r3, [r7, #8]
 80050be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050c2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80050c6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050c8:	68bb      	ldr	r3, [r7, #8]
 80050ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80050ce:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	68ba      	ldr	r2, [r7, #8]
 80050d6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050e0:	d03e      	beq.n	8005160 <HAL_TIM_ConfigClockSource+0xd8>
 80050e2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80050e6:	f200 8087 	bhi.w	80051f8 <HAL_TIM_ConfigClockSource+0x170>
 80050ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050ee:	f000 8086 	beq.w	80051fe <HAL_TIM_ConfigClockSource+0x176>
 80050f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80050f6:	d87f      	bhi.n	80051f8 <HAL_TIM_ConfigClockSource+0x170>
 80050f8:	2b70      	cmp	r3, #112	@ 0x70
 80050fa:	d01a      	beq.n	8005132 <HAL_TIM_ConfigClockSource+0xaa>
 80050fc:	2b70      	cmp	r3, #112	@ 0x70
 80050fe:	d87b      	bhi.n	80051f8 <HAL_TIM_ConfigClockSource+0x170>
 8005100:	2b60      	cmp	r3, #96	@ 0x60
 8005102:	d050      	beq.n	80051a6 <HAL_TIM_ConfigClockSource+0x11e>
 8005104:	2b60      	cmp	r3, #96	@ 0x60
 8005106:	d877      	bhi.n	80051f8 <HAL_TIM_ConfigClockSource+0x170>
 8005108:	2b50      	cmp	r3, #80	@ 0x50
 800510a:	d03c      	beq.n	8005186 <HAL_TIM_ConfigClockSource+0xfe>
 800510c:	2b50      	cmp	r3, #80	@ 0x50
 800510e:	d873      	bhi.n	80051f8 <HAL_TIM_ConfigClockSource+0x170>
 8005110:	2b40      	cmp	r3, #64	@ 0x40
 8005112:	d058      	beq.n	80051c6 <HAL_TIM_ConfigClockSource+0x13e>
 8005114:	2b40      	cmp	r3, #64	@ 0x40
 8005116:	d86f      	bhi.n	80051f8 <HAL_TIM_ConfigClockSource+0x170>
 8005118:	2b30      	cmp	r3, #48	@ 0x30
 800511a:	d064      	beq.n	80051e6 <HAL_TIM_ConfigClockSource+0x15e>
 800511c:	2b30      	cmp	r3, #48	@ 0x30
 800511e:	d86b      	bhi.n	80051f8 <HAL_TIM_ConfigClockSource+0x170>
 8005120:	2b20      	cmp	r3, #32
 8005122:	d060      	beq.n	80051e6 <HAL_TIM_ConfigClockSource+0x15e>
 8005124:	2b20      	cmp	r3, #32
 8005126:	d867      	bhi.n	80051f8 <HAL_TIM_ConfigClockSource+0x170>
 8005128:	2b00      	cmp	r3, #0
 800512a:	d05c      	beq.n	80051e6 <HAL_TIM_ConfigClockSource+0x15e>
 800512c:	2b10      	cmp	r3, #16
 800512e:	d05a      	beq.n	80051e6 <HAL_TIM_ConfigClockSource+0x15e>
 8005130:	e062      	b.n	80051f8 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005136:	683b      	ldr	r3, [r7, #0]
 8005138:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005142:	f000 fc61 	bl	8005a08 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	689b      	ldr	r3, [r3, #8]
 800514c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800514e:	68bb      	ldr	r3, [r7, #8]
 8005150:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005154:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	68ba      	ldr	r2, [r7, #8]
 800515c:	609a      	str	r2, [r3, #8]
      break;
 800515e:	e04f      	b.n	8005200 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005164:	683b      	ldr	r3, [r7, #0]
 8005166:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005170:	f000 fc4a 	bl	8005a08 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	689a      	ldr	r2, [r3, #8]
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005182:	609a      	str	r2, [r3, #8]
      break;
 8005184:	e03c      	b.n	8005200 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800518a:	683b      	ldr	r3, [r7, #0]
 800518c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005192:	461a      	mov	r2, r3
 8005194:	f000 fbbe 	bl	8005914 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2150      	movs	r1, #80	@ 0x50
 800519e:	4618      	mov	r0, r3
 80051a0:	f000 fc17 	bl	80059d2 <TIM_ITRx_SetConfig>
      break;
 80051a4:	e02c      	b.n	8005200 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051aa:	683b      	ldr	r3, [r7, #0]
 80051ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80051b2:	461a      	mov	r2, r3
 80051b4:	f000 fbdd 	bl	8005972 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	2160      	movs	r1, #96	@ 0x60
 80051be:	4618      	mov	r0, r3
 80051c0:	f000 fc07 	bl	80059d2 <TIM_ITRx_SetConfig>
      break;
 80051c4:	e01c      	b.n	8005200 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80051d2:	461a      	mov	r2, r3
 80051d4:	f000 fb9e 	bl	8005914 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	2140      	movs	r1, #64	@ 0x40
 80051de:	4618      	mov	r0, r3
 80051e0:	f000 fbf7 	bl	80059d2 <TIM_ITRx_SetConfig>
      break;
 80051e4:	e00c      	b.n	8005200 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	683b      	ldr	r3, [r7, #0]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	4619      	mov	r1, r3
 80051f0:	4610      	mov	r0, r2
 80051f2:	f000 fbee 	bl	80059d2 <TIM_ITRx_SetConfig>
      break;
 80051f6:	e003      	b.n	8005200 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80051f8:	2301      	movs	r3, #1
 80051fa:	73fb      	strb	r3, [r7, #15]
      break;
 80051fc:	e000      	b.n	8005200 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80051fe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	2200      	movs	r2, #0
 800520c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005210:	7bfb      	ldrb	r3, [r7, #15]
}
 8005212:	4618      	mov	r0, r3
 8005214:	3710      	adds	r7, #16
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
	...

0800521c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800521c:	b480      	push	{r7}
 800521e:	b085      	sub	sp, #20
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
 8005224:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a46      	ldr	r2, [pc, #280]	@ (8005348 <TIM_Base_SetConfig+0x12c>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d013      	beq.n	800525c <TIM_Base_SetConfig+0x40>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800523a:	d00f      	beq.n	800525c <TIM_Base_SetConfig+0x40>
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	4a43      	ldr	r2, [pc, #268]	@ (800534c <TIM_Base_SetConfig+0x130>)
 8005240:	4293      	cmp	r3, r2
 8005242:	d00b      	beq.n	800525c <TIM_Base_SetConfig+0x40>
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	4a42      	ldr	r2, [pc, #264]	@ (8005350 <TIM_Base_SetConfig+0x134>)
 8005248:	4293      	cmp	r3, r2
 800524a:	d007      	beq.n	800525c <TIM_Base_SetConfig+0x40>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	4a41      	ldr	r2, [pc, #260]	@ (8005354 <TIM_Base_SetConfig+0x138>)
 8005250:	4293      	cmp	r3, r2
 8005252:	d003      	beq.n	800525c <TIM_Base_SetConfig+0x40>
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	4a40      	ldr	r2, [pc, #256]	@ (8005358 <TIM_Base_SetConfig+0x13c>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d108      	bne.n	800526e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005262:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	68fa      	ldr	r2, [r7, #12]
 800526a:	4313      	orrs	r3, r2
 800526c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	4a35      	ldr	r2, [pc, #212]	@ (8005348 <TIM_Base_SetConfig+0x12c>)
 8005272:	4293      	cmp	r3, r2
 8005274:	d01f      	beq.n	80052b6 <TIM_Base_SetConfig+0x9a>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800527c:	d01b      	beq.n	80052b6 <TIM_Base_SetConfig+0x9a>
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	4a32      	ldr	r2, [pc, #200]	@ (800534c <TIM_Base_SetConfig+0x130>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d017      	beq.n	80052b6 <TIM_Base_SetConfig+0x9a>
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	4a31      	ldr	r2, [pc, #196]	@ (8005350 <TIM_Base_SetConfig+0x134>)
 800528a:	4293      	cmp	r3, r2
 800528c:	d013      	beq.n	80052b6 <TIM_Base_SetConfig+0x9a>
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	4a30      	ldr	r2, [pc, #192]	@ (8005354 <TIM_Base_SetConfig+0x138>)
 8005292:	4293      	cmp	r3, r2
 8005294:	d00f      	beq.n	80052b6 <TIM_Base_SetConfig+0x9a>
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	4a2f      	ldr	r2, [pc, #188]	@ (8005358 <TIM_Base_SetConfig+0x13c>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d00b      	beq.n	80052b6 <TIM_Base_SetConfig+0x9a>
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	4a2e      	ldr	r2, [pc, #184]	@ (800535c <TIM_Base_SetConfig+0x140>)
 80052a2:	4293      	cmp	r3, r2
 80052a4:	d007      	beq.n	80052b6 <TIM_Base_SetConfig+0x9a>
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	4a2d      	ldr	r2, [pc, #180]	@ (8005360 <TIM_Base_SetConfig+0x144>)
 80052aa:	4293      	cmp	r3, r2
 80052ac:	d003      	beq.n	80052b6 <TIM_Base_SetConfig+0x9a>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	4a2c      	ldr	r2, [pc, #176]	@ (8005364 <TIM_Base_SetConfig+0x148>)
 80052b2:	4293      	cmp	r3, r2
 80052b4:	d108      	bne.n	80052c8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80052bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	68db      	ldr	r3, [r3, #12]
 80052c2:	68fa      	ldr	r2, [r7, #12]
 80052c4:	4313      	orrs	r3, r2
 80052c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	695b      	ldr	r3, [r3, #20]
 80052d2:	4313      	orrs	r3, r2
 80052d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	68fa      	ldr	r2, [r7, #12]
 80052da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	689a      	ldr	r2, [r3, #8]
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	4a16      	ldr	r2, [pc, #88]	@ (8005348 <TIM_Base_SetConfig+0x12c>)
 80052f0:	4293      	cmp	r3, r2
 80052f2:	d00f      	beq.n	8005314 <TIM_Base_SetConfig+0xf8>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	4a18      	ldr	r2, [pc, #96]	@ (8005358 <TIM_Base_SetConfig+0x13c>)
 80052f8:	4293      	cmp	r3, r2
 80052fa:	d00b      	beq.n	8005314 <TIM_Base_SetConfig+0xf8>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	4a17      	ldr	r2, [pc, #92]	@ (800535c <TIM_Base_SetConfig+0x140>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d007      	beq.n	8005314 <TIM_Base_SetConfig+0xf8>
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	4a16      	ldr	r2, [pc, #88]	@ (8005360 <TIM_Base_SetConfig+0x144>)
 8005308:	4293      	cmp	r3, r2
 800530a:	d003      	beq.n	8005314 <TIM_Base_SetConfig+0xf8>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	4a15      	ldr	r2, [pc, #84]	@ (8005364 <TIM_Base_SetConfig+0x148>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d103      	bne.n	800531c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005314:	683b      	ldr	r3, [r7, #0]
 8005316:	691a      	ldr	r2, [r3, #16]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	691b      	ldr	r3, [r3, #16]
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b01      	cmp	r3, #1
 800532c:	d105      	bne.n	800533a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	f023 0201 	bic.w	r2, r3, #1
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	611a      	str	r2, [r3, #16]
  }
}
 800533a:	bf00      	nop
 800533c:	3714      	adds	r7, #20
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	40012c00 	.word	0x40012c00
 800534c:	40000400 	.word	0x40000400
 8005350:	40000800 	.word	0x40000800
 8005354:	40000c00 	.word	0x40000c00
 8005358:	40013400 	.word	0x40013400
 800535c:	40014000 	.word	0x40014000
 8005360:	40014400 	.word	0x40014400
 8005364:	40014800 	.word	0x40014800

08005368 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005368:	b480      	push	{r7}
 800536a:	b087      	sub	sp, #28
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a1b      	ldr	r3, [r3, #32]
 8005376:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6a1b      	ldr	r3, [r3, #32]
 800537c:	f023 0201 	bic.w	r2, r3, #1
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	699b      	ldr	r3, [r3, #24]
 800538e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005396:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800539a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	f023 0303 	bic.w	r3, r3, #3
 80053a2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	68fa      	ldr	r2, [r7, #12]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	f023 0302 	bic.w	r3, r3, #2
 80053b4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80053b6:	683b      	ldr	r3, [r7, #0]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	697a      	ldr	r2, [r7, #20]
 80053bc:	4313      	orrs	r3, r2
 80053be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	4a2c      	ldr	r2, [pc, #176]	@ (8005474 <TIM_OC1_SetConfig+0x10c>)
 80053c4:	4293      	cmp	r3, r2
 80053c6:	d00f      	beq.n	80053e8 <TIM_OC1_SetConfig+0x80>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	4a2b      	ldr	r2, [pc, #172]	@ (8005478 <TIM_OC1_SetConfig+0x110>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d00b      	beq.n	80053e8 <TIM_OC1_SetConfig+0x80>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	4a2a      	ldr	r2, [pc, #168]	@ (800547c <TIM_OC1_SetConfig+0x114>)
 80053d4:	4293      	cmp	r3, r2
 80053d6:	d007      	beq.n	80053e8 <TIM_OC1_SetConfig+0x80>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	4a29      	ldr	r2, [pc, #164]	@ (8005480 <TIM_OC1_SetConfig+0x118>)
 80053dc:	4293      	cmp	r3, r2
 80053de:	d003      	beq.n	80053e8 <TIM_OC1_SetConfig+0x80>
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	4a28      	ldr	r2, [pc, #160]	@ (8005484 <TIM_OC1_SetConfig+0x11c>)
 80053e4:	4293      	cmp	r3, r2
 80053e6:	d10c      	bne.n	8005402 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80053e8:	697b      	ldr	r3, [r7, #20]
 80053ea:	f023 0308 	bic.w	r3, r3, #8
 80053ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	4313      	orrs	r3, r2
 80053f8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	f023 0304 	bic.w	r3, r3, #4
 8005400:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	4a1b      	ldr	r2, [pc, #108]	@ (8005474 <TIM_OC1_SetConfig+0x10c>)
 8005406:	4293      	cmp	r3, r2
 8005408:	d00f      	beq.n	800542a <TIM_OC1_SetConfig+0xc2>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	4a1a      	ldr	r2, [pc, #104]	@ (8005478 <TIM_OC1_SetConfig+0x110>)
 800540e:	4293      	cmp	r3, r2
 8005410:	d00b      	beq.n	800542a <TIM_OC1_SetConfig+0xc2>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	4a19      	ldr	r2, [pc, #100]	@ (800547c <TIM_OC1_SetConfig+0x114>)
 8005416:	4293      	cmp	r3, r2
 8005418:	d007      	beq.n	800542a <TIM_OC1_SetConfig+0xc2>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	4a18      	ldr	r2, [pc, #96]	@ (8005480 <TIM_OC1_SetConfig+0x118>)
 800541e:	4293      	cmp	r3, r2
 8005420:	d003      	beq.n	800542a <TIM_OC1_SetConfig+0xc2>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	4a17      	ldr	r2, [pc, #92]	@ (8005484 <TIM_OC1_SetConfig+0x11c>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d111      	bne.n	800544e <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005430:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005432:	693b      	ldr	r3, [r7, #16]
 8005434:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005438:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800543a:	683b      	ldr	r3, [r7, #0]
 800543c:	695b      	ldr	r3, [r3, #20]
 800543e:	693a      	ldr	r2, [r7, #16]
 8005440:	4313      	orrs	r3, r2
 8005442:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	699b      	ldr	r3, [r3, #24]
 8005448:	693a      	ldr	r2, [r7, #16]
 800544a:	4313      	orrs	r3, r2
 800544c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	693a      	ldr	r2, [r7, #16]
 8005452:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	685a      	ldr	r2, [r3, #4]
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	697a      	ldr	r2, [r7, #20]
 8005466:	621a      	str	r2, [r3, #32]
}
 8005468:	bf00      	nop
 800546a:	371c      	adds	r7, #28
 800546c:	46bd      	mov	sp, r7
 800546e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005472:	4770      	bx	lr
 8005474:	40012c00 	.word	0x40012c00
 8005478:	40013400 	.word	0x40013400
 800547c:	40014000 	.word	0x40014000
 8005480:	40014400 	.word	0x40014400
 8005484:	40014800 	.word	0x40014800

08005488 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005488:	b480      	push	{r7}
 800548a:	b087      	sub	sp, #28
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	6a1b      	ldr	r3, [r3, #32]
 8005496:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	6a1b      	ldr	r3, [r3, #32]
 800549c:	f023 0210 	bic.w	r2, r3, #16
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	685b      	ldr	r3, [r3, #4]
 80054a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80054b6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80054ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80054c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	021b      	lsls	r3, r3, #8
 80054ca:	68fa      	ldr	r2, [r7, #12]
 80054cc:	4313      	orrs	r3, r2
 80054ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80054d0:	697b      	ldr	r3, [r7, #20]
 80054d2:	f023 0320 	bic.w	r3, r3, #32
 80054d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	011b      	lsls	r3, r3, #4
 80054de:	697a      	ldr	r2, [r7, #20]
 80054e0:	4313      	orrs	r3, r2
 80054e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	4a28      	ldr	r2, [pc, #160]	@ (8005588 <TIM_OC2_SetConfig+0x100>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d003      	beq.n	80054f4 <TIM_OC2_SetConfig+0x6c>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	4a27      	ldr	r2, [pc, #156]	@ (800558c <TIM_OC2_SetConfig+0x104>)
 80054f0:	4293      	cmp	r3, r2
 80054f2:	d10d      	bne.n	8005510 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80054fa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	011b      	lsls	r3, r3, #4
 8005502:	697a      	ldr	r2, [r7, #20]
 8005504:	4313      	orrs	r3, r2
 8005506:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800550e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	4a1d      	ldr	r2, [pc, #116]	@ (8005588 <TIM_OC2_SetConfig+0x100>)
 8005514:	4293      	cmp	r3, r2
 8005516:	d00f      	beq.n	8005538 <TIM_OC2_SetConfig+0xb0>
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	4a1c      	ldr	r2, [pc, #112]	@ (800558c <TIM_OC2_SetConfig+0x104>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d00b      	beq.n	8005538 <TIM_OC2_SetConfig+0xb0>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	4a1b      	ldr	r2, [pc, #108]	@ (8005590 <TIM_OC2_SetConfig+0x108>)
 8005524:	4293      	cmp	r3, r2
 8005526:	d007      	beq.n	8005538 <TIM_OC2_SetConfig+0xb0>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	4a1a      	ldr	r2, [pc, #104]	@ (8005594 <TIM_OC2_SetConfig+0x10c>)
 800552c:	4293      	cmp	r3, r2
 800552e:	d003      	beq.n	8005538 <TIM_OC2_SetConfig+0xb0>
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	4a19      	ldr	r2, [pc, #100]	@ (8005598 <TIM_OC2_SetConfig+0x110>)
 8005534:	4293      	cmp	r3, r2
 8005536:	d113      	bne.n	8005560 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800553e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005546:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	695b      	ldr	r3, [r3, #20]
 800554c:	009b      	lsls	r3, r3, #2
 800554e:	693a      	ldr	r2, [r7, #16]
 8005550:	4313      	orrs	r3, r2
 8005552:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	693a      	ldr	r2, [r7, #16]
 800555c:	4313      	orrs	r3, r2
 800555e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	693a      	ldr	r2, [r7, #16]
 8005564:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800556c:	683b      	ldr	r3, [r7, #0]
 800556e:	685a      	ldr	r2, [r3, #4]
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	697a      	ldr	r2, [r7, #20]
 8005578:	621a      	str	r2, [r3, #32]
}
 800557a:	bf00      	nop
 800557c:	371c      	adds	r7, #28
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr
 8005586:	bf00      	nop
 8005588:	40012c00 	.word	0x40012c00
 800558c:	40013400 	.word	0x40013400
 8005590:	40014000 	.word	0x40014000
 8005594:	40014400 	.word	0x40014400
 8005598:	40014800 	.word	0x40014800

0800559c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800559c:	b480      	push	{r7}
 800559e:	b087      	sub	sp, #28
 80055a0:	af00      	add	r7, sp, #0
 80055a2:	6078      	str	r0, [r7, #4]
 80055a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a1b      	ldr	r3, [r3, #32]
 80055aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	6a1b      	ldr	r3, [r3, #32]
 80055b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	685b      	ldr	r3, [r3, #4]
 80055bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	69db      	ldr	r3, [r3, #28]
 80055c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80055ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	f023 0303 	bic.w	r3, r3, #3
 80055d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	68fa      	ldr	r2, [r7, #12]
 80055de:	4313      	orrs	r3, r2
 80055e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80055e2:	697b      	ldr	r3, [r7, #20]
 80055e4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80055e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80055ea:	683b      	ldr	r3, [r7, #0]
 80055ec:	689b      	ldr	r3, [r3, #8]
 80055ee:	021b      	lsls	r3, r3, #8
 80055f0:	697a      	ldr	r2, [r7, #20]
 80055f2:	4313      	orrs	r3, r2
 80055f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	4a27      	ldr	r2, [pc, #156]	@ (8005698 <TIM_OC3_SetConfig+0xfc>)
 80055fa:	4293      	cmp	r3, r2
 80055fc:	d003      	beq.n	8005606 <TIM_OC3_SetConfig+0x6a>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	4a26      	ldr	r2, [pc, #152]	@ (800569c <TIM_OC3_SetConfig+0x100>)
 8005602:	4293      	cmp	r3, r2
 8005604:	d10d      	bne.n	8005622 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005606:	697b      	ldr	r3, [r7, #20]
 8005608:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800560c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	68db      	ldr	r3, [r3, #12]
 8005612:	021b      	lsls	r3, r3, #8
 8005614:	697a      	ldr	r2, [r7, #20]
 8005616:	4313      	orrs	r3, r2
 8005618:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800561a:	697b      	ldr	r3, [r7, #20]
 800561c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005620:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4a1c      	ldr	r2, [pc, #112]	@ (8005698 <TIM_OC3_SetConfig+0xfc>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d00f      	beq.n	800564a <TIM_OC3_SetConfig+0xae>
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	4a1b      	ldr	r2, [pc, #108]	@ (800569c <TIM_OC3_SetConfig+0x100>)
 800562e:	4293      	cmp	r3, r2
 8005630:	d00b      	beq.n	800564a <TIM_OC3_SetConfig+0xae>
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	4a1a      	ldr	r2, [pc, #104]	@ (80056a0 <TIM_OC3_SetConfig+0x104>)
 8005636:	4293      	cmp	r3, r2
 8005638:	d007      	beq.n	800564a <TIM_OC3_SetConfig+0xae>
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	4a19      	ldr	r2, [pc, #100]	@ (80056a4 <TIM_OC3_SetConfig+0x108>)
 800563e:	4293      	cmp	r3, r2
 8005640:	d003      	beq.n	800564a <TIM_OC3_SetConfig+0xae>
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	4a18      	ldr	r2, [pc, #96]	@ (80056a8 <TIM_OC3_SetConfig+0x10c>)
 8005646:	4293      	cmp	r3, r2
 8005648:	d113      	bne.n	8005672 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800564a:	693b      	ldr	r3, [r7, #16]
 800564c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005650:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005658:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	695b      	ldr	r3, [r3, #20]
 800565e:	011b      	lsls	r3, r3, #4
 8005660:	693a      	ldr	r2, [r7, #16]
 8005662:	4313      	orrs	r3, r2
 8005664:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	699b      	ldr	r3, [r3, #24]
 800566a:	011b      	lsls	r3, r3, #4
 800566c:	693a      	ldr	r2, [r7, #16]
 800566e:	4313      	orrs	r3, r2
 8005670:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	693a      	ldr	r2, [r7, #16]
 8005676:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	685a      	ldr	r2, [r3, #4]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	697a      	ldr	r2, [r7, #20]
 800568a:	621a      	str	r2, [r3, #32]
}
 800568c:	bf00      	nop
 800568e:	371c      	adds	r7, #28
 8005690:	46bd      	mov	sp, r7
 8005692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005696:	4770      	bx	lr
 8005698:	40012c00 	.word	0x40012c00
 800569c:	40013400 	.word	0x40013400
 80056a0:	40014000 	.word	0x40014000
 80056a4:	40014400 	.word	0x40014400
 80056a8:	40014800 	.word	0x40014800

080056ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056ac:	b480      	push	{r7}
 80056ae:	b087      	sub	sp, #28
 80056b0:	af00      	add	r7, sp, #0
 80056b2:	6078      	str	r0, [r7, #4]
 80056b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	6a1b      	ldr	r3, [r3, #32]
 80056ba:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6a1b      	ldr	r3, [r3, #32]
 80056c0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	685b      	ldr	r3, [r3, #4]
 80056cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	69db      	ldr	r3, [r3, #28]
 80056d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80056de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056e8:	683b      	ldr	r3, [r7, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	021b      	lsls	r3, r3, #8
 80056ee:	68fa      	ldr	r2, [r7, #12]
 80056f0:	4313      	orrs	r3, r2
 80056f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80056fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	031b      	lsls	r3, r3, #12
 8005702:	693a      	ldr	r2, [r7, #16]
 8005704:	4313      	orrs	r3, r2
 8005706:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	4a18      	ldr	r2, [pc, #96]	@ (800576c <TIM_OC4_SetConfig+0xc0>)
 800570c:	4293      	cmp	r3, r2
 800570e:	d00f      	beq.n	8005730 <TIM_OC4_SetConfig+0x84>
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	4a17      	ldr	r2, [pc, #92]	@ (8005770 <TIM_OC4_SetConfig+0xc4>)
 8005714:	4293      	cmp	r3, r2
 8005716:	d00b      	beq.n	8005730 <TIM_OC4_SetConfig+0x84>
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4a16      	ldr	r2, [pc, #88]	@ (8005774 <TIM_OC4_SetConfig+0xc8>)
 800571c:	4293      	cmp	r3, r2
 800571e:	d007      	beq.n	8005730 <TIM_OC4_SetConfig+0x84>
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	4a15      	ldr	r2, [pc, #84]	@ (8005778 <TIM_OC4_SetConfig+0xcc>)
 8005724:	4293      	cmp	r3, r2
 8005726:	d003      	beq.n	8005730 <TIM_OC4_SetConfig+0x84>
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	4a14      	ldr	r2, [pc, #80]	@ (800577c <TIM_OC4_SetConfig+0xd0>)
 800572c:	4293      	cmp	r3, r2
 800572e:	d109      	bne.n	8005744 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005736:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005738:	683b      	ldr	r3, [r7, #0]
 800573a:	695b      	ldr	r3, [r3, #20]
 800573c:	019b      	lsls	r3, r3, #6
 800573e:	697a      	ldr	r2, [r7, #20]
 8005740:	4313      	orrs	r3, r2
 8005742:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	697a      	ldr	r2, [r7, #20]
 8005748:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	685a      	ldr	r2, [r3, #4]
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	621a      	str	r2, [r3, #32]
}
 800575e:	bf00      	nop
 8005760:	371c      	adds	r7, #28
 8005762:	46bd      	mov	sp, r7
 8005764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005768:	4770      	bx	lr
 800576a:	bf00      	nop
 800576c:	40012c00 	.word	0x40012c00
 8005770:	40013400 	.word	0x40013400
 8005774:	40014000 	.word	0x40014000
 8005778:	40014400 	.word	0x40014400
 800577c:	40014800 	.word	0x40014800

08005780 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005780:	b480      	push	{r7}
 8005782:	b087      	sub	sp, #28
 8005784:	af00      	add	r7, sp, #0
 8005786:	6078      	str	r0, [r7, #4]
 8005788:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	6a1b      	ldr	r3, [r3, #32]
 800578e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	6a1b      	ldr	r3, [r3, #32]
 8005794:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80057ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80057b2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68fa      	ldr	r2, [r7, #12]
 80057ba:	4313      	orrs	r3, r2
 80057bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 80057be:	693b      	ldr	r3, [r7, #16]
 80057c0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80057c4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80057c6:	683b      	ldr	r3, [r7, #0]
 80057c8:	689b      	ldr	r3, [r3, #8]
 80057ca:	041b      	lsls	r3, r3, #16
 80057cc:	693a      	ldr	r2, [r7, #16]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	4a17      	ldr	r2, [pc, #92]	@ (8005834 <TIM_OC5_SetConfig+0xb4>)
 80057d6:	4293      	cmp	r3, r2
 80057d8:	d00f      	beq.n	80057fa <TIM_OC5_SetConfig+0x7a>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	4a16      	ldr	r2, [pc, #88]	@ (8005838 <TIM_OC5_SetConfig+0xb8>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d00b      	beq.n	80057fa <TIM_OC5_SetConfig+0x7a>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	4a15      	ldr	r2, [pc, #84]	@ (800583c <TIM_OC5_SetConfig+0xbc>)
 80057e6:	4293      	cmp	r3, r2
 80057e8:	d007      	beq.n	80057fa <TIM_OC5_SetConfig+0x7a>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	4a14      	ldr	r2, [pc, #80]	@ (8005840 <TIM_OC5_SetConfig+0xc0>)
 80057ee:	4293      	cmp	r3, r2
 80057f0:	d003      	beq.n	80057fa <TIM_OC5_SetConfig+0x7a>
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	4a13      	ldr	r2, [pc, #76]	@ (8005844 <TIM_OC5_SetConfig+0xc4>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d109      	bne.n	800580e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005800:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	695b      	ldr	r3, [r3, #20]
 8005806:	021b      	lsls	r3, r3, #8
 8005808:	697a      	ldr	r2, [r7, #20]
 800580a:	4313      	orrs	r3, r2
 800580c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	697a      	ldr	r2, [r7, #20]
 8005812:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	68fa      	ldr	r2, [r7, #12]
 8005818:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	685a      	ldr	r2, [r3, #4]
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	693a      	ldr	r2, [r7, #16]
 8005826:	621a      	str	r2, [r3, #32]
}
 8005828:	bf00      	nop
 800582a:	371c      	adds	r7, #28
 800582c:	46bd      	mov	sp, r7
 800582e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005832:	4770      	bx	lr
 8005834:	40012c00 	.word	0x40012c00
 8005838:	40013400 	.word	0x40013400
 800583c:	40014000 	.word	0x40014000
 8005840:	40014400 	.word	0x40014400
 8005844:	40014800 	.word	0x40014800

08005848 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005848:	b480      	push	{r7}
 800584a:	b087      	sub	sp, #28
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6a1b      	ldr	r3, [r3, #32]
 8005856:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	6a1b      	ldr	r3, [r3, #32]
 800585c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800586e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005876:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800587a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	021b      	lsls	r3, r3, #8
 8005882:	68fa      	ldr	r2, [r7, #12]
 8005884:	4313      	orrs	r3, r2
 8005886:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800588e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005890:	683b      	ldr	r3, [r7, #0]
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	051b      	lsls	r3, r3, #20
 8005896:	693a      	ldr	r2, [r7, #16]
 8005898:	4313      	orrs	r3, r2
 800589a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	4a18      	ldr	r2, [pc, #96]	@ (8005900 <TIM_OC6_SetConfig+0xb8>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d00f      	beq.n	80058c4 <TIM_OC6_SetConfig+0x7c>
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	4a17      	ldr	r2, [pc, #92]	@ (8005904 <TIM_OC6_SetConfig+0xbc>)
 80058a8:	4293      	cmp	r3, r2
 80058aa:	d00b      	beq.n	80058c4 <TIM_OC6_SetConfig+0x7c>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	4a16      	ldr	r2, [pc, #88]	@ (8005908 <TIM_OC6_SetConfig+0xc0>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d007      	beq.n	80058c4 <TIM_OC6_SetConfig+0x7c>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	4a15      	ldr	r2, [pc, #84]	@ (800590c <TIM_OC6_SetConfig+0xc4>)
 80058b8:	4293      	cmp	r3, r2
 80058ba:	d003      	beq.n	80058c4 <TIM_OC6_SetConfig+0x7c>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	4a14      	ldr	r2, [pc, #80]	@ (8005910 <TIM_OC6_SetConfig+0xc8>)
 80058c0:	4293      	cmp	r3, r2
 80058c2:	d109      	bne.n	80058d8 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80058ca:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 80058cc:	683b      	ldr	r3, [r7, #0]
 80058ce:	695b      	ldr	r3, [r3, #20]
 80058d0:	029b      	lsls	r3, r3, #10
 80058d2:	697a      	ldr	r2, [r7, #20]
 80058d4:	4313      	orrs	r3, r2
 80058d6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	697a      	ldr	r2, [r7, #20]
 80058dc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	68fa      	ldr	r2, [r7, #12]
 80058e2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	685a      	ldr	r2, [r3, #4]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	693a      	ldr	r2, [r7, #16]
 80058f0:	621a      	str	r2, [r3, #32]
}
 80058f2:	bf00      	nop
 80058f4:	371c      	adds	r7, #28
 80058f6:	46bd      	mov	sp, r7
 80058f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fc:	4770      	bx	lr
 80058fe:	bf00      	nop
 8005900:	40012c00 	.word	0x40012c00
 8005904:	40013400 	.word	0x40013400
 8005908:	40014000 	.word	0x40014000
 800590c:	40014400 	.word	0x40014400
 8005910:	40014800 	.word	0x40014800

08005914 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005914:	b480      	push	{r7}
 8005916:	b087      	sub	sp, #28
 8005918:	af00      	add	r7, sp, #0
 800591a:	60f8      	str	r0, [r7, #12]
 800591c:	60b9      	str	r1, [r7, #8]
 800591e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6a1b      	ldr	r3, [r3, #32]
 8005924:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6a1b      	ldr	r3, [r3, #32]
 800592a:	f023 0201 	bic.w	r2, r3, #1
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	699b      	ldr	r3, [r3, #24]
 8005936:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005938:	693b      	ldr	r3, [r7, #16]
 800593a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800593e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	011b      	lsls	r3, r3, #4
 8005944:	693a      	ldr	r2, [r7, #16]
 8005946:	4313      	orrs	r3, r2
 8005948:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	f023 030a 	bic.w	r3, r3, #10
 8005950:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005952:	697a      	ldr	r2, [r7, #20]
 8005954:	68bb      	ldr	r3, [r7, #8]
 8005956:	4313      	orrs	r3, r2
 8005958:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800595a:	68fb      	ldr	r3, [r7, #12]
 800595c:	693a      	ldr	r2, [r7, #16]
 800595e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	697a      	ldr	r2, [r7, #20]
 8005964:	621a      	str	r2, [r3, #32]
}
 8005966:	bf00      	nop
 8005968:	371c      	adds	r7, #28
 800596a:	46bd      	mov	sp, r7
 800596c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005970:	4770      	bx	lr

08005972 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005972:	b480      	push	{r7}
 8005974:	b087      	sub	sp, #28
 8005976:	af00      	add	r7, sp, #0
 8005978:	60f8      	str	r0, [r7, #12]
 800597a:	60b9      	str	r1, [r7, #8]
 800597c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	6a1b      	ldr	r3, [r3, #32]
 8005982:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6a1b      	ldr	r3, [r3, #32]
 8005988:	f023 0210 	bic.w	r2, r3, #16
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005996:	693b      	ldr	r3, [r7, #16]
 8005998:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800599c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	031b      	lsls	r3, r3, #12
 80059a2:	693a      	ldr	r2, [r7, #16]
 80059a4:	4313      	orrs	r3, r2
 80059a6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80059ae:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	011b      	lsls	r3, r3, #4
 80059b4:	697a      	ldr	r2, [r7, #20]
 80059b6:	4313      	orrs	r3, r2
 80059b8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	693a      	ldr	r2, [r7, #16]
 80059be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	697a      	ldr	r2, [r7, #20]
 80059c4:	621a      	str	r2, [r3, #32]
}
 80059c6:	bf00      	nop
 80059c8:	371c      	adds	r7, #28
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr

080059d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80059d2:	b480      	push	{r7}
 80059d4:	b085      	sub	sp, #20
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]
 80059da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	689b      	ldr	r3, [r3, #8]
 80059e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80059e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80059ea:	683a      	ldr	r2, [r7, #0]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	4313      	orrs	r3, r2
 80059f0:	f043 0307 	orr.w	r3, r3, #7
 80059f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	68fa      	ldr	r2, [r7, #12]
 80059fa:	609a      	str	r2, [r3, #8]
}
 80059fc:	bf00      	nop
 80059fe:	3714      	adds	r7, #20
 8005a00:	46bd      	mov	sp, r7
 8005a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a06:	4770      	bx	lr

08005a08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	b087      	sub	sp, #28
 8005a0c:	af00      	add	r7, sp, #0
 8005a0e:	60f8      	str	r0, [r7, #12]
 8005a10:	60b9      	str	r1, [r7, #8]
 8005a12:	607a      	str	r2, [r7, #4]
 8005a14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a1c:	697b      	ldr	r3, [r7, #20]
 8005a1e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005a22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	021a      	lsls	r2, r3, #8
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	431a      	orrs	r2, r3
 8005a2c:	68bb      	ldr	r3, [r7, #8]
 8005a2e:	4313      	orrs	r3, r2
 8005a30:	697a      	ldr	r2, [r7, #20]
 8005a32:	4313      	orrs	r3, r2
 8005a34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	697a      	ldr	r2, [r7, #20]
 8005a3a:	609a      	str	r2, [r3, #8]
}
 8005a3c:	bf00      	nop
 8005a3e:	371c      	adds	r7, #28
 8005a40:	46bd      	mov	sp, r7
 8005a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a46:	4770      	bx	lr

08005a48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005a48:	b480      	push	{r7}
 8005a4a:	b087      	sub	sp, #28
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	f003 031f 	and.w	r3, r3, #31
 8005a5a:	2201      	movs	r2, #1
 8005a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8005a60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6a1a      	ldr	r2, [r3, #32]
 8005a66:	697b      	ldr	r3, [r7, #20]
 8005a68:	43db      	mvns	r3, r3
 8005a6a:	401a      	ands	r2, r3
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005a70:	68fb      	ldr	r3, [r7, #12]
 8005a72:	6a1a      	ldr	r2, [r3, #32]
 8005a74:	68bb      	ldr	r3, [r7, #8]
 8005a76:	f003 031f 	and.w	r3, r3, #31
 8005a7a:	6879      	ldr	r1, [r7, #4]
 8005a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8005a80:	431a      	orrs	r2, r3
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	621a      	str	r2, [r3, #32]
}
 8005a86:	bf00      	nop
 8005a88:	371c      	adds	r7, #28
 8005a8a:	46bd      	mov	sp, r7
 8005a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a90:	4770      	bx	lr
	...

08005a94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a94:	b480      	push	{r7}
 8005a96:	b085      	sub	sp, #20
 8005a98:	af00      	add	r7, sp, #0
 8005a9a:	6078      	str	r0, [r7, #4]
 8005a9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005aa4:	2b01      	cmp	r3, #1
 8005aa6:	d101      	bne.n	8005aac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005aa8:	2302      	movs	r3, #2
 8005aaa:	e068      	b.n	8005b7e <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2202      	movs	r2, #2
 8005ab8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	685b      	ldr	r3, [r3, #4]
 8005ac2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	689b      	ldr	r3, [r3, #8]
 8005aca:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a2e      	ldr	r2, [pc, #184]	@ (8005b8c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d004      	beq.n	8005ae0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a2d      	ldr	r2, [pc, #180]	@ (8005b90 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d108      	bne.n	8005af2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005ae0:	68fb      	ldr	r3, [r7, #12]
 8005ae2:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005ae6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005ae8:	683b      	ldr	r3, [r7, #0]
 8005aea:	685b      	ldr	r3, [r3, #4]
 8005aec:	68fa      	ldr	r2, [r7, #12]
 8005aee:	4313      	orrs	r3, r2
 8005af0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005af8:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005afa:	683b      	ldr	r3, [r7, #0]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	68fa      	ldr	r2, [r7, #12]
 8005b00:	4313      	orrs	r3, r2
 8005b02:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	68fa      	ldr	r2, [r7, #12]
 8005b0a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	4a1e      	ldr	r2, [pc, #120]	@ (8005b8c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8005b12:	4293      	cmp	r3, r2
 8005b14:	d01d      	beq.n	8005b52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b1e:	d018      	beq.n	8005b52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	4a1b      	ldr	r2, [pc, #108]	@ (8005b94 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005b26:	4293      	cmp	r3, r2
 8005b28:	d013      	beq.n	8005b52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	4a1a      	ldr	r2, [pc, #104]	@ (8005b98 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005b30:	4293      	cmp	r3, r2
 8005b32:	d00e      	beq.n	8005b52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a18      	ldr	r2, [pc, #96]	@ (8005b9c <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d009      	beq.n	8005b52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4a13      	ldr	r2, [pc, #76]	@ (8005b90 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005b44:	4293      	cmp	r3, r2
 8005b46:	d004      	beq.n	8005b52 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	4a14      	ldr	r2, [pc, #80]	@ (8005ba0 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005b4e:	4293      	cmp	r3, r2
 8005b50:	d10c      	bne.n	8005b6c <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005b58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	689b      	ldr	r3, [r3, #8]
 8005b5e:	68ba      	ldr	r2, [r7, #8]
 8005b60:	4313      	orrs	r3, r2
 8005b62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	68ba      	ldr	r2, [r7, #8]
 8005b6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2201      	movs	r2, #1
 8005b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2200      	movs	r2, #0
 8005b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005b7c:	2300      	movs	r3, #0
}
 8005b7e:	4618      	mov	r0, r3
 8005b80:	3714      	adds	r7, #20
 8005b82:	46bd      	mov	sp, r7
 8005b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b88:	4770      	bx	lr
 8005b8a:	bf00      	nop
 8005b8c:	40012c00 	.word	0x40012c00
 8005b90:	40013400 	.word	0x40013400
 8005b94:	40000400 	.word	0x40000400
 8005b98:	40000800 	.word	0x40000800
 8005b9c:	40000c00 	.word	0x40000c00
 8005ba0:	40014000 	.word	0x40014000

08005ba4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b082      	sub	sp, #8
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d101      	bne.n	8005bb6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e042      	b.n	8005c3c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d106      	bne.n	8005bce <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bc8:	6878      	ldr	r0, [r7, #4]
 8005bca:	f7fb fa63 	bl	8001094 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2224      	movs	r2, #36	@ 0x24
 8005bd2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	681a      	ldr	r2, [r3, #0]
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	f022 0201 	bic.w	r2, r2, #1
 8005be4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d002      	beq.n	8005bf4 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005bee:	6878      	ldr	r0, [r7, #4]
 8005bf0:	f000 fbb2 	bl	8006358 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 f8b3 	bl	8005d60 <UART_SetConfig>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d101      	bne.n	8005c04 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005c00:	2301      	movs	r3, #1
 8005c02:	e01b      	b.n	8005c3c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	685a      	ldr	r2, [r3, #4]
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005c12:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	689a      	ldr	r2, [r3, #8]
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005c22:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	681a      	ldr	r2, [r3, #0]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0201 	orr.w	r2, r2, #1
 8005c32:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005c34:	6878      	ldr	r0, [r7, #4]
 8005c36:	f000 fc31 	bl	800649c <UART_CheckIdleState>
 8005c3a:	4603      	mov	r3, r0
}
 8005c3c:	4618      	mov	r0, r3
 8005c3e:	3708      	adds	r7, #8
 8005c40:	46bd      	mov	sp, r7
 8005c42:	bd80      	pop	{r7, pc}

08005c44 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b08a      	sub	sp, #40	@ 0x28
 8005c48:	af02      	add	r7, sp, #8
 8005c4a:	60f8      	str	r0, [r7, #12]
 8005c4c:	60b9      	str	r1, [r7, #8]
 8005c4e:	603b      	str	r3, [r7, #0]
 8005c50:	4613      	mov	r3, r2
 8005c52:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005c5a:	2b20      	cmp	r3, #32
 8005c5c:	d17b      	bne.n	8005d56 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d002      	beq.n	8005c6a <HAL_UART_Transmit+0x26>
 8005c64:	88fb      	ldrh	r3, [r7, #6]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d101      	bne.n	8005c6e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8005c6a:	2301      	movs	r3, #1
 8005c6c:	e074      	b.n	8005d58 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	2200      	movs	r2, #0
 8005c72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2221      	movs	r2, #33	@ 0x21
 8005c7a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005c7e:	f7fb fc43 	bl	8001508 <HAL_GetTick>
 8005c82:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	88fa      	ldrh	r2, [r7, #6]
 8005c88:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	88fa      	ldrh	r2, [r7, #6]
 8005c90:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c9c:	d108      	bne.n	8005cb0 <HAL_UART_Transmit+0x6c>
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d104      	bne.n	8005cb0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005caa:	68bb      	ldr	r3, [r7, #8]
 8005cac:	61bb      	str	r3, [r7, #24]
 8005cae:	e003      	b.n	8005cb8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005cb4:	2300      	movs	r3, #0
 8005cb6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005cb8:	e030      	b.n	8005d1c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005cba:	683b      	ldr	r3, [r7, #0]
 8005cbc:	9300      	str	r3, [sp, #0]
 8005cbe:	697b      	ldr	r3, [r7, #20]
 8005cc0:	2200      	movs	r2, #0
 8005cc2:	2180      	movs	r1, #128	@ 0x80
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f000 fc93 	bl	80065f0 <UART_WaitOnFlagUntilTimeout>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d005      	beq.n	8005cdc <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	2220      	movs	r2, #32
 8005cd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8005cd8:	2303      	movs	r3, #3
 8005cda:	e03d      	b.n	8005d58 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d10b      	bne.n	8005cfa <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ce2:	69bb      	ldr	r3, [r7, #24]
 8005ce4:	881a      	ldrh	r2, [r3, #0]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005cee:	b292      	uxth	r2, r2
 8005cf0:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005cf2:	69bb      	ldr	r3, [r7, #24]
 8005cf4:	3302      	adds	r3, #2
 8005cf6:	61bb      	str	r3, [r7, #24]
 8005cf8:	e007      	b.n	8005d0a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005cfa:	69fb      	ldr	r3, [r7, #28]
 8005cfc:	781a      	ldrb	r2, [r3, #0]
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005d04:	69fb      	ldr	r3, [r7, #28]
 8005d06:	3301      	adds	r3, #1
 8005d08:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005d10:	b29b      	uxth	r3, r3
 8005d12:	3b01      	subs	r3, #1
 8005d14:	b29a      	uxth	r2, r3
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8005d22:	b29b      	uxth	r3, r3
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d1c8      	bne.n	8005cba <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	9300      	str	r3, [sp, #0]
 8005d2c:	697b      	ldr	r3, [r7, #20]
 8005d2e:	2200      	movs	r2, #0
 8005d30:	2140      	movs	r1, #64	@ 0x40
 8005d32:	68f8      	ldr	r0, [r7, #12]
 8005d34:	f000 fc5c 	bl	80065f0 <UART_WaitOnFlagUntilTimeout>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d005      	beq.n	8005d4a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	2220      	movs	r2, #32
 8005d42:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8005d46:	2303      	movs	r3, #3
 8005d48:	e006      	b.n	8005d58 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	2220      	movs	r2, #32
 8005d4e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8005d52:	2300      	movs	r3, #0
 8005d54:	e000      	b.n	8005d58 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8005d56:	2302      	movs	r3, #2
  }
}
 8005d58:	4618      	mov	r0, r3
 8005d5a:	3720      	adds	r7, #32
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bd80      	pop	{r7, pc}

08005d60 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005d60:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d64:	b08c      	sub	sp, #48	@ 0x30
 8005d66:	af00      	add	r7, sp, #0
 8005d68:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005d70:	697b      	ldr	r3, [r7, #20]
 8005d72:	689a      	ldr	r2, [r3, #8]
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	691b      	ldr	r3, [r3, #16]
 8005d78:	431a      	orrs	r2, r3
 8005d7a:	697b      	ldr	r3, [r7, #20]
 8005d7c:	695b      	ldr	r3, [r3, #20]
 8005d7e:	431a      	orrs	r2, r3
 8005d80:	697b      	ldr	r3, [r7, #20]
 8005d82:	69db      	ldr	r3, [r3, #28]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	4baa      	ldr	r3, [pc, #680]	@ (8006038 <UART_SetConfig+0x2d8>)
 8005d90:	4013      	ands	r3, r2
 8005d92:	697a      	ldr	r2, [r7, #20]
 8005d94:	6812      	ldr	r2, [r2, #0]
 8005d96:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d98:	430b      	orrs	r3, r1
 8005d9a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005d9c:	697b      	ldr	r3, [r7, #20]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	685b      	ldr	r3, [r3, #4]
 8005da2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	68da      	ldr	r2, [r3, #12]
 8005daa:	697b      	ldr	r3, [r7, #20]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	430a      	orrs	r2, r1
 8005db0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005db2:	697b      	ldr	r3, [r7, #20]
 8005db4:	699b      	ldr	r3, [r3, #24]
 8005db6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	4a9f      	ldr	r2, [pc, #636]	@ (800603c <UART_SetConfig+0x2dc>)
 8005dbe:	4293      	cmp	r3, r2
 8005dc0:	d004      	beq.n	8005dcc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	6a1b      	ldr	r3, [r3, #32]
 8005dc6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005dc8:	4313      	orrs	r3, r2
 8005dca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	689b      	ldr	r3, [r3, #8]
 8005dd2:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8005dd6:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	6812      	ldr	r2, [r2, #0]
 8005dde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005de0:	430b      	orrs	r3, r1
 8005de2:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005de4:	697b      	ldr	r3, [r7, #20]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dea:	f023 010f 	bic.w	r1, r3, #15
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005df2:	697b      	ldr	r3, [r7, #20]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	430a      	orrs	r2, r1
 8005df8:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a90      	ldr	r2, [pc, #576]	@ (8006040 <UART_SetConfig+0x2e0>)
 8005e00:	4293      	cmp	r3, r2
 8005e02:	d125      	bne.n	8005e50 <UART_SetConfig+0xf0>
 8005e04:	4b8f      	ldr	r3, [pc, #572]	@ (8006044 <UART_SetConfig+0x2e4>)
 8005e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e0a:	f003 0303 	and.w	r3, r3, #3
 8005e0e:	2b03      	cmp	r3, #3
 8005e10:	d81a      	bhi.n	8005e48 <UART_SetConfig+0xe8>
 8005e12:	a201      	add	r2, pc, #4	@ (adr r2, 8005e18 <UART_SetConfig+0xb8>)
 8005e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e18:	08005e29 	.word	0x08005e29
 8005e1c:	08005e39 	.word	0x08005e39
 8005e20:	08005e31 	.word	0x08005e31
 8005e24:	08005e41 	.word	0x08005e41
 8005e28:	2301      	movs	r3, #1
 8005e2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e2e:	e116      	b.n	800605e <UART_SetConfig+0x2fe>
 8005e30:	2302      	movs	r3, #2
 8005e32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e36:	e112      	b.n	800605e <UART_SetConfig+0x2fe>
 8005e38:	2304      	movs	r3, #4
 8005e3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e3e:	e10e      	b.n	800605e <UART_SetConfig+0x2fe>
 8005e40:	2308      	movs	r3, #8
 8005e42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e46:	e10a      	b.n	800605e <UART_SetConfig+0x2fe>
 8005e48:	2310      	movs	r3, #16
 8005e4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005e4e:	e106      	b.n	800605e <UART_SetConfig+0x2fe>
 8005e50:	697b      	ldr	r3, [r7, #20]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a7c      	ldr	r2, [pc, #496]	@ (8006048 <UART_SetConfig+0x2e8>)
 8005e56:	4293      	cmp	r3, r2
 8005e58:	d138      	bne.n	8005ecc <UART_SetConfig+0x16c>
 8005e5a:	4b7a      	ldr	r3, [pc, #488]	@ (8006044 <UART_SetConfig+0x2e4>)
 8005e5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005e60:	f003 030c 	and.w	r3, r3, #12
 8005e64:	2b0c      	cmp	r3, #12
 8005e66:	d82d      	bhi.n	8005ec4 <UART_SetConfig+0x164>
 8005e68:	a201      	add	r2, pc, #4	@ (adr r2, 8005e70 <UART_SetConfig+0x110>)
 8005e6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005e6e:	bf00      	nop
 8005e70:	08005ea5 	.word	0x08005ea5
 8005e74:	08005ec5 	.word	0x08005ec5
 8005e78:	08005ec5 	.word	0x08005ec5
 8005e7c:	08005ec5 	.word	0x08005ec5
 8005e80:	08005eb5 	.word	0x08005eb5
 8005e84:	08005ec5 	.word	0x08005ec5
 8005e88:	08005ec5 	.word	0x08005ec5
 8005e8c:	08005ec5 	.word	0x08005ec5
 8005e90:	08005ead 	.word	0x08005ead
 8005e94:	08005ec5 	.word	0x08005ec5
 8005e98:	08005ec5 	.word	0x08005ec5
 8005e9c:	08005ec5 	.word	0x08005ec5
 8005ea0:	08005ebd 	.word	0x08005ebd
 8005ea4:	2300      	movs	r3, #0
 8005ea6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eaa:	e0d8      	b.n	800605e <UART_SetConfig+0x2fe>
 8005eac:	2302      	movs	r3, #2
 8005eae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eb2:	e0d4      	b.n	800605e <UART_SetConfig+0x2fe>
 8005eb4:	2304      	movs	r3, #4
 8005eb6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eba:	e0d0      	b.n	800605e <UART_SetConfig+0x2fe>
 8005ebc:	2308      	movs	r3, #8
 8005ebe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005ec2:	e0cc      	b.n	800605e <UART_SetConfig+0x2fe>
 8005ec4:	2310      	movs	r3, #16
 8005ec6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005eca:	e0c8      	b.n	800605e <UART_SetConfig+0x2fe>
 8005ecc:	697b      	ldr	r3, [r7, #20]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	4a5e      	ldr	r2, [pc, #376]	@ (800604c <UART_SetConfig+0x2ec>)
 8005ed2:	4293      	cmp	r3, r2
 8005ed4:	d125      	bne.n	8005f22 <UART_SetConfig+0x1c2>
 8005ed6:	4b5b      	ldr	r3, [pc, #364]	@ (8006044 <UART_SetConfig+0x2e4>)
 8005ed8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005edc:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005ee0:	2b30      	cmp	r3, #48	@ 0x30
 8005ee2:	d016      	beq.n	8005f12 <UART_SetConfig+0x1b2>
 8005ee4:	2b30      	cmp	r3, #48	@ 0x30
 8005ee6:	d818      	bhi.n	8005f1a <UART_SetConfig+0x1ba>
 8005ee8:	2b20      	cmp	r3, #32
 8005eea:	d00a      	beq.n	8005f02 <UART_SetConfig+0x1a2>
 8005eec:	2b20      	cmp	r3, #32
 8005eee:	d814      	bhi.n	8005f1a <UART_SetConfig+0x1ba>
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d002      	beq.n	8005efa <UART_SetConfig+0x19a>
 8005ef4:	2b10      	cmp	r3, #16
 8005ef6:	d008      	beq.n	8005f0a <UART_SetConfig+0x1aa>
 8005ef8:	e00f      	b.n	8005f1a <UART_SetConfig+0x1ba>
 8005efa:	2300      	movs	r3, #0
 8005efc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f00:	e0ad      	b.n	800605e <UART_SetConfig+0x2fe>
 8005f02:	2302      	movs	r3, #2
 8005f04:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f08:	e0a9      	b.n	800605e <UART_SetConfig+0x2fe>
 8005f0a:	2304      	movs	r3, #4
 8005f0c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f10:	e0a5      	b.n	800605e <UART_SetConfig+0x2fe>
 8005f12:	2308      	movs	r3, #8
 8005f14:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f18:	e0a1      	b.n	800605e <UART_SetConfig+0x2fe>
 8005f1a:	2310      	movs	r3, #16
 8005f1c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f20:	e09d      	b.n	800605e <UART_SetConfig+0x2fe>
 8005f22:	697b      	ldr	r3, [r7, #20]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	4a4a      	ldr	r2, [pc, #296]	@ (8006050 <UART_SetConfig+0x2f0>)
 8005f28:	4293      	cmp	r3, r2
 8005f2a:	d125      	bne.n	8005f78 <UART_SetConfig+0x218>
 8005f2c:	4b45      	ldr	r3, [pc, #276]	@ (8006044 <UART_SetConfig+0x2e4>)
 8005f2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f32:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005f36:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f38:	d016      	beq.n	8005f68 <UART_SetConfig+0x208>
 8005f3a:	2bc0      	cmp	r3, #192	@ 0xc0
 8005f3c:	d818      	bhi.n	8005f70 <UART_SetConfig+0x210>
 8005f3e:	2b80      	cmp	r3, #128	@ 0x80
 8005f40:	d00a      	beq.n	8005f58 <UART_SetConfig+0x1f8>
 8005f42:	2b80      	cmp	r3, #128	@ 0x80
 8005f44:	d814      	bhi.n	8005f70 <UART_SetConfig+0x210>
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d002      	beq.n	8005f50 <UART_SetConfig+0x1f0>
 8005f4a:	2b40      	cmp	r3, #64	@ 0x40
 8005f4c:	d008      	beq.n	8005f60 <UART_SetConfig+0x200>
 8005f4e:	e00f      	b.n	8005f70 <UART_SetConfig+0x210>
 8005f50:	2300      	movs	r3, #0
 8005f52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f56:	e082      	b.n	800605e <UART_SetConfig+0x2fe>
 8005f58:	2302      	movs	r3, #2
 8005f5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f5e:	e07e      	b.n	800605e <UART_SetConfig+0x2fe>
 8005f60:	2304      	movs	r3, #4
 8005f62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f66:	e07a      	b.n	800605e <UART_SetConfig+0x2fe>
 8005f68:	2308      	movs	r3, #8
 8005f6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f6e:	e076      	b.n	800605e <UART_SetConfig+0x2fe>
 8005f70:	2310      	movs	r3, #16
 8005f72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005f76:	e072      	b.n	800605e <UART_SetConfig+0x2fe>
 8005f78:	697b      	ldr	r3, [r7, #20]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	4a35      	ldr	r2, [pc, #212]	@ (8006054 <UART_SetConfig+0x2f4>)
 8005f7e:	4293      	cmp	r3, r2
 8005f80:	d12a      	bne.n	8005fd8 <UART_SetConfig+0x278>
 8005f82:	4b30      	ldr	r3, [pc, #192]	@ (8006044 <UART_SetConfig+0x2e4>)
 8005f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f8c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f90:	d01a      	beq.n	8005fc8 <UART_SetConfig+0x268>
 8005f92:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005f96:	d81b      	bhi.n	8005fd0 <UART_SetConfig+0x270>
 8005f98:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f9c:	d00c      	beq.n	8005fb8 <UART_SetConfig+0x258>
 8005f9e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005fa2:	d815      	bhi.n	8005fd0 <UART_SetConfig+0x270>
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d003      	beq.n	8005fb0 <UART_SetConfig+0x250>
 8005fa8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005fac:	d008      	beq.n	8005fc0 <UART_SetConfig+0x260>
 8005fae:	e00f      	b.n	8005fd0 <UART_SetConfig+0x270>
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fb6:	e052      	b.n	800605e <UART_SetConfig+0x2fe>
 8005fb8:	2302      	movs	r3, #2
 8005fba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fbe:	e04e      	b.n	800605e <UART_SetConfig+0x2fe>
 8005fc0:	2304      	movs	r3, #4
 8005fc2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fc6:	e04a      	b.n	800605e <UART_SetConfig+0x2fe>
 8005fc8:	2308      	movs	r3, #8
 8005fca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fce:	e046      	b.n	800605e <UART_SetConfig+0x2fe>
 8005fd0:	2310      	movs	r3, #16
 8005fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8005fd6:	e042      	b.n	800605e <UART_SetConfig+0x2fe>
 8005fd8:	697b      	ldr	r3, [r7, #20]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a17      	ldr	r2, [pc, #92]	@ (800603c <UART_SetConfig+0x2dc>)
 8005fde:	4293      	cmp	r3, r2
 8005fe0:	d13a      	bne.n	8006058 <UART_SetConfig+0x2f8>
 8005fe2:	4b18      	ldr	r3, [pc, #96]	@ (8006044 <UART_SetConfig+0x2e4>)
 8005fe4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fe8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005fec:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ff0:	d01a      	beq.n	8006028 <UART_SetConfig+0x2c8>
 8005ff2:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005ff6:	d81b      	bhi.n	8006030 <UART_SetConfig+0x2d0>
 8005ff8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005ffc:	d00c      	beq.n	8006018 <UART_SetConfig+0x2b8>
 8005ffe:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006002:	d815      	bhi.n	8006030 <UART_SetConfig+0x2d0>
 8006004:	2b00      	cmp	r3, #0
 8006006:	d003      	beq.n	8006010 <UART_SetConfig+0x2b0>
 8006008:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800600c:	d008      	beq.n	8006020 <UART_SetConfig+0x2c0>
 800600e:	e00f      	b.n	8006030 <UART_SetConfig+0x2d0>
 8006010:	2300      	movs	r3, #0
 8006012:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006016:	e022      	b.n	800605e <UART_SetConfig+0x2fe>
 8006018:	2302      	movs	r3, #2
 800601a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800601e:	e01e      	b.n	800605e <UART_SetConfig+0x2fe>
 8006020:	2304      	movs	r3, #4
 8006022:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006026:	e01a      	b.n	800605e <UART_SetConfig+0x2fe>
 8006028:	2308      	movs	r3, #8
 800602a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800602e:	e016      	b.n	800605e <UART_SetConfig+0x2fe>
 8006030:	2310      	movs	r3, #16
 8006032:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006036:	e012      	b.n	800605e <UART_SetConfig+0x2fe>
 8006038:	cfff69f3 	.word	0xcfff69f3
 800603c:	40008000 	.word	0x40008000
 8006040:	40013800 	.word	0x40013800
 8006044:	40021000 	.word	0x40021000
 8006048:	40004400 	.word	0x40004400
 800604c:	40004800 	.word	0x40004800
 8006050:	40004c00 	.word	0x40004c00
 8006054:	40005000 	.word	0x40005000
 8006058:	2310      	movs	r3, #16
 800605a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800605e:	697b      	ldr	r3, [r7, #20]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4aae      	ldr	r2, [pc, #696]	@ (800631c <UART_SetConfig+0x5bc>)
 8006064:	4293      	cmp	r3, r2
 8006066:	f040 8097 	bne.w	8006198 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800606a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800606e:	2b08      	cmp	r3, #8
 8006070:	d823      	bhi.n	80060ba <UART_SetConfig+0x35a>
 8006072:	a201      	add	r2, pc, #4	@ (adr r2, 8006078 <UART_SetConfig+0x318>)
 8006074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006078:	0800609d 	.word	0x0800609d
 800607c:	080060bb 	.word	0x080060bb
 8006080:	080060a5 	.word	0x080060a5
 8006084:	080060bb 	.word	0x080060bb
 8006088:	080060ab 	.word	0x080060ab
 800608c:	080060bb 	.word	0x080060bb
 8006090:	080060bb 	.word	0x080060bb
 8006094:	080060bb 	.word	0x080060bb
 8006098:	080060b3 	.word	0x080060b3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800609c:	f7fd ff1e 	bl	8003edc <HAL_RCC_GetPCLK1Freq>
 80060a0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060a2:	e010      	b.n	80060c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80060a4:	4b9e      	ldr	r3, [pc, #632]	@ (8006320 <UART_SetConfig+0x5c0>)
 80060a6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80060a8:	e00d      	b.n	80060c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80060aa:	f7fd fe7f 	bl	8003dac <HAL_RCC_GetSysClockFreq>
 80060ae:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80060b0:	e009      	b.n	80060c6 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80060b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80060b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80060b8:	e005      	b.n	80060c6 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80060ba:	2300      	movs	r3, #0
 80060bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80060be:	2301      	movs	r3, #1
 80060c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80060c4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80060c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060c8:	2b00      	cmp	r3, #0
 80060ca:	f000 8130 	beq.w	800632e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80060ce:	697b      	ldr	r3, [r7, #20]
 80060d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060d2:	4a94      	ldr	r2, [pc, #592]	@ (8006324 <UART_SetConfig+0x5c4>)
 80060d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80060d8:	461a      	mov	r2, r3
 80060da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80060dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80060e0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060e2:	697b      	ldr	r3, [r7, #20]
 80060e4:	685a      	ldr	r2, [r3, #4]
 80060e6:	4613      	mov	r3, r2
 80060e8:	005b      	lsls	r3, r3, #1
 80060ea:	4413      	add	r3, r2
 80060ec:	69ba      	ldr	r2, [r7, #24]
 80060ee:	429a      	cmp	r2, r3
 80060f0:	d305      	bcc.n	80060fe <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	685b      	ldr	r3, [r3, #4]
 80060f6:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80060f8:	69ba      	ldr	r2, [r7, #24]
 80060fa:	429a      	cmp	r2, r3
 80060fc:	d903      	bls.n	8006106 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80060fe:	2301      	movs	r3, #1
 8006100:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006104:	e113      	b.n	800632e <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006106:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006108:	2200      	movs	r2, #0
 800610a:	60bb      	str	r3, [r7, #8]
 800610c:	60fa      	str	r2, [r7, #12]
 800610e:	697b      	ldr	r3, [r7, #20]
 8006110:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006112:	4a84      	ldr	r2, [pc, #528]	@ (8006324 <UART_SetConfig+0x5c4>)
 8006114:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006118:	b29b      	uxth	r3, r3
 800611a:	2200      	movs	r2, #0
 800611c:	603b      	str	r3, [r7, #0]
 800611e:	607a      	str	r2, [r7, #4]
 8006120:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006124:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006128:	f7fa f868 	bl	80001fc <__aeabi_uldivmod>
 800612c:	4602      	mov	r2, r0
 800612e:	460b      	mov	r3, r1
 8006130:	4610      	mov	r0, r2
 8006132:	4619      	mov	r1, r3
 8006134:	f04f 0200 	mov.w	r2, #0
 8006138:	f04f 0300 	mov.w	r3, #0
 800613c:	020b      	lsls	r3, r1, #8
 800613e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006142:	0202      	lsls	r2, r0, #8
 8006144:	6979      	ldr	r1, [r7, #20]
 8006146:	6849      	ldr	r1, [r1, #4]
 8006148:	0849      	lsrs	r1, r1, #1
 800614a:	2000      	movs	r0, #0
 800614c:	460c      	mov	r4, r1
 800614e:	4605      	mov	r5, r0
 8006150:	eb12 0804 	adds.w	r8, r2, r4
 8006154:	eb43 0905 	adc.w	r9, r3, r5
 8006158:	697b      	ldr	r3, [r7, #20]
 800615a:	685b      	ldr	r3, [r3, #4]
 800615c:	2200      	movs	r2, #0
 800615e:	469a      	mov	sl, r3
 8006160:	4693      	mov	fp, r2
 8006162:	4652      	mov	r2, sl
 8006164:	465b      	mov	r3, fp
 8006166:	4640      	mov	r0, r8
 8006168:	4649      	mov	r1, r9
 800616a:	f7fa f847 	bl	80001fc <__aeabi_uldivmod>
 800616e:	4602      	mov	r2, r0
 8006170:	460b      	mov	r3, r1
 8006172:	4613      	mov	r3, r2
 8006174:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006176:	6a3b      	ldr	r3, [r7, #32]
 8006178:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800617c:	d308      	bcc.n	8006190 <UART_SetConfig+0x430>
 800617e:	6a3b      	ldr	r3, [r7, #32]
 8006180:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006184:	d204      	bcs.n	8006190 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8006186:	697b      	ldr	r3, [r7, #20]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	6a3a      	ldr	r2, [r7, #32]
 800618c:	60da      	str	r2, [r3, #12]
 800618e:	e0ce      	b.n	800632e <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8006190:	2301      	movs	r3, #1
 8006192:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8006196:	e0ca      	b.n	800632e <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006198:	697b      	ldr	r3, [r7, #20]
 800619a:	69db      	ldr	r3, [r3, #28]
 800619c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80061a0:	d166      	bne.n	8006270 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80061a2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80061a6:	2b08      	cmp	r3, #8
 80061a8:	d827      	bhi.n	80061fa <UART_SetConfig+0x49a>
 80061aa:	a201      	add	r2, pc, #4	@ (adr r2, 80061b0 <UART_SetConfig+0x450>)
 80061ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061b0:	080061d5 	.word	0x080061d5
 80061b4:	080061dd 	.word	0x080061dd
 80061b8:	080061e5 	.word	0x080061e5
 80061bc:	080061fb 	.word	0x080061fb
 80061c0:	080061eb 	.word	0x080061eb
 80061c4:	080061fb 	.word	0x080061fb
 80061c8:	080061fb 	.word	0x080061fb
 80061cc:	080061fb 	.word	0x080061fb
 80061d0:	080061f3 	.word	0x080061f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80061d4:	f7fd fe82 	bl	8003edc <HAL_RCC_GetPCLK1Freq>
 80061d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061da:	e014      	b.n	8006206 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80061dc:	f7fd fe94 	bl	8003f08 <HAL_RCC_GetPCLK2Freq>
 80061e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061e2:	e010      	b.n	8006206 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80061e4:	4b4e      	ldr	r3, [pc, #312]	@ (8006320 <UART_SetConfig+0x5c0>)
 80061e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80061e8:	e00d      	b.n	8006206 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80061ea:	f7fd fddf 	bl	8003dac <HAL_RCC_GetSysClockFreq>
 80061ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80061f0:	e009      	b.n	8006206 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80061f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80061f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80061f8:	e005      	b.n	8006206 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80061fa:	2300      	movs	r3, #0
 80061fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80061fe:	2301      	movs	r3, #1
 8006200:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8006204:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006208:	2b00      	cmp	r3, #0
 800620a:	f000 8090 	beq.w	800632e <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800620e:	697b      	ldr	r3, [r7, #20]
 8006210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006212:	4a44      	ldr	r2, [pc, #272]	@ (8006324 <UART_SetConfig+0x5c4>)
 8006214:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006218:	461a      	mov	r2, r3
 800621a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800621c:	fbb3 f3f2 	udiv	r3, r3, r2
 8006220:	005a      	lsls	r2, r3, #1
 8006222:	697b      	ldr	r3, [r7, #20]
 8006224:	685b      	ldr	r3, [r3, #4]
 8006226:	085b      	lsrs	r3, r3, #1
 8006228:	441a      	add	r2, r3
 800622a:	697b      	ldr	r3, [r7, #20]
 800622c:	685b      	ldr	r3, [r3, #4]
 800622e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006232:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006234:	6a3b      	ldr	r3, [r7, #32]
 8006236:	2b0f      	cmp	r3, #15
 8006238:	d916      	bls.n	8006268 <UART_SetConfig+0x508>
 800623a:	6a3b      	ldr	r3, [r7, #32]
 800623c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006240:	d212      	bcs.n	8006268 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006242:	6a3b      	ldr	r3, [r7, #32]
 8006244:	b29b      	uxth	r3, r3
 8006246:	f023 030f 	bic.w	r3, r3, #15
 800624a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800624c:	6a3b      	ldr	r3, [r7, #32]
 800624e:	085b      	lsrs	r3, r3, #1
 8006250:	b29b      	uxth	r3, r3
 8006252:	f003 0307 	and.w	r3, r3, #7
 8006256:	b29a      	uxth	r2, r3
 8006258:	8bfb      	ldrh	r3, [r7, #30]
 800625a:	4313      	orrs	r3, r2
 800625c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800625e:	697b      	ldr	r3, [r7, #20]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	8bfa      	ldrh	r2, [r7, #30]
 8006264:	60da      	str	r2, [r3, #12]
 8006266:	e062      	b.n	800632e <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8006268:	2301      	movs	r3, #1
 800626a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800626e:	e05e      	b.n	800632e <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006270:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8006274:	2b08      	cmp	r3, #8
 8006276:	d828      	bhi.n	80062ca <UART_SetConfig+0x56a>
 8006278:	a201      	add	r2, pc, #4	@ (adr r2, 8006280 <UART_SetConfig+0x520>)
 800627a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800627e:	bf00      	nop
 8006280:	080062a5 	.word	0x080062a5
 8006284:	080062ad 	.word	0x080062ad
 8006288:	080062b5 	.word	0x080062b5
 800628c:	080062cb 	.word	0x080062cb
 8006290:	080062bb 	.word	0x080062bb
 8006294:	080062cb 	.word	0x080062cb
 8006298:	080062cb 	.word	0x080062cb
 800629c:	080062cb 	.word	0x080062cb
 80062a0:	080062c3 	.word	0x080062c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062a4:	f7fd fe1a 	bl	8003edc <HAL_RCC_GetPCLK1Freq>
 80062a8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062aa:	e014      	b.n	80062d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80062ac:	f7fd fe2c 	bl	8003f08 <HAL_RCC_GetPCLK2Freq>
 80062b0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062b2:	e010      	b.n	80062d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062b4:	4b1a      	ldr	r3, [pc, #104]	@ (8006320 <UART_SetConfig+0x5c0>)
 80062b6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062b8:	e00d      	b.n	80062d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062ba:	f7fd fd77 	bl	8003dac <HAL_RCC_GetSysClockFreq>
 80062be:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80062c0:	e009      	b.n	80062d6 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062c2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80062c6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80062c8:	e005      	b.n	80062d6 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 80062ca:	2300      	movs	r3, #0
 80062cc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80062ce:	2301      	movs	r3, #1
 80062d0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80062d4:	bf00      	nop
    }

    if (pclk != 0U)
 80062d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d028      	beq.n	800632e <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062e0:	4a10      	ldr	r2, [pc, #64]	@ (8006324 <UART_SetConfig+0x5c4>)
 80062e2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80062e6:	461a      	mov	r2, r3
 80062e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	085b      	lsrs	r3, r3, #1
 80062f4:	441a      	add	r2, r3
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	685b      	ldr	r3, [r3, #4]
 80062fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80062fe:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006300:	6a3b      	ldr	r3, [r7, #32]
 8006302:	2b0f      	cmp	r3, #15
 8006304:	d910      	bls.n	8006328 <UART_SetConfig+0x5c8>
 8006306:	6a3b      	ldr	r3, [r7, #32]
 8006308:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800630c:	d20c      	bcs.n	8006328 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800630e:	6a3b      	ldr	r3, [r7, #32]
 8006310:	b29a      	uxth	r2, r3
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	60da      	str	r2, [r3, #12]
 8006318:	e009      	b.n	800632e <UART_SetConfig+0x5ce>
 800631a:	bf00      	nop
 800631c:	40008000 	.word	0x40008000
 8006320:	00f42400 	.word	0x00f42400
 8006324:	08007380 	.word	0x08007380
      }
      else
      {
        ret = HAL_ERROR;
 8006328:	2301      	movs	r3, #1
 800632a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800632e:	697b      	ldr	r3, [r7, #20]
 8006330:	2201      	movs	r2, #1
 8006332:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006336:	697b      	ldr	r3, [r7, #20]
 8006338:	2201      	movs	r2, #1
 800633a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	2200      	movs	r2, #0
 8006342:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	2200      	movs	r2, #0
 8006348:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800634a:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800634e:	4618      	mov	r0, r3
 8006350:	3730      	adds	r7, #48	@ 0x30
 8006352:	46bd      	mov	sp, r7
 8006354:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08006358 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006358:	b480      	push	{r7}
 800635a:	b083      	sub	sp, #12
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006364:	f003 0308 	and.w	r3, r3, #8
 8006368:	2b00      	cmp	r3, #0
 800636a:	d00a      	beq.n	8006382 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	685b      	ldr	r3, [r3, #4]
 8006372:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	430a      	orrs	r2, r1
 8006380:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006386:	f003 0301 	and.w	r3, r3, #1
 800638a:	2b00      	cmp	r3, #0
 800638c:	d00a      	beq.n	80063a4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	685b      	ldr	r3, [r3, #4]
 8006394:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	430a      	orrs	r2, r1
 80063a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063a8:	f003 0302 	and.w	r3, r3, #2
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	d00a      	beq.n	80063c6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	685b      	ldr	r3, [r3, #4]
 80063b6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	430a      	orrs	r2, r1
 80063c4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ca:	f003 0304 	and.w	r3, r3, #4
 80063ce:	2b00      	cmp	r3, #0
 80063d0:	d00a      	beq.n	80063e8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	685b      	ldr	r3, [r3, #4]
 80063d8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	430a      	orrs	r2, r1
 80063e6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80063ec:	f003 0310 	and.w	r3, r3, #16
 80063f0:	2b00      	cmp	r3, #0
 80063f2:	d00a      	beq.n	800640a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	689b      	ldr	r3, [r3, #8]
 80063fa:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	430a      	orrs	r2, r1
 8006408:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800640e:	f003 0320 	and.w	r3, r3, #32
 8006412:	2b00      	cmp	r3, #0
 8006414:	d00a      	beq.n	800642c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	689b      	ldr	r3, [r3, #8]
 800641c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	430a      	orrs	r2, r1
 800642a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006430:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006434:	2b00      	cmp	r3, #0
 8006436:	d01a      	beq.n	800646e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	685b      	ldr	r3, [r3, #4]
 800643e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	430a      	orrs	r2, r1
 800644c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006452:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006456:	d10a      	bne.n	800646e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	685b      	ldr	r3, [r3, #4]
 800645e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	430a      	orrs	r2, r1
 800646c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006472:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006476:	2b00      	cmp	r3, #0
 8006478:	d00a      	beq.n	8006490 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	430a      	orrs	r2, r1
 800648e:	605a      	str	r2, [r3, #4]
  }
}
 8006490:	bf00      	nop
 8006492:	370c      	adds	r7, #12
 8006494:	46bd      	mov	sp, r7
 8006496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649a:	4770      	bx	lr

0800649c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800649c:	b580      	push	{r7, lr}
 800649e:	b098      	sub	sp, #96	@ 0x60
 80064a0:	af02      	add	r7, sp, #8
 80064a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2200      	movs	r2, #0
 80064a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80064ac:	f7fb f82c 	bl	8001508 <HAL_GetTick>
 80064b0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0308 	and.w	r3, r3, #8
 80064bc:	2b08      	cmp	r3, #8
 80064be:	d12f      	bne.n	8006520 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80064c0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80064c4:	9300      	str	r3, [sp, #0]
 80064c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80064c8:	2200      	movs	r2, #0
 80064ca:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f000 f88e 	bl	80065f0 <UART_WaitOnFlagUntilTimeout>
 80064d4:	4603      	mov	r3, r0
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d022      	beq.n	8006520 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80064e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064e2:	e853 3f00 	ldrex	r3, [r3]
 80064e6:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80064e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80064ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80064ee:	653b      	str	r3, [r7, #80]	@ 0x50
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	461a      	mov	r2, r3
 80064f6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80064f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80064fa:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80064fc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80064fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006500:	e841 2300 	strex	r3, r2, [r1]
 8006504:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006506:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006508:	2b00      	cmp	r3, #0
 800650a:	d1e6      	bne.n	80064da <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2220      	movs	r2, #32
 8006510:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2200      	movs	r2, #0
 8006518:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800651c:	2303      	movs	r3, #3
 800651e:	e063      	b.n	80065e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	f003 0304 	and.w	r3, r3, #4
 800652a:	2b04      	cmp	r3, #4
 800652c:	d149      	bne.n	80065c2 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800652e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006532:	9300      	str	r3, [sp, #0]
 8006534:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006536:	2200      	movs	r2, #0
 8006538:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f000 f857 	bl	80065f0 <UART_WaitOnFlagUntilTimeout>
 8006542:	4603      	mov	r3, r0
 8006544:	2b00      	cmp	r3, #0
 8006546:	d03c      	beq.n	80065c2 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800654e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006550:	e853 3f00 	ldrex	r3, [r3]
 8006554:	623b      	str	r3, [r7, #32]
   return(result);
 8006556:	6a3b      	ldr	r3, [r7, #32]
 8006558:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800655c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	461a      	mov	r2, r3
 8006564:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006566:	633b      	str	r3, [r7, #48]	@ 0x30
 8006568:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800656a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800656c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800656e:	e841 2300 	strex	r3, r2, [r1]
 8006572:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006576:	2b00      	cmp	r3, #0
 8006578:	d1e6      	bne.n	8006548 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	3308      	adds	r3, #8
 8006580:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006582:	693b      	ldr	r3, [r7, #16]
 8006584:	e853 3f00 	ldrex	r3, [r3]
 8006588:	60fb      	str	r3, [r7, #12]
   return(result);
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	f023 0301 	bic.w	r3, r3, #1
 8006590:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	3308      	adds	r3, #8
 8006598:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800659a:	61fa      	str	r2, [r7, #28]
 800659c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800659e:	69b9      	ldr	r1, [r7, #24]
 80065a0:	69fa      	ldr	r2, [r7, #28]
 80065a2:	e841 2300 	strex	r3, r2, [r1]
 80065a6:	617b      	str	r3, [r7, #20]
   return(result);
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d1e5      	bne.n	800657a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	2220      	movs	r2, #32
 80065b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	2200      	movs	r2, #0
 80065ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80065be:	2303      	movs	r3, #3
 80065c0:	e012      	b.n	80065e8 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	2220      	movs	r2, #32
 80065c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	2220      	movs	r2, #32
 80065ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	2200      	movs	r2, #0
 80065d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	2200      	movs	r2, #0
 80065dc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	2200      	movs	r2, #0
 80065e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80065e6:	2300      	movs	r3, #0
}
 80065e8:	4618      	mov	r0, r3
 80065ea:	3758      	adds	r7, #88	@ 0x58
 80065ec:	46bd      	mov	sp, r7
 80065ee:	bd80      	pop	{r7, pc}

080065f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80065f0:	b580      	push	{r7, lr}
 80065f2:	b084      	sub	sp, #16
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	603b      	str	r3, [r7, #0]
 80065fc:	4613      	mov	r3, r2
 80065fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006600:	e04f      	b.n	80066a2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006602:	69bb      	ldr	r3, [r7, #24]
 8006604:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006608:	d04b      	beq.n	80066a2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800660a:	f7fa ff7d 	bl	8001508 <HAL_GetTick>
 800660e:	4602      	mov	r2, r0
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	1ad3      	subs	r3, r2, r3
 8006614:	69ba      	ldr	r2, [r7, #24]
 8006616:	429a      	cmp	r2, r3
 8006618:	d302      	bcc.n	8006620 <UART_WaitOnFlagUntilTimeout+0x30>
 800661a:	69bb      	ldr	r3, [r7, #24]
 800661c:	2b00      	cmp	r3, #0
 800661e:	d101      	bne.n	8006624 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006620:	2303      	movs	r3, #3
 8006622:	e04e      	b.n	80066c2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	f003 0304 	and.w	r3, r3, #4
 800662e:	2b00      	cmp	r3, #0
 8006630:	d037      	beq.n	80066a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006632:	68bb      	ldr	r3, [r7, #8]
 8006634:	2b80      	cmp	r3, #128	@ 0x80
 8006636:	d034      	beq.n	80066a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006638:	68bb      	ldr	r3, [r7, #8]
 800663a:	2b40      	cmp	r3, #64	@ 0x40
 800663c:	d031      	beq.n	80066a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	69db      	ldr	r3, [r3, #28]
 8006644:	f003 0308 	and.w	r3, r3, #8
 8006648:	2b08      	cmp	r3, #8
 800664a:	d110      	bne.n	800666e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	2208      	movs	r2, #8
 8006652:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006654:	68f8      	ldr	r0, [r7, #12]
 8006656:	f000 f838 	bl	80066ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	2208      	movs	r2, #8
 800665e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800666a:	2301      	movs	r3, #1
 800666c:	e029      	b.n	80066c2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	69db      	ldr	r3, [r3, #28]
 8006674:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006678:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800667c:	d111      	bne.n	80066a2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006686:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006688:	68f8      	ldr	r0, [r7, #12]
 800668a:	f000 f81e 	bl	80066ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2220      	movs	r2, #32
 8006692:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	2200      	movs	r2, #0
 800669a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800669e:	2303      	movs	r3, #3
 80066a0:	e00f      	b.n	80066c2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	681b      	ldr	r3, [r3, #0]
 80066a6:	69da      	ldr	r2, [r3, #28]
 80066a8:	68bb      	ldr	r3, [r7, #8]
 80066aa:	4013      	ands	r3, r2
 80066ac:	68ba      	ldr	r2, [r7, #8]
 80066ae:	429a      	cmp	r2, r3
 80066b0:	bf0c      	ite	eq
 80066b2:	2301      	moveq	r3, #1
 80066b4:	2300      	movne	r3, #0
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	461a      	mov	r2, r3
 80066ba:	79fb      	ldrb	r3, [r7, #7]
 80066bc:	429a      	cmp	r2, r3
 80066be:	d0a0      	beq.n	8006602 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80066c0:	2300      	movs	r3, #0
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3710      	adds	r7, #16
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}

080066ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80066ca:	b480      	push	{r7}
 80066cc:	b095      	sub	sp, #84	@ 0x54
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066da:	e853 3f00 	ldrex	r3, [r3]
 80066de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	461a      	mov	r2, r3
 80066ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80066f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80066f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066f8:	e841 2300 	strex	r3, r2, [r1]
 80066fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006700:	2b00      	cmp	r3, #0
 8006702:	d1e6      	bne.n	80066d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	3308      	adds	r3, #8
 800670a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800670c:	6a3b      	ldr	r3, [r7, #32]
 800670e:	e853 3f00 	ldrex	r3, [r3]
 8006712:	61fb      	str	r3, [r7, #28]
   return(result);
 8006714:	69fb      	ldr	r3, [r7, #28]
 8006716:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800671a:	f023 0301 	bic.w	r3, r3, #1
 800671e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	3308      	adds	r3, #8
 8006726:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006728:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800672a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800672c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800672e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006730:	e841 2300 	strex	r3, r2, [r1]
 8006734:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006738:	2b00      	cmp	r3, #0
 800673a:	d1e3      	bne.n	8006704 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006740:	2b01      	cmp	r3, #1
 8006742:	d118      	bne.n	8006776 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	e853 3f00 	ldrex	r3, [r3]
 8006750:	60bb      	str	r3, [r7, #8]
   return(result);
 8006752:	68bb      	ldr	r3, [r7, #8]
 8006754:	f023 0310 	bic.w	r3, r3, #16
 8006758:	647b      	str	r3, [r7, #68]	@ 0x44
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	461a      	mov	r2, r3
 8006760:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006762:	61bb      	str	r3, [r7, #24]
 8006764:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006766:	6979      	ldr	r1, [r7, #20]
 8006768:	69ba      	ldr	r2, [r7, #24]
 800676a:	e841 2300 	strex	r3, r2, [r1]
 800676e:	613b      	str	r3, [r7, #16]
   return(result);
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d1e6      	bne.n	8006744 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2220      	movs	r2, #32
 800677a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	2200      	movs	r2, #0
 8006782:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2200      	movs	r2, #0
 8006788:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800678a:	bf00      	nop
 800678c:	3754      	adds	r7, #84	@ 0x54
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr

08006796 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006796:	b480      	push	{r7}
 8006798:	b085      	sub	sp, #20
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d101      	bne.n	80067ac <HAL_UARTEx_DisableFifoMode+0x16>
 80067a8:	2302      	movs	r3, #2
 80067aa:	e027      	b.n	80067fc <HAL_UARTEx_DisableFifoMode+0x66>
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2201      	movs	r2, #1
 80067b0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	2224      	movs	r2, #36	@ 0x24
 80067b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	681a      	ldr	r2, [r3, #0]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	f022 0201 	bic.w	r2, r2, #1
 80067d2:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80067da:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	2200      	movs	r2, #0
 80067e0:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	68fa      	ldr	r2, [r7, #12]
 80067e8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2220      	movs	r2, #32
 80067ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2200      	movs	r2, #0
 80067f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80067fa:	2300      	movs	r3, #0
}
 80067fc:	4618      	mov	r0, r3
 80067fe:	3714      	adds	r7, #20
 8006800:	46bd      	mov	sp, r7
 8006802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006806:	4770      	bx	lr

08006808 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006808:	b580      	push	{r7, lr}
 800680a:	b084      	sub	sp, #16
 800680c:	af00      	add	r7, sp, #0
 800680e:	6078      	str	r0, [r7, #4]
 8006810:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006818:	2b01      	cmp	r3, #1
 800681a:	d101      	bne.n	8006820 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800681c:	2302      	movs	r3, #2
 800681e:	e02d      	b.n	800687c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2224      	movs	r2, #36	@ 0x24
 800682c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	681b      	ldr	r3, [r3, #0]
 800683c:	681a      	ldr	r2, [r3, #0]
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	f022 0201 	bic.w	r2, r2, #1
 8006846:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	683a      	ldr	r2, [r7, #0]
 8006858:	430a      	orrs	r2, r1
 800685a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800685c:	6878      	ldr	r0, [r7, #4]
 800685e:	f000 f84f 	bl	8006900 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	68fa      	ldr	r2, [r7, #12]
 8006868:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	2220      	movs	r2, #32
 800686e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800687a:	2300      	movs	r3, #0
}
 800687c:	4618      	mov	r0, r3
 800687e:	3710      	adds	r7, #16
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}

08006884 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b084      	sub	sp, #16
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
 800688c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006894:	2b01      	cmp	r3, #1
 8006896:	d101      	bne.n	800689c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006898:	2302      	movs	r3, #2
 800689a:	e02d      	b.n	80068f8 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	2201      	movs	r2, #1
 80068a0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	2224      	movs	r2, #36	@ 0x24
 80068a8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	681a      	ldr	r2, [r3, #0]
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	f022 0201 	bic.w	r2, r2, #1
 80068c2:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	683a      	ldr	r2, [r7, #0]
 80068d4:	430a      	orrs	r2, r1
 80068d6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f000 f811 	bl	8006900 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	68fa      	ldr	r2, [r7, #12]
 80068e4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2220      	movs	r2, #32
 80068ea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80068f6:	2300      	movs	r3, #0
}
 80068f8:	4618      	mov	r0, r3
 80068fa:	3710      	adds	r7, #16
 80068fc:	46bd      	mov	sp, r7
 80068fe:	bd80      	pop	{r7, pc}

08006900 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006900:	b480      	push	{r7}
 8006902:	b085      	sub	sp, #20
 8006904:	af00      	add	r7, sp, #0
 8006906:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800690c:	2b00      	cmp	r3, #0
 800690e:	d108      	bne.n	8006922 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2201      	movs	r2, #1
 8006914:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006920:	e031      	b.n	8006986 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006922:	2308      	movs	r3, #8
 8006924:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006926:	2308      	movs	r3, #8
 8006928:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	689b      	ldr	r3, [r3, #8]
 8006930:	0e5b      	lsrs	r3, r3, #25
 8006932:	b2db      	uxtb	r3, r3
 8006934:	f003 0307 	and.w	r3, r3, #7
 8006938:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	689b      	ldr	r3, [r3, #8]
 8006940:	0f5b      	lsrs	r3, r3, #29
 8006942:	b2db      	uxtb	r3, r3
 8006944:	f003 0307 	and.w	r3, r3, #7
 8006948:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800694a:	7bbb      	ldrb	r3, [r7, #14]
 800694c:	7b3a      	ldrb	r2, [r7, #12]
 800694e:	4911      	ldr	r1, [pc, #68]	@ (8006994 <UARTEx_SetNbDataToProcess+0x94>)
 8006950:	5c8a      	ldrb	r2, [r1, r2]
 8006952:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006956:	7b3a      	ldrb	r2, [r7, #12]
 8006958:	490f      	ldr	r1, [pc, #60]	@ (8006998 <UARTEx_SetNbDataToProcess+0x98>)
 800695a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800695c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006960:	b29a      	uxth	r2, r3
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006968:	7bfb      	ldrb	r3, [r7, #15]
 800696a:	7b7a      	ldrb	r2, [r7, #13]
 800696c:	4909      	ldr	r1, [pc, #36]	@ (8006994 <UARTEx_SetNbDataToProcess+0x94>)
 800696e:	5c8a      	ldrb	r2, [r1, r2]
 8006970:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006974:	7b7a      	ldrb	r2, [r7, #13]
 8006976:	4908      	ldr	r1, [pc, #32]	@ (8006998 <UARTEx_SetNbDataToProcess+0x98>)
 8006978:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800697a:	fb93 f3f2 	sdiv	r3, r3, r2
 800697e:	b29a      	uxth	r2, r3
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006986:	bf00      	nop
 8006988:	3714      	adds	r7, #20
 800698a:	46bd      	mov	sp, r7
 800698c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	08007398 	.word	0x08007398
 8006998:	080073a0 	.word	0x080073a0

0800699c <std>:
 800699c:	2300      	movs	r3, #0
 800699e:	b510      	push	{r4, lr}
 80069a0:	4604      	mov	r4, r0
 80069a2:	e9c0 3300 	strd	r3, r3, [r0]
 80069a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80069aa:	6083      	str	r3, [r0, #8]
 80069ac:	8181      	strh	r1, [r0, #12]
 80069ae:	6643      	str	r3, [r0, #100]	@ 0x64
 80069b0:	81c2      	strh	r2, [r0, #14]
 80069b2:	6183      	str	r3, [r0, #24]
 80069b4:	4619      	mov	r1, r3
 80069b6:	2208      	movs	r2, #8
 80069b8:	305c      	adds	r0, #92	@ 0x5c
 80069ba:	f000 f90f 	bl	8006bdc <memset>
 80069be:	4b0d      	ldr	r3, [pc, #52]	@ (80069f4 <std+0x58>)
 80069c0:	6263      	str	r3, [r4, #36]	@ 0x24
 80069c2:	4b0d      	ldr	r3, [pc, #52]	@ (80069f8 <std+0x5c>)
 80069c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80069c6:	4b0d      	ldr	r3, [pc, #52]	@ (80069fc <std+0x60>)
 80069c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80069ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006a00 <std+0x64>)
 80069cc:	6323      	str	r3, [r4, #48]	@ 0x30
 80069ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006a04 <std+0x68>)
 80069d0:	6224      	str	r4, [r4, #32]
 80069d2:	429c      	cmp	r4, r3
 80069d4:	d006      	beq.n	80069e4 <std+0x48>
 80069d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80069da:	4294      	cmp	r4, r2
 80069dc:	d002      	beq.n	80069e4 <std+0x48>
 80069de:	33d0      	adds	r3, #208	@ 0xd0
 80069e0:	429c      	cmp	r4, r3
 80069e2:	d105      	bne.n	80069f0 <std+0x54>
 80069e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80069e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80069ec:	f000 b928 	b.w	8006c40 <__retarget_lock_init_recursive>
 80069f0:	bd10      	pop	{r4, pc}
 80069f2:	bf00      	nop
 80069f4:	08006efd 	.word	0x08006efd
 80069f8:	08006f1f 	.word	0x08006f1f
 80069fc:	08006f57 	.word	0x08006f57
 8006a00:	08006f7b 	.word	0x08006f7b
 8006a04:	20040258 	.word	0x20040258

08006a08 <stdio_exit_handler>:
 8006a08:	4a02      	ldr	r2, [pc, #8]	@ (8006a14 <stdio_exit_handler+0xc>)
 8006a0a:	4903      	ldr	r1, [pc, #12]	@ (8006a18 <stdio_exit_handler+0x10>)
 8006a0c:	4803      	ldr	r0, [pc, #12]	@ (8006a1c <stdio_exit_handler+0x14>)
 8006a0e:	f000 b869 	b.w	8006ae4 <_fwalk_sglue>
 8006a12:	bf00      	nop
 8006a14:	20040010 	.word	0x20040010
 8006a18:	08006e95 	.word	0x08006e95
 8006a1c:	20040020 	.word	0x20040020

08006a20 <cleanup_stdio>:
 8006a20:	6841      	ldr	r1, [r0, #4]
 8006a22:	4b0c      	ldr	r3, [pc, #48]	@ (8006a54 <cleanup_stdio+0x34>)
 8006a24:	4299      	cmp	r1, r3
 8006a26:	b510      	push	{r4, lr}
 8006a28:	4604      	mov	r4, r0
 8006a2a:	d001      	beq.n	8006a30 <cleanup_stdio+0x10>
 8006a2c:	f000 fa32 	bl	8006e94 <_fflush_r>
 8006a30:	68a1      	ldr	r1, [r4, #8]
 8006a32:	4b09      	ldr	r3, [pc, #36]	@ (8006a58 <cleanup_stdio+0x38>)
 8006a34:	4299      	cmp	r1, r3
 8006a36:	d002      	beq.n	8006a3e <cleanup_stdio+0x1e>
 8006a38:	4620      	mov	r0, r4
 8006a3a:	f000 fa2b 	bl	8006e94 <_fflush_r>
 8006a3e:	68e1      	ldr	r1, [r4, #12]
 8006a40:	4b06      	ldr	r3, [pc, #24]	@ (8006a5c <cleanup_stdio+0x3c>)
 8006a42:	4299      	cmp	r1, r3
 8006a44:	d004      	beq.n	8006a50 <cleanup_stdio+0x30>
 8006a46:	4620      	mov	r0, r4
 8006a48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a4c:	f000 ba22 	b.w	8006e94 <_fflush_r>
 8006a50:	bd10      	pop	{r4, pc}
 8006a52:	bf00      	nop
 8006a54:	20040258 	.word	0x20040258
 8006a58:	200402c0 	.word	0x200402c0
 8006a5c:	20040328 	.word	0x20040328

08006a60 <global_stdio_init.part.0>:
 8006a60:	b510      	push	{r4, lr}
 8006a62:	4b0b      	ldr	r3, [pc, #44]	@ (8006a90 <global_stdio_init.part.0+0x30>)
 8006a64:	4c0b      	ldr	r4, [pc, #44]	@ (8006a94 <global_stdio_init.part.0+0x34>)
 8006a66:	4a0c      	ldr	r2, [pc, #48]	@ (8006a98 <global_stdio_init.part.0+0x38>)
 8006a68:	601a      	str	r2, [r3, #0]
 8006a6a:	4620      	mov	r0, r4
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	2104      	movs	r1, #4
 8006a70:	f7ff ff94 	bl	800699c <std>
 8006a74:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006a78:	2201      	movs	r2, #1
 8006a7a:	2109      	movs	r1, #9
 8006a7c:	f7ff ff8e 	bl	800699c <std>
 8006a80:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006a84:	2202      	movs	r2, #2
 8006a86:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a8a:	2112      	movs	r1, #18
 8006a8c:	f7ff bf86 	b.w	800699c <std>
 8006a90:	20040390 	.word	0x20040390
 8006a94:	20040258 	.word	0x20040258
 8006a98:	08006a09 	.word	0x08006a09

08006a9c <__sfp_lock_acquire>:
 8006a9c:	4801      	ldr	r0, [pc, #4]	@ (8006aa4 <__sfp_lock_acquire+0x8>)
 8006a9e:	f000 b8d0 	b.w	8006c42 <__retarget_lock_acquire_recursive>
 8006aa2:	bf00      	nop
 8006aa4:	20040395 	.word	0x20040395

08006aa8 <__sfp_lock_release>:
 8006aa8:	4801      	ldr	r0, [pc, #4]	@ (8006ab0 <__sfp_lock_release+0x8>)
 8006aaa:	f000 b8cb 	b.w	8006c44 <__retarget_lock_release_recursive>
 8006aae:	bf00      	nop
 8006ab0:	20040395 	.word	0x20040395

08006ab4 <__sinit>:
 8006ab4:	b510      	push	{r4, lr}
 8006ab6:	4604      	mov	r4, r0
 8006ab8:	f7ff fff0 	bl	8006a9c <__sfp_lock_acquire>
 8006abc:	6a23      	ldr	r3, [r4, #32]
 8006abe:	b11b      	cbz	r3, 8006ac8 <__sinit+0x14>
 8006ac0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ac4:	f7ff bff0 	b.w	8006aa8 <__sfp_lock_release>
 8006ac8:	4b04      	ldr	r3, [pc, #16]	@ (8006adc <__sinit+0x28>)
 8006aca:	6223      	str	r3, [r4, #32]
 8006acc:	4b04      	ldr	r3, [pc, #16]	@ (8006ae0 <__sinit+0x2c>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d1f5      	bne.n	8006ac0 <__sinit+0xc>
 8006ad4:	f7ff ffc4 	bl	8006a60 <global_stdio_init.part.0>
 8006ad8:	e7f2      	b.n	8006ac0 <__sinit+0xc>
 8006ada:	bf00      	nop
 8006adc:	08006a21 	.word	0x08006a21
 8006ae0:	20040390 	.word	0x20040390

08006ae4 <_fwalk_sglue>:
 8006ae4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ae8:	4607      	mov	r7, r0
 8006aea:	4688      	mov	r8, r1
 8006aec:	4614      	mov	r4, r2
 8006aee:	2600      	movs	r6, #0
 8006af0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006af4:	f1b9 0901 	subs.w	r9, r9, #1
 8006af8:	d505      	bpl.n	8006b06 <_fwalk_sglue+0x22>
 8006afa:	6824      	ldr	r4, [r4, #0]
 8006afc:	2c00      	cmp	r4, #0
 8006afe:	d1f7      	bne.n	8006af0 <_fwalk_sglue+0xc>
 8006b00:	4630      	mov	r0, r6
 8006b02:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006b06:	89ab      	ldrh	r3, [r5, #12]
 8006b08:	2b01      	cmp	r3, #1
 8006b0a:	d907      	bls.n	8006b1c <_fwalk_sglue+0x38>
 8006b0c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006b10:	3301      	adds	r3, #1
 8006b12:	d003      	beq.n	8006b1c <_fwalk_sglue+0x38>
 8006b14:	4629      	mov	r1, r5
 8006b16:	4638      	mov	r0, r7
 8006b18:	47c0      	blx	r8
 8006b1a:	4306      	orrs	r6, r0
 8006b1c:	3568      	adds	r5, #104	@ 0x68
 8006b1e:	e7e9      	b.n	8006af4 <_fwalk_sglue+0x10>

08006b20 <_puts_r>:
 8006b20:	6a03      	ldr	r3, [r0, #32]
 8006b22:	b570      	push	{r4, r5, r6, lr}
 8006b24:	6884      	ldr	r4, [r0, #8]
 8006b26:	4605      	mov	r5, r0
 8006b28:	460e      	mov	r6, r1
 8006b2a:	b90b      	cbnz	r3, 8006b30 <_puts_r+0x10>
 8006b2c:	f7ff ffc2 	bl	8006ab4 <__sinit>
 8006b30:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b32:	07db      	lsls	r3, r3, #31
 8006b34:	d405      	bmi.n	8006b42 <_puts_r+0x22>
 8006b36:	89a3      	ldrh	r3, [r4, #12]
 8006b38:	0598      	lsls	r0, r3, #22
 8006b3a:	d402      	bmi.n	8006b42 <_puts_r+0x22>
 8006b3c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b3e:	f000 f880 	bl	8006c42 <__retarget_lock_acquire_recursive>
 8006b42:	89a3      	ldrh	r3, [r4, #12]
 8006b44:	0719      	lsls	r1, r3, #28
 8006b46:	d502      	bpl.n	8006b4e <_puts_r+0x2e>
 8006b48:	6923      	ldr	r3, [r4, #16]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d135      	bne.n	8006bba <_puts_r+0x9a>
 8006b4e:	4621      	mov	r1, r4
 8006b50:	4628      	mov	r0, r5
 8006b52:	f000 fa55 	bl	8007000 <__swsetup_r>
 8006b56:	b380      	cbz	r0, 8006bba <_puts_r+0x9a>
 8006b58:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8006b5c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006b5e:	07da      	lsls	r2, r3, #31
 8006b60:	d405      	bmi.n	8006b6e <_puts_r+0x4e>
 8006b62:	89a3      	ldrh	r3, [r4, #12]
 8006b64:	059b      	lsls	r3, r3, #22
 8006b66:	d402      	bmi.n	8006b6e <_puts_r+0x4e>
 8006b68:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006b6a:	f000 f86b 	bl	8006c44 <__retarget_lock_release_recursive>
 8006b6e:	4628      	mov	r0, r5
 8006b70:	bd70      	pop	{r4, r5, r6, pc}
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	da04      	bge.n	8006b80 <_puts_r+0x60>
 8006b76:	69a2      	ldr	r2, [r4, #24]
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	dc17      	bgt.n	8006bac <_puts_r+0x8c>
 8006b7c:	290a      	cmp	r1, #10
 8006b7e:	d015      	beq.n	8006bac <_puts_r+0x8c>
 8006b80:	6823      	ldr	r3, [r4, #0]
 8006b82:	1c5a      	adds	r2, r3, #1
 8006b84:	6022      	str	r2, [r4, #0]
 8006b86:	7019      	strb	r1, [r3, #0]
 8006b88:	68a3      	ldr	r3, [r4, #8]
 8006b8a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006b8e:	3b01      	subs	r3, #1
 8006b90:	60a3      	str	r3, [r4, #8]
 8006b92:	2900      	cmp	r1, #0
 8006b94:	d1ed      	bne.n	8006b72 <_puts_r+0x52>
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	da11      	bge.n	8006bbe <_puts_r+0x9e>
 8006b9a:	4622      	mov	r2, r4
 8006b9c:	210a      	movs	r1, #10
 8006b9e:	4628      	mov	r0, r5
 8006ba0:	f000 f9ef 	bl	8006f82 <__swbuf_r>
 8006ba4:	3001      	adds	r0, #1
 8006ba6:	d0d7      	beq.n	8006b58 <_puts_r+0x38>
 8006ba8:	250a      	movs	r5, #10
 8006baa:	e7d7      	b.n	8006b5c <_puts_r+0x3c>
 8006bac:	4622      	mov	r2, r4
 8006bae:	4628      	mov	r0, r5
 8006bb0:	f000 f9e7 	bl	8006f82 <__swbuf_r>
 8006bb4:	3001      	adds	r0, #1
 8006bb6:	d1e7      	bne.n	8006b88 <_puts_r+0x68>
 8006bb8:	e7ce      	b.n	8006b58 <_puts_r+0x38>
 8006bba:	3e01      	subs	r6, #1
 8006bbc:	e7e4      	b.n	8006b88 <_puts_r+0x68>
 8006bbe:	6823      	ldr	r3, [r4, #0]
 8006bc0:	1c5a      	adds	r2, r3, #1
 8006bc2:	6022      	str	r2, [r4, #0]
 8006bc4:	220a      	movs	r2, #10
 8006bc6:	701a      	strb	r2, [r3, #0]
 8006bc8:	e7ee      	b.n	8006ba8 <_puts_r+0x88>
	...

08006bcc <puts>:
 8006bcc:	4b02      	ldr	r3, [pc, #8]	@ (8006bd8 <puts+0xc>)
 8006bce:	4601      	mov	r1, r0
 8006bd0:	6818      	ldr	r0, [r3, #0]
 8006bd2:	f7ff bfa5 	b.w	8006b20 <_puts_r>
 8006bd6:	bf00      	nop
 8006bd8:	2004001c 	.word	0x2004001c

08006bdc <memset>:
 8006bdc:	4402      	add	r2, r0
 8006bde:	4603      	mov	r3, r0
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d100      	bne.n	8006be6 <memset+0xa>
 8006be4:	4770      	bx	lr
 8006be6:	f803 1b01 	strb.w	r1, [r3], #1
 8006bea:	e7f9      	b.n	8006be0 <memset+0x4>

08006bec <__errno>:
 8006bec:	4b01      	ldr	r3, [pc, #4]	@ (8006bf4 <__errno+0x8>)
 8006bee:	6818      	ldr	r0, [r3, #0]
 8006bf0:	4770      	bx	lr
 8006bf2:	bf00      	nop
 8006bf4:	2004001c 	.word	0x2004001c

08006bf8 <__libc_init_array>:
 8006bf8:	b570      	push	{r4, r5, r6, lr}
 8006bfa:	4d0d      	ldr	r5, [pc, #52]	@ (8006c30 <__libc_init_array+0x38>)
 8006bfc:	4c0d      	ldr	r4, [pc, #52]	@ (8006c34 <__libc_init_array+0x3c>)
 8006bfe:	1b64      	subs	r4, r4, r5
 8006c00:	10a4      	asrs	r4, r4, #2
 8006c02:	2600      	movs	r6, #0
 8006c04:	42a6      	cmp	r6, r4
 8006c06:	d109      	bne.n	8006c1c <__libc_init_array+0x24>
 8006c08:	4d0b      	ldr	r5, [pc, #44]	@ (8006c38 <__libc_init_array+0x40>)
 8006c0a:	4c0c      	ldr	r4, [pc, #48]	@ (8006c3c <__libc_init_array+0x44>)
 8006c0c:	f000 fb72 	bl	80072f4 <_init>
 8006c10:	1b64      	subs	r4, r4, r5
 8006c12:	10a4      	asrs	r4, r4, #2
 8006c14:	2600      	movs	r6, #0
 8006c16:	42a6      	cmp	r6, r4
 8006c18:	d105      	bne.n	8006c26 <__libc_init_array+0x2e>
 8006c1a:	bd70      	pop	{r4, r5, r6, pc}
 8006c1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c20:	4798      	blx	r3
 8006c22:	3601      	adds	r6, #1
 8006c24:	e7ee      	b.n	8006c04 <__libc_init_array+0xc>
 8006c26:	f855 3b04 	ldr.w	r3, [r5], #4
 8006c2a:	4798      	blx	r3
 8006c2c:	3601      	adds	r6, #1
 8006c2e:	e7f2      	b.n	8006c16 <__libc_init_array+0x1e>
 8006c30:	080073b0 	.word	0x080073b0
 8006c34:	080073b0 	.word	0x080073b0
 8006c38:	080073b0 	.word	0x080073b0
 8006c3c:	080073b4 	.word	0x080073b4

08006c40 <__retarget_lock_init_recursive>:
 8006c40:	4770      	bx	lr

08006c42 <__retarget_lock_acquire_recursive>:
 8006c42:	4770      	bx	lr

08006c44 <__retarget_lock_release_recursive>:
 8006c44:	4770      	bx	lr
	...

08006c48 <sbrk_aligned>:
 8006c48:	b570      	push	{r4, r5, r6, lr}
 8006c4a:	4e0f      	ldr	r6, [pc, #60]	@ (8006c88 <sbrk_aligned+0x40>)
 8006c4c:	460c      	mov	r4, r1
 8006c4e:	6831      	ldr	r1, [r6, #0]
 8006c50:	4605      	mov	r5, r0
 8006c52:	b911      	cbnz	r1, 8006c5a <sbrk_aligned+0x12>
 8006c54:	f000 fac0 	bl	80071d8 <_sbrk_r>
 8006c58:	6030      	str	r0, [r6, #0]
 8006c5a:	4621      	mov	r1, r4
 8006c5c:	4628      	mov	r0, r5
 8006c5e:	f000 fabb 	bl	80071d8 <_sbrk_r>
 8006c62:	1c43      	adds	r3, r0, #1
 8006c64:	d103      	bne.n	8006c6e <sbrk_aligned+0x26>
 8006c66:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8006c6a:	4620      	mov	r0, r4
 8006c6c:	bd70      	pop	{r4, r5, r6, pc}
 8006c6e:	1cc4      	adds	r4, r0, #3
 8006c70:	f024 0403 	bic.w	r4, r4, #3
 8006c74:	42a0      	cmp	r0, r4
 8006c76:	d0f8      	beq.n	8006c6a <sbrk_aligned+0x22>
 8006c78:	1a21      	subs	r1, r4, r0
 8006c7a:	4628      	mov	r0, r5
 8006c7c:	f000 faac 	bl	80071d8 <_sbrk_r>
 8006c80:	3001      	adds	r0, #1
 8006c82:	d1f2      	bne.n	8006c6a <sbrk_aligned+0x22>
 8006c84:	e7ef      	b.n	8006c66 <sbrk_aligned+0x1e>
 8006c86:	bf00      	nop
 8006c88:	20040398 	.word	0x20040398

08006c8c <_malloc_r>:
 8006c8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006c90:	1ccd      	adds	r5, r1, #3
 8006c92:	f025 0503 	bic.w	r5, r5, #3
 8006c96:	3508      	adds	r5, #8
 8006c98:	2d0c      	cmp	r5, #12
 8006c9a:	bf38      	it	cc
 8006c9c:	250c      	movcc	r5, #12
 8006c9e:	2d00      	cmp	r5, #0
 8006ca0:	4606      	mov	r6, r0
 8006ca2:	db01      	blt.n	8006ca8 <_malloc_r+0x1c>
 8006ca4:	42a9      	cmp	r1, r5
 8006ca6:	d904      	bls.n	8006cb2 <_malloc_r+0x26>
 8006ca8:	230c      	movs	r3, #12
 8006caa:	6033      	str	r3, [r6, #0]
 8006cac:	2000      	movs	r0, #0
 8006cae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cb2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006d88 <_malloc_r+0xfc>
 8006cb6:	f000 f915 	bl	8006ee4 <__malloc_lock>
 8006cba:	f8d8 3000 	ldr.w	r3, [r8]
 8006cbe:	461c      	mov	r4, r3
 8006cc0:	bb44      	cbnz	r4, 8006d14 <_malloc_r+0x88>
 8006cc2:	4629      	mov	r1, r5
 8006cc4:	4630      	mov	r0, r6
 8006cc6:	f7ff ffbf 	bl	8006c48 <sbrk_aligned>
 8006cca:	1c43      	adds	r3, r0, #1
 8006ccc:	4604      	mov	r4, r0
 8006cce:	d158      	bne.n	8006d82 <_malloc_r+0xf6>
 8006cd0:	f8d8 4000 	ldr.w	r4, [r8]
 8006cd4:	4627      	mov	r7, r4
 8006cd6:	2f00      	cmp	r7, #0
 8006cd8:	d143      	bne.n	8006d62 <_malloc_r+0xd6>
 8006cda:	2c00      	cmp	r4, #0
 8006cdc:	d04b      	beq.n	8006d76 <_malloc_r+0xea>
 8006cde:	6823      	ldr	r3, [r4, #0]
 8006ce0:	4639      	mov	r1, r7
 8006ce2:	4630      	mov	r0, r6
 8006ce4:	eb04 0903 	add.w	r9, r4, r3
 8006ce8:	f000 fa76 	bl	80071d8 <_sbrk_r>
 8006cec:	4581      	cmp	r9, r0
 8006cee:	d142      	bne.n	8006d76 <_malloc_r+0xea>
 8006cf0:	6821      	ldr	r1, [r4, #0]
 8006cf2:	1a6d      	subs	r5, r5, r1
 8006cf4:	4629      	mov	r1, r5
 8006cf6:	4630      	mov	r0, r6
 8006cf8:	f7ff ffa6 	bl	8006c48 <sbrk_aligned>
 8006cfc:	3001      	adds	r0, #1
 8006cfe:	d03a      	beq.n	8006d76 <_malloc_r+0xea>
 8006d00:	6823      	ldr	r3, [r4, #0]
 8006d02:	442b      	add	r3, r5
 8006d04:	6023      	str	r3, [r4, #0]
 8006d06:	f8d8 3000 	ldr.w	r3, [r8]
 8006d0a:	685a      	ldr	r2, [r3, #4]
 8006d0c:	bb62      	cbnz	r2, 8006d68 <_malloc_r+0xdc>
 8006d0e:	f8c8 7000 	str.w	r7, [r8]
 8006d12:	e00f      	b.n	8006d34 <_malloc_r+0xa8>
 8006d14:	6822      	ldr	r2, [r4, #0]
 8006d16:	1b52      	subs	r2, r2, r5
 8006d18:	d420      	bmi.n	8006d5c <_malloc_r+0xd0>
 8006d1a:	2a0b      	cmp	r2, #11
 8006d1c:	d917      	bls.n	8006d4e <_malloc_r+0xc2>
 8006d1e:	1961      	adds	r1, r4, r5
 8006d20:	42a3      	cmp	r3, r4
 8006d22:	6025      	str	r5, [r4, #0]
 8006d24:	bf18      	it	ne
 8006d26:	6059      	strne	r1, [r3, #4]
 8006d28:	6863      	ldr	r3, [r4, #4]
 8006d2a:	bf08      	it	eq
 8006d2c:	f8c8 1000 	streq.w	r1, [r8]
 8006d30:	5162      	str	r2, [r4, r5]
 8006d32:	604b      	str	r3, [r1, #4]
 8006d34:	4630      	mov	r0, r6
 8006d36:	f000 f8db 	bl	8006ef0 <__malloc_unlock>
 8006d3a:	f104 000b 	add.w	r0, r4, #11
 8006d3e:	1d23      	adds	r3, r4, #4
 8006d40:	f020 0007 	bic.w	r0, r0, #7
 8006d44:	1ac2      	subs	r2, r0, r3
 8006d46:	bf1c      	itt	ne
 8006d48:	1a1b      	subne	r3, r3, r0
 8006d4a:	50a3      	strne	r3, [r4, r2]
 8006d4c:	e7af      	b.n	8006cae <_malloc_r+0x22>
 8006d4e:	6862      	ldr	r2, [r4, #4]
 8006d50:	42a3      	cmp	r3, r4
 8006d52:	bf0c      	ite	eq
 8006d54:	f8c8 2000 	streq.w	r2, [r8]
 8006d58:	605a      	strne	r2, [r3, #4]
 8006d5a:	e7eb      	b.n	8006d34 <_malloc_r+0xa8>
 8006d5c:	4623      	mov	r3, r4
 8006d5e:	6864      	ldr	r4, [r4, #4]
 8006d60:	e7ae      	b.n	8006cc0 <_malloc_r+0x34>
 8006d62:	463c      	mov	r4, r7
 8006d64:	687f      	ldr	r7, [r7, #4]
 8006d66:	e7b6      	b.n	8006cd6 <_malloc_r+0x4a>
 8006d68:	461a      	mov	r2, r3
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	42a3      	cmp	r3, r4
 8006d6e:	d1fb      	bne.n	8006d68 <_malloc_r+0xdc>
 8006d70:	2300      	movs	r3, #0
 8006d72:	6053      	str	r3, [r2, #4]
 8006d74:	e7de      	b.n	8006d34 <_malloc_r+0xa8>
 8006d76:	230c      	movs	r3, #12
 8006d78:	6033      	str	r3, [r6, #0]
 8006d7a:	4630      	mov	r0, r6
 8006d7c:	f000 f8b8 	bl	8006ef0 <__malloc_unlock>
 8006d80:	e794      	b.n	8006cac <_malloc_r+0x20>
 8006d82:	6005      	str	r5, [r0, #0]
 8006d84:	e7d6      	b.n	8006d34 <_malloc_r+0xa8>
 8006d86:	bf00      	nop
 8006d88:	2004039c 	.word	0x2004039c

08006d8c <__sflush_r>:
 8006d8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d94:	0716      	lsls	r6, r2, #28
 8006d96:	4605      	mov	r5, r0
 8006d98:	460c      	mov	r4, r1
 8006d9a:	d454      	bmi.n	8006e46 <__sflush_r+0xba>
 8006d9c:	684b      	ldr	r3, [r1, #4]
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	dc02      	bgt.n	8006da8 <__sflush_r+0x1c>
 8006da2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	dd48      	ble.n	8006e3a <__sflush_r+0xae>
 8006da8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006daa:	2e00      	cmp	r6, #0
 8006dac:	d045      	beq.n	8006e3a <__sflush_r+0xae>
 8006dae:	2300      	movs	r3, #0
 8006db0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006db4:	682f      	ldr	r7, [r5, #0]
 8006db6:	6a21      	ldr	r1, [r4, #32]
 8006db8:	602b      	str	r3, [r5, #0]
 8006dba:	d030      	beq.n	8006e1e <__sflush_r+0x92>
 8006dbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006dbe:	89a3      	ldrh	r3, [r4, #12]
 8006dc0:	0759      	lsls	r1, r3, #29
 8006dc2:	d505      	bpl.n	8006dd0 <__sflush_r+0x44>
 8006dc4:	6863      	ldr	r3, [r4, #4]
 8006dc6:	1ad2      	subs	r2, r2, r3
 8006dc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006dca:	b10b      	cbz	r3, 8006dd0 <__sflush_r+0x44>
 8006dcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006dce:	1ad2      	subs	r2, r2, r3
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006dd4:	6a21      	ldr	r1, [r4, #32]
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	47b0      	blx	r6
 8006dda:	1c43      	adds	r3, r0, #1
 8006ddc:	89a3      	ldrh	r3, [r4, #12]
 8006dde:	d106      	bne.n	8006dee <__sflush_r+0x62>
 8006de0:	6829      	ldr	r1, [r5, #0]
 8006de2:	291d      	cmp	r1, #29
 8006de4:	d82b      	bhi.n	8006e3e <__sflush_r+0xb2>
 8006de6:	4a2a      	ldr	r2, [pc, #168]	@ (8006e90 <__sflush_r+0x104>)
 8006de8:	40ca      	lsrs	r2, r1
 8006dea:	07d6      	lsls	r6, r2, #31
 8006dec:	d527      	bpl.n	8006e3e <__sflush_r+0xb2>
 8006dee:	2200      	movs	r2, #0
 8006df0:	6062      	str	r2, [r4, #4]
 8006df2:	04d9      	lsls	r1, r3, #19
 8006df4:	6922      	ldr	r2, [r4, #16]
 8006df6:	6022      	str	r2, [r4, #0]
 8006df8:	d504      	bpl.n	8006e04 <__sflush_r+0x78>
 8006dfa:	1c42      	adds	r2, r0, #1
 8006dfc:	d101      	bne.n	8006e02 <__sflush_r+0x76>
 8006dfe:	682b      	ldr	r3, [r5, #0]
 8006e00:	b903      	cbnz	r3, 8006e04 <__sflush_r+0x78>
 8006e02:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e06:	602f      	str	r7, [r5, #0]
 8006e08:	b1b9      	cbz	r1, 8006e3a <__sflush_r+0xae>
 8006e0a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e0e:	4299      	cmp	r1, r3
 8006e10:	d002      	beq.n	8006e18 <__sflush_r+0x8c>
 8006e12:	4628      	mov	r0, r5
 8006e14:	f000 fa24 	bl	8007260 <_free_r>
 8006e18:	2300      	movs	r3, #0
 8006e1a:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e1c:	e00d      	b.n	8006e3a <__sflush_r+0xae>
 8006e1e:	2301      	movs	r3, #1
 8006e20:	4628      	mov	r0, r5
 8006e22:	47b0      	blx	r6
 8006e24:	4602      	mov	r2, r0
 8006e26:	1c50      	adds	r0, r2, #1
 8006e28:	d1c9      	bne.n	8006dbe <__sflush_r+0x32>
 8006e2a:	682b      	ldr	r3, [r5, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d0c6      	beq.n	8006dbe <__sflush_r+0x32>
 8006e30:	2b1d      	cmp	r3, #29
 8006e32:	d001      	beq.n	8006e38 <__sflush_r+0xac>
 8006e34:	2b16      	cmp	r3, #22
 8006e36:	d11e      	bne.n	8006e76 <__sflush_r+0xea>
 8006e38:	602f      	str	r7, [r5, #0]
 8006e3a:	2000      	movs	r0, #0
 8006e3c:	e022      	b.n	8006e84 <__sflush_r+0xf8>
 8006e3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e42:	b21b      	sxth	r3, r3
 8006e44:	e01b      	b.n	8006e7e <__sflush_r+0xf2>
 8006e46:	690f      	ldr	r7, [r1, #16]
 8006e48:	2f00      	cmp	r7, #0
 8006e4a:	d0f6      	beq.n	8006e3a <__sflush_r+0xae>
 8006e4c:	0793      	lsls	r3, r2, #30
 8006e4e:	680e      	ldr	r6, [r1, #0]
 8006e50:	bf08      	it	eq
 8006e52:	694b      	ldreq	r3, [r1, #20]
 8006e54:	600f      	str	r7, [r1, #0]
 8006e56:	bf18      	it	ne
 8006e58:	2300      	movne	r3, #0
 8006e5a:	eba6 0807 	sub.w	r8, r6, r7
 8006e5e:	608b      	str	r3, [r1, #8]
 8006e60:	f1b8 0f00 	cmp.w	r8, #0
 8006e64:	dde9      	ble.n	8006e3a <__sflush_r+0xae>
 8006e66:	6a21      	ldr	r1, [r4, #32]
 8006e68:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006e6a:	4643      	mov	r3, r8
 8006e6c:	463a      	mov	r2, r7
 8006e6e:	4628      	mov	r0, r5
 8006e70:	47b0      	blx	r6
 8006e72:	2800      	cmp	r0, #0
 8006e74:	dc08      	bgt.n	8006e88 <__sflush_r+0xfc>
 8006e76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e7a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e7e:	81a3      	strh	r3, [r4, #12]
 8006e80:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006e84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006e88:	4407      	add	r7, r0
 8006e8a:	eba8 0800 	sub.w	r8, r8, r0
 8006e8e:	e7e7      	b.n	8006e60 <__sflush_r+0xd4>
 8006e90:	20400001 	.word	0x20400001

08006e94 <_fflush_r>:
 8006e94:	b538      	push	{r3, r4, r5, lr}
 8006e96:	690b      	ldr	r3, [r1, #16]
 8006e98:	4605      	mov	r5, r0
 8006e9a:	460c      	mov	r4, r1
 8006e9c:	b913      	cbnz	r3, 8006ea4 <_fflush_r+0x10>
 8006e9e:	2500      	movs	r5, #0
 8006ea0:	4628      	mov	r0, r5
 8006ea2:	bd38      	pop	{r3, r4, r5, pc}
 8006ea4:	b118      	cbz	r0, 8006eae <_fflush_r+0x1a>
 8006ea6:	6a03      	ldr	r3, [r0, #32]
 8006ea8:	b90b      	cbnz	r3, 8006eae <_fflush_r+0x1a>
 8006eaa:	f7ff fe03 	bl	8006ab4 <__sinit>
 8006eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006eb2:	2b00      	cmp	r3, #0
 8006eb4:	d0f3      	beq.n	8006e9e <_fflush_r+0xa>
 8006eb6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006eb8:	07d0      	lsls	r0, r2, #31
 8006eba:	d404      	bmi.n	8006ec6 <_fflush_r+0x32>
 8006ebc:	0599      	lsls	r1, r3, #22
 8006ebe:	d402      	bmi.n	8006ec6 <_fflush_r+0x32>
 8006ec0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ec2:	f7ff febe 	bl	8006c42 <__retarget_lock_acquire_recursive>
 8006ec6:	4628      	mov	r0, r5
 8006ec8:	4621      	mov	r1, r4
 8006eca:	f7ff ff5f 	bl	8006d8c <__sflush_r>
 8006ece:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006ed0:	07da      	lsls	r2, r3, #31
 8006ed2:	4605      	mov	r5, r0
 8006ed4:	d4e4      	bmi.n	8006ea0 <_fflush_r+0xc>
 8006ed6:	89a3      	ldrh	r3, [r4, #12]
 8006ed8:	059b      	lsls	r3, r3, #22
 8006eda:	d4e1      	bmi.n	8006ea0 <_fflush_r+0xc>
 8006edc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006ede:	f7ff feb1 	bl	8006c44 <__retarget_lock_release_recursive>
 8006ee2:	e7dd      	b.n	8006ea0 <_fflush_r+0xc>

08006ee4 <__malloc_lock>:
 8006ee4:	4801      	ldr	r0, [pc, #4]	@ (8006eec <__malloc_lock+0x8>)
 8006ee6:	f7ff beac 	b.w	8006c42 <__retarget_lock_acquire_recursive>
 8006eea:	bf00      	nop
 8006eec:	20040394 	.word	0x20040394

08006ef0 <__malloc_unlock>:
 8006ef0:	4801      	ldr	r0, [pc, #4]	@ (8006ef8 <__malloc_unlock+0x8>)
 8006ef2:	f7ff bea7 	b.w	8006c44 <__retarget_lock_release_recursive>
 8006ef6:	bf00      	nop
 8006ef8:	20040394 	.word	0x20040394

08006efc <__sread>:
 8006efc:	b510      	push	{r4, lr}
 8006efe:	460c      	mov	r4, r1
 8006f00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f04:	f000 f956 	bl	80071b4 <_read_r>
 8006f08:	2800      	cmp	r0, #0
 8006f0a:	bfab      	itete	ge
 8006f0c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006f0e:	89a3      	ldrhlt	r3, [r4, #12]
 8006f10:	181b      	addge	r3, r3, r0
 8006f12:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006f16:	bfac      	ite	ge
 8006f18:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006f1a:	81a3      	strhlt	r3, [r4, #12]
 8006f1c:	bd10      	pop	{r4, pc}

08006f1e <__swrite>:
 8006f1e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f22:	461f      	mov	r7, r3
 8006f24:	898b      	ldrh	r3, [r1, #12]
 8006f26:	05db      	lsls	r3, r3, #23
 8006f28:	4605      	mov	r5, r0
 8006f2a:	460c      	mov	r4, r1
 8006f2c:	4616      	mov	r6, r2
 8006f2e:	d505      	bpl.n	8006f3c <__swrite+0x1e>
 8006f30:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f34:	2302      	movs	r3, #2
 8006f36:	2200      	movs	r2, #0
 8006f38:	f000 f92a 	bl	8007190 <_lseek_r>
 8006f3c:	89a3      	ldrh	r3, [r4, #12]
 8006f3e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006f42:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006f46:	81a3      	strh	r3, [r4, #12]
 8006f48:	4632      	mov	r2, r6
 8006f4a:	463b      	mov	r3, r7
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f52:	f000 b951 	b.w	80071f8 <_write_r>

08006f56 <__sseek>:
 8006f56:	b510      	push	{r4, lr}
 8006f58:	460c      	mov	r4, r1
 8006f5a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f5e:	f000 f917 	bl	8007190 <_lseek_r>
 8006f62:	1c43      	adds	r3, r0, #1
 8006f64:	89a3      	ldrh	r3, [r4, #12]
 8006f66:	bf15      	itete	ne
 8006f68:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006f6a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006f6e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006f72:	81a3      	strheq	r3, [r4, #12]
 8006f74:	bf18      	it	ne
 8006f76:	81a3      	strhne	r3, [r4, #12]
 8006f78:	bd10      	pop	{r4, pc}

08006f7a <__sclose>:
 8006f7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f7e:	f000 b94d 	b.w	800721c <_close_r>

08006f82 <__swbuf_r>:
 8006f82:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f84:	460e      	mov	r6, r1
 8006f86:	4614      	mov	r4, r2
 8006f88:	4605      	mov	r5, r0
 8006f8a:	b118      	cbz	r0, 8006f94 <__swbuf_r+0x12>
 8006f8c:	6a03      	ldr	r3, [r0, #32]
 8006f8e:	b90b      	cbnz	r3, 8006f94 <__swbuf_r+0x12>
 8006f90:	f7ff fd90 	bl	8006ab4 <__sinit>
 8006f94:	69a3      	ldr	r3, [r4, #24]
 8006f96:	60a3      	str	r3, [r4, #8]
 8006f98:	89a3      	ldrh	r3, [r4, #12]
 8006f9a:	071a      	lsls	r2, r3, #28
 8006f9c:	d501      	bpl.n	8006fa2 <__swbuf_r+0x20>
 8006f9e:	6923      	ldr	r3, [r4, #16]
 8006fa0:	b943      	cbnz	r3, 8006fb4 <__swbuf_r+0x32>
 8006fa2:	4621      	mov	r1, r4
 8006fa4:	4628      	mov	r0, r5
 8006fa6:	f000 f82b 	bl	8007000 <__swsetup_r>
 8006faa:	b118      	cbz	r0, 8006fb4 <__swbuf_r+0x32>
 8006fac:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8006fb0:	4638      	mov	r0, r7
 8006fb2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fb4:	6823      	ldr	r3, [r4, #0]
 8006fb6:	6922      	ldr	r2, [r4, #16]
 8006fb8:	1a98      	subs	r0, r3, r2
 8006fba:	6963      	ldr	r3, [r4, #20]
 8006fbc:	b2f6      	uxtb	r6, r6
 8006fbe:	4283      	cmp	r3, r0
 8006fc0:	4637      	mov	r7, r6
 8006fc2:	dc05      	bgt.n	8006fd0 <__swbuf_r+0x4e>
 8006fc4:	4621      	mov	r1, r4
 8006fc6:	4628      	mov	r0, r5
 8006fc8:	f7ff ff64 	bl	8006e94 <_fflush_r>
 8006fcc:	2800      	cmp	r0, #0
 8006fce:	d1ed      	bne.n	8006fac <__swbuf_r+0x2a>
 8006fd0:	68a3      	ldr	r3, [r4, #8]
 8006fd2:	3b01      	subs	r3, #1
 8006fd4:	60a3      	str	r3, [r4, #8]
 8006fd6:	6823      	ldr	r3, [r4, #0]
 8006fd8:	1c5a      	adds	r2, r3, #1
 8006fda:	6022      	str	r2, [r4, #0]
 8006fdc:	701e      	strb	r6, [r3, #0]
 8006fde:	6962      	ldr	r2, [r4, #20]
 8006fe0:	1c43      	adds	r3, r0, #1
 8006fe2:	429a      	cmp	r2, r3
 8006fe4:	d004      	beq.n	8006ff0 <__swbuf_r+0x6e>
 8006fe6:	89a3      	ldrh	r3, [r4, #12]
 8006fe8:	07db      	lsls	r3, r3, #31
 8006fea:	d5e1      	bpl.n	8006fb0 <__swbuf_r+0x2e>
 8006fec:	2e0a      	cmp	r6, #10
 8006fee:	d1df      	bne.n	8006fb0 <__swbuf_r+0x2e>
 8006ff0:	4621      	mov	r1, r4
 8006ff2:	4628      	mov	r0, r5
 8006ff4:	f7ff ff4e 	bl	8006e94 <_fflush_r>
 8006ff8:	2800      	cmp	r0, #0
 8006ffa:	d0d9      	beq.n	8006fb0 <__swbuf_r+0x2e>
 8006ffc:	e7d6      	b.n	8006fac <__swbuf_r+0x2a>
	...

08007000 <__swsetup_r>:
 8007000:	b538      	push	{r3, r4, r5, lr}
 8007002:	4b29      	ldr	r3, [pc, #164]	@ (80070a8 <__swsetup_r+0xa8>)
 8007004:	4605      	mov	r5, r0
 8007006:	6818      	ldr	r0, [r3, #0]
 8007008:	460c      	mov	r4, r1
 800700a:	b118      	cbz	r0, 8007014 <__swsetup_r+0x14>
 800700c:	6a03      	ldr	r3, [r0, #32]
 800700e:	b90b      	cbnz	r3, 8007014 <__swsetup_r+0x14>
 8007010:	f7ff fd50 	bl	8006ab4 <__sinit>
 8007014:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007018:	0719      	lsls	r1, r3, #28
 800701a:	d422      	bmi.n	8007062 <__swsetup_r+0x62>
 800701c:	06da      	lsls	r2, r3, #27
 800701e:	d407      	bmi.n	8007030 <__swsetup_r+0x30>
 8007020:	2209      	movs	r2, #9
 8007022:	602a      	str	r2, [r5, #0]
 8007024:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007028:	81a3      	strh	r3, [r4, #12]
 800702a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800702e:	e033      	b.n	8007098 <__swsetup_r+0x98>
 8007030:	0758      	lsls	r0, r3, #29
 8007032:	d512      	bpl.n	800705a <__swsetup_r+0x5a>
 8007034:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007036:	b141      	cbz	r1, 800704a <__swsetup_r+0x4a>
 8007038:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800703c:	4299      	cmp	r1, r3
 800703e:	d002      	beq.n	8007046 <__swsetup_r+0x46>
 8007040:	4628      	mov	r0, r5
 8007042:	f000 f90d 	bl	8007260 <_free_r>
 8007046:	2300      	movs	r3, #0
 8007048:	6363      	str	r3, [r4, #52]	@ 0x34
 800704a:	89a3      	ldrh	r3, [r4, #12]
 800704c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007050:	81a3      	strh	r3, [r4, #12]
 8007052:	2300      	movs	r3, #0
 8007054:	6063      	str	r3, [r4, #4]
 8007056:	6923      	ldr	r3, [r4, #16]
 8007058:	6023      	str	r3, [r4, #0]
 800705a:	89a3      	ldrh	r3, [r4, #12]
 800705c:	f043 0308 	orr.w	r3, r3, #8
 8007060:	81a3      	strh	r3, [r4, #12]
 8007062:	6923      	ldr	r3, [r4, #16]
 8007064:	b94b      	cbnz	r3, 800707a <__swsetup_r+0x7a>
 8007066:	89a3      	ldrh	r3, [r4, #12]
 8007068:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800706c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007070:	d003      	beq.n	800707a <__swsetup_r+0x7a>
 8007072:	4621      	mov	r1, r4
 8007074:	4628      	mov	r0, r5
 8007076:	f000 f83f 	bl	80070f8 <__smakebuf_r>
 800707a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800707e:	f013 0201 	ands.w	r2, r3, #1
 8007082:	d00a      	beq.n	800709a <__swsetup_r+0x9a>
 8007084:	2200      	movs	r2, #0
 8007086:	60a2      	str	r2, [r4, #8]
 8007088:	6962      	ldr	r2, [r4, #20]
 800708a:	4252      	negs	r2, r2
 800708c:	61a2      	str	r2, [r4, #24]
 800708e:	6922      	ldr	r2, [r4, #16]
 8007090:	b942      	cbnz	r2, 80070a4 <__swsetup_r+0xa4>
 8007092:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007096:	d1c5      	bne.n	8007024 <__swsetup_r+0x24>
 8007098:	bd38      	pop	{r3, r4, r5, pc}
 800709a:	0799      	lsls	r1, r3, #30
 800709c:	bf58      	it	pl
 800709e:	6962      	ldrpl	r2, [r4, #20]
 80070a0:	60a2      	str	r2, [r4, #8]
 80070a2:	e7f4      	b.n	800708e <__swsetup_r+0x8e>
 80070a4:	2000      	movs	r0, #0
 80070a6:	e7f7      	b.n	8007098 <__swsetup_r+0x98>
 80070a8:	2004001c 	.word	0x2004001c

080070ac <__swhatbuf_r>:
 80070ac:	b570      	push	{r4, r5, r6, lr}
 80070ae:	460c      	mov	r4, r1
 80070b0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80070b4:	2900      	cmp	r1, #0
 80070b6:	b096      	sub	sp, #88	@ 0x58
 80070b8:	4615      	mov	r5, r2
 80070ba:	461e      	mov	r6, r3
 80070bc:	da0d      	bge.n	80070da <__swhatbuf_r+0x2e>
 80070be:	89a3      	ldrh	r3, [r4, #12]
 80070c0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80070c4:	f04f 0100 	mov.w	r1, #0
 80070c8:	bf14      	ite	ne
 80070ca:	2340      	movne	r3, #64	@ 0x40
 80070cc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80070d0:	2000      	movs	r0, #0
 80070d2:	6031      	str	r1, [r6, #0]
 80070d4:	602b      	str	r3, [r5, #0]
 80070d6:	b016      	add	sp, #88	@ 0x58
 80070d8:	bd70      	pop	{r4, r5, r6, pc}
 80070da:	466a      	mov	r2, sp
 80070dc:	f000 f8ae 	bl	800723c <_fstat_r>
 80070e0:	2800      	cmp	r0, #0
 80070e2:	dbec      	blt.n	80070be <__swhatbuf_r+0x12>
 80070e4:	9901      	ldr	r1, [sp, #4]
 80070e6:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80070ea:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80070ee:	4259      	negs	r1, r3
 80070f0:	4159      	adcs	r1, r3
 80070f2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80070f6:	e7eb      	b.n	80070d0 <__swhatbuf_r+0x24>

080070f8 <__smakebuf_r>:
 80070f8:	898b      	ldrh	r3, [r1, #12]
 80070fa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070fc:	079d      	lsls	r5, r3, #30
 80070fe:	4606      	mov	r6, r0
 8007100:	460c      	mov	r4, r1
 8007102:	d507      	bpl.n	8007114 <__smakebuf_r+0x1c>
 8007104:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007108:	6023      	str	r3, [r4, #0]
 800710a:	6123      	str	r3, [r4, #16]
 800710c:	2301      	movs	r3, #1
 800710e:	6163      	str	r3, [r4, #20]
 8007110:	b003      	add	sp, #12
 8007112:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007114:	ab01      	add	r3, sp, #4
 8007116:	466a      	mov	r2, sp
 8007118:	f7ff ffc8 	bl	80070ac <__swhatbuf_r>
 800711c:	9f00      	ldr	r7, [sp, #0]
 800711e:	4605      	mov	r5, r0
 8007120:	4639      	mov	r1, r7
 8007122:	4630      	mov	r0, r6
 8007124:	f7ff fdb2 	bl	8006c8c <_malloc_r>
 8007128:	b948      	cbnz	r0, 800713e <__smakebuf_r+0x46>
 800712a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800712e:	059a      	lsls	r2, r3, #22
 8007130:	d4ee      	bmi.n	8007110 <__smakebuf_r+0x18>
 8007132:	f023 0303 	bic.w	r3, r3, #3
 8007136:	f043 0302 	orr.w	r3, r3, #2
 800713a:	81a3      	strh	r3, [r4, #12]
 800713c:	e7e2      	b.n	8007104 <__smakebuf_r+0xc>
 800713e:	89a3      	ldrh	r3, [r4, #12]
 8007140:	6020      	str	r0, [r4, #0]
 8007142:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007146:	81a3      	strh	r3, [r4, #12]
 8007148:	9b01      	ldr	r3, [sp, #4]
 800714a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800714e:	b15b      	cbz	r3, 8007168 <__smakebuf_r+0x70>
 8007150:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007154:	4630      	mov	r0, r6
 8007156:	f000 f80b 	bl	8007170 <_isatty_r>
 800715a:	b128      	cbz	r0, 8007168 <__smakebuf_r+0x70>
 800715c:	89a3      	ldrh	r3, [r4, #12]
 800715e:	f023 0303 	bic.w	r3, r3, #3
 8007162:	f043 0301 	orr.w	r3, r3, #1
 8007166:	81a3      	strh	r3, [r4, #12]
 8007168:	89a3      	ldrh	r3, [r4, #12]
 800716a:	431d      	orrs	r5, r3
 800716c:	81a5      	strh	r5, [r4, #12]
 800716e:	e7cf      	b.n	8007110 <__smakebuf_r+0x18>

08007170 <_isatty_r>:
 8007170:	b538      	push	{r3, r4, r5, lr}
 8007172:	4d06      	ldr	r5, [pc, #24]	@ (800718c <_isatty_r+0x1c>)
 8007174:	2300      	movs	r3, #0
 8007176:	4604      	mov	r4, r0
 8007178:	4608      	mov	r0, r1
 800717a:	602b      	str	r3, [r5, #0]
 800717c:	f7fa f8d1 	bl	8001322 <_isatty>
 8007180:	1c43      	adds	r3, r0, #1
 8007182:	d102      	bne.n	800718a <_isatty_r+0x1a>
 8007184:	682b      	ldr	r3, [r5, #0]
 8007186:	b103      	cbz	r3, 800718a <_isatty_r+0x1a>
 8007188:	6023      	str	r3, [r4, #0]
 800718a:	bd38      	pop	{r3, r4, r5, pc}
 800718c:	200403a0 	.word	0x200403a0

08007190 <_lseek_r>:
 8007190:	b538      	push	{r3, r4, r5, lr}
 8007192:	4d07      	ldr	r5, [pc, #28]	@ (80071b0 <_lseek_r+0x20>)
 8007194:	4604      	mov	r4, r0
 8007196:	4608      	mov	r0, r1
 8007198:	4611      	mov	r1, r2
 800719a:	2200      	movs	r2, #0
 800719c:	602a      	str	r2, [r5, #0]
 800719e:	461a      	mov	r2, r3
 80071a0:	f7fa f8ca 	bl	8001338 <_lseek>
 80071a4:	1c43      	adds	r3, r0, #1
 80071a6:	d102      	bne.n	80071ae <_lseek_r+0x1e>
 80071a8:	682b      	ldr	r3, [r5, #0]
 80071aa:	b103      	cbz	r3, 80071ae <_lseek_r+0x1e>
 80071ac:	6023      	str	r3, [r4, #0]
 80071ae:	bd38      	pop	{r3, r4, r5, pc}
 80071b0:	200403a0 	.word	0x200403a0

080071b4 <_read_r>:
 80071b4:	b538      	push	{r3, r4, r5, lr}
 80071b6:	4d07      	ldr	r5, [pc, #28]	@ (80071d4 <_read_r+0x20>)
 80071b8:	4604      	mov	r4, r0
 80071ba:	4608      	mov	r0, r1
 80071bc:	4611      	mov	r1, r2
 80071be:	2200      	movs	r2, #0
 80071c0:	602a      	str	r2, [r5, #0]
 80071c2:	461a      	mov	r2, r3
 80071c4:	f7fa f858 	bl	8001278 <_read>
 80071c8:	1c43      	adds	r3, r0, #1
 80071ca:	d102      	bne.n	80071d2 <_read_r+0x1e>
 80071cc:	682b      	ldr	r3, [r5, #0]
 80071ce:	b103      	cbz	r3, 80071d2 <_read_r+0x1e>
 80071d0:	6023      	str	r3, [r4, #0]
 80071d2:	bd38      	pop	{r3, r4, r5, pc}
 80071d4:	200403a0 	.word	0x200403a0

080071d8 <_sbrk_r>:
 80071d8:	b538      	push	{r3, r4, r5, lr}
 80071da:	4d06      	ldr	r5, [pc, #24]	@ (80071f4 <_sbrk_r+0x1c>)
 80071dc:	2300      	movs	r3, #0
 80071de:	4604      	mov	r4, r0
 80071e0:	4608      	mov	r0, r1
 80071e2:	602b      	str	r3, [r5, #0]
 80071e4:	f7fa f8b6 	bl	8001354 <_sbrk>
 80071e8:	1c43      	adds	r3, r0, #1
 80071ea:	d102      	bne.n	80071f2 <_sbrk_r+0x1a>
 80071ec:	682b      	ldr	r3, [r5, #0]
 80071ee:	b103      	cbz	r3, 80071f2 <_sbrk_r+0x1a>
 80071f0:	6023      	str	r3, [r4, #0]
 80071f2:	bd38      	pop	{r3, r4, r5, pc}
 80071f4:	200403a0 	.word	0x200403a0

080071f8 <_write_r>:
 80071f8:	b538      	push	{r3, r4, r5, lr}
 80071fa:	4d07      	ldr	r5, [pc, #28]	@ (8007218 <_write_r+0x20>)
 80071fc:	4604      	mov	r4, r0
 80071fe:	4608      	mov	r0, r1
 8007200:	4611      	mov	r1, r2
 8007202:	2200      	movs	r2, #0
 8007204:	602a      	str	r2, [r5, #0]
 8007206:	461a      	mov	r2, r3
 8007208:	f7fa f853 	bl	80012b2 <_write>
 800720c:	1c43      	adds	r3, r0, #1
 800720e:	d102      	bne.n	8007216 <_write_r+0x1e>
 8007210:	682b      	ldr	r3, [r5, #0]
 8007212:	b103      	cbz	r3, 8007216 <_write_r+0x1e>
 8007214:	6023      	str	r3, [r4, #0]
 8007216:	bd38      	pop	{r3, r4, r5, pc}
 8007218:	200403a0 	.word	0x200403a0

0800721c <_close_r>:
 800721c:	b538      	push	{r3, r4, r5, lr}
 800721e:	4d06      	ldr	r5, [pc, #24]	@ (8007238 <_close_r+0x1c>)
 8007220:	2300      	movs	r3, #0
 8007222:	4604      	mov	r4, r0
 8007224:	4608      	mov	r0, r1
 8007226:	602b      	str	r3, [r5, #0]
 8007228:	f7fa f85f 	bl	80012ea <_close>
 800722c:	1c43      	adds	r3, r0, #1
 800722e:	d102      	bne.n	8007236 <_close_r+0x1a>
 8007230:	682b      	ldr	r3, [r5, #0]
 8007232:	b103      	cbz	r3, 8007236 <_close_r+0x1a>
 8007234:	6023      	str	r3, [r4, #0]
 8007236:	bd38      	pop	{r3, r4, r5, pc}
 8007238:	200403a0 	.word	0x200403a0

0800723c <_fstat_r>:
 800723c:	b538      	push	{r3, r4, r5, lr}
 800723e:	4d07      	ldr	r5, [pc, #28]	@ (800725c <_fstat_r+0x20>)
 8007240:	2300      	movs	r3, #0
 8007242:	4604      	mov	r4, r0
 8007244:	4608      	mov	r0, r1
 8007246:	4611      	mov	r1, r2
 8007248:	602b      	str	r3, [r5, #0]
 800724a:	f7fa f85a 	bl	8001302 <_fstat>
 800724e:	1c43      	adds	r3, r0, #1
 8007250:	d102      	bne.n	8007258 <_fstat_r+0x1c>
 8007252:	682b      	ldr	r3, [r5, #0]
 8007254:	b103      	cbz	r3, 8007258 <_fstat_r+0x1c>
 8007256:	6023      	str	r3, [r4, #0]
 8007258:	bd38      	pop	{r3, r4, r5, pc}
 800725a:	bf00      	nop
 800725c:	200403a0 	.word	0x200403a0

08007260 <_free_r>:
 8007260:	b538      	push	{r3, r4, r5, lr}
 8007262:	4605      	mov	r5, r0
 8007264:	2900      	cmp	r1, #0
 8007266:	d041      	beq.n	80072ec <_free_r+0x8c>
 8007268:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800726c:	1f0c      	subs	r4, r1, #4
 800726e:	2b00      	cmp	r3, #0
 8007270:	bfb8      	it	lt
 8007272:	18e4      	addlt	r4, r4, r3
 8007274:	f7ff fe36 	bl	8006ee4 <__malloc_lock>
 8007278:	4a1d      	ldr	r2, [pc, #116]	@ (80072f0 <_free_r+0x90>)
 800727a:	6813      	ldr	r3, [r2, #0]
 800727c:	b933      	cbnz	r3, 800728c <_free_r+0x2c>
 800727e:	6063      	str	r3, [r4, #4]
 8007280:	6014      	str	r4, [r2, #0]
 8007282:	4628      	mov	r0, r5
 8007284:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007288:	f7ff be32 	b.w	8006ef0 <__malloc_unlock>
 800728c:	42a3      	cmp	r3, r4
 800728e:	d908      	bls.n	80072a2 <_free_r+0x42>
 8007290:	6820      	ldr	r0, [r4, #0]
 8007292:	1821      	adds	r1, r4, r0
 8007294:	428b      	cmp	r3, r1
 8007296:	bf01      	itttt	eq
 8007298:	6819      	ldreq	r1, [r3, #0]
 800729a:	685b      	ldreq	r3, [r3, #4]
 800729c:	1809      	addeq	r1, r1, r0
 800729e:	6021      	streq	r1, [r4, #0]
 80072a0:	e7ed      	b.n	800727e <_free_r+0x1e>
 80072a2:	461a      	mov	r2, r3
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	b10b      	cbz	r3, 80072ac <_free_r+0x4c>
 80072a8:	42a3      	cmp	r3, r4
 80072aa:	d9fa      	bls.n	80072a2 <_free_r+0x42>
 80072ac:	6811      	ldr	r1, [r2, #0]
 80072ae:	1850      	adds	r0, r2, r1
 80072b0:	42a0      	cmp	r0, r4
 80072b2:	d10b      	bne.n	80072cc <_free_r+0x6c>
 80072b4:	6820      	ldr	r0, [r4, #0]
 80072b6:	4401      	add	r1, r0
 80072b8:	1850      	adds	r0, r2, r1
 80072ba:	4283      	cmp	r3, r0
 80072bc:	6011      	str	r1, [r2, #0]
 80072be:	d1e0      	bne.n	8007282 <_free_r+0x22>
 80072c0:	6818      	ldr	r0, [r3, #0]
 80072c2:	685b      	ldr	r3, [r3, #4]
 80072c4:	6053      	str	r3, [r2, #4]
 80072c6:	4408      	add	r0, r1
 80072c8:	6010      	str	r0, [r2, #0]
 80072ca:	e7da      	b.n	8007282 <_free_r+0x22>
 80072cc:	d902      	bls.n	80072d4 <_free_r+0x74>
 80072ce:	230c      	movs	r3, #12
 80072d0:	602b      	str	r3, [r5, #0]
 80072d2:	e7d6      	b.n	8007282 <_free_r+0x22>
 80072d4:	6820      	ldr	r0, [r4, #0]
 80072d6:	1821      	adds	r1, r4, r0
 80072d8:	428b      	cmp	r3, r1
 80072da:	bf04      	itt	eq
 80072dc:	6819      	ldreq	r1, [r3, #0]
 80072de:	685b      	ldreq	r3, [r3, #4]
 80072e0:	6063      	str	r3, [r4, #4]
 80072e2:	bf04      	itt	eq
 80072e4:	1809      	addeq	r1, r1, r0
 80072e6:	6021      	streq	r1, [r4, #0]
 80072e8:	6054      	str	r4, [r2, #4]
 80072ea:	e7ca      	b.n	8007282 <_free_r+0x22>
 80072ec:	bd38      	pop	{r3, r4, r5, pc}
 80072ee:	bf00      	nop
 80072f0:	2004039c 	.word	0x2004039c

080072f4 <_init>:
 80072f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072f6:	bf00      	nop
 80072f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80072fa:	bc08      	pop	{r3}
 80072fc:	469e      	mov	lr, r3
 80072fe:	4770      	bx	lr

08007300 <_fini>:
 8007300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007302:	bf00      	nop
 8007304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007306:	bc08      	pop	{r3}
 8007308:	469e      	mov	lr, r3
 800730a:	4770      	bx	lr
