/* arch/arm/plat-s5pc1xx/include/plat/regs-power.h
 *
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * S5PC1XX power control register definitions
*/

#ifndef __ASM_ARM_REGS_PWR
#define __ASM_ARM_REGS_PWR __FILE__

/* register for EINT on PM Driver */
#define S5P_APM_REG(x)		((x) + 0xE0300C00)

#define S5P_APM_BASE	 	S5P_APM_REG(0x000)
#define S5P_APM_GPH1CON 	(0x020)
#define S5P_APM_GPH1DAT 	(0x024)
#define S5P_APM_GPH1PUD 	(0x028)
#define S5P_APM_GPH1DRV 	(0x02C)
#define S5P_APM_GPH2CON 	(0x040)
#define S5P_APM_GPH2DAT 	(0x044)
#define S5P_APM_GPH2PUD 	(0x048)
#define S5P_APM_GPH2DRV 	(0x04C)
#define S5P_APM_GPH3CON 	(0x060)
#define S5P_APM_GPH3DAT 	(0x064)
#define S5P_APM_GPH3PUD 	(0x068)
#define S5P_APM_GPH3DRV 	(0x06C)
#define S5P_APM_WEINT0_CON 	(0x200)
#define S5P_APM_WEINT1_CON 	(0x204)
#define S5P_APM_WEINT2_CON 	(0x208)
#define S5P_APM_WEINT3_CON 	(0x20C)
#define S5P_APM_WEINT0_FLTCON0 	(0x280)
#define S5P_APM_WEINT0_FLTCON1 	(0x284)
#define S5P_APM_WEINT1_FLTCON0 	(0x288)
#define S5P_APM_WEINT1_FLTCON1 	(0x28C)
#define S5P_APM_WEINT2_FLTCON0 	(0x290)
#define S5P_APM_WEINT2_FLTCON1 	(0x294)
#define S5P_APM_WEINT3_FLTCON0 	(0x298)
#define S5P_APM_WEINT3_FLTCON1 	(0x29C)
#define S5P_APM_WEINT0_MASK 	(0x300)
#define S5P_APM_WEINT1_MASK 	(0x304)
#define S5P_APM_WEINT2_MASK 	(0x308)
#define S5P_APM_WEINT3_MASK 	(0x30C)
#define S5P_APM_WEINT0_PEND 	(0x340)
#define S5P_APM_WEINT1_PEND 	(0x344)
#define S5P_APM_WEINT2_PEND 	(0x348)
#define S5P_APM_WEINT3_PEND 	(0x34C)

/* register for power management */
#define S5PC1XX_PWRREG(x) ((x) + S5PC1XX_VA_SYSCON)

#define S5P_PWR_CFG 		S5PC1XX_PWRREG(0x8000)
#define S5P_EINT_WAKEUP_MASK 	S5PC1XX_PWRREG(0x8004)
#define S5P_NORMAL_CFG 		S5PC1XX_PWRREG(0x8010)
#define S5P_STOP_CFG 		S5PC1XX_PWRREG(0x8014)
#define S5P_SLEEP_CFG 		S5PC1XX_PWRREG(0x8018)
#define S5P_STOP_MEM_CFG 	S5PC1XX_PWRREG(0x801C)
#define S5P_OSC_FREQ 		S5PC1XX_PWRREG(0x8100)
#define S5P_OSC_STABLE 		S5PC1XX_PWRREG(0x8104)
#define S5P_PWR_STABLE 		S5PC1XX_PWRREG(0x8108)
#define S5P_MTC_STABLE 		S5PC1XX_PWRREG(0x8110)
#define S5P_CLAMP_STABLE 	S5PC1XX_PWRREG(0x8114)
#define S5P_OTHERS 		S5PC1XX_PWRREG(0x8200)
#define S5P_RST_STAT 		S5PC1XX_PWRREG(0x8300)
#define S5P_WAKEUP_STAT 	S5PC1XX_PWRREG(0x8304)
#define S5P_BLK_PWR_STAT 	S5PC1XX_PWRREG(0x8308)
#define S5P_INFORM0 		S5PC1XX_PWRREG(0x8400)
#define S5P_INFORM1 		S5PC1XX_PWRREG(0x8404)
#define S5P_INFORM2 		S5PC1XX_PWRREG(0x8408)
#define S5P_INFORM3 		S5PC1XX_PWRREG(0x840C)
#define S5P_INFORM4 		S5PC1XX_PWRREG(0x8410)
#define S5P_INFORM5 		S5PC1XX_PWRREG(0x8414)
#define S5P_INFORM6 		S5PC1XX_PWRREG(0x8418)
#define S5P_INFORM7 		S5PC1XX_PWRREG(0x841C)
#define S5P_DCGIDX_MAP0 	S5PC1XX_PWRREG(0x8500)
#define S5P_DCGIDX_MAP1 	S5PC1XX_PWRREG(0x8504)
#define S5P_DCGIDX_MAP2 	S5PC1XX_PWRREG(0x8508)
#define S5P_DCGPERF_MAP0 	S5PC1XX_PWRREG(0x850C)
#define S5P_DCGPERF_MAP1 	S5PC1XX_PWRREG(0x8510)
#define S5P_DVCIDX_MAP 		S5PC1XX_PWRREG(0x8514)
#define S5P_FREQ_CPU 		S5PC1XX_PWRREG(0x8518)
#define S5P_FREQ_DPM 		S5PC1XX_PWRREG(0x851C)
#define S5P_DVSEMCLK_EN 	S5PC1XX_PWRREG(0x8520)
#define S5P_APLL_CON_L8 	S5PC1XX_PWRREG(0x8600)
#define S5P_APLL_CON_L7 	S5PC1XX_PWRREG(0x8604)
#define S5P_APLL_CON_L6 	S5PC1XX_PWRREG(0x8608)
#define S5P_APLL_CON_L5 	S5PC1XX_PWRREG(0x860C)
#define S5P_APLL_CON_L4 	S5PC1XX_PWRREG(0x8610)
#define S5P_APLL_CON_L3 	S5PC1XX_PWRREG(0x8614)
#define S5P_APLL_CON_L2 	S5PC1XX_PWRREG(0x8618)
#define S5P_APLL_CON_L1 	S5PC1XX_PWRREG(0x861C)
#define S5P_IEM_CONTROL 	S5PC1XX_PWRREG(0x8620)
#define S5P_CLKDIV_IEM_L8 	S5PC1XX_PWRREG(0x8700)
#define S5P_CLKDIV_IEM_L7 	S5PC1XX_PWRREG(0x8704)
#define S5P_CLKDIV_IEM_L6 	S5PC1XX_PWRREG(0x8708)
#define S5P_CLKDIV_IEM_L5 	S5PC1XX_PWRREG(0x870C)
#define S5P_CLKDIV_IEM_L4 	S5PC1XX_PWRREG(0x8710)
#define S5P_CLKDIV_IEM_L3 	S5PC1XX_PWRREG(0x8714)
#define S5P_CLKDIV_IEM_L2 	S5PC1XX_PWRREG(0x8718)
#define S5P_CLKDIV_IEM_L1 	S5PC1XX_PWRREG(0x871C)
#define S5P_IEM_HPMCLK_DIV 	S5PC1XX_PWRREG(0x8724)

#define S5P_CFG_WFI_CLEAN	~(3<<5)
#define S5P_CFG_WFI_IDLE	(1<<5)
#define S5P_CFG_WFI_STOP	(2<<5)
#define S5P_CFG_WFI_SLEEP	(3<<5)

#define S5P_OTHER_SYS_INT	24
#define S5P_OTHER_STA_TYPE	23
#define STA_TYPE_EXPON		0
#define STA_TYPE_SFR		1

#define S5P_PWR_STA_EXP_SCALE	0
#define S5P_PWR_STA_CNT		4

#define S5P_PWR_STABLE_COUNT	85500

#define S5P_SLEEP_CFG_OSC_EN	0

#endif /* __ASM_ARM_REGS_PWR */

