
*** Running vivado
    with args -log Voice_Scope_TOP.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Voice_Scope_TOP.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Voice_Scope_TOP.tcl -notrace
Command: link_design -top Voice_Scope_TOP -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 3715 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/constrs_1/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.srcs/constrs_1/new/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 162 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 120 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 40 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 624.629 ; gain = 376.441
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.840 . Memory (MB): peak = 626.008 ; gain = 1.379

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: f4acfe93

Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1184.203 ; gain = 558.195

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 18 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c31d1f42

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1184.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a2431e64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1184.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 6 cells and removed 29 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fc3497d1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1184.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fc3497d1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1184.203 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f72bc777

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1184.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f72bc777

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1184.203 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 1184.203 ; gain = 0.000
Ending Logic Optimization Task | Checksum: f72bc777

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1184.203 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.806 | TNS=-1688.652 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 83 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 166
Ending PowerOpt Patch Enables Task | Checksum: f72bc777

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.245 . Memory (MB): peak = 1531.453 ; gain = 0.000
Ending Power Optimization Task | Checksum: f72bc777

Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1531.453 ; gain = 347.250

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f72bc777

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1531.453 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:26 . Memory (MB): peak = 1531.453 ; gain = 906.824
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1531.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.runs/impl_1/Voice_Scope_TOP_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Voice_Scope_TOP_drc_opted.rpt -pb Voice_Scope_TOP_drc_opted.pb -rpx Voice_Scope_TOP_drc_opted.rpx
Command: report_drc -file Voice_Scope_TOP_drc_opted.rpt -pb Voice_Scope_TOP_drc_opted.pb -rpx Voice_Scope_TOP_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/VivadoHLX/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.runs/impl_1/Voice_Scope_TOP_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1531.453 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b9f33ca8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1531.453 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc6b8640

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1008dcb3a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1008dcb3a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.453 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1008dcb3a

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 107947532

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-571] Net vga/VGA_CONTROL/out[3] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 7 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net vga/VGA_CONTROL/ADDR[0]. Replicated 10 times.
INFO: [Physopt 32-81] Processed net vga/VGA_CONTROL/Condition_For_Arc03__2_0. Replicated 9 times.
INFO: [Physopt 32-571] Net vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[1] was not replicated.
INFO: [Physopt 32-81] Processed net vga/VGA_CONTROL/Condition_For_Arc03__2[2]. Replicated 9 times.
INFO: [Physopt 32-571] Net vga/VGA_CONTROL/v_cntr_reg_reg[11]_0[0] was not replicated.
INFO: [Physopt 32-81] Processed net vga/VGA_CONTROL/VGA_RED_reg[1]_123[0]. Replicated 7 times.
INFO: [Physopt 32-81] Processed net vga/VGA_CONTROL/VGA_RED_reg[3]. Replicated 9 times.
INFO: [Physopt 32-232] Optimized 5 nets. Created 44 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 5 nets or cells. Created 44 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1531.453 ; gain = 0.000
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_RED_reg[1]_7[0] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__4 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_6[0] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__1 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_79[3] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__2 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_7[0] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__0 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_79[1] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__11 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_88[0] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__13 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_80[1] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__3 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_79[0] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__5 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_7[1] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__5 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_81[0] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__6 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_RED_reg[1]_7[2] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_3 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_RED_reg[1]_123[1] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__16 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_1[0] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_5 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/ADDR[1] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_6 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_RED_reg[1][2] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__17 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_RED_reg[1]_7[4] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__9 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/ADDR[5] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__7 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_RED_reg[1]_7[3] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__3 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/ADDR[6] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_1[3] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__18 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_79[2] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__2 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/ADDR[2] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__4 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_80[0] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__6 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_RED_reg[1]_7[1] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__12 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_RED_reg[1][1] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_1[1] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_3__0 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_RED_reg[1]_119[0] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__8 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_RED_reg[1][0] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_1__15 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/VGA_GREEN_reg[0]_1[2] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_2__8 could not be replicated
INFO: [Physopt 32-117] Net vga/VGA_CONTROL/ADDR[4] could not be optimized because driver vga/VGA_CONTROL/BRAM_PC_VGA_0_i_3__1 could not be replicated
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-571] Net vga/VGA_CONTROL/out[2] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1531.453 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout             |           44  |              0  |                     5  |           0  |           1  |  00:00:03  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |           44  |              0  |                     5  |           0  |           3  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14cd5146e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:33 . Memory (MB): peak = 1531.453 ; gain = 0.000
Phase 2 Global Placement | Checksum: 11a530e16

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11a530e16

Time (s): cpu = 00:00:53 ; elapsed = 00:00:34 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 188fa68c4

Time (s): cpu = 00:00:55 ; elapsed = 00:00:37 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a9ac4297

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a9ac4297

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1a9ac4297

Time (s): cpu = 00:00:56 ; elapsed = 00:00:37 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: f481b42a

Time (s): cpu = 00:01:00 ; elapsed = 00:00:42 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1c48424a5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:46 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 10c66610c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 10c66610c

Time (s): cpu = 00:01:06 ; elapsed = 00:00:48 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: fd313d1b

Time (s): cpu = 00:01:22 ; elapsed = 00:01:01 . Memory (MB): peak = 1531.453 ; gain = 0.000
Phase 3 Detail Placement | Checksum: fd313d1b

Time (s): cpu = 00:01:22 ; elapsed = 00:01:01 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b797316a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net wave_h/E[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net fc/memory, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 2 candidate nets, 0 success, 2 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b797316a

Time (s): cpu = 00:01:30 ; elapsed = 00:01:07 . Memory (MB): peak = 1531.453 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-11.272. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fe7f915b

Time (s): cpu = 00:01:50 ; elapsed = 00:01:26 . Memory (MB): peak = 1531.453 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1fe7f915b

Time (s): cpu = 00:01:50 ; elapsed = 00:01:26 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fe7f915b

Time (s): cpu = 00:01:50 ; elapsed = 00:01:27 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fe7f915b

Time (s): cpu = 00:01:50 ; elapsed = 00:01:27 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 23552d526

Time (s): cpu = 00:01:51 ; elapsed = 00:01:27 . Memory (MB): peak = 1531.453 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23552d526

Time (s): cpu = 00:01:51 ; elapsed = 00:01:27 . Memory (MB): peak = 1531.453 ; gain = 0.000
Ending Placer Task | Checksum: 18939f5a6

Time (s): cpu = 00:01:51 ; elapsed = 00:01:27 . Memory (MB): peak = 1531.453 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:53 ; elapsed = 00:01:29 . Memory (MB): peak = 1531.453 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1531.453 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.runs/impl_1/Voice_Scope_TOP_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Voice_Scope_TOP_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1531.453 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file Voice_Scope_TOP_utilization_placed.rpt -pb Voice_Scope_TOP_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1531.453 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Voice_Scope_TOP_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.121 . Memory (MB): peak = 1531.453 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: a8e4d972 ConstDB: 0 ShapeSum: e0551c34 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e3cb95ee

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 1531.453 ; gain = 0.000
Post Restoration Checksum: NetGraph: 31e84195 NumContArr: b1e35459 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e3cb95ee

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e3cb95ee

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.453 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e3cb95ee

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1531.453 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 134f2f25a

Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 1531.453 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-10.963| TNS=-2272.928| WHS=-0.359 | THS=-17.621|

Phase 2 Router Initialization | Checksum: 14742c7ee

Time (s): cpu = 00:00:33 ; elapsed = 00:00:25 . Memory (MB): peak = 1608.887 ; gain = 77.434

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f0d73906

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 1624.117 ; gain = 92.664

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2870
 Number of Nodes with overlaps = 431
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 90
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.947| TNS=-2750.035| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 262b27e39

Time (s): cpu = 00:01:45 ; elapsed = 00:01:06 . Memory (MB): peak = 1624.117 ; gain = 92.664

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 41
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.762| TNS=-2757.521| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1c8316ef3

Time (s): cpu = 00:01:51 ; elapsed = 00:01:11 . Memory (MB): peak = 1624.117 ; gain = 92.664

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.920| TNS=-2758.952| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 13055de77

Time (s): cpu = 00:01:56 ; elapsed = 00:01:14 . Memory (MB): peak = 1624.117 ; gain = 92.664
Phase 4 Rip-up And Reroute | Checksum: 13055de77

Time (s): cpu = 00:01:56 ; elapsed = 00:01:14 . Memory (MB): peak = 1624.117 ; gain = 92.664

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: df10f5a1

Time (s): cpu = 00:01:57 ; elapsed = 00:01:15 . Memory (MB): peak = 1624.117 ; gain = 92.664
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.762| TNS=-2756.395| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 10c60793f

Time (s): cpu = 00:02:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1628.230 ; gain = 96.777

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 10c60793f

Time (s): cpu = 00:02:16 ; elapsed = 00:01:25 . Memory (MB): peak = 1628.230 ; gain = 96.777
Phase 5 Delay and Skew Optimization | Checksum: 10c60793f

Time (s): cpu = 00:02:17 ; elapsed = 00:01:25 . Memory (MB): peak = 1628.230 ; gain = 96.777

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f6e1df42

Time (s): cpu = 00:02:18 ; elapsed = 00:01:26 . Memory (MB): peak = 1628.230 ; gain = 96.777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-12.732| TNS=-2606.786| WHS=0.029  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b7fe8b76

Time (s): cpu = 00:02:18 ; elapsed = 00:01:26 . Memory (MB): peak = 1628.230 ; gain = 96.777
Phase 6 Post Hold Fix | Checksum: 1b7fe8b76

Time (s): cpu = 00:02:18 ; elapsed = 00:01:26 . Memory (MB): peak = 1628.230 ; gain = 96.777

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.84318 %
  Global Horizontal Routing Utilization  = 9.17907 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 83.7838%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X19Y46 -> INT_R_X19Y46
West Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1ba7301a2

Time (s): cpu = 00:02:18 ; elapsed = 00:01:26 . Memory (MB): peak = 1628.230 ; gain = 96.777

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ba7301a2

Time (s): cpu = 00:02:18 ; elapsed = 00:01:26 . Memory (MB): peak = 1628.230 ; gain = 96.777

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1f6d2572d

Time (s): cpu = 00:02:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1628.230 ; gain = 96.777

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-12.732| TNS=-2606.786| WHS=0.029  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1f6d2572d

Time (s): cpu = 00:02:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1628.230 ; gain = 96.777
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:20 ; elapsed = 00:01:28 . Memory (MB): peak = 1628.230 ; gain = 96.777

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
120 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1628.230 ; gain = 96.777
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 1628.230 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.runs/impl_1/Voice_Scope_TOP_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Voice_Scope_TOP_drc_routed.rpt -pb Voice_Scope_TOP_drc_routed.pb -rpx Voice_Scope_TOP_drc_routed.rpx
Command: report_drc -file Voice_Scope_TOP_drc_routed.rpt -pb Voice_Scope_TOP_drc_routed.pb -rpx Voice_Scope_TOP_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.runs/impl_1/Voice_Scope_TOP_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Voice_Scope_TOP_methodology_drc_routed.rpt -pb Voice_Scope_TOP_methodology_drc_routed.pb -rpx Voice_Scope_TOP_methodology_drc_routed.rpx
Command: report_methodology -file Voice_Scope_TOP_methodology_drc_routed.rpt -pb Voice_Scope_TOP_methodology_drc_routed.pb -rpx Voice_Scope_TOP_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/NUS/ee2026lab/EE2026_project_old/EE2026_project_old.runs/impl_1/Voice_Scope_TOP_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1637.961 ; gain = 9.730
INFO: [runtcl-4] Executing : report_power -file Voice_Scope_TOP_power_routed.rpt -pb Voice_Scope_TOP_power_summary_routed.pb -rpx Voice_Scope_TOP_power_routed.rpx
Command: report_power -file Voice_Scope_TOP_power_routed.rpt -pb Voice_Scope_TOP_power_summary_routed.pb -rpx Voice_Scope_TOP_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
132 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1677.703 ; gain = 39.742
INFO: [runtcl-4] Executing : report_route_status -file Voice_Scope_TOP_route_status.rpt -pb Voice_Scope_TOP_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Voice_Scope_TOP_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file Voice_Scope_TOP_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Voice_Scope_TOP_bus_skew_routed.rpt -pb Voice_Scope_TOP_bus_skew_routed.pb -rpx Voice_Scope_TOP_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force Voice_Scope_TOP.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CFGBVS-1] Missing CFGBVS and CONFIG_VOLTAGE Design Properties: Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC DPIP-1] Input pipelining: DSP dbg/Condition_For_Arc03 input dbg/Condition_For_Arc03/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dbg/Condition_For_Arc03 input dbg/Condition_For_Arc03/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dbg/Condition_For_Arc03__0 input dbg/Condition_For_Arc03__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dbg/Condition_For_Arc03__0 input dbg/Condition_For_Arc03__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dbg/Condition_For_Arc03__1 input dbg/Condition_For_Arc03__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dbg/Condition_For_Arc03__1 input dbg/Condition_For_Arc03__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dbg/Condition_For_Arc03__2 input dbg/Condition_For_Arc03__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dbg/Condition_For_Arc03__2 input dbg/Condition_For_Arc03__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dbg/Condition_For_Arc03__3 input dbg/Condition_For_Arc03__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dbg/Condition_For_Arc03__3 input dbg/Condition_For_Arc03__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dbg/Condition_For_Arc03__4 input dbg/Condition_For_Arc03__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP dbg/Condition_For_Arc03__4 input dbg/Condition_For_Arc03__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP wave_c/VGA_Red_waveform11 input wave_c/VGA_Red_waveform11/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP wave_c/VGA_Red_waveform11 input wave_c/VGA_Red_waveform11/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP wave_c/VGA_Red_waveform11__0 input wave_c/VGA_Red_waveform11__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP wave_c/VGA_Red_waveform11__0 input wave_c/VGA_Red_waveform11__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP wave_c/VGA_Red_waveform11__1 input wave_c/VGA_Red_waveform11__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP wave_c/VGA_Red_waveform11__1 input wave_c/VGA_Red_waveform11__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP wave_c/VGA_Red_waveform11__2 input wave_c/VGA_Red_waveform11__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP wave_c/VGA_Red_waveform11__2 input wave_c/VGA_Red_waveform11__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP wave_c/VGA_Red_waveform11__3 input wave_c/VGA_Red_waveform11__3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP wave_c/VGA_Red_waveform11__3 input wave_c/VGA_Red_waveform11__3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP wave_c/VGA_Red_waveform11__4 input wave_c/VGA_Red_waveform11__4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP wave_c/VGA_Red_waveform11__4 input wave_c/VGA_Red_waveform11__4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dbg/Condition_For_Arc03 output dbg/Condition_For_Arc03/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dbg/Condition_For_Arc03__0 output dbg/Condition_For_Arc03__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dbg/Condition_For_Arc03__1 output dbg/Condition_For_Arc03__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dbg/Condition_For_Arc03__2 output dbg/Condition_For_Arc03__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dbg/Condition_For_Arc03__3 output dbg/Condition_For_Arc03__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP dbg/Condition_For_Arc03__4 output dbg/Condition_For_Arc03__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform10 output wave_c/VGA_Red_waveform10/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform10__0 output wave_c/VGA_Red_waveform10__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform11 output wave_c/VGA_Red_waveform11/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform11__0 output wave_c/VGA_Red_waveform11__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform11__1 output wave_c/VGA_Red_waveform11__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform11__2 output wave_c/VGA_Red_waveform11__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform11__3 output wave_c/VGA_Red_waveform11__3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform11__4 output wave_c/VGA_Red_waveform11__4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform4 output wave_c/VGA_Red_waveform4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform5 output wave_c/VGA_Red_waveform5/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform6 output wave_c/VGA_Red_waveform6/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform7 output wave_c/VGA_Red_waveform7/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform8 output wave_c/VGA_Red_waveform8/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP wave_c/VGA_Red_waveform9 output wave_c/VGA_Red_waveform9/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dbg/Condition_For_Arc03 multiplier stage dbg/Condition_For_Arc03/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dbg/Condition_For_Arc03__0 multiplier stage dbg/Condition_For_Arc03__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dbg/Condition_For_Arc03__1 multiplier stage dbg/Condition_For_Arc03__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dbg/Condition_For_Arc03__2 multiplier stage dbg/Condition_For_Arc03__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dbg/Condition_For_Arc03__3 multiplier stage dbg/Condition_For_Arc03__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP dbg/Condition_For_Arc03__4 multiplier stage dbg/Condition_For_Arc03__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform10 multiplier stage wave_c/VGA_Red_waveform10/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform10__0 multiplier stage wave_c/VGA_Red_waveform10__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform11 multiplier stage wave_c/VGA_Red_waveform11/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform11__0 multiplier stage wave_c/VGA_Red_waveform11__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform11__1 multiplier stage wave_c/VGA_Red_waveform11__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform11__2 multiplier stage wave_c/VGA_Red_waveform11__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform11__3 multiplier stage wave_c/VGA_Red_waveform11__3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform11__4 multiplier stage wave_c/VGA_Red_waveform11__4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform4 multiplier stage wave_c/VGA_Red_waveform4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform5 multiplier stage wave_c/VGA_Red_waveform5/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform6 multiplier stage wave_c/VGA_Red_waveform6/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform7 multiplier stage wave_c/VGA_Red_waveform7/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform8 multiplier stage wave_c/VGA_Red_waveform8/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP wave_c/VGA_Red_waveform9 multiplier stage wave_c/VGA_Red_waveform9/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 65 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Voice_Scope_TOP.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
150 Infos, 66 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 2059.031 ; gain = 381.328
INFO: [Common 17-206] Exiting Vivado at Sat Apr  6 10:24:38 2019...
