// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module kernel_2mm_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        tmp_address0,
        tmp_ce0,
        tmp_q0,
        tmp_address1,
        tmp_ce1,
        tmp_q1,
        C_address0,
        C_ce0,
        C_q0,
        C_address1,
        C_ce1,
        C_q1,
        D_address0,
        D_ce0,
        D_we0,
        D_d0,
        D_q0,
        beta,
        grp_fu_84_p_din0,
        grp_fu_84_p_din1,
        grp_fu_84_p_dout0,
        grp_fu_84_p_ce,
        grp_fu_88_p_din0,
        grp_fu_88_p_din1,
        grp_fu_88_p_dout0,
        grp_fu_88_p_ce,
        grp_fu_92_p_din0,
        grp_fu_92_p_din1,
        grp_fu_92_p_dout0,
        grp_fu_92_p_ce,
        grp_fu_96_p_din0,
        grp_fu_96_p_din1,
        grp_fu_96_p_dout0,
        grp_fu_96_p_ce,
        grp_fu_100_p_din0,
        grp_fu_100_p_din1,
        grp_fu_100_p_dout0,
        grp_fu_100_p_ce,
        grp_fu_104_p_din0,
        grp_fu_104_p_din1,
        grp_fu_104_p_dout0,
        grp_fu_104_p_ce,
        grp_fu_108_p_din0,
        grp_fu_108_p_din1,
        grp_fu_108_p_dout0,
        grp_fu_108_p_ce,
        grp_fu_112_p_din0,
        grp_fu_112_p_din1,
        grp_fu_112_p_dout0,
        grp_fu_112_p_ce,
        grp_fu_116_p_din0,
        grp_fu_116_p_din1,
        grp_fu_116_p_dout0,
        grp_fu_116_p_ce,
        grp_fu_120_p_din0,
        grp_fu_120_p_din1,
        grp_fu_120_p_dout0,
        grp_fu_120_p_ce,
        grp_fu_124_p_din0,
        grp_fu_124_p_din1,
        grp_fu_124_p_dout0,
        grp_fu_124_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 5'd1;
parameter    ap_ST_fsm_pp0_stage1 = 5'd2;
parameter    ap_ST_fsm_pp0_stage2 = 5'd4;
parameter    ap_ST_fsm_pp0_stage3 = 5'd8;
parameter    ap_ST_fsm_pp0_stage4 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [6:0] tmp_address0;
output   tmp_ce0;
input  [31:0] tmp_q0;
output  [6:0] tmp_address1;
output   tmp_ce1;
input  [31:0] tmp_q1;
output  [6:0] C_address0;
output   C_ce0;
input  [31:0] C_q0;
output  [6:0] C_address1;
output   C_ce1;
input  [31:0] C_q1;
output  [6:0] D_address0;
output   D_ce0;
output   D_we0;
output  [31:0] D_d0;
input  [31:0] D_q0;
input  [31:0] beta;
output  [31:0] grp_fu_84_p_din0;
output  [31:0] grp_fu_84_p_din1;
input  [31:0] grp_fu_84_p_dout0;
output   grp_fu_84_p_ce;
output  [31:0] grp_fu_88_p_din0;
output  [31:0] grp_fu_88_p_din1;
input  [31:0] grp_fu_88_p_dout0;
output   grp_fu_88_p_ce;
output  [31:0] grp_fu_92_p_din0;
output  [31:0] grp_fu_92_p_din1;
input  [31:0] grp_fu_92_p_dout0;
output   grp_fu_92_p_ce;
output  [31:0] grp_fu_96_p_din0;
output  [31:0] grp_fu_96_p_din1;
input  [31:0] grp_fu_96_p_dout0;
output   grp_fu_96_p_ce;
output  [31:0] grp_fu_100_p_din0;
output  [31:0] grp_fu_100_p_din1;
input  [31:0] grp_fu_100_p_dout0;
output   grp_fu_100_p_ce;
output  [31:0] grp_fu_104_p_din0;
output  [31:0] grp_fu_104_p_din1;
input  [31:0] grp_fu_104_p_dout0;
output   grp_fu_104_p_ce;
output  [31:0] grp_fu_108_p_din0;
output  [31:0] grp_fu_108_p_din1;
input  [31:0] grp_fu_108_p_dout0;
output   grp_fu_108_p_ce;
output  [31:0] grp_fu_112_p_din0;
output  [31:0] grp_fu_112_p_din1;
input  [31:0] grp_fu_112_p_dout0;
output   grp_fu_112_p_ce;
output  [31:0] grp_fu_116_p_din0;
output  [31:0] grp_fu_116_p_din1;
input  [31:0] grp_fu_116_p_dout0;
output   grp_fu_116_p_ce;
output  [31:0] grp_fu_120_p_din0;
output  [31:0] grp_fu_120_p_din1;
input  [31:0] grp_fu_120_p_dout0;
output   grp_fu_120_p_ce;
output  [31:0] grp_fu_124_p_din0;
output  [31:0] grp_fu_124_p_din1;
input  [31:0] grp_fu_124_p_dout0;
output   grp_fu_124_p_ce;

reg ap_idle;
reg[6:0] tmp_address0;
reg tmp_ce0;
reg[6:0] tmp_address1;
reg tmp_ce1;
reg[6:0] C_address0;
reg C_ce0;
reg[6:0] C_address1;
reg C_ce1;
reg[6:0] D_address0;
reg D_ce0;
reg D_we0;

(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state10_pp0_stage4_iter1;
wire    ap_block_state15_pp0_stage4_iter2;
wire    ap_block_pp0_stage4_subdone;
reg   [0:0] icmp_ln22_reg_786;
reg    ap_condition_exit_pp0_iter0_stage4;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
wire    ap_block_pp0_stage0_11001;
reg   [3:0] i_1_reg_781;
wire   [0:0] icmp_ln22_fu_350_p2;
wire   [3:0] add_ln22_fu_365_p2;
reg   [3:0] add_ln22_reg_790;
wire   [0:0] icmp_ln23_fu_371_p2;
reg   [0:0] icmp_ln23_reg_795;
wire   [3:0] select_ln22_fu_377_p3;
reg   [3:0] select_ln22_reg_800;
wire   [6:0] select_ln22_2_fu_411_p3;
reg   [6:0] select_ln22_2_reg_809;
wire   [6:0] zext_ln27_12_fu_419_p1;
reg   [6:0] zext_ln27_12_reg_823;
wire   [6:0] add_ln27_16_fu_423_p2;
reg   [6:0] add_ln27_16_reg_830;
wire   [6:0] add_ln27_17_fu_429_p2;
reg   [6:0] add_ln27_17_reg_835;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state7_pp0_stage1_iter1;
wire    ap_block_state12_pp0_stage1_iter2;
wire    ap_block_pp0_stage1_11001;
wire   [6:0] add_ln22_4_fu_485_p2;
reg   [6:0] add_ln22_4_reg_850;
wire   [6:0] add_ln22_5_fu_490_p2;
reg   [6:0] add_ln22_5_reg_855;
wire   [6:0] add_ln27_18_fu_503_p2;
reg   [6:0] add_ln27_18_reg_870;
wire   [6:0] add_ln25_1_fu_508_p2;
reg   [6:0] add_ln25_1_reg_875;
reg  signed [31:0] empty_8_reg_880;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state8_pp0_stage2_iter1;
wire    ap_block_state13_pp0_stage2_iter2;
wire    ap_block_pp0_stage2_11001;
reg  signed [31:0] empty_9_reg_885;
wire   [6:0] add_ln22_6_fu_536_p2;
reg   [6:0] add_ln22_6_reg_900;
wire   [6:0] add_ln22_7_fu_541_p2;
reg   [6:0] add_ln22_7_reg_905;
wire   [6:0] add_ln27_19_fu_562_p2;
reg   [6:0] add_ln27_19_reg_920;
reg   [6:0] D_addr_reg_925;
reg   [6:0] D_addr_reg_925_pp0_iter1_reg;
reg   [6:0] D_addr_reg_925_pp0_iter2_reg;
reg  signed [31:0] C_load_5_reg_930;
reg  signed [31:0] C_load_6_reg_935;
wire   [6:0] add_ln22_1_fu_571_p2;
reg   [6:0] add_ln22_1_reg_940;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state9_pp0_stage3_iter1;
wire    ap_block_state14_pp0_stage3_iter2;
wire    ap_block_pp0_stage3_11001;
reg  signed [31:0] empty_13_reg_945;
reg  signed [31:0] empty_14_reg_950;
wire   [6:0] add_ln22_8_fu_584_p2;
reg   [6:0] add_ln22_8_reg_965;
wire   [5:0] zext_ln27_13_fu_593_p1;
reg   [5:0] zext_ln27_13_reg_970;
wire   [4:0] add_ln27_12_fu_599_p2;
reg   [4:0] add_ln27_12_reg_981;
wire   [5:0] add_ln27_13_fu_605_p2;
reg   [5:0] add_ln27_13_reg_986;
reg  signed [31:0] D_load_reg_996;
reg  signed [31:0] C_load_7_reg_1001;
reg  signed [31:0] C_load_8_reg_1006;
wire    ap_block_pp0_stage4_11001;
wire   [6:0] add_ln22_2_fu_619_p2;
reg   [6:0] add_ln22_2_reg_1016;
wire   [6:0] add_ln22_3_fu_624_p2;
reg   [6:0] add_ln22_3_reg_1021;
reg  signed [31:0] empty_15_reg_1026;
reg  signed [31:0] empty_16_reg_1031;
wire   [5:0] add_ln27_14_fu_641_p2;
reg   [5:0] add_ln27_14_reg_1051;
wire   [5:0] add_ln27_15_fu_646_p2;
reg   [5:0] add_ln27_15_reg_1056;
reg  signed [31:0] C_load_reg_1061;
reg  signed [31:0] C_load_9_reg_1066;
reg  signed [31:0] empty_10_reg_1071;
reg  signed [31:0] empty_17_reg_1086;
reg  signed [31:0] C_load_1_reg_1101;
reg  signed [31:0] C_load_2_reg_1106;
reg  signed [31:0] empty_11_reg_1111;
reg  signed [31:0] empty_12_reg_1116;
reg  signed [31:0] C_load_3_reg_1121;
reg  signed [31:0] C_load_4_reg_1126;
reg   [31:0] mul_ln25_reg_1131;
reg   [31:0] mul_ln27_5_reg_1136;
reg   [31:0] mul_ln27_6_reg_1141;
reg   [31:0] mul_ln27_reg_1146;
reg   [31:0] mul_ln27_7_reg_1151;
reg   [31:0] mul_ln27_8_reg_1156;
wire   [31:0] add_ln27_4_fu_711_p2;
reg   [31:0] add_ln27_4_reg_1161;
reg   [31:0] mul_ln27_1_reg_1166;
reg   [31:0] mul_ln27_2_reg_1171;
reg   [31:0] mul_ln27_9_reg_1176;
wire   [31:0] add_ln27_fu_715_p2;
reg   [31:0] add_ln27_reg_1181;
reg   [31:0] mul_ln27_3_reg_1186;
reg   [31:0] mul_ln27_4_reg_1191;
wire   [31:0] add_ln27_7_fu_723_p2;
reg   [31:0] add_ln27_7_reg_1196;
wire   [31:0] add_ln27_2_fu_732_p2;
reg   [31:0] add_ln27_2_reg_1201;
wire   [31:0] add_ln27_8_fu_741_p2;
reg   [31:0] add_ln27_8_reg_1206;
wire   [31:0] add_ln27_9_fu_750_p2;
reg   [31:0] add_ln27_9_reg_1211;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln27_2_fu_471_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln27_3_fu_480_p1;
wire   [63:0] zext_ln27_19_fu_495_p1;
wire   [63:0] zext_ln27_20_fu_499_p1;
wire   [63:0] zext_ln27_7_fu_528_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln27_8_fu_532_p1;
wire   [63:0] zext_ln27_21_fu_546_p1;
wire   [63:0] zext_ln27_22_fu_557_p1;
wire   [63:0] zext_ln25_1_fu_567_p1;
wire   [63:0] zext_ln27_9_fu_576_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln27_10_fu_580_p1;
wire   [63:0] j_1_cast_fu_589_p1;
wire   [63:0] zext_ln27_23_fu_611_p1;
wire   [63:0] zext_ln27_4_fu_615_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln27_11_fu_629_p1;
wire   [63:0] zext_ln27_15_fu_633_p1;
wire   [63:0] zext_ln27_16_fu_637_p1;
wire   [63:0] zext_ln27_5_fu_663_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln27_6_fu_667_p1;
wire   [63:0] zext_ln27_17_fu_671_p1;
wire   [63:0] zext_ln27_18_fu_675_p1;
reg   [3:0] j_fu_94;
wire   [3:0] add_ln23_fu_513_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_j_load;
reg   [3:0] i_fu_98;
wire   [3:0] select_ln22_1_fu_440_p3;
reg   [3:0] ap_sig_allocacmp_i_1;
reg   [6:0] indvar_flatten53_fu_102;
wire   [6:0] add_ln22_9_fu_356_p2;
reg   [6:0] ap_sig_allocacmp_indvar_flatten53_load;
wire   [4:0] tmp_9_fu_332_p3;
wire   [6:0] tmp_8_fu_324_p3;
wire   [6:0] zext_ln27_fu_340_p1;
wire   [4:0] tmp_1_fu_393_p3;
wire   [6:0] tmp_s_fu_385_p3;
wire   [6:0] zext_ln27_1_fu_401_p1;
wire   [6:0] add_ln27_11_fu_405_p2;
wire   [6:0] add_ln27_10_fu_344_p2;
wire   [4:0] tmp_3_fu_453_p3;
wire   [6:0] tmp_2_fu_445_p3;
wire   [6:0] zext_ln25_fu_461_p1;
wire   [6:0] or_ln22_fu_475_p2;
wire   [6:0] add_ln25_fu_465_p2;
wire   [6:0] tmp_14_cast_fu_550_p3;
wire   [4:0] zext_ln27_14_fu_596_p1;
wire   [31:0] add_ln27_6_fu_719_p2;
wire   [31:0] add_ln27_1_fu_728_p2;
wire   [31:0] add_ln27_5_fu_737_p2;
wire   [31:0] add_ln27_3_fu_746_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [4:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to2;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

kernel_2mm_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage4),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage4)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_98 <= 4'd0;
    end else if (((icmp_ln22_reg_786 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        i_fu_98 <= select_ln22_1_fu_440_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln22_fu_350_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            indvar_flatten53_fu_102 <= add_ln22_9_fu_356_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten53_fu_102 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        j_fu_94 <= 4'd0;
    end else if (((icmp_ln22_reg_786 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        j_fu_94 <= add_ln23_fu_513_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_load_1_reg_1101 <= C_q1;
        C_load_2_reg_1106 <= C_q0;
        empty_10_reg_1071 <= tmp_q1;
        empty_17_reg_1086 <= tmp_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_load_3_reg_1121 <= C_q1;
        C_load_4_reg_1126 <= C_q0;
        empty_11_reg_1111 <= tmp_q1;
        empty_12_reg_1116 <= tmp_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_reg_786 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_load_5_reg_930 <= C_q1;
        C_load_6_reg_935 <= C_q0;
        empty_8_reg_880 <= tmp_q1;
        empty_9_reg_885 <= tmp_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_reg_786 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_load_7_reg_1001 <= C_q1;
        C_load_8_reg_1006 <= C_q0;
        D_load_reg_996 <= D_q0;
        empty_13_reg_945 <= tmp_q1;
        empty_14_reg_950 <= tmp_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_reg_786 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        C_load_9_reg_1066 <= C_q0;
        C_load_reg_1061 <= C_q1;
        empty_15_reg_1026 <= tmp_q1;
        empty_16_reg_1031 <= tmp_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_reg_786 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        D_addr_reg_925 <= zext_ln25_1_fu_567_p1;
        add_ln22_6_reg_900[6 : 1] <= add_ln22_6_fu_536_p2[6 : 1];
        add_ln22_7_reg_905[6 : 1] <= add_ln22_7_fu_541_p2[6 : 1];
        add_ln27_19_reg_920 <= add_ln27_19_fu_562_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        D_addr_reg_925_pp0_iter1_reg <= D_addr_reg_925;
        D_addr_reg_925_pp0_iter2_reg <= D_addr_reg_925_pp0_iter1_reg;
        add_ln27_2_reg_1201 <= add_ln27_2_fu_732_p2;
        add_ln27_8_reg_1206 <= add_ln27_8_fu_741_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_reg_786 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln22_1_reg_940[6 : 1] <= add_ln22_1_fu_571_p2[6 : 1];
        add_ln22_8_reg_965[6 : 1] <= add_ln22_8_fu_584_p2[6 : 1];
        add_ln27_12_reg_981 <= add_ln27_12_fu_599_p2;
        add_ln27_13_reg_986 <= add_ln27_13_fu_605_p2;
        zext_ln27_13_reg_970[3 : 0] <= zext_ln27_13_fu_593_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_reg_786 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln22_2_reg_1016[6 : 1] <= add_ln22_2_fu_619_p2[6 : 1];
        add_ln22_3_reg_1021[6 : 1] <= add_ln22_3_fu_624_p2[6 : 1];
        add_ln27_14_reg_1051 <= add_ln27_14_fu_641_p2;
        add_ln27_15_reg_1056 <= add_ln27_15_fu_646_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_reg_786 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln22_4_reg_850[6 : 1] <= add_ln22_4_fu_485_p2[6 : 1];
        add_ln22_5_reg_855[6 : 1] <= add_ln22_5_fu_490_p2[6 : 1];
        add_ln25_1_reg_875 <= add_ln25_1_fu_508_p2;
        add_ln27_18_reg_870 <= add_ln27_18_fu_503_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln22_fu_350_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln22_reg_790 <= add_ln22_fu_365_p2;
        add_ln27_16_reg_830 <= add_ln27_16_fu_423_p2;
        add_ln27_17_reg_835 <= add_ln27_17_fu_429_p2;
        icmp_ln23_reg_795 <= icmp_ln23_fu_371_p2;
        select_ln22_2_reg_809[6 : 1] <= select_ln22_2_fu_411_p3[6 : 1];
        select_ln22_reg_800 <= select_ln22_fu_377_p3;
        zext_ln27_12_reg_823[3 : 0] <= zext_ln27_12_fu_419_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        add_ln27_4_reg_1161 <= add_ln27_4_fu_711_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        mul_ln27_7_reg_1151 <= grp_fu_100_p_dout0;
        mul_ln27_8_reg_1156 <= grp_fu_104_p_dout0;
        mul_ln27_reg_1146 <= grp_fu_96_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        add_ln27_7_reg_1196 <= add_ln27_7_fu_723_p2;
        mul_ln27_3_reg_1186 <= grp_fu_120_p_dout0;
        mul_ln27_4_reg_1191 <= grp_fu_124_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        add_ln27_9_reg_1211 <= add_ln27_9_fu_750_p2;
        mul_ln25_reg_1131 <= grp_fu_84_p_dout0;
        mul_ln27_5_reg_1136 <= grp_fu_88_p_dout0;
        mul_ln27_6_reg_1141 <= grp_fu_92_p_dout0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln27_reg_1181 <= add_ln27_fu_715_p2;
        i_1_reg_781 <= ap_sig_allocacmp_i_1;
        icmp_ln22_reg_786 <= icmp_ln22_fu_350_p2;
        mul_ln27_1_reg_1166 <= grp_fu_108_p_dout0;
        mul_ln27_2_reg_1171 <= grp_fu_112_p_dout0;
        mul_ln27_9_reg_1176 <= grp_fu_116_p_dout0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address0 = zext_ln27_18_fu_675_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        C_address0 = zext_ln27_16_fu_637_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address0 = zext_ln27_23_fu_611_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address0 = zext_ln27_22_fu_557_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address0 = zext_ln27_20_fu_499_p1;
    end else begin
        C_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        C_address1 = zext_ln27_17_fu_671_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        C_address1 = zext_ln27_15_fu_633_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        C_address1 = j_1_cast_fu_589_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        C_address1 = zext_ln27_21_fu_546_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        C_address1 = zext_ln27_19_fu_495_p1;
    end else begin
        C_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C_ce0 = 1'b1;
    end else begin
        C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        C_ce1 = 1'b1;
    end else begin
        C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        D_address0 = D_addr_reg_925_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        D_address0 = zext_ln25_1_fu_567_p1;
    end else begin
        D_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        D_ce0 = 1'b1;
    end else begin
        D_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        D_we0 = 1'b1;
    end else begin
        D_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln22_reg_786 == 1'd1) & (1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter1_reg == 1'b1) & (1'b0 == ap_block_pp0_stage4_subdone) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to2 = 1'b1;
    end else begin
        ap_idle_pp0_1to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage4_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_1 = i_fu_98;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten53_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten53_load = indvar_flatten53_fu_102;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_load = 4'd0;
    end else begin
        ap_sig_allocacmp_j_load = j_fu_94;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_address0 = zext_ln27_6_fu_667_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_address0 = zext_ln27_11_fu_629_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_address0 = zext_ln27_10_fu_580_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_address0 = zext_ln27_8_fu_532_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_address0 = zext_ln27_3_fu_480_p1;
    end else begin
        tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_address1 = zext_ln27_5_fu_663_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        tmp_address1 = zext_ln27_4_fu_615_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tmp_address1 = zext_ln27_9_fu_576_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        tmp_address1 = zext_ln27_7_fu_528_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        tmp_address1 = zext_ln27_2_fu_471_p1;
    end else begin
        tmp_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_ce0 = 1'b1;
    end else begin
        tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        tmp_ce1 = 1'b1;
    end else begin
        tmp_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to2 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign D_d0 = add_ln27_9_reg_1211;

assign add_ln22_1_fu_571_p2 = (select_ln22_2_reg_809 + 7'd2);

assign add_ln22_2_fu_619_p2 = (select_ln22_2_reg_809 + 7'd3);

assign add_ln22_3_fu_624_p2 = (select_ln22_2_reg_809 + 7'd4);

assign add_ln22_4_fu_485_p2 = (select_ln22_2_reg_809 + 7'd5);

assign add_ln22_5_fu_490_p2 = (select_ln22_2_reg_809 + 7'd6);

assign add_ln22_6_fu_536_p2 = (select_ln22_2_reg_809 + 7'd7);

assign add_ln22_7_fu_541_p2 = (select_ln22_2_reg_809 + 7'd8);

assign add_ln22_8_fu_584_p2 = (select_ln22_2_reg_809 + 7'd9);

assign add_ln22_9_fu_356_p2 = (ap_sig_allocacmp_indvar_flatten53_load + 7'd1);

assign add_ln22_fu_365_p2 = (ap_sig_allocacmp_i_1 + 4'd1);

assign add_ln23_fu_513_p2 = (select_ln22_reg_800 + 4'd1);

assign add_ln25_1_fu_508_p2 = (add_ln25_fu_465_p2 + zext_ln27_12_reg_823);

assign add_ln25_fu_465_p2 = (tmp_2_fu_445_p3 + zext_ln25_fu_461_p1);

assign add_ln27_10_fu_344_p2 = (tmp_8_fu_324_p3 + zext_ln27_fu_340_p1);

assign add_ln27_11_fu_405_p2 = (tmp_s_fu_385_p3 + zext_ln27_1_fu_401_p1);

assign add_ln27_12_fu_599_p2 = (zext_ln27_14_fu_596_p1 + 5'd10);

assign add_ln27_13_fu_605_p2 = (zext_ln27_13_fu_593_p1 + 6'd20);

assign add_ln27_14_fu_641_p2 = (zext_ln27_13_reg_970 + 6'd30);

assign add_ln27_15_fu_646_p2 = ($signed(zext_ln27_13_reg_970) + $signed(6'd40));

assign add_ln27_16_fu_423_p2 = (zext_ln27_12_fu_419_p1 + 7'd50);

assign add_ln27_17_fu_429_p2 = (zext_ln27_12_fu_419_p1 + 7'd60);

assign add_ln27_18_fu_503_p2 = ($signed(zext_ln27_12_reg_823) + $signed(7'd70));

assign add_ln27_19_fu_562_p2 = ($signed(zext_ln27_12_reg_823) + $signed(7'd90));

assign add_ln27_1_fu_728_p2 = (mul_ln27_2_reg_1171 + mul_ln27_3_reg_1186);

assign add_ln27_2_fu_732_p2 = (add_ln27_1_fu_728_p2 + mul_ln27_1_reg_1166);

assign add_ln27_3_fu_746_p2 = (add_ln27_2_reg_1201 + add_ln27_reg_1181);

assign add_ln27_4_fu_711_p2 = (mul_ln27_5_reg_1136 + mul_ln27_6_reg_1141);

assign add_ln27_5_fu_737_p2 = (add_ln27_4_reg_1161 + mul_ln27_4_reg_1191);

assign add_ln27_6_fu_719_p2 = (mul_ln27_8_reg_1156 + mul_ln27_9_reg_1176);

assign add_ln27_7_fu_723_p2 = (add_ln27_6_fu_719_p2 + mul_ln27_7_reg_1151);

assign add_ln27_8_fu_741_p2 = (add_ln27_7_reg_1196 + add_ln27_5_fu_737_p2);

assign add_ln27_9_fu_750_p2 = (add_ln27_8_reg_1206 + add_ln27_3_fu_746_p2);

assign add_ln27_fu_715_p2 = (mul_ln27_reg_1146 + mul_ln25_reg_1131);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage4;

assign grp_fu_100_p_ce = 1'b1;

assign grp_fu_100_p_din0 = C_load_7_reg_1001;

assign grp_fu_100_p_din1 = empty_15_reg_1026;

assign grp_fu_104_p_ce = 1'b1;

assign grp_fu_104_p_din0 = C_load_8_reg_1006;

assign grp_fu_104_p_din1 = empty_16_reg_1031;

assign grp_fu_108_p_ce = 1'b1;

assign grp_fu_108_p_din0 = C_load_1_reg_1101;

assign grp_fu_108_p_din1 = empty_9_reg_885;

assign grp_fu_112_p_ce = 1'b1;

assign grp_fu_112_p_din0 = C_load_2_reg_1106;

assign grp_fu_112_p_din1 = empty_10_reg_1071;

assign grp_fu_116_p_ce = 1'b1;

assign grp_fu_116_p_din0 = C_load_9_reg_1066;

assign grp_fu_116_p_din1 = empty_17_reg_1086;

assign grp_fu_120_p_ce = 1'b1;

assign grp_fu_120_p_din0 = C_load_3_reg_1121;

assign grp_fu_120_p_din1 = empty_11_reg_1111;

assign grp_fu_124_p_ce = 1'b1;

assign grp_fu_124_p_din0 = C_load_4_reg_1126;

assign grp_fu_124_p_din1 = empty_12_reg_1116;

assign grp_fu_84_p_ce = 1'b1;

assign grp_fu_84_p_din0 = D_load_reg_996;

assign grp_fu_84_p_din1 = beta;

assign grp_fu_88_p_ce = 1'b1;

assign grp_fu_88_p_din0 = C_load_5_reg_930;

assign grp_fu_88_p_din1 = empty_13_reg_945;

assign grp_fu_92_p_ce = 1'b1;

assign grp_fu_92_p_din0 = C_load_6_reg_935;

assign grp_fu_92_p_din1 = empty_14_reg_950;

assign grp_fu_96_p_ce = 1'b1;

assign grp_fu_96_p_din0 = C_load_reg_1061;

assign grp_fu_96_p_din1 = empty_8_reg_880;

assign icmp_ln22_fu_350_p2 = ((ap_sig_allocacmp_indvar_flatten53_load == 7'd100) ? 1'b1 : 1'b0);

assign icmp_ln23_fu_371_p2 = ((ap_sig_allocacmp_j_load == 4'd10) ? 1'b1 : 1'b0);

assign j_1_cast_fu_589_p1 = select_ln22_reg_800;

assign or_ln22_fu_475_p2 = (select_ln22_2_reg_809 | 7'd1);

assign select_ln22_1_fu_440_p3 = ((icmp_ln23_reg_795[0:0] == 1'b1) ? add_ln22_reg_790 : i_1_reg_781);

assign select_ln22_2_fu_411_p3 = ((icmp_ln23_fu_371_p2[0:0] == 1'b1) ? add_ln27_11_fu_405_p2 : add_ln27_10_fu_344_p2);

assign select_ln22_fu_377_p3 = ((icmp_ln23_fu_371_p2[0:0] == 1'b1) ? 4'd0 : ap_sig_allocacmp_j_load);

assign tmp_14_cast_fu_550_p3 = {{3'd5}, {select_ln22_reg_800}};

assign tmp_1_fu_393_p3 = {{add_ln22_fu_365_p2}, {1'd0}};

assign tmp_2_fu_445_p3 = {{select_ln22_1_fu_440_p3}, {3'd0}};

assign tmp_3_fu_453_p3 = {{select_ln22_1_fu_440_p3}, {1'd0}};

assign tmp_8_fu_324_p3 = {{ap_sig_allocacmp_i_1}, {3'd0}};

assign tmp_9_fu_332_p3 = {{ap_sig_allocacmp_i_1}, {1'd0}};

assign tmp_s_fu_385_p3 = {{add_ln22_fu_365_p2}, {3'd0}};

assign zext_ln25_1_fu_567_p1 = add_ln25_1_reg_875;

assign zext_ln25_fu_461_p1 = tmp_3_fu_453_p3;

assign zext_ln27_10_fu_580_p1 = add_ln22_7_reg_905;

assign zext_ln27_11_fu_629_p1 = add_ln22_8_reg_965;

assign zext_ln27_12_fu_419_p1 = select_ln22_fu_377_p3;

assign zext_ln27_13_fu_593_p1 = select_ln22_reg_800;

assign zext_ln27_14_fu_596_p1 = select_ln22_reg_800;

assign zext_ln27_15_fu_633_p1 = add_ln27_12_reg_981;

assign zext_ln27_16_fu_637_p1 = add_ln27_13_reg_986;

assign zext_ln27_17_fu_671_p1 = add_ln27_14_reg_1051;

assign zext_ln27_18_fu_675_p1 = add_ln27_15_reg_1056;

assign zext_ln27_19_fu_495_p1 = add_ln27_16_reg_830;

assign zext_ln27_1_fu_401_p1 = tmp_1_fu_393_p3;

assign zext_ln27_20_fu_499_p1 = add_ln27_17_reg_835;

assign zext_ln27_21_fu_546_p1 = add_ln27_18_reg_870;

assign zext_ln27_22_fu_557_p1 = tmp_14_cast_fu_550_p3;

assign zext_ln27_23_fu_611_p1 = add_ln27_19_reg_920;

assign zext_ln27_2_fu_471_p1 = select_ln22_2_reg_809;

assign zext_ln27_3_fu_480_p1 = or_ln22_fu_475_p2;

assign zext_ln27_4_fu_615_p1 = add_ln22_1_reg_940;

assign zext_ln27_5_fu_663_p1 = add_ln22_2_reg_1016;

assign zext_ln27_6_fu_667_p1 = add_ln22_3_reg_1021;

assign zext_ln27_7_fu_528_p1 = add_ln22_4_reg_850;

assign zext_ln27_8_fu_532_p1 = add_ln22_5_reg_855;

assign zext_ln27_9_fu_576_p1 = add_ln22_6_reg_900;

assign zext_ln27_fu_340_p1 = tmp_9_fu_332_p3;

always @ (posedge ap_clk) begin
    select_ln22_2_reg_809[0] <= 1'b0;
    zext_ln27_12_reg_823[6:4] <= 3'b000;
    add_ln22_4_reg_850[0] <= 1'b1;
    add_ln22_5_reg_855[0] <= 1'b0;
    add_ln22_6_reg_900[0] <= 1'b1;
    add_ln22_7_reg_905[0] <= 1'b0;
    add_ln22_1_reg_940[0] <= 1'b0;
    add_ln22_8_reg_965[0] <= 1'b1;
    zext_ln27_13_reg_970[5:4] <= 2'b00;
    add_ln22_2_reg_1016[0] <= 1'b1;
    add_ln22_3_reg_1021[0] <= 1'b0;
end

endmodule //kernel_2mm_kernel_2mm_Pipeline_VITIS_LOOP_22_4_VITIS_LOOP_23_5
