
Efinix FPGA Placement and Routing.
Version: 2022.1.226 
Compiled: Aug 29 2022.

Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T35F400" ...

***** Beginning stage routing graph generation ... *****
Read ipin pattern from C:/Efinity/2022.1/arch/./ipin_oph.xml
Finished parsing ipin pattern file 'C:/Efinity/2022.1/arch/./ipin_oph.xdb'.
Finished parsing switch_block file 'C:/Efinity/2022.1/arch/.\sb_connectivity_subset.xdb'.
BuildGraph process took 9.90895 seconds.
	BuildGraph process took 9.71875 seconds (approximately) in total CPU time.
BuildGraph process virtual memory usage: begin = 39.368 MB, end = 656.4 MB, delta = 617.032 MB
	BuildGraph process peak virtual memory usage = 671.672 MB
BuildGraph process resident set memory usage: begin = 45.372 MB, end = 646.612 MB, delta = 601.24 MB
	BuildGraph process peak resident set memory usage = 660.984 MB
check rr_graph process took 0.196934 seconds.
	check rr_graph process took 0.171875 seconds (approximately) in total CPU time.
check rr_graph process virtual memory usage: begin = 719.456 MB, end = 719.456 MB, delta = 0 MB
	check rr_graph process peak virtual memory usage = 736.668 MB
check rr_graph process resident set memory usage: begin = 709.556 MB, end = 709.616 MB, delta = 0.06 MB
	check rr_graph process peak resident set memory usage = 726.784 MB
Generated 1952712 RR nodes and 7300633 RR edges
This design has 0 global control net(s). See C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2/outflow\T35_ADDR_LINES_W_Z80_2.route.rpt for details.
Routing graph took 10.2988 seconds.
	Routing graph took 10.0781 seconds (approximately) in total CPU time.
Routing graph virtual memory usage: begin = 37.824 MB, end = 654.492 MB, delta = 616.668 MB
	Routing graph peak virtual memory usage = 736.668 MB
Routing graph resident set memory usage: begin = 44.392 MB, end = 644.828 MB, delta = 600.436 MB
	Routing graph peak resident set memory usage = 726.784 MB
***** Ending stage routing graph generation *****

***** Beginning stage routing ... *****

No SDC file found.  Using default timing constraint of 1 ns.
NOTE:  Use --sdc_file <SDC_FILE> to override this behavior.


 ---------      -------     --------------      -------------
 Iteration      Overuse     Crit Path (ns)      Calc Time (s)
 ---------      -------     --------------      -------------
         1          228              3.903              0.152
         2           89              3.925              0.127
         3           46              3.924             0.0878
         4           32              3.924             0.0594
         5           16              3.924             0.0534
         6           15              3.924             0.0536
         7           12              3.958               0.38
         8            5              4.198               0.28
         9            3              4.054               0.19
        10            2              4.285              0.495
        11            1              4.285              0.653
        12            1              4.285              0.549
        13            0              4.285             0.0575

Successfully routed netlist after 13 routing iterations and 4767975 heapops
Completed net delay value cross check successfully.

***** Beginning stage routing check ... *****
***** Ending stage routing check *****


Serial number (magic cookie) for the routing is: 925925143
Netlist fully routed.

Successfully created FPGA route file 'C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2/outflow/T35_ADDR_LINES_W_Z80_2.route'
Routing took 3.58375 seconds.
	Routing took 3.51562 seconds (approximately) in total CPU time.
Routing virtual memory usage: begin = 654.492 MB, end = 644.984 MB, delta = -9.508 MB
	Routing peak virtual memory usage = 809.44 MB
Routing resident set memory usage: begin = 644.832 MB, end = 638.084 MB, delta = -6.748 MB
	Routing peak resident set memory usage = 760.548 MB
***** Ending stage routing *****

***** Beginning stage final timing analysis ... *****

Cross clock domain timing relationship was detected. Refer to the clocks section of the timing report for more details. You can use set_clock_groups to control how clocks are analyzed.
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
 pll0_2MHz      2.653        376.932         (R-R)
 s100_PHI       4.405        227.015         (R-R)

Geomean max period: 3.419

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   pll0_2MHz        pll0_2MHz          1.000            -1.653           (R-R)
   s100_PHI         s100_PHI           1.000            -3.405           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
   pll0_2MHz        pll0_2MHz          0.000            0.307            (R-R)
   s100_PHI         s100_PHI           0.000            0.307            (R-R)

WARNING(1): Clock domain between pll0_2MHz (rising) and pll0_2MHz (rising) may not meet (slack: -1.653 ns) the setup (max) timing requirement
WARNING(2): Clock domain between s100_PHI (rising) and s100_PHI (rising) may not meet (slack: -3.405 ns) the setup (max) timing requirement

Write Timing Report to "C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2/outflow\T35_ADDR_LINES_W_Z80_2.timing.rpt" ...
final timing analysis took 0.154793 seconds.
	final timing analysis took 0.15625 seconds (approximately) in total CPU time.
final timing analysis virtual memory usage: begin = 644.984 MB, end = 644.984 MB, delta = 0 MB
	final timing analysis peak virtual memory usage = 809.44 MB
final timing analysis resident set memory usage: begin = 638.092 MB, end = 638.568 MB, delta = 0.476 MB
	final timing analysis peak resident set memory usage = 760.548 MB
***** Ending stage final timing analysis *****

***** Beginning stage bitstream generation ... *****
Reading core interface constraints from 'C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2/outflow/T35_ADDR_LINES_W_Z80_2.interface.csv'.
Successfully processed interface constraints file "C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2/outflow/T35_ADDR_LINES_W_Z80_2.interface.csv".
Finished writing bitstream file C:/s100projects/T35_ADDR_LINES_W_Z80_2/T35_ADDR_LINES_W_Z80_2/work_pnr\T35_ADDR_LINES_W_Z80_2.lbf.
Bitstream generation took 1.07404 seconds.
	Bitstream generation took 1.03125 seconds (approximately) in total CPU time.
Bitstream generation virtual memory usage: begin = 644.984 MB, end = 691.456 MB, delta = 46.472 MB
	Bitstream generation peak virtual memory usage = 809.44 MB
Bitstream generation resident set memory usage: begin = 638.608 MB, end = 684.148 MB, delta = 45.54 MB
	Bitstream generation peak resident set memory usage = 760.548 MB
***** Ending stage bitstream generation *****

The entire flow of EFX_PNR took 24.8711 seconds.
	The entire flow of EFX_PNR took 21.5469 seconds (approximately) in total CPU time.
The entire flow of EFX_PNR virtual memory usage: begin = 5.312 MB, end = 93.168 MB, delta = 87.856 MB
	The entire flow of EFX_PNR peak virtual memory usage = 809.44 MB
The entire flow of EFX_PNR resident set memory usage: begin = 11.4 MB, end = 97.352 MB, delta = 85.952 MB
	The entire flow of EFX_PNR peak resident set memory usage = 760.548 MB
