Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Dec 14 18:50:49 2023
| Host         : worker running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing -file obj/post_place_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 rast/y_iter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            rast/z_buffer1/BRAM_reg_1_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.930ns  (logic 3.795ns (31.811%)  route 8.135ns (68.189%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT3=2)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 12.042 - 13.468 ) 
    Source Clock Delay      (SCD):    -1.029ns
    Clock Pessimism Removal (CPR):    0.474ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.025    -4.352 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.666    -2.686    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.590 r  mhdmicw/clkout1_buf/O
                         net (fo=10543, estimated)    1.561    -1.029    rast/clk_pixel
    SLICE_X45Y33         FDRE                                         r  rast/y_iter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.573 r  rast/y_iter_reg[0]/Q
                         net (fo=14, estimated)       0.663     0.090    rast/z_buffer1/Q[0]
    SLICE_X44Y33         LUT2 (Prop_lut2_I0_O)        0.124     0.214 r  rast/z_buffer1/write_addr[4]_i_4/O
                         net (fo=1, routed)           0.000     0.214    rast/z_buffer1/write_addr[4]_i_4_n_0
    SLICE_X44Y33         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     0.612 r  rast/z_buffer1/write_addr_reg[4]_i_2/CO[3]
                         net (fo=1, estimated)        0.000     0.612    rast/z_buffer1/write_addr_reg[4]_i_2_n_0
    SLICE_X44Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     0.834 r  rast/z_buffer1/BRAM_reg_0_0_i_52/O[0]
                         net (fo=4, estimated)        0.995     1.829    rast/z_buffer1/BRAM_reg_0_0_i_52_n_7
    SLICE_X44Y32         LUT3 (Prop_lut3_I1_O)        0.327     2.156 r  rast/z_buffer1/BRAM_reg_0_0_i_44/O
                         net (fo=1, estimated)        0.489     2.645    rast/z_buffer1/BRAM_reg_0_0_i_44_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     3.232 r  rast/z_buffer1/BRAM_reg_0_0_i_23/CO[3]
                         net (fo=1, estimated)        0.000     3.232    rast/z_buffer1/BRAM_reg_0_0_i_23_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.566 r  rast/z_buffer1/BRAM_reg_0_0_i_22/O[1]
                         net (fo=2, estimated)        0.607     4.173    rast/z_buffer1/y_iter_reg[7][4]
    SLICE_X44Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.704     4.877 r  rast/z_buffer1/BRAM_reg_0_0_i_18/CO[3]
                         net (fo=1, estimated)        0.000     4.877    rast/z_buffer1/BRAM_reg_0_0_i_18_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.190 r  rast/z_buffer1/BRAM_reg_0_0_i_17/O[3]
                         net (fo=2, estimated)        1.518     6.708    rast/z_buffer1/read_addr00__0[10]
    SLICE_X54Y42         LUT3 (Prop_lut3_I2_O)        0.330     7.038 r  rast/z_buffer1/BRAM_reg_0_0_i_1__0/O
                         net (fo=28, estimated)       3.863    10.901    rast/z_buffer1/read_addr1[15]
    RAMB36_X0Y24         RAMB36E1                                     r  rast/z_buffer1/BRAM_reg_1_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, estimated)        1.171    16.010    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.279     8.731 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.583    10.314    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.405 r  mhdmicw/clkout1_buf/O
                         net (fo=10543, estimated)    1.637    12.042    rast/z_buffer1/clk_pixel
    RAMB36_X0Y24         RAMB36E1                                     r  rast/z_buffer1/BRAM_reg_1_3/CLKBWRCLK
                         clock pessimism              0.474    12.516    
                         clock uncertainty           -0.168    12.347    
    RAMB36_X0Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.719    11.628    rast/z_buffer1/BRAM_reg_1_3
  -------------------------------------------------------------------
                         required time                         11.628    
                         arrival time                         -10.901    
  -------------------------------------------------------------------
                         slack                                  0.727    




