##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for CyBUS_CLK
		4.3::Critical Path Report for UART_DBG_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_DBG_IntClock:R)
		5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.4::Critical Path Report for (UART_DBG_IntClock:R vs. UART_DBG_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_1                    | Frequency: 48.36 MHz  | Target: 12.00 MHz  | 
Clock: CyBUS_CLK                  | Frequency: 38.87 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 
Clock: UART_DBG_IntClock          | Frequency: 49.43 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            83333.3          62657       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          CyBUS_CLK          41666.7          15938       N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_DBG_IntClock  41666.7          25331       N/A              N/A         N/A              N/A         N/A              N/A         
UART_DBG_IntClock  UART_DBG_IntClock  2.16667e+006     2146435     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name        Setup to Clk  Clock Name:Phase  
---------------  ------------  ----------------  
Pin_1(0)_PAD:in  17150         Clock_1:R         
Timer_En(0)_PAD  28550         CyBUS_CLK:R       


                       3.2::Clock to Out
                       -----------------

Port Name      Clock to Out  Clock Name:Phase     
-------------  ------------  -------------------  
TxUART(0)_PAD  32530         UART_DBG_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 48.36 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 62657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20176
-------------------------------------   ----- 
End-of-path arrival time (ps)           20176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q           macrocell15    1250   1250  62657  RISE       1
\SPICAN:BSPIM:tx_status_0\/main_0  macrocell2     8192   9442  62657  RISE       1
\SPICAN:BSPIM:tx_status_0\/q       macrocell2     3350  12792  62657  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_0   statusicell1   7384  20176  62657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 38.87 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21499
-------------------------------------   ----- 
End-of-path arrival time (ps)           21499
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3849   9769  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14899  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14899  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18199  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18199  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21499  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21499  15938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell8       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for UART_DBG_IntClock
***********************************************
Clock: UART_DBG_IntClock
Frequency: 49.43 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2146435p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14042
-------------------------------------   ----- 
End-of-path arrival time (ps)           14042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q                      macrocell26     1250   1250  2146435  RISE       1
\UART_DBG:BUART:counter_load_not\/main_3           macrocell6      5257   6507  2146435  RISE       1
\UART_DBG:BUART:counter_load_not\/q                macrocell6      3350   9857  2146435  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   4185  14042  2146435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21499
-------------------------------------   ----- 
End-of-path arrival time (ps)           21499
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3849   9769  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14899  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14899  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18199  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18199  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21499  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21499  15938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell8       0      0  RISE       1


5.2::Critical Path Report for (CyBUS_CLK:R vs. UART_DBG_IntClock:R)
*******************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25331p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12865
-------------------------------------   ----- 
End-of-path arrival time (ps)           12865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RxUART(0)/fb                                iocell3         2155   2155  25331  RISE       1
\UART_DBG:BUART:rx_postpoll\/main_1         macrocell10     5067   7222  25331  RISE       1
\UART_DBG:BUART:rx_postpoll\/q              macrocell10     3350  10572  25331  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2293  12865  25331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1


5.3::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 62657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20176
-------------------------------------   ----- 
End-of-path arrival time (ps)           20176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q           macrocell15    1250   1250  62657  RISE       1
\SPICAN:BSPIM:tx_status_0\/main_0  macrocell2     8192   9442  62657  RISE       1
\SPICAN:BSPIM:tx_status_0\/q       macrocell2     3350  12792  62657  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_0   statusicell1   7384  20176  62657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1


5.4::Critical Path Report for (UART_DBG_IntClock:R vs. UART_DBG_IntClock:R)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2146435p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14042
-------------------------------------   ----- 
End-of-path arrival time (ps)           14042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q                      macrocell26     1250   1250  2146435  RISE       1
\UART_DBG:BUART:counter_load_not\/main_3           macrocell6      5257   6507  2146435  RISE       1
\UART_DBG:BUART:counter_load_not\/q                macrocell6      3350   9857  2146435  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   4185  14042  2146435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u3\/ci
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 15938p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21499
-------------------------------------   ----- 
End-of-path arrival time (ps)           21499
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3849   9769  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14899  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14899  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18199  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18199  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/co_msb     datapathcell7   3300  21499  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/ci         datapathcell8      0  21499  15938  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell8       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u2\/ci
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 19238p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18199
-------------------------------------   ----- 
End-of-path arrival time (ps)           18199
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3849   9769  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14899  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14899  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/co_msb     datapathcell6   3300  18199  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/ci         datapathcell7      0  18199  19238  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u1\/ci
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 22538p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -4230
------------------------------------------------   ----- 
End-of-path required time (ps)                     37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14899
-------------------------------------   ----- 
End-of-path arrival time (ps)           14899
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3849   9769  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/co_msb     datapathcell5   5130  14899  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/ci         datapathcell6      0  14899  22538  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25331p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3470
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12865
-------------------------------------   ----- 
End-of-path arrival time (ps)           12865
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
RxUART(0)/fb                                iocell3         2155   2155  25331  RISE       1
\UART_DBG:BUART:rx_postpoll\/main_1         macrocell10     5067   7222  25331  RISE       1
\UART_DBG:BUART:rx_postpoll\/q              macrocell10     3350  10572  25331  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/route_si  datapathcell4   2293  12865  25331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u1\/clock
Path slack     : 25694p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9912
-------------------------------------   ---- 
End-of-path arrival time (ps)           9912
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/cs_addr_0  datapathcell6   3992   9912  25694  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/clock               datapathcell6       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u0\/clock
Path slack     : 25838p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9769
-------------------------------------   ---- 
End-of-path arrival time (ps)           9769
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/cs_addr_0  datapathcell5   3849   9769  25838  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Global_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 26484p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14683
-------------------------------------   ----- 
End-of-path arrival time (ps)           14683
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                         model name     delay     AT  slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0       datapathcell5    760    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i      datapathcell6      0    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0       datapathcell6   1210   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i      datapathcell7      0   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0       datapathcell7   1210   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i      datapathcell8      0   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb  datapathcell8   2740   5920  15938  RISE       1
\Global_Timer:TimerUDB:status_tc\/main_1         macrocell13     3101   9021  26484  RISE       1
\Global_Timer:TimerUDB:status_tc\/q              macrocell13     3350  12371  26484  RISE       1
\Global_Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2312  14683  26484  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:rstSts:stsreg\/clock                 statusicell5        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u2\/clock
Path slack     : 26598p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9009
-------------------------------------   ---- 
End-of-path arrival time (ps)           9009
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/cs_addr_0  datapathcell7   3089   9009  26598  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/clock               datapathcell7       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Global_Timer:TimerUDB:sT32:timerdp:u0\/z0
Path End       : \Global_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0
Capture Clock  : \Global_Timer:TimerUDB:sT32:timerdp:u3\/clock
Path slack     : 26748p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8858
-------------------------------------   ---- 
End-of-path arrival time (ps)           8858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u0\/clock               datapathcell5       0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Global_Timer:TimerUDB:sT32:timerdp:u0\/z0         datapathcell5    760    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0i        datapathcell6      0    760  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u1\/z0         datapathcell6   1210   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0i        datapathcell7      0   1970  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u2\/z0         datapathcell7   1210   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0i        datapathcell8      0   3180  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/z0_comb    datapathcell8   2740   5920  15938  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/cs_addr_0  datapathcell8   2938   8858  26748  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Global_Timer:TimerUDB:sT32:timerdp:u3\/clock               datapathcell8       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_state_2\/main_8
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 29239p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8918
-------------------------------------   ---- 
End-of-path arrival time (ps)           8918
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                        iocell3       2155   2155  25331  RISE       1
\UART_DBG:BUART:rx_state_2\/main_8  macrocell32   6763   8918  29239  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_last\/main_0
Capture Clock  : \UART_DBG:BUART:rx_last\/clock_0
Path slack     : 30150p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8007
-------------------------------------   ---- 
End-of-path arrival time (ps)           8007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                     iocell3       2155   2155  25331  RISE       1
\UART_DBG:BUART:rx_last\/main_0  macrocell38   5852   8007  30150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_last\/clock_0                           macrocell38         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:pollcount_1\/main_3
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 30160p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                         iocell3       2155   2155  25331  RISE       1
\UART_DBG:BUART:pollcount_1\/main_3  macrocell35   5841   7996  30160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:pollcount_0\/main_2
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 30160p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                         iocell3       2155   2155  25331  RISE       1
\UART_DBG:BUART:pollcount_0\/main_2  macrocell36   5841   7996  30160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_status_3\/main_6
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 30160p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7996
-------------------------------------   ---- 
End-of-path arrival time (ps)           7996
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                         iocell3       2155   2155  25331  RISE       1
\UART_DBG:BUART:rx_status_3\/main_6  macrocell37   5841   7996  30160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : RxUART(0)/fb
Path End       : \UART_DBG:BUART:rx_state_0\/main_9
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 30934p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#52 vs. UART_DBG_IntClock:R#2)   41667
- Setup time                                                -3510
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7222
-------------------------------------   ---- 
End-of-path arrival time (ps)           7222
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
RxUART(0)/in_clock                                          iocell3             0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
RxUART(0)/fb                        iocell3       2155   2155  25331  RISE       1
\UART_DBG:BUART:rx_state_0\/main_9  macrocell29   5067   7222  30934  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:TxStsReg\/status_0
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 62657p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       20176
-------------------------------------   ----- 
End-of-path arrival time (ps)           20176
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q           macrocell15    1250   1250  62657  RISE       1
\SPICAN:BSPIM:tx_status_0\/main_0  macrocell2     8192   9442  62657  RISE       1
\SPICAN:BSPIM:tx_status_0\/q       macrocell2     3350  12792  62657  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_0   statusicell1   7384  20176  62657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:TxStsReg\/status_3
Capture Clock  : \SPICAN:BSPIM:TxStsReg\/clock
Path slack     : 65401p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17432
-------------------------------------   ----- 
End-of-path arrival time (ps)           17432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name    delay     AT  slack  edge  Fanout
----------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1   count7cell     1940   1940  65401  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_3  macrocell1     5833   7773  65401  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1     3350  11123  65401  RISE       1
\SPICAN:BSPIM:TxStsReg\/status_3    statusicell1   6310  17432  65401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:TxStsReg\/clock                              statusicell1        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/f1_load
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 65763p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -2850
--------------------------------------------   ----- 
End-of-path required time (ps)                 80483

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14720
-------------------------------------   ----- 
End-of-path arrival time (ps)           14720
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1   count7cell      1940   1940  65401  RISE       1
\SPICAN:BSPIM:load_rx_data\/main_3  macrocell1      5833   7773  65401  RISE       1
\SPICAN:BSPIM:load_rx_data\/q       macrocell1      3350  11123  65401  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/f1_load    datapathcell1   3598  14720  65763  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_0
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 68789p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8535
-------------------------------------   ---- 
End-of-path arrival time (ps)           8535
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q            macrocell17     1250   1250  65016  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_0  datapathcell1   7285   8535  68789  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:RxStsReg\/status_6
Capture Clock  : \SPICAN:BSPIM:RxStsReg\/clock
Path slack     : 69128p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13705
-------------------------------------   ----- 
End-of-path arrival time (ps)           13705
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name    delay     AT  slack  edge  Fanout
---------------------------------  ------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell     1940   1940  65941  RISE       1
\SPICAN:BSPIM:rx_status_6\/main_0  macrocell4     6080   8020  69128  RISE       1
\SPICAN:BSPIM:rx_status_6\/q       macrocell4     3350  11370  69128  RISE       1
\SPICAN:BSPIM:RxStsReg\/status_6   statusicell2   2335  13705  69128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:RxStsReg\/clock                              statusicell2        0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_2
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 69369p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7954
-------------------------------------   ---- 
End-of-path arrival time (ps)           7954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q            macrocell15     1250   1250  62657  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_2  datapathcell1   6704   7954  69369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:state_2\/main_2
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 69909p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9914
-------------------------------------   ---- 
End-of-path arrival time (ps)           9914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q       macrocell17   1250   1250  65016  RISE       1
\SPICAN:BSPIM:state_2\/main_2  macrocell15   8664   9914  69909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:state_1\/main_2
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 69909p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9914
-------------------------------------   ---- 
End-of-path arrival time (ps)           9914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q       macrocell17   1250   1250  65016  RISE       1
\SPICAN:BSPIM:state_1\/main_2  macrocell16   8664   9914  69909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_2
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 69909p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9914
-------------------------------------   ---- 
End-of-path arrival time (ps)           9914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q        macrocell17   1250   1250  65016  RISE       1
\SPICAN:BSPIM:ld_ident\/main_2  macrocell20   8664   9914  69909  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_3
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 69917p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9906
-------------------------------------   ---- 
End-of-path arrival time (ps)           9906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q        macrocell17   1250   1250  65016  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_3  macrocell14   8656   9906  69917  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : Net_33/main_0
Capture Clock  : Net_33/clock_0
Path slack     : 70392p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9432
-------------------------------------   ---- 
End-of-path arrival time (ps)           9432
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q  macrocell15   1250   1250  62657  RISE       1
Net_33/main_0             macrocell18   8182   9432  70392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell18         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_0
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 70750p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9074
-------------------------------------   ---- 
End-of-path arrival time (ps)           9074
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q         macrocell15   1250   1250  62657  RISE       1
\SPICAN:BSPIM:load_cond\/main_0  macrocell19   7824   9074  70750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPICAN:BSPIM:state_0\/main_3
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 70798p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9025
-------------------------------------   ---- 
End-of-path arrival time (ps)           9025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  70798  RISE       1
\SPICAN:BSPIM:state_0\/main_3              macrocell17     5445   9025  70798  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:mosi_reg\/main_5
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 70932p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8891
-------------------------------------   ---- 
End-of-path arrival time (ps)           8891
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  65941  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_5     macrocell14   6951   8891  70932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:state_2\/main_3
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 70946p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8878
-------------------------------------   ---- 
End-of-path arrival time (ps)           8878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  65941  RISE       1
\SPICAN:BSPIM:state_2\/main_3      macrocell15   6938   8878  70946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:state_1\/main_3
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 70946p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8878
-------------------------------------   ---- 
End-of-path arrival time (ps)           8878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  65941  RISE       1
\SPICAN:BSPIM:state_1\/main_3      macrocell16   6938   8878  70946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:ld_ident\/main_3
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 70946p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8878
-------------------------------------   ---- 
End-of-path arrival time (ps)           8878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  65941  RISE       1
\SPICAN:BSPIM:ld_ident\/main_3     macrocell20   6938   8878  70946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_2
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 71393p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q          macrocell17   1250   1250  65016  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_2  macrocell21   7180   8430  71393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : Net_32/main_2
Capture Clock  : Net_32/clock_0
Path slack     : 71393p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8430
-------------------------------------   ---- 
End-of-path arrival time (ps)           8430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q  macrocell17   1250   1250  65016  RISE       1
Net_32/main_2             macrocell22   7180   8430  71393  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : Net_33/main_1
Capture Clock  : Net_33/clock_0
Path slack     : 71442p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8381
-------------------------------------   ---- 
End-of-path arrival time (ps)           8381
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q  macrocell16   1250   1250  63702  RISE       1
Net_33/main_1             macrocell18   7131   8381  71442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell18         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:state_2\/main_6
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 71490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8334
-------------------------------------   ---- 
End-of-path arrival time (ps)           8334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  65401  RISE       1
\SPICAN:BSPIM:state_2\/main_6      macrocell15   6394   8334  71490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:state_1\/main_6
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 71490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8334
-------------------------------------   ---- 
End-of-path arrival time (ps)           8334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  65401  RISE       1
\SPICAN:BSPIM:state_1\/main_6      macrocell16   6394   8334  71490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:ld_ident\/main_6
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 71490p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8334
-------------------------------------   ---- 
End-of-path arrival time (ps)           8334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  65401  RISE       1
\SPICAN:BSPIM:ld_ident\/main_6     macrocell20   6394   8334  71490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:mosi_reg\/main_8
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 71495p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8328
-------------------------------------   ---- 
End-of-path arrival time (ps)           8328
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  65401  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_8     macrocell14   6388   8328  71495  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_4
Path End       : \SPICAN:BSPIM:load_cond\/main_3
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 71803p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8020
-------------------------------------   ---- 
End-of-path arrival time (ps)           8020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_4  count7cell    1940   1940  65941  RISE       1
\SPICAN:BSPIM:load_cond\/main_3    macrocell19   6080   8020  71803  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_0
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 71847p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q          macrocell15   1250   1250  62657  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_0  macrocell21   6727   7977  71847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : Net_32/main_0
Capture Clock  : Net_32/clock_0
Path slack     : 71847p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7977
-------------------------------------   ---- 
End-of-path arrival time (ps)           7977
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q  macrocell15   1250   1250  62657  RISE       1
Net_32/main_0             macrocell22   6727   7977  71847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:state_2\/main_5
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 71857p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  66566  RISE       1
\SPICAN:BSPIM:state_2\/main_5      macrocell15   6026   7966  71857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:state_1\/main_5
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 71857p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  66566  RISE       1
\SPICAN:BSPIM:state_1\/main_5      macrocell16   6026   7966  71857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:ld_ident\/main_5
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 71857p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7966
-------------------------------------   ---- 
End-of-path arrival time (ps)           7966
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  66566  RISE       1
\SPICAN:BSPIM:ld_ident\/main_5     macrocell20   6026   7966  71857  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_1
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 71861p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7962
-------------------------------------   ---- 
End-of-path arrival time (ps)           7962
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q        macrocell15   1250   1250  62657  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_1  macrocell14   6712   7962  71861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:mosi_reg\/main_7
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 71866p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7957
-------------------------------------   ---- 
End-of-path arrival time (ps)           7957
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  66566  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_7     macrocell14   6017   7957  71866  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:state_2\/main_0
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 72129p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q       macrocell15   1250   1250  62657  RISE       1
\SPICAN:BSPIM:state_2\/main_0  macrocell15   6445   7695  72129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:state_1\/main_0
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 72129p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q       macrocell15   1250   1250  62657  RISE       1
\SPICAN:BSPIM:state_1\/main_0  macrocell16   6445   7695  72129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_0
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 72129p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7695
-------------------------------------   ---- 
End-of-path arrival time (ps)           7695
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q        macrocell15   1250   1250  62657  RISE       1
\SPICAN:BSPIM:ld_ident\/main_0  macrocell20   6445   7695  72129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:state_2\/main_7
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 72148p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  66202  RISE       1
\SPICAN:BSPIM:state_2\/main_7      macrocell15   5736   7676  72148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:state_1\/main_7
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 72148p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  66202  RISE       1
\SPICAN:BSPIM:state_1\/main_7      macrocell16   5736   7676  72148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:ld_ident\/main_7
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 72148p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7676
-------------------------------------   ---- 
End-of-path arrival time (ps)           7676
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  66202  RISE       1
\SPICAN:BSPIM:ld_ident\/main_7     macrocell20   5736   7676  72148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:mosi_reg\/main_9
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 72161p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7662
-------------------------------------   ---- 
End-of-path arrival time (ps)           7662
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  66202  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_9     macrocell14   5722   7662  72161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/so_comb
Path End       : \SPICAN:BSPIM:mosi_reg\/main_4
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 72162p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7661
-------------------------------------   ---- 
End-of-path arrival time (ps)           7661
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                          model name     delay     AT  slack  edge  Fanout
--------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/so_comb  datapathcell1   5360   5360  72162  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_4    macrocell14     2301   7661  72162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : Net_33/main_2
Capture Clock  : Net_33/clock_0
Path slack     : 72181p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7642
-------------------------------------   ---- 
End-of-path arrival time (ps)           7642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q  macrocell17   1250   1250  65016  RISE       1
Net_33/main_2             macrocell18   6392   7642  72181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell18         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_2\/q
Path End       : \SPICAN:BSPIM:state_0\/main_0
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 72227p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7596
-------------------------------------   ---- 
End-of-path arrival time (ps)           7596
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_2\/q       macrocell15   1250   1250  62657  RISE       1
\SPICAN:BSPIM:state_0\/main_0  macrocell17   6346   7596  72227  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_1
Capture Clock  : \SPICAN:BSPIM:sR8:Dp:u0\/clock
Path slack     : 72808p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -6010
--------------------------------------------   ----- 
End-of-path required time (ps)                 77323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4515
-------------------------------------   ---- 
End-of-path arrival time (ps)           4515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                            model name     delay     AT  slack  edge  Fanout
----------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q            macrocell16     1250   1250  63702  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/cs_addr_1  datapathcell1   3265   4515  72808  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:state_0\/main_1
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 73272p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6551
-------------------------------------   ---- 
End-of-path arrival time (ps)           6551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q       macrocell16   1250   1250  63702  RISE       1
\SPICAN:BSPIM:state_0\/main_1  macrocell17   5301   6551  73272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPICAN:BSPIM:state_2\/main_8
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 73600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  70798  RISE       1
\SPICAN:BSPIM:state_2\/main_8              macrocell15     2643   6223  73600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb
Path End       : \SPICAN:BSPIM:state_1\/main_8
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 73600p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6223
-------------------------------------   ---- 
End-of-path arrival time (ps)           6223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:sR8:Dp:u0\/clock                             datapathcell1       0      0  RISE       1

Data path
pin name                                   model name     delay     AT  slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:sR8:Dp:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  70798  RISE       1
\SPICAN:BSPIM:state_1\/main_8              macrocell16     2643   6223  73600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_2
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 73607p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6216
-------------------------------------   ---- 
End-of-path arrival time (ps)           6216
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q         macrocell17   1250   1250  65016  RISE       1
\SPICAN:BSPIM:load_cond\/main_2  macrocell19   4966   6216  73607  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:mosi_reg\/main_6
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 73734p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  67087  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_6     macrocell14   4149   6089  73734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:state_2\/main_4
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 73760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  67087  RISE       1
\SPICAN:BSPIM:state_2\/main_4      macrocell15   4124   6064  73760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:state_1\/main_4
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 73760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  67087  RISE       1
\SPICAN:BSPIM:state_1\/main_4      macrocell16   4124   6064  73760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:ld_ident\/main_4
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 73760p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6064
-------------------------------------   ---- 
End-of-path arrival time (ps)           6064
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  67087  RISE       1
\SPICAN:BSPIM:ld_ident\/main_4     macrocell20   4124   6064  73760  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:cnt_enable\/q
Path End       : \SPICAN:BSPIM:BitCounter\/enable
Capture Clock  : \SPICAN:BSPIM:BitCounter\/clock
Path slack     : 73876p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -4060
--------------------------------------------   ----- 
End-of-path required time (ps)                 79273

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5398
-------------------------------------   ---- 
End-of-path arrival time (ps)           5398
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:cnt_enable\/q       macrocell21   1250   1250  73876  RISE       1
\SPICAN:BSPIM:BitCounter\/enable  count7cell    4148   5398  73876  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_1
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74204p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5619
-------------------------------------   ---- 
End-of-path arrival time (ps)           5619
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q         macrocell16   1250   1250  63702  RISE       1
\SPICAN:BSPIM:load_cond\/main_1  macrocell19   4369   5619  74204  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:state_2\/main_9
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 74391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q      macrocell20   1250   1250  74391  RISE       1
\SPICAN:BSPIM:state_2\/main_9  macrocell15   4183   5433  74391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:state_1\/main_9
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 74391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q      macrocell20   1250   1250  74391  RISE       1
\SPICAN:BSPIM:state_1\/main_9  macrocell16   4183   5433  74391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_8
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 74391p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5433
-------------------------------------   ---- 
End-of-path arrival time (ps)           5433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q       macrocell20   1250   1250  74391  RISE       1
\SPICAN:BSPIM:ld_ident\/main_8  macrocell20   4183   5433  74391  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_1
Path End       : \SPICAN:BSPIM:load_cond\/main_6
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74663p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_1  count7cell    1940   1940  65401  RISE       1
\SPICAN:BSPIM:load_cond\/main_6    macrocell19   3221   5161  74663  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:ld_ident\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_10
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 74953p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4870
-------------------------------------   ---- 
End-of-path arrival time (ps)           4870
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:ld_ident\/q        macrocell20   1250   1250  74391  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_10  macrocell14   3620   4870  74953  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_2
Path End       : \SPICAN:BSPIM:load_cond\/main_5
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74990p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_2  count7cell    1940   1940  66566  RISE       1
\SPICAN:BSPIM:load_cond\/main_5    macrocell19   2893   4833  74990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_3
Path End       : \SPICAN:BSPIM:load_cond\/main_4
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 74998p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4825
-------------------------------------   ---- 
End-of-path arrival time (ps)           4825
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_3  count7cell    1940   1940  67087  RISE       1
\SPICAN:BSPIM:load_cond\/main_4    macrocell19   2885   4825  74998  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:BitCounter\/count_0
Path End       : \SPICAN:BSPIM:load_cond\/main_7
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 75000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4823
-------------------------------------   ---- 
End-of-path arrival time (ps)           4823
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:BitCounter\/clock                            count7cell          0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:BitCounter\/count_0  count7cell    1940   1940  66202  RISE       1
\SPICAN:BSPIM:load_cond\/main_7    macrocell19   2883   4823  75000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_2
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 75293p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4530
-------------------------------------   ---- 
End-of-path arrival time (ps)           4530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q        macrocell16   1250   1250  63702  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_2  macrocell14   3280   4530  75293  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:state_2\/main_1
Capture Clock  : \SPICAN:BSPIM:state_2\/clock_0
Path slack     : 75299p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q       macrocell16   1250   1250  63702  RISE       1
\SPICAN:BSPIM:state_2\/main_1  macrocell15   3274   4524  75299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_2\/clock_0                             macrocell15         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:state_1\/main_1
Capture Clock  : \SPICAN:BSPIM:state_1\/clock_0
Path slack     : 75299p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q       macrocell16   1250   1250  63702  RISE       1
\SPICAN:BSPIM:state_1\/main_1  macrocell16   3274   4524  75299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:ld_ident\/main_1
Capture Clock  : \SPICAN:BSPIM:ld_ident\/clock_0
Path slack     : 75299p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4524
-------------------------------------   ---- 
End-of-path arrival time (ps)           4524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q        macrocell16   1250   1250  63702  RISE       1
\SPICAN:BSPIM:ld_ident\/main_1  macrocell20   3274   4524  75299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:ld_ident\/clock_0                            macrocell20         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_1
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 75319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q          macrocell16   1250   1250  63702  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_1  macrocell21   3255   4505  75319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_1\/q
Path End       : Net_32/main_1
Capture Clock  : Net_32/clock_0
Path slack     : 75319p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4505
-------------------------------------   ---- 
End-of-path arrival time (ps)           4505
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_1\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                  model name   delay     AT  slack  edge  Fanout
------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_1\/q  macrocell16   1250   1250  63702  RISE       1
Net_32/main_1             macrocell22   3255   4505  75319  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:state_0\/q
Path End       : \SPICAN:BSPIM:state_0\/main_2
Capture Clock  : \SPICAN:BSPIM:state_0\/clock_0
Path slack     : 75369p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4454
-------------------------------------   ---- 
End-of-path arrival time (ps)           4454
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT  slack  edge  Fanout
-----------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:state_0\/q       macrocell17   1250   1250  65016  RISE       1
\SPICAN:BSPIM:state_0\/main_2  macrocell17   3204   4454  75369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:state_0\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:cnt_enable\/q
Path End       : \SPICAN:BSPIM:cnt_enable\/main_3
Capture Clock  : \SPICAN:BSPIM:cnt_enable\/clock_0
Path slack     : 75943p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3880
-------------------------------------   ---- 
End-of-path arrival time (ps)           3880
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell21         0      0  RISE       1

Data path
pin name                          model name   delay     AT  slack  edge  Fanout
--------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:cnt_enable\/q       macrocell21   1250   1250  73876  RISE       1
\SPICAN:BSPIM:cnt_enable\/main_3  macrocell21   2630   3880  75943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:cnt_enable\/clock_0                          macrocell21         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:load_cond\/q
Path End       : \SPICAN:BSPIM:load_cond\/main_8
Capture Clock  : \SPICAN:BSPIM:load_cond\/clock_0
Path slack     : 76272p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:load_cond\/q       macrocell19   1250   1250  76272  RISE       1
\SPICAN:BSPIM:load_cond\/main_8  macrocell19   2301   3551  76272  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:load_cond\/clock_0                           macrocell19         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_32/q
Path End       : Net_32/main_3
Capture Clock  : Net_32/clock_0
Path slack     : 76279p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell22         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_32/q       macrocell22   1250   1250  76279  RISE       1
Net_32/main_3  macrocell22   2294   3544  76279  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_32/clock_0                                             macrocell22         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \SPICAN:BSPIM:mosi_reg\/q
Path End       : \SPICAN:BSPIM:mosi_reg\/main_0
Capture Clock  : \SPICAN:BSPIM:mosi_reg\/clock_0
Path slack     : 76283p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
\SPICAN:BSPIM:mosi_reg\/q       macrocell14   1250   1250  76283  RISE       1
\SPICAN:BSPIM:mosi_reg\/main_0  macrocell14   2290   3540  76283  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\SPICAN:BSPIM:mosi_reg\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_33/q
Path End       : Net_33/main_3
Capture Clock  : Net_33/clock_0
Path slack     : 76290p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell18         0      0  RISE       1

Data path
pin name       model name   delay     AT  slack  edge  Fanout
-------------  -----------  -----  -----  -----  ----  ------
Net_33/q       macrocell18   1250   1250  76290  RISE       1
Net_33/main_3  macrocell18   2284   3534  76290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_33/clock_0                                             macrocell18         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2146435p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6190
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14042
-------------------------------------   ----- 
End-of-path arrival time (ps)           14042
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q                      macrocell26     1250   1250  2146435  RISE       1
\UART_DBG:BUART:counter_load_not\/main_3           macrocell6      5257   6507  2146435  RISE       1
\UART_DBG:BUART:counter_load_not\/q                macrocell6      3350   9857  2146435  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   4185  14042  2146435  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_DBG:BUART:sRX:RxBitCounter\/clock
Path slack     : 2147251p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -5360
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14056
-------------------------------------   ----- 
End-of-path arrival time (ps)           14056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q            macrocell29   1250   1250  2147251  RISE       1
\UART_DBG:BUART:rx_counter_load\/main_1  macrocell9    6555   7805  2147251  RISE       1
\UART_DBG:BUART:rx_counter_load\/q       macrocell9    3350  11155  2147251  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/load   count7cell    2901  14056  2147251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_1
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2152359p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10798
-------------------------------------   ----- 
End-of-path arrival time (ps)           10798
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q        macrocell29   1250   1250  2147251  RISE       1
\UART_DBG:BUART:rx_status_3\/main_1  macrocell37   9548  10798  2152359  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2152737p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7920
-------------------------------------   ---- 
End-of-path arrival time (ps)           7920
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q          macrocell33     1250   1250  2152737  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell4   6670   7920  2152737  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2152820p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10336
-------------------------------------   ----- 
End-of-path arrival time (ps)           10336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q       macrocell29   1250   1250  2147251  RISE       1
\UART_DBG:BUART:rx_state_3\/main_1  macrocell31   9086  10336  2152820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2152833p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q         macrocell29   1250   1250  2147251  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_1  macrocell30   9074  10324  2152833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2152833p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10324
-------------------------------------   ----- 
End-of-path arrival time (ps)           10324
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q       macrocell29   1250   1250  2147251  RISE       1
\UART_DBG:BUART:rx_state_2\/main_1  macrocell32   9074  10324  2152833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DBG:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_DBG:BUART:sTX:TxSts\/clock
Path slack     : 2153256p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12911
-------------------------------------   ----- 
End-of-path arrival time (ps)           12911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  2153256  RISE       1
\UART_DBG:BUART:tx_status_0\/main_3                 macrocell7      3655   7235  2153256  RISE       1
\UART_DBG:BUART:tx_status_0\/q                      macrocell7      3350  10585  2153256  RISE       1
\UART_DBG:BUART:sTX:TxSts\/status_0                 statusicell3    2326  12911  2153256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxSts\/clock                           statusicell3        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_DBG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2153523p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7134
-------------------------------------   ---- 
End-of-path arrival time (ps)           7134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q                macrocell24     1250   1250  2147216  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   5884   7134  2153523  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DBG:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_DBG:BUART:sRX:RxSts\/clock
Path slack     : 2154039p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12127
-------------------------------------   ----- 
End-of-path arrival time (ps)           12127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell4   3580   3580  2154039  RISE       1
\UART_DBG:BUART:rx_status_4\/main_1                 macrocell11     2306   5886  2154039  RISE       1
\UART_DBG:BUART:rx_status_4\/q                      macrocell11     3350   9236  2154039  RISE       1
\UART_DBG:BUART:sRX:RxSts\/status_4                 statusicell4    2891  12127  2154039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2154096p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6560
-------------------------------------   ---- 
End-of-path arrival time (ps)           6560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q         macrocell28     1250   1250  2149017  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell4   5310   6560  2154096  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_DBG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155033p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5624
-------------------------------------   ---- 
End-of-path arrival time (ps)           5624
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2147890  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell2   5434   5624  2155033  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2155245p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7911
-------------------------------------   ---- 
End-of-path arrival time (ps)           7911
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  2152737  RISE       1
\UART_DBG:BUART:rx_state_0\/main_2   macrocell29   6661   7911  2155245  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2155351p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7805
-------------------------------------   ---- 
End-of-path arrival time (ps)           7805
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q               macrocell29   1250   1250  2147251  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_1  macrocell34   6555   7805  2155351  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell34         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_4
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2155366p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7790
-------------------------------------   ---- 
End-of-path arrival time (ps)           7790
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q       macrocell32   1250   1250  2148599  RISE       1
\UART_DBG:BUART:rx_state_0\/main_4  macrocell29   6540   7790  2155366  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_1
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2155413p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7744
-------------------------------------   ---- 
End-of-path arrival time (ps)           7744
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q       macrocell25   1250   1250  2147728  RISE       1
\UART_DBG:BUART:tx_state_2\/main_1  macrocell26   6494   7744  2155413  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_DBG:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2155446p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q                macrocell25     1250   1250  2147728  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   3961   5211  2155446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2155628p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7529
-------------------------------------   ---- 
End-of-path arrival time (ps)           7529
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell28   1250   1250  2149017  RISE       1
\UART_DBG:BUART:rx_state_0\/main_0    macrocell29   6279   7529  2155628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_DBG:BUART:tx_state_0\/main_3
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2155922p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7235
-------------------------------------   ---- 
End-of-path arrival time (ps)           7235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                            model name     delay     AT    slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   3580   3580  2153256  RISE       1
\UART_DBG:BUART:tx_state_0\/main_3                  macrocell25     3655   7235  2155922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_state_2\/main_2
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2155980p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7177
-------------------------------------   ---- 
End-of-path arrival time (ps)           7177
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2147890  RISE       1
\UART_DBG:BUART:tx_state_2\/main_2               macrocell26     6987   7177  2155980  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 2156038p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7118
-------------------------------------   ---- 
End-of-path arrival time (ps)           7118
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q      macrocell24   1250   1250  2147216  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_0  macrocell27   5868   7118  2156038  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 2156088p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7068
-------------------------------------   ---- 
End-of-path arrival time (ps)           7068
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q      macrocell26   1250   1250  2146435  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_3  macrocell27   5818   7068  2156088  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_4
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2156142p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7014
-------------------------------------   ---- 
End-of-path arrival time (ps)           7014
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q        macrocell32   1250   1250  2148599  RISE       1
\UART_DBG:BUART:rx_status_3\/main_4  macrocell37   5764   7014  2156142  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_2
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2156328p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6829
-------------------------------------   ---- 
End-of-path arrival time (ps)           6829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  2152737  RISE       1
\UART_DBG:BUART:rx_status_3\/main_2  macrocell37   5579   6829  2156328  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_1
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2156330p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6827
-------------------------------------   ---- 
End-of-path arrival time (ps)           6827
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q       macrocell25   1250   1250  2147728  RISE       1
\UART_DBG:BUART:tx_state_1\/main_1  macrocell24   5577   6827  2156330  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_DBG:BUART:txn\/main_3
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2156479p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6678
-------------------------------------   ---- 
End-of-path arrival time (ps)           6678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:TxShifter:u0\/clock                    datapathcell2       0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   4370   4370  2156479  RISE       1
\UART_DBG:BUART:txn\/main_3                macrocell23     2308   6678  2156479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_0
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2156545p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6612
-------------------------------------   ---- 
End-of-path arrival time (ps)           6612
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell28   1250   1250  2149017  RISE       1
\UART_DBG:BUART:rx_status_3\/main_0   macrocell37   5362   6612  2156545  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_state_0\/main_5
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2156583p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156583  RISE       1
\UART_DBG:BUART:rx_state_0\/main_5         macrocell29   4634   6574  2156583  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_0
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2156592p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6564
-------------------------------------   ---- 
End-of-path arrival time (ps)           6564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q       macrocell24   1250   1250  2147216  RISE       1
\UART_DBG:BUART:tx_state_0\/main_0  macrocell25   5314   6564  2156592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_state_0\/main_6
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2156602p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6554
-------------------------------------   ---- 
End-of-path arrival time (ps)           6554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156602  RISE       1
\UART_DBG:BUART:rx_state_0\/main_6         macrocell29   4614   6554  2156602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156632p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -6010
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4024
-------------------------------------   ---- 
End-of-path arrival time (ps)           4024
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q                macrocell29     1250   1250  2147251  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell4   2774   4024  2156632  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:txn\/main_4
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2156650p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6507
-------------------------------------   ---- 
End-of-path arrival time (ps)           6507
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q  macrocell26   1250   1250  2146435  RISE       1
\UART_DBG:BUART:txn\/main_4    macrocell23   5257   6507  2156650  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156700p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6457
-------------------------------------   ---- 
End-of-path arrival time (ps)           6457
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q               macrocell32   1250   1250  2148599  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_3  macrocell34   5207   6457  2156700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell34         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_state_1\/main_2
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2156896p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6261
-------------------------------------   ---- 
End-of-path arrival time (ps)           6261
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2147890  RISE       1
\UART_DBG:BUART:tx_state_1\/main_2               macrocell24     6071   6261  2156896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_load_fifo\/q
Path End       : \UART_DBG:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_DBG:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2156923p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3130
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6614
-------------------------------------   ---- 
End-of-path arrival time (ps)           6614
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_load_fifo\/q            macrocell30     1250   1250  2154356  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/f0_load  datapathcell4   5364   6614  2156923  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxShifter:u0\/clock                    datapathcell4       0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_state_0\/main_7
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2156983p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6174
-------------------------------------   ---- 
End-of-path arrival time (ps)           6174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156983  RISE       1
\UART_DBG:BUART:rx_state_0\/main_7         macrocell29   4234   6174  2156983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_4
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2157055p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6102
-------------------------------------   ---- 
End-of-path arrival time (ps)           6102
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q       macrocell26   1250   1250  2146435  RISE       1
\UART_DBG:BUART:tx_state_0\/main_4  macrocell25   4852   6102  2157055  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157118p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6039
-------------------------------------   ---- 
End-of-path arrival time (ps)           6039
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q        macrocell28   1250   1250  2149017  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_0  macrocell34   4789   6039  2157118  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell34         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2157242p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q   macrocell33   1250   1250  2152737  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_2  macrocell30   4664   5914  2157242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2157242p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5914
-------------------------------------   ---- 
End-of-path arrival time (ps)           5914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  2152737  RISE       1
\UART_DBG:BUART:rx_state_2\/main_2   macrocell32   4664   5914  2157242  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_bitclk_enable\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2157256p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5901
-------------------------------------   ---- 
End-of-path arrival time (ps)           5901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_bitclk_enable\/q  macrocell33   1250   1250  2152737  RISE       1
\UART_DBG:BUART:rx_state_3\/main_2   macrocell31   4651   5901  2157256  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_5
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2157284p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5873
-------------------------------------   ---- 
End-of-path arrival time (ps)           5873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q        macrocell27   1250   1250  2157284  RISE       1
\UART_DBG:BUART:tx_state_2\/main_5  macrocell26   4623   5873  2157284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2157322p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5834
-------------------------------------   ---- 
End-of-path arrival time (ps)           5834
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q       macrocell31   1250   1250  2150150  RISE       1
\UART_DBG:BUART:rx_state_0\/main_3  macrocell29   4584   5834  2157322  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2157385p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5772
-------------------------------------   ---- 
End-of-path arrival time (ps)           5772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell28   1250   1250  2149017  RISE       1
\UART_DBG:BUART:rx_state_3\/main_0    macrocell31   4522   5772  2157385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:txn\/main_1
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2157431p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5725
-------------------------------------   ---- 
End-of-path arrival time (ps)           5725
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q  macrocell24   1250   1250  2147216  RISE       1
\UART_DBG:BUART:txn\/main_1    macrocell23   4475   5725  2157431  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_last\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_9
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2157500p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_last\/clock_0                           macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_last\/q          macrocell38   1250   1250  2157500  RISE       1
\UART_DBG:BUART:rx_state_2\/main_9  macrocell32   4407   5657  2157500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_1
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2157672p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5485
-------------------------------------   ---- 
End-of-path arrival time (ps)           5485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q       macrocell25   1250   1250  2147728  RISE       1
\UART_DBG:BUART:tx_state_0\/main_1  macrocell25   4235   5485  2157672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2157940p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell28   1250   1250  2149017  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_0  macrocell30   3967   5217  2157940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_ctrl_mark_last\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_0
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2157940p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5217
-------------------------------------   ---- 
End-of-path arrival time (ps)           5217
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_ctrl_mark_last\/clock_0                 macrocell28         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_ctrl_mark_last\/q  macrocell28   1250   1250  2149017  RISE       1
\UART_DBG:BUART:rx_state_2\/main_0    macrocell32   3967   5217  2157940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:txn\/main_2
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2157943p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5214
-------------------------------------   ---- 
End-of-path arrival time (ps)           5214
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q  macrocell25   1250   1250  2147728  RISE       1
\UART_DBG:BUART:txn\/main_2    macrocell23   3964   5214  2157943  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DBG:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_DBG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2157971p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5186
-------------------------------------   ---- 
End-of-path arrival time (ps)           5186
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157971  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/main_0   macrocell33   3246   5186  2157971  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DBG:BUART:pollcount_1\/main_0
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 2157997p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157971  RISE       1
\UART_DBG:BUART:pollcount_1\/main_0        macrocell35   3220   5160  2157997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_DBG:BUART:pollcount_0\/main_0
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 2157997p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5160
-------------------------------------   ---- 
End-of-path arrival time (ps)           5160
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2157971  RISE       1
\UART_DBG:BUART:pollcount_0\/main_0        macrocell36   3220   5160  2157997  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_state_3\/main_5
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158063p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5094
-------------------------------------   ---- 
End-of-path arrival time (ps)           5094
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156583  RISE       1
\UART_DBG:BUART:rx_state_3\/main_5         macrocell31   3154   5094  2158063  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_state_3\/main_6
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158082p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5075
-------------------------------------   ---- 
End-of-path arrival time (ps)           5075
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156602  RISE       1
\UART_DBG:BUART:rx_state_3\/main_6         macrocell31   3135   5075  2158082  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158109p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156602  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_6       macrocell30   3108   5048  2158109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_DBG:BUART:rx_state_2\/main_6
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2158109p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5048
-------------------------------------   ---- 
End-of-path arrival time (ps)           5048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2156602  RISE       1
\UART_DBG:BUART:rx_state_2\/main_6         macrocell32   3108   5048  2158109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158113p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156583  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_5       macrocell30   3103   5043  2158113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_DBG:BUART:rx_state_2\/main_5
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2158113p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5043
-------------------------------------   ---- 
End-of-path arrival time (ps)           5043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2156583  RISE       1
\UART_DBG:BUART:rx_state_2\/main_5         macrocell32   3103   5043  2158113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_5
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2158199p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4958
-------------------------------------   ---- 
End-of-path arrival time (ps)           4958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q        macrocell27   1250   1250  2157284  RISE       1
\UART_DBG:BUART:tx_state_1\/main_5  macrocell24   3708   4958  2158199  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_state_0\/main_2
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2158231p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4925
-------------------------------------   ---- 
End-of-path arrival time (ps)           4925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2147890  RISE       1
\UART_DBG:BUART:tx_state_0\/main_2               macrocell25     4735   4925  2158231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_3
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2158236p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4921
-------------------------------------   ---- 
End-of-path arrival time (ps)           4921
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q        macrocell31   1250   1250  2150150  RISE       1
\UART_DBG:BUART:rx_status_3\/main_3  macrocell37   3671   4921  2158236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_DBG:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2158250p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q               macrocell31   1250   1250  2150150  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/main_2  macrocell34   3656   4906  2158250  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_stop1_reg\/clock_0                macrocell34         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DBG:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_DBG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158278p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4878
-------------------------------------   ---- 
End-of-path arrival time (ps)           4878
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158278  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/main_1   macrocell33   2938   4878  2158278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_DBG:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_DBG:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158281p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4876
-------------------------------------   ---- 
End-of-path arrival time (ps)           4876
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158281  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/main_2   macrocell33   2936   4876  2158281  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_bitclk_enable\/clock_0                  macrocell33         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DBG:BUART:pollcount_1\/main_1
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 2158301p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158278  RISE       1
\UART_DBG:BUART:pollcount_1\/main_1        macrocell35   2916   4856  2158301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_DBG:BUART:pollcount_0\/main_1
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 2158301p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4856
-------------------------------------   ---- 
End-of-path arrival time (ps)           4856
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2158278  RISE       1
\UART_DBG:BUART:pollcount_0\/main_1        macrocell36   2916   4856  2158301  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_0\/q
Path End       : \UART_DBG:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 2158490p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4667
-------------------------------------   ---- 
End-of-path arrival time (ps)           4667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1

Data path
pin name                           model name   delay     AT    slack  edge  Fanout
---------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_0\/q      macrocell25   1250   1250  2147728  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_1  macrocell27   3417   4667  2158490  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_10
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158512p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4644
-------------------------------------   ---- 
End-of-path arrival time (ps)           4644
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell36   1250   1250  2152909  RISE       1
\UART_DBG:BUART:rx_state_0\/main_10  macrocell29   3394   4644  2158512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_DBG:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_DBG:BUART:tx_bitclk\/clock_0
Path slack     : 2158572p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4584
-------------------------------------   ---- 
End-of-path arrival time (ps)           4584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell3    190    190  2147890  RISE       1
\UART_DBG:BUART:tx_bitclk\/main_2                macrocell27     4394   4584  2158572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_state_3\/main_7
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2158592p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4565
-------------------------------------   ---- 
End-of-path arrival time (ps)           4565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156983  RISE       1
\UART_DBG:BUART:rx_state_3\/main_7         macrocell31   2625   4565  2158592  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2158601p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156983  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_7       macrocell30   2616   4556  2158601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_DBG:BUART:rx_state_2\/main_7
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2158601p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4556
-------------------------------------   ---- 
End-of-path arrival time (ps)           4556
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2156983  RISE       1
\UART_DBG:BUART:rx_state_2\/main_7         macrocell32   2616   4556  2158601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:txn\/q
Path End       : \UART_DBG:BUART:txn\/main_0
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2158695p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:txn\/q       macrocell23   1250   1250  2158695  RISE       1
\UART_DBG:BUART:txn\/main_0  macrocell23   3211   4461  2158695  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_0
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2158696p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4461
-------------------------------------   ---- 
End-of-path arrival time (ps)           4461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q       macrocell24   1250   1250  2147216  RISE       1
\UART_DBG:BUART:tx_state_2\/main_0  macrocell26   3211   4461  2158696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_1\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_8
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2158699p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4458
-------------------------------------   ---- 
End-of-path arrival time (ps)           4458
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_1\/q      macrocell35   1250   1250  2153096  RISE       1
\UART_DBG:BUART:rx_state_0\/main_8  macrocell29   3208   4458  2158699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_3
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2158706p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4450
-------------------------------------   ---- 
End-of-path arrival time (ps)           4450
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q       macrocell26   1250   1250  2146435  RISE       1
\UART_DBG:BUART:tx_state_1\/main_3  macrocell24   3200   4450  2158706  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DBG:BUART:tx_state_2\/main_4
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2158859p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4298
-------------------------------------   ---- 
End-of-path arrival time (ps)           4298
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2158859  RISE       1
\UART_DBG:BUART:tx_state_2\/main_4               macrocell26     4108   4298  2158859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:tx_state_0\/main_5
Capture Clock  : \UART_DBG:BUART:tx_state_0\/clock_0
Path slack     : 2159109p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4048
-------------------------------------   ---- 
End-of-path arrival time (ps)           4048
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q        macrocell27   1250   1250  2157284  RISE       1
\UART_DBG:BUART:tx_state_0\/main_5  macrocell25   2798   4048  2159109  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_0\/clock_0                        macrocell25         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2159112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q         macrocell32   1250   1250  2148599  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_4  macrocell30   2794   4044  2159112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_4
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2159112p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4044
-------------------------------------   ---- 
End-of-path arrival time (ps)           4044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q       macrocell32   1250   1250  2148599  RISE       1
\UART_DBG:BUART:rx_state_2\/main_4  macrocell32   2794   4044  2159112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_2\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_4
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2159113p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4043
-------------------------------------   ---- 
End-of-path arrival time (ps)           4043
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_2\/q       macrocell32   1250   1250  2148599  RISE       1
\UART_DBG:BUART:rx_state_3\/main_4  macrocell31   2793   4043  2159113  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_bitclk\/q
Path End       : \UART_DBG:BUART:txn\/main_6
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2159122p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_bitclk\/clock_0                         macrocell27         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_bitclk\/q  macrocell27   1250   1250  2157284  RISE       1
\UART_DBG:BUART:txn\/main_6   macrocell23   2785   4035  2159122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_0\/q
Path End       : \UART_DBG:BUART:rx_state_0\/main_1
Capture Clock  : \UART_DBG:BUART:rx_state_0\/clock_0
Path slack     : 2159128p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_0\/q       macrocell29   1250   1250  2147251  RISE       1
\UART_DBG:BUART:rx_state_0\/main_1  macrocell29   2778   4028  2159128  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_0\/clock_0                        macrocell29         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:pollcount_1\/main_4
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 2159295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell36   1250   1250  2152909  RISE       1
\UART_DBG:BUART:pollcount_1\/main_4  macrocell35   2612   3862  2159295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:pollcount_0\/main_3
Capture Clock  : \UART_DBG:BUART:pollcount_0\/clock_0
Path slack     : 2159295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell36   1250   1250  2152909  RISE       1
\UART_DBG:BUART:pollcount_0\/main_3  macrocell36   2612   3862  2159295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_0\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_7
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2159295p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_0\/clock_0                       macrocell36         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_0\/q       macrocell36   1250   1250  2152909  RISE       1
\UART_DBG:BUART:rx_status_3\/main_7  macrocell37   2612   3862  2159295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_3\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_3\/clock_0
Path slack     : 2159309p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3848
-------------------------------------   ---- 
End-of-path arrival time (ps)           3848
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q       macrocell31   1250   1250  2150150  RISE       1
\UART_DBG:BUART:rx_state_3\/main_3  macrocell31   2598   3848  2159309  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_DBG:BUART:rx_load_fifo\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q         macrocell31   1250   1250  2150150  RISE       1
\UART_DBG:BUART:rx_load_fifo\/main_3  macrocell30   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_load_fifo\/clock_0                      macrocell30         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_state_3\/q
Path End       : \UART_DBG:BUART:rx_state_2\/main_3
Capture Clock  : \UART_DBG:BUART:rx_state_2\/clock_0
Path slack     : 2159311p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3846
-------------------------------------   ---- 
End-of-path arrival time (ps)           3846
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_3\/clock_0                        macrocell31         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_state_3\/q       macrocell31   1250   1250  2150150  RISE       1
\UART_DBG:BUART:rx_state_2\/main_3  macrocell32   2596   3846  2159311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_state_2\/clock_0                        macrocell32         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_1\/q
Path End       : \UART_DBG:BUART:tx_state_1\/main_0
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2159612p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_1\/q       macrocell24   1250   1250  2147216  RISE       1
\UART_DBG:BUART:tx_state_1\/main_0  macrocell24   2295   3545  2159612  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_1\/q
Path End       : \UART_DBG:BUART:pollcount_1\/main_2
Capture Clock  : \UART_DBG:BUART:pollcount_1\/clock_0
Path slack     : 2159615p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_1\/q       macrocell35   1250   1250  2153096  RISE       1
\UART_DBG:BUART:pollcount_1\/main_2  macrocell35   2291   3541  2159615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:pollcount_1\/q
Path End       : \UART_DBG:BUART:rx_status_3\/main_5
Capture Clock  : \UART_DBG:BUART:rx_status_3\/clock_0
Path slack     : 2159615p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:pollcount_1\/clock_0                       macrocell35         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:pollcount_1\/q       macrocell35   1250   1250  2153096  RISE       1
\UART_DBG:BUART:rx_status_3\/main_5  macrocell37   2291   3541  2159615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:tx_state_2\/q
Path End       : \UART_DBG:BUART:tx_state_2\/main_3
Capture Clock  : \UART_DBG:BUART:tx_state_2\/clock_0
Path slack     : 2159617p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_DBG:BUART:tx_state_2\/q       macrocell26   1250   1250  2146435  RISE       1
\UART_DBG:BUART:tx_state_2\/main_3  macrocell26   2290   3540  2159617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_2\/clock_0                        macrocell26         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DBG:BUART:tx_state_1\/main_4
Capture Clock  : \UART_DBG:BUART:tx_state_1\/clock_0
Path slack     : 2159772p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3384
-------------------------------------   ---- 
End-of-path arrival time (ps)           3384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2158859  RISE       1
\UART_DBG:BUART:tx_state_1\/main_4               macrocell24     3194   3384  2159772  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:tx_state_1\/clock_0                        macrocell24         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_DBG:BUART:txn\/main_5
Capture Clock  : \UART_DBG:BUART:txn\/clock_0
Path slack     : 2160656p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2501
-------------------------------------   ---- 
End-of-path arrival time (ps)           2501
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell3    190    190  2158859  RISE       1
\UART_DBG:BUART:txn\/main_5                      macrocell23     2311   2501  2160656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:txn\/clock_0                               macrocell23         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_DBG:BUART:rx_status_3\/q
Path End       : \UART_DBG:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_DBG:BUART:sRX:RxSts\/clock
Path slack     : 2162591p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_DBG_IntClock:R#1 vs. UART_DBG_IntClock:R#2)   2166667
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3575
-------------------------------------   ---- 
End-of-path arrival time (ps)           3575
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:rx_status_3\/clock_0                       macrocell37         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_DBG:BUART:rx_status_3\/q       macrocell37    1250   1250  2162591  RISE       1
\UART_DBG:BUART:sRX:RxSts\/status_3  statusicell4   2325   3575  2162591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_DBG:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

