\doxysection{RCCEx CRS Synchro\+Divider}
\label{group___r_c_c_ex___c_r_s___synchro_divider}\index{RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV1}~0x00000000U
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV2}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+0}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV4}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV8}~(\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+1} $\vert$ \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+0})
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV16}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+2}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV32}~(\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+2} $\vert$ \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+0})
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV64}~(\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+2} $\vert$ \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+1})
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV128}~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___r_c_c_ex___c_r_s___synchro_divider_ga60aae5d8cd38a3ace894df002aa14a14}} 
\index{RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}!RCC\_CRS\_SYNC\_DIV1@{RCC\_CRS\_SYNC\_DIV1}}
\index{RCC\_CRS\_SYNC\_DIV1@{RCC\_CRS\_SYNC\_DIV1}!RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}}
\doxysubsubsection{RCC\_CRS\_SYNC\_DIV1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV1~0x00000000U}

Synchro Signal not divided (default) 

Definition at line \textbf{ 477} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___c_r_s___synchro_divider_ga10c555a684def76ffe90d24070a3216b}} 
\index{RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}!RCC\_CRS\_SYNC\_DIV128@{RCC\_CRS\_SYNC\_DIV128}}
\index{RCC\_CRS\_SYNC\_DIV128@{RCC\_CRS\_SYNC\_DIV128}!RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}}
\doxysubsubsection{RCC\_CRS\_SYNC\_DIV128}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV128~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV}}

Synchro Signal divided by 128 

Definition at line \textbf{ 484} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___c_r_s___synchro_divider_ga6f30090710f3722cc59e7b7d4c079781}} 
\index{RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}!RCC\_CRS\_SYNC\_DIV16@{RCC\_CRS\_SYNC\_DIV16}}
\index{RCC\_CRS\_SYNC\_DIV16@{RCC\_CRS\_SYNC\_DIV16}!RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}}
\doxysubsubsection{RCC\_CRS\_SYNC\_DIV16}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV16~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+2}}

Synchro Signal divided by 16 

Definition at line \textbf{ 481} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___c_r_s___synchro_divider_ga2f75c52f4ac93c112c8bb76943ed7ccc}} 
\index{RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}!RCC\_CRS\_SYNC\_DIV2@{RCC\_CRS\_SYNC\_DIV2}}
\index{RCC\_CRS\_SYNC\_DIV2@{RCC\_CRS\_SYNC\_DIV2}!RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}}
\doxysubsubsection{RCC\_CRS\_SYNC\_DIV2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV2~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+0}}

Synchro Signal divided by 2 

Definition at line \textbf{ 478} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___c_r_s___synchro_divider_ga1c41b5ff0a49c91a3bdf281273d22618}} 
\index{RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}!RCC\_CRS\_SYNC\_DIV32@{RCC\_CRS\_SYNC\_DIV32}}
\index{RCC\_CRS\_SYNC\_DIV32@{RCC\_CRS\_SYNC\_DIV32}!RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}}
\doxysubsubsection{RCC\_CRS\_SYNC\_DIV32}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV32~(\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+2} $\vert$ \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+0})}

Synchro Signal divided by 32 

Definition at line \textbf{ 482} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___c_r_s___synchro_divider_gacd65fae74865d415912220f0db616f56}} 
\index{RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}!RCC\_CRS\_SYNC\_DIV4@{RCC\_CRS\_SYNC\_DIV4}}
\index{RCC\_CRS\_SYNC\_DIV4@{RCC\_CRS\_SYNC\_DIV4}!RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}}
\doxysubsubsection{RCC\_CRS\_SYNC\_DIV4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV4~\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+1}}

Synchro Signal divided by 4 

Definition at line \textbf{ 479} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___c_r_s___synchro_divider_gad5d81304197848a0f790cf52ad3280d8}} 
\index{RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}!RCC\_CRS\_SYNC\_DIV64@{RCC\_CRS\_SYNC\_DIV64}}
\index{RCC\_CRS\_SYNC\_DIV64@{RCC\_CRS\_SYNC\_DIV64}!RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}}
\doxysubsubsection{RCC\_CRS\_SYNC\_DIV64}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV64~(\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+2} $\vert$ \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+1})}

Synchro Signal divided by 64 

Definition at line \textbf{ 483} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

\mbox{\label{group___r_c_c_ex___c_r_s___synchro_divider_gad2bd5dac3b5d22a86bc3c8d9a355768a}} 
\index{RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}!RCC\_CRS\_SYNC\_DIV8@{RCC\_CRS\_SYNC\_DIV8}}
\index{RCC\_CRS\_SYNC\_DIV8@{RCC\_CRS\_SYNC\_DIV8}!RCCEx CRS SynchroDivider@{RCCEx CRS SynchroDivider}}
\doxysubsubsection{RCC\_CRS\_SYNC\_DIV8}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+SYNC\+\_\+\+DIV8~(\textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+1} $\vert$ \textbf{ CRS\+\_\+\+CFGR\+\_\+\+SYNCDIV\+\_\+0})}

Synchro Signal divided by 8 

Definition at line \textbf{ 480} of file \textbf{ stm32g4xx\+\_\+hal\+\_\+rcc\+\_\+ex.\+h}.

