'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\main.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\usbserialprotocol.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\cyfitter_cfg.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\cymetadata.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART_SPI_UART.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART_SPI_UART_INT.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART_PM.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART_UART.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART_BOOT.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART_UART_BOOT.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\CARD_UART.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\CARD_UART_PM.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\CARD_UART_INT.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\CARD_UART_BOOT.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\PIGGY_BANK.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\Reset_isr.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\SW1.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\SW1_PM.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART_SCBCLK.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART_tx.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART_tx_PM.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART_SCB_IRQ.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART_rx.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\DB_UART_rx_PM.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\CARD_UART_IntClock.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\Cm0Start.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\CyFlash.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\CyLib.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\cyPm.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\cyutils.c' 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4\CyLFClk.c' -o .o -T SOURCE_C__ARM_GCC_GENERIC -I 'E:\eCTF\ectf-2018-techsec-submission2\strong-arm.cylib\strong-arm\include' -I 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn' -I 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\Generated_Source\PSoC4' -f 'E:\eCTF\ectf-2018-techsec-submission2\SECURITY_MODULE.cydsn\CortexM0\ARM_GCC_541\Release\.deps\SOURCE_C__ARM_GCC_GENERIC.d'