<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: dti_dfi_map</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_dti_dfi_map'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_dti_dfi_map')">dti_dfi_map</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.44</td>
<td class="s3 cl rt"><a href="mod2365.html#Line" > 37.60</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2365.html#Toggle" >  3.72</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2365.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/dti/libs/dti_tm16_phy/hdl/dti_dfi_map.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_15_11_2022/gemini/design/ip/dti/libs/dti_tm16_phy/hdl/dti_dfi_map.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod2365.html#inst_tag_203082"  onclick="showContent('inst_tag_203082')">config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_dfi_map</a></td>
<td class="s3 cl rt"> 30.44</td>
<td class="s3 cl rt"><a href="mod2365.html#Line" > 37.60</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2365.html#Toggle" >  3.72</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2365.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_dti_dfi_map'>
<hr>
<a name="inst_tag_203082"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy56.html#tag_urg_inst_203082" >config_ss_tb.DUT.memory_ss.ddr_wrapper.dti_tm16_phy.dti_dfi_map</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.44</td>
<td class="s3 cl rt"><a href="mod2365.html#Line" > 37.60</a></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt"><a href="mod2365.html#Toggle" >  3.72</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod2365.html#Branch" > 50.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 30.44</td>
<td class="s3 cl rt"> 37.60</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.72</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  3.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  3.23</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod767.html#inst_tag_38593" >dti_tm16_phy</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_dti_dfi_map'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod2365.html" >dti_dfi_map</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>125</td><td>47</td><td>37.60</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>239</td><td>53</td><td>21</td><td>39.62</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>340</td><td>72</td><td>26</td><td>36.11</td></tr>
</table>
<pre class="code"><br clear=all>
238                     always_comb begin
239        1/1            case (1'b1)
240                         // 2x16
241                         reg_dual_chan_en &amp; (~|DTI_DATA_BYTE_DISABLE) : begin
242        <font color = "red">0/1     ==>        DTI_WRDATA_EN_INT   [0] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 0</font>
243        <font color = "red">0/1     ==>        DTI_WRDATA_EN_INT   [1] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 1</font>
244        <font color = "red">0/1     ==>        DTI_WRDATA_EN_INT   [2] = DTI_WRDATA_EN_MC_TMP  [1];    // Chan 1 is assigned to Slice 2</font>
245        <font color = "red">0/1     ==>        DTI_WRDATA_EN_INT   [3] = DTI_WRDATA_EN_MC_TMP  [1];    // Chan 1 is assigned to Slice 3</font>
246        <font color = "red">0/1     ==>        DTI_RANK_WR_INT     [0] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 0</font>
247        <font color = "red">0/1     ==>        DTI_RANK_WR_INT     [1] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 1</font>
248        <font color = "red">0/1     ==>        DTI_RANK_WR_INT     [2] = DTI_RANK_WR_MC_TMP    [1];    // Chan 1 is assigned to Slice 2</font>
249        <font color = "red">0/1     ==>        DTI_RANK_WR_INT     [3] = DTI_RANK_WR_MC_TMP    [1];    // Chan 1 is assigned to Slice 3</font>
250        <font color = "red">0/1     ==>        DTI_WRDATA_INT      [0] = DTI_WRDATA_MC_TMP     [0][0]; // Chan 0 Slice 0 is assigned to Slice 0</font>
251        <font color = "red">0/1     ==>        DTI_WRDATA_INT      [1] = DTI_WRDATA_MC_TMP     [0][1]; // Chan 0 Slice 1 is assigned to Slice 1</font>
252        <font color = "red">0/1     ==>        DTI_WRDATA_INT      [2] = DTI_WRDATA_MC_TMP     [1][0]; // Chan 1 Slice 0 is assigned to Slice 2</font>
253        <font color = "red">0/1     ==>        DTI_WRDATA_INT      [3] = DTI_WRDATA_MC_TMP     [1][1]; // Chan 1 Slice 1 is assigned to Slice 3</font>
254        <font color = "red">0/1     ==>        DTI_WRDATA_MASK_INT [0] = DTI_WRDATA_MASK_MC_TMP[0][0]; // Chan 0 Slice 0 is assigned to Slice 0</font>
255        <font color = "red">0/1     ==>        DTI_WRDATA_MASK_INT [1] = DTI_WRDATA_MASK_MC_TMP[0][1]; // Chan 0 Slice 1 is assigned to Slice 1</font>
256        <font color = "red">0/1     ==>        DTI_WRDATA_MASK_INT [2] = DTI_WRDATA_MASK_MC_TMP[1][0]; // Chan 1 Slice 0 is assigned to Slice 2</font>
257        <font color = "red">0/1     ==>        DTI_WRDATA_MASK_INT [3] = DTI_WRDATA_MASK_MC_TMP[1][1]; // Chan 1 Slice 1 is assigned to Slice 3</font>
258                         end
259                         // x32
260                         (~reg_dual_chan_en) &amp; (~|DTI_DATA_BYTE_DISABLE) : begin
261        1/1                DTI_WRDATA_EN_INT   [0] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 0
262        1/1                DTI_WRDATA_EN_INT   [1] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 1
263        1/1                DTI_WRDATA_EN_INT   [2] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 2
264        1/1                DTI_WRDATA_EN_INT   [3] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 3
265        1/1                DTI_RANK_WR_INT     [0] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 0
266        1/1                DTI_RANK_WR_INT     [1] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 1
267        1/1                DTI_RANK_WR_INT     [2] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 2
268        1/1                DTI_RANK_WR_INT     [3] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 3
269        1/1                DTI_WRDATA_INT      [0] = DTI_WRDATA_MC_TMP     [0][0]; // Chan 0 Slice 0 is assigned to Slice 0
270        1/1                DTI_WRDATA_INT      [1] = DTI_WRDATA_MC_TMP     [0][1]; // Chan 0 Slice 1 is assigned to Slice 1
271        1/1                DTI_WRDATA_INT      [2] = DTI_WRDATA_MC_TMP     [0][2]; // Chan 0 Slice 2 is assigned to Slice 2
272        1/1                DTI_WRDATA_INT      [3] = DTI_WRDATA_MC_TMP     [0][3]; // Chan 0 Slice 3 is assigned to Slice 3
273        1/1                DTI_WRDATA_MASK_INT [0] = DTI_WRDATA_MASK_MC_TMP[0][0]; // Chan 0 Slice 0 is assigned to Slice 0
274        1/1                DTI_WRDATA_MASK_INT [1] = DTI_WRDATA_MASK_MC_TMP[0][1]; // Chan 0 Slice 1 is assigned to Slice 1
275        1/1                DTI_WRDATA_MASK_INT [2] = DTI_WRDATA_MASK_MC_TMP[0][2]; // Chan 0 Slice 2 is assigned to Slice 2
276        1/1                DTI_WRDATA_MASK_INT [3] = DTI_WRDATA_MASK_MC_TMP[0][3]; // Chan 0 Slice 3 is assigned to Slice 3
277                         end
278                         // x16
279                         (~reg_dual_chan_en) &amp; (|DTI_DATA_BYTE_DISABLE) : begin
280        <font color = "red">0/1     ==>        DTI_WRDATA_EN_INT   [0] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 0</font>
281        <font color = "red">0/1     ==>        DTI_WRDATA_EN_INT   [1] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 1</font>
282        <font color = "red">0/1     ==>        DTI_WRDATA_EN_INT   [2] = 0;                            // Unused</font>
283        <font color = "red">0/1     ==>        DTI_WRDATA_EN_INT   [3] = 0;                            // Unused</font>
284        <font color = "red">0/1     ==>        DTI_RANK_WR_INT     [0] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 0</font>
285        <font color = "red">0/1     ==>        DTI_RANK_WR_INT     [1] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 1</font>
286        <font color = "red">0/1     ==>        DTI_RANK_WR_INT     [2] = 0;                            // Unused</font>
287        <font color = "red">0/1     ==>        DTI_RANK_WR_INT     [3] = 0;                            // Unused</font>
288        <font color = "red">0/1     ==>        DTI_WRDATA_INT      [0] = DTI_WRDATA_MC_TMP     [0][0]; // Chan 0 Slice 0 is assigned to Slice 0</font>
289        <font color = "red">0/1     ==>        DTI_WRDATA_INT      [1] = DTI_WRDATA_MC_TMP     [0][1]; // Chan 0 Slice 1 is assigned to Slice 1</font>
290        <font color = "red">0/1     ==>        DTI_WRDATA_INT      [2] = 0;                            // Unused</font>
291        <font color = "red">0/1     ==>        DTI_WRDATA_INT      [3] = 0;                            // Unused</font>
292        <font color = "red">0/1     ==>        DTI_WRDATA_MASK_INT [0] = DTI_WRDATA_MASK_MC_TMP[0][0]; // Chan 0 Slice 0 is assigned to Slice 0</font>
293        <font color = "red">0/1     ==>        DTI_WRDATA_MASK_INT [1] = DTI_WRDATA_MASK_MC_TMP[0][1]; // Chan 0 Slice 1 is assigned to Slice 1</font>
294        <font color = "red">0/1     ==>        DTI_WRDATA_MASK_INT [2] = 0;                            // Unused</font>
295        <font color = "red">0/1     ==>        DTI_WRDATA_MASK_INT [3] = 0;                            // Unused</font>
296                         end
297                         default : begin
298        1/1                DTI_WRDATA_EN_INT       = 0;                            // Unused
299        1/1                DTI_RANK_WR_INT         = 0;                            // Unused
300        1/1                DTI_WRDATA_INT          = 0;                            // Unused
301        1/1                DTI_WRDATA_MASK_INT     = 0;                            // Unused
302                         end
303                       endcase
304                     end
305                     
306                     //===================================================================================================
307                     // Read Interface
308                     //===================================================================================================
309                     assign DTI_RDDATA_EN_MC_INT           = DTI_RDDATA_EN_MC;
310                     assign DTI_RANK_RD_MC_INT             = DTI_RANK_RD_MC;
311                     assign DTI_RDDATA_MC                  = DTI_RDDATA_MC_INT;
312                     assign DTI_RDDATA_MASK_MC             = DTI_RDDATA_MASK_MC_INT;
313                     assign DTI_RDDATA_VALID_MC            = DTI_RDDATA_VALID_MC_INT;
314                     
315                     assign DTI_RDDATA_EN                  = DTI_RDDATA_EN_INT;
316                     assign DTI_RANK_RD                    = DTI_RANK_RD_INT;
317                     assign DTI_RDDATA_INT                 = DTI_RDDATA;
318                     assign DTI_RDDATA_MASK_INT            = DTI_RDDATA_MASK;
319                     assign DTI_RDDATA_VALID_INT           = DTI_RDDATA_VALID;
320                     
321                     generate
322                       for (cid = 0; cid &lt; DRAM_CHAN_NUM; cid = cid + 1) begin : PROC_RD_CHAN
323                         for (pid = 0; pid &lt; FREQUENCY_RATIO; pid = pid + 1) begin : PROC_RD_PHASE
324                           assign DTI_RDDATA_EN_MC_TMP   [cid][pid]  = DTI_RDDATA_EN_MC_INT    [cid][pid];
325                           assign DTI_RANK_RD_MC_TMP     [cid][pid]  = DTI_RANK_RD_MC_INT      [cid][pid];
326                           assign DTI_RDDATA_VALID_MC_INT[cid][pid]  = DTI_RDDATA_VALID_MC_TMP [cid][pid];
327                           for (sid = 0; sid &lt; PHY_SLICE_NUM; sid = sid + 1) begin : PROC_RD_SLICE
328                             for (did = 0; did &lt; 2; did = did + 1) begin : PROC_RD_DDR
329                               assign DTI_RDDATA_MASK_MC_INT [cid][pid][did][sid] = DTI_RDDATA_MASK_MC_TMP [cid][sid][did][pid];
330                               for (bid = 0; bid &lt; DFI_SLICE_WIDTH; bid = bid + 1) begin : PROC_RD_BIT
331                                 assign DTI_RDDATA_MC_INT [cid][pid][did][sid][bid] = DTI_RDDATA_MC_TMP [cid][sid][did][bid][pid];
332                               end
333                             end
334                           end
335                         end
336                       end
337                     endgenerate
338                     
339                     always_comb begin
340        1/1            case (1'b1)
341                         // 2x16
342                         reg_dual_chan_en &amp; (~|DTI_DATA_BYTE_DISABLE) : begin
343        <font color = "red">0/1     ==>        DTI_RDDATA_EN_INT       [0]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 0</font>
344        <font color = "red">0/1     ==>        DTI_RDDATA_EN_INT       [1]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 1</font>
345        <font color = "red">0/1     ==>        DTI_RDDATA_EN_INT       [2]     = DTI_RDDATA_EN_MC_TMP  [1];    // Chan 1 is assigned to Slice 2</font>
346        <font color = "red">0/1     ==>        DTI_RDDATA_EN_INT       [3]     = DTI_RDDATA_EN_MC_TMP  [1];    // Chan 1 is assigned to Slice 3</font>
347        <font color = "red">0/1     ==>        DTI_RANK_RD_INT         [0]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 0</font>
348        <font color = "red">0/1     ==>        DTI_RANK_RD_INT         [1]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 1</font>
349        <font color = "red">0/1     ==>        DTI_RANK_RD_INT         [2]     = DTI_RANK_RD_MC_TMP    [1];    // Chan 1 is assigned to Slice 2</font>
350        <font color = "red">0/1     ==>        DTI_RANK_RD_INT         [3]     = DTI_RANK_RD_MC_TMP    [1];    // Chan 1 is assigned to Slice 3</font>
351        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [0][0]  = DTI_RDDATA_INT        [0];    // Slice 0 is assigned to Chan 0 Slice 0</font>
352        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [0][1]  = DTI_RDDATA_INT        [1];    // Slice 1 is assigned to Chan 0 Slice 1</font>
353        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [0][2]  = 0;                            // Unused</font>
354        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [0][3]  = 0;                            // Unused</font>
355        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [1][0]  = DTI_RDDATA_INT        [2];    // Slice 2 is assigned to Chan 1 Slice 0</font>
356        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [1][1]  = DTI_RDDATA_INT        [3];    // Slice 3 is assigned to Chan 1 Slice 1</font>
357        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [1][2]  = 0;                            // Unused</font>
358        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [1][3]  = 0;                            // Unused</font>
359        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [0][0]  = DTI_RDDATA_MASK_INT   [0];    // Slice 0 is assigned to Chan 0 Slice 0</font>
360        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [0][1]  = DTI_RDDATA_MASK_INT   [1];    // Slice 1 is assigned to Chan 0 Slice 1</font>
361        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [0][2]  = 0;                            // Unused</font>
362        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [0][3]  = 0;                            // Unused</font>
363        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [1][0]  = DTI_RDDATA_MASK_INT   [2];    // Slice 2 is assigned to Chan 1 Slice 0</font>
364        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [1][1]  = DTI_RDDATA_MASK_INT   [3];    // Slice 3 is assigned to Chan 1 Slice 1</font>
365        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [1][2]  = 0;                            // Unused</font>
366        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [1][3]  = 0;                            // Unused</font>
367        <font color = "red">0/1     ==>        DTI_RDDATA_VALID_MC_TMP [0]     = DTI_RDDATA_VALID_INT  [0];    // Slice 0 is assigned to Chan 0</font>
368        <font color = "red">0/1     ==>        DTI_RDDATA_VALID_MC_TMP [1]     = DTI_RDDATA_VALID_INT  [2];    // Slice 2 is assigned to Chan 1</font>
369                         end
370                         // x32
371                         (~reg_dual_chan_en) &amp; (~|DTI_DATA_BYTE_DISABLE) : begin
372        1/1                DTI_RDDATA_EN_INT       [0]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 0
373        1/1                DTI_RDDATA_EN_INT       [1]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 1
374        1/1                DTI_RDDATA_EN_INT       [2]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 2
375        1/1                DTI_RDDATA_EN_INT       [3]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 3
376        1/1                DTI_RANK_RD_INT         [0]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 0
377        1/1                DTI_RANK_RD_INT         [1]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 1
378        1/1                DTI_RANK_RD_INT         [2]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 2
379        1/1                DTI_RANK_RD_INT         [3]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 3
380        1/1                DTI_RDDATA_MC_TMP       [0][0]  = DTI_RDDATA_INT        [0];    // Slice 0 is assigned to Chan 0 Slice 0
381        1/1                DTI_RDDATA_MC_TMP       [0][1]  = DTI_RDDATA_INT        [1];    // Slice 1 is assigned to Chan 0 Slice 1
382        1/1                DTI_RDDATA_MC_TMP       [0][2]  = DTI_RDDATA_INT        [2];    // Slice 2 is assigned to Chan 0 Slice 2
383        1/1                DTI_RDDATA_MC_TMP       [0][3]  = DTI_RDDATA_INT        [3];    // Slice 3 is assigned to Chan 0 Slice 3
384        1/1                DTI_RDDATA_MC_TMP       [1]     = 0;                            // Unused
385        1/1                DTI_RDDATA_MASK_MC_TMP  [0][0]  = DTI_RDDATA_MASK_INT   [0];    // Slice 0 is assigned to Chan 0 Slice 0
386        1/1                DTI_RDDATA_MASK_MC_TMP  [0][1]  = DTI_RDDATA_MASK_INT   [1];    // Slice 1 is assigned to Chan 0 Slice 1
387        1/1                DTI_RDDATA_MASK_MC_TMP  [0][2]  = DTI_RDDATA_MASK_INT   [2];    // Slice 2 is assigned to Chan 0 Slice 2
388        1/1                DTI_RDDATA_MASK_MC_TMP  [0][3]  = DTI_RDDATA_MASK_INT   [3];    // Slice 3 is assigned to Chan 0 Slice 3
389        1/1                DTI_RDDATA_MASK_MC_TMP  [1]     = 0;                            // Unused
390        1/1                DTI_RDDATA_VALID_MC_TMP [0]     = DTI_RDDATA_VALID_INT  [0];    // Slice 0 is assigned to Chan 0
391        1/1                DTI_RDDATA_VALID_MC_TMP [1]     = 0;                            // Unused
392                         end
393                         // x16
394                         (~reg_dual_chan_en) &amp; (|DTI_DATA_BYTE_DISABLE) : begin
395        <font color = "red">0/1     ==>        DTI_RDDATA_EN_INT       [0]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 0</font>
396        <font color = "red">0/1     ==>        DTI_RDDATA_EN_INT       [1]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 1</font>
397        <font color = "red">0/1     ==>        DTI_RDDATA_EN_INT       [2]     = 0;                            // Unused</font>
398        <font color = "red">0/1     ==>        DTI_RDDATA_EN_INT       [3]     = 0;                            // Unused</font>
399        <font color = "red">0/1     ==>        DTI_RANK_RD_INT         [0]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 0</font>
400        <font color = "red">0/1     ==>        DTI_RANK_RD_INT         [1]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 1</font>
401        <font color = "red">0/1     ==>        DTI_RANK_RD_INT         [2]     = 0;                            // Unused</font>
402        <font color = "red">0/1     ==>        DTI_RANK_RD_INT         [3]     = 0;                            // Unused</font>
403        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [0][0]  = DTI_RDDATA_INT        [0];    // Slice 0 is assigned to Chan 0 Slice 0</font>
404        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [0][1]  = DTI_RDDATA_INT        [1];    // Slice 1 is assigned to Chan 0 Slice 1</font>
405        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [0][2]  = 0;                            // Unused</font>
406        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [0][3]  = 0;                            // Unused</font>
407        <font color = "red">0/1     ==>        DTI_RDDATA_MC_TMP       [1]     = 0;                            // Unused</font>
408        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [0][0]  = DTI_RDDATA_MASK_INT   [0];    // Slice 0 is assigned to Chan 0 Slice 0</font>
409        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [0][1]  = DTI_RDDATA_MASK_INT   [1];    // Slice 1 is assigned to Chan 0 Slice 1</font>
410        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [0][2]  = 0;                            // Unused</font>
411        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [0][3]  = 0;                            // Unused</font>
412        <font color = "red">0/1     ==>        DTI_RDDATA_MASK_MC_TMP  [1]     = 0;                            // Unused</font>
413        <font color = "red">0/1     ==>        DTI_RDDATA_VALID_MC_TMP [0]     = DTI_RDDATA_VALID_INT  [0];    // Slice 0 is assigned to Chan 0</font>
414        <font color = "red">0/1     ==>        DTI_RDDATA_VALID_MC_TMP [1]     = 0;                            // Unused</font>
415                         end
416                         default : begin
417        1/1                DTI_RDDATA_EN_INT               = 0;                            // Unused
418        1/1                DTI_RANK_RD_INT                 = 0;                            // Unused
419        1/1                DTI_RDDATA_MC_TMP               = 0;                            // Unused
420        1/1                DTI_RDDATA_MASK_MC_TMP          = 0;                            // Unused
421        1/1                DTI_RDDATA_VALID_MC_TMP         = 0;                            // Unused
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod2365.html" >dti_dfi_map</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">46</td>
<td class="rt">2</td>
<td class="rt">4.35  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">5370</td>
<td class="rt">200</td>
<td class="rt">3.72  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">2685</td>
<td class="rt">148</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">2685</td>
<td class="rt">52</td>
<td class="rt">1.94  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">46</td>
<td class="rt">2</td>
<td class="rt">4.35  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">5370</td>
<td class="rt">200</td>
<td class="rt">3.72  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">2685</td>
<td class="rt">148</td>
<td class="rt">5.51  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">2685</td>
<td class="rt">52</td>
<td class="rt">1.94  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>reg_dual_chan_en</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_DATA_BYTE_DISABLE[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RESET_N_MC[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CKE_MC[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CS_MC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CS_MC[7:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CS_MC[9:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CS_MC[15:10]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CA_MC[151:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_CA_L_MC[79:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_BA_MC[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_ACT_N_MC[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_ACT_N_MC[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_ACT_N_MC[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_ACT_N_MC[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_ODT_MC[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RANK_MC[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RANK_MC[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RANK_MC[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RANK_MC[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RESET_N[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CKE[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CS[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CS[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CS[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CS[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CS[8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CS[11:9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CS[12]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CS[15:13]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CA[151:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_CA_L[79:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_BA[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_ACT_N[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_ACT_N[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_ACT_N[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_ACT_N[7:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_ODT[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RANK[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RANK[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RANK[5:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RANK[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_WRDATA_EN_MC[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_WRDATA_MC[511:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_WRDATA_MASK_MC[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RANK_WR_MC[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_WRDATA_EN[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_WRDATA[255:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_WRDATA_MASK[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RANK_WR[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RDDATA_EN_MC[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RANK_RD_MC[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RDDATA_MC[511:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RDDATA_MASK_MC[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RDDATA_VALID_MC[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RDDATA_EN[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RANK_RD[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>DTI_RDDATA[255:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RDDATA_MASK[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>DTI_RDDATA_VALID[15:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gterr_reg_pts_slice[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>gterr_reg_pts[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdlvldqerr_reg_pts_slice[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rdlvldqerr_reg_pts[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rdlvldmerr_reg_pts_slice[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rdlvldmerr_reg_pts[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>wrlvlerr_reg_pts_slice[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>wrlvlerr_reg_pts[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod2365.html" >dti_dfi_map</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">8</td>
<td class="rt">4</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">239</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>CASE</td>
<td class="rt">340</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
239          case (1'b1)
             <font color = "red">-1-</font>  
240            // 2x16
241            reg_dual_chan_en & (~|DTI_DATA_BYTE_DISABLE) : begin
242              DTI_WRDATA_EN_INT   [0] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 0
           <font color = "red">      ==></font>
243              DTI_WRDATA_EN_INT   [1] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 1
244              DTI_WRDATA_EN_INT   [2] = DTI_WRDATA_EN_MC_TMP  [1];    // Chan 1 is assigned to Slice 2
245              DTI_WRDATA_EN_INT   [3] = DTI_WRDATA_EN_MC_TMP  [1];    // Chan 1 is assigned to Slice 3
246              DTI_RANK_WR_INT     [0] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 0
247              DTI_RANK_WR_INT     [1] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 1
248              DTI_RANK_WR_INT     [2] = DTI_RANK_WR_MC_TMP    [1];    // Chan 1 is assigned to Slice 2
249              DTI_RANK_WR_INT     [3] = DTI_RANK_WR_MC_TMP    [1];    // Chan 1 is assigned to Slice 3
250              DTI_WRDATA_INT      [0] = DTI_WRDATA_MC_TMP     [0][0]; // Chan 0 Slice 0 is assigned to Slice 0
251              DTI_WRDATA_INT      [1] = DTI_WRDATA_MC_TMP     [0][1]; // Chan 0 Slice 1 is assigned to Slice 1
252              DTI_WRDATA_INT      [2] = DTI_WRDATA_MC_TMP     [1][0]; // Chan 1 Slice 0 is assigned to Slice 2
253              DTI_WRDATA_INT      [3] = DTI_WRDATA_MC_TMP     [1][1]; // Chan 1 Slice 1 is assigned to Slice 3
254              DTI_WRDATA_MASK_INT [0] = DTI_WRDATA_MASK_MC_TMP[0][0]; // Chan 0 Slice 0 is assigned to Slice 0
255              DTI_WRDATA_MASK_INT [1] = DTI_WRDATA_MASK_MC_TMP[0][1]; // Chan 0 Slice 1 is assigned to Slice 1
256              DTI_WRDATA_MASK_INT [2] = DTI_WRDATA_MASK_MC_TMP[1][0]; // Chan 1 Slice 0 is assigned to Slice 2
257              DTI_WRDATA_MASK_INT [3] = DTI_WRDATA_MASK_MC_TMP[1][1]; // Chan 1 Slice 1 is assigned to Slice 3
258            end
259            // x32
260            (~reg_dual_chan_en) & (~|DTI_DATA_BYTE_DISABLE) : begin
261              DTI_WRDATA_EN_INT   [0] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 0
           <font color = "green">      ==></font>
262              DTI_WRDATA_EN_INT   [1] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 1
263              DTI_WRDATA_EN_INT   [2] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 2
264              DTI_WRDATA_EN_INT   [3] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 3
265              DTI_RANK_WR_INT     [0] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 0
266              DTI_RANK_WR_INT     [1] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 1
267              DTI_RANK_WR_INT     [2] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 2
268              DTI_RANK_WR_INT     [3] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 3
269              DTI_WRDATA_INT      [0] = DTI_WRDATA_MC_TMP     [0][0]; // Chan 0 Slice 0 is assigned to Slice 0
270              DTI_WRDATA_INT      [1] = DTI_WRDATA_MC_TMP     [0][1]; // Chan 0 Slice 1 is assigned to Slice 1
271              DTI_WRDATA_INT      [2] = DTI_WRDATA_MC_TMP     [0][2]; // Chan 0 Slice 2 is assigned to Slice 2
272              DTI_WRDATA_INT      [3] = DTI_WRDATA_MC_TMP     [0][3]; // Chan 0 Slice 3 is assigned to Slice 3
273              DTI_WRDATA_MASK_INT [0] = DTI_WRDATA_MASK_MC_TMP[0][0]; // Chan 0 Slice 0 is assigned to Slice 0
274              DTI_WRDATA_MASK_INT [1] = DTI_WRDATA_MASK_MC_TMP[0][1]; // Chan 0 Slice 1 is assigned to Slice 1
275              DTI_WRDATA_MASK_INT [2] = DTI_WRDATA_MASK_MC_TMP[0][2]; // Chan 0 Slice 2 is assigned to Slice 2
276              DTI_WRDATA_MASK_INT [3] = DTI_WRDATA_MASK_MC_TMP[0][3]; // Chan 0 Slice 3 is assigned to Slice 3
277            end
278            // x16
279            (~reg_dual_chan_en) & (|DTI_DATA_BYTE_DISABLE) : begin
280              DTI_WRDATA_EN_INT   [0] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 0
           <font color = "red">      ==></font>
281              DTI_WRDATA_EN_INT   [1] = DTI_WRDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 1
282              DTI_WRDATA_EN_INT   [2] = 0;                            // Unused
283              DTI_WRDATA_EN_INT   [3] = 0;                            // Unused
284              DTI_RANK_WR_INT     [0] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 0
285              DTI_RANK_WR_INT     [1] = DTI_RANK_WR_MC_TMP    [0];    // Chan 0 is assigned to Slice 1
286              DTI_RANK_WR_INT     [2] = 0;                            // Unused
287              DTI_RANK_WR_INT     [3] = 0;                            // Unused
288              DTI_WRDATA_INT      [0] = DTI_WRDATA_MC_TMP     [0][0]; // Chan 0 Slice 0 is assigned to Slice 0
289              DTI_WRDATA_INT      [1] = DTI_WRDATA_MC_TMP     [0][1]; // Chan 0 Slice 1 is assigned to Slice 1
290              DTI_WRDATA_INT      [2] = 0;                            // Unused
291              DTI_WRDATA_INT      [3] = 0;                            // Unused
292              DTI_WRDATA_MASK_INT [0] = DTI_WRDATA_MASK_MC_TMP[0][0]; // Chan 0 Slice 0 is assigned to Slice 0
293              DTI_WRDATA_MASK_INT [1] = DTI_WRDATA_MASK_MC_TMP[0][1]; // Chan 0 Slice 1 is assigned to Slice 1
294              DTI_WRDATA_MASK_INT [2] = 0;                            // Unused
295              DTI_WRDATA_MASK_INT [3] = 0;                            // Unused
296            end
297            default : begin
298              DTI_WRDATA_EN_INT       = 0;                            // Unused
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>(reg_dual_chan_en & (~|DTI_DATA_BYTE_DISABLE)) </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>((~reg_dual_chan_en) & (~|DTI_DATA_BYTE_DISABLE)) </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>((~reg_dual_chan_en) & (|DTI_DATA_BYTE_DISABLE)) </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
340          case (1'b1)
             <font color = "red">-1-</font>  
341            // 2x16
342            reg_dual_chan_en & (~|DTI_DATA_BYTE_DISABLE) : begin
343              DTI_RDDATA_EN_INT       [0]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 0
           <font color = "red">      ==></font>
344              DTI_RDDATA_EN_INT       [1]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 1
345              DTI_RDDATA_EN_INT       [2]     = DTI_RDDATA_EN_MC_TMP  [1];    // Chan 1 is assigned to Slice 2
346              DTI_RDDATA_EN_INT       [3]     = DTI_RDDATA_EN_MC_TMP  [1];    // Chan 1 is assigned to Slice 3
347              DTI_RANK_RD_INT         [0]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 0
348              DTI_RANK_RD_INT         [1]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 1
349              DTI_RANK_RD_INT         [2]     = DTI_RANK_RD_MC_TMP    [1];    // Chan 1 is assigned to Slice 2
350              DTI_RANK_RD_INT         [3]     = DTI_RANK_RD_MC_TMP    [1];    // Chan 1 is assigned to Slice 3
351              DTI_RDDATA_MC_TMP       [0][0]  = DTI_RDDATA_INT        [0];    // Slice 0 is assigned to Chan 0 Slice 0
352              DTI_RDDATA_MC_TMP       [0][1]  = DTI_RDDATA_INT        [1];    // Slice 1 is assigned to Chan 0 Slice 1
353              DTI_RDDATA_MC_TMP       [0][2]  = 0;                            // Unused
354              DTI_RDDATA_MC_TMP       [0][3]  = 0;                            // Unused
355              DTI_RDDATA_MC_TMP       [1][0]  = DTI_RDDATA_INT        [2];    // Slice 2 is assigned to Chan 1 Slice 0
356              DTI_RDDATA_MC_TMP       [1][1]  = DTI_RDDATA_INT        [3];    // Slice 3 is assigned to Chan 1 Slice 1
357              DTI_RDDATA_MC_TMP       [1][2]  = 0;                            // Unused
358              DTI_RDDATA_MC_TMP       [1][3]  = 0;                            // Unused
359              DTI_RDDATA_MASK_MC_TMP  [0][0]  = DTI_RDDATA_MASK_INT   [0];    // Slice 0 is assigned to Chan 0 Slice 0
360              DTI_RDDATA_MASK_MC_TMP  [0][1]  = DTI_RDDATA_MASK_INT   [1];    // Slice 1 is assigned to Chan 0 Slice 1
361              DTI_RDDATA_MASK_MC_TMP  [0][2]  = 0;                            // Unused
362              DTI_RDDATA_MASK_MC_TMP  [0][3]  = 0;                            // Unused
363              DTI_RDDATA_MASK_MC_TMP  [1][0]  = DTI_RDDATA_MASK_INT   [2];    // Slice 2 is assigned to Chan 1 Slice 0
364              DTI_RDDATA_MASK_MC_TMP  [1][1]  = DTI_RDDATA_MASK_INT   [3];    // Slice 3 is assigned to Chan 1 Slice 1
365              DTI_RDDATA_MASK_MC_TMP  [1][2]  = 0;                            // Unused
366              DTI_RDDATA_MASK_MC_TMP  [1][3]  = 0;                            // Unused
367              DTI_RDDATA_VALID_MC_TMP [0]     = DTI_RDDATA_VALID_INT  [0];    // Slice 0 is assigned to Chan 0
368              DTI_RDDATA_VALID_MC_TMP [1]     = DTI_RDDATA_VALID_INT  [2];    // Slice 2 is assigned to Chan 1
369            end
370            // x32
371            (~reg_dual_chan_en) & (~|DTI_DATA_BYTE_DISABLE) : begin
372              DTI_RDDATA_EN_INT       [0]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 0
           <font color = "green">      ==></font>
373              DTI_RDDATA_EN_INT       [1]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 1
374              DTI_RDDATA_EN_INT       [2]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 2
375              DTI_RDDATA_EN_INT       [3]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 3
376              DTI_RANK_RD_INT         [0]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 0
377              DTI_RANK_RD_INT         [1]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 1
378              DTI_RANK_RD_INT         [2]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 2
379              DTI_RANK_RD_INT         [3]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 3
380              DTI_RDDATA_MC_TMP       [0][0]  = DTI_RDDATA_INT        [0];    // Slice 0 is assigned to Chan 0 Slice 0
381              DTI_RDDATA_MC_TMP       [0][1]  = DTI_RDDATA_INT        [1];    // Slice 1 is assigned to Chan 0 Slice 1
382              DTI_RDDATA_MC_TMP       [0][2]  = DTI_RDDATA_INT        [2];    // Slice 2 is assigned to Chan 0 Slice 2
383              DTI_RDDATA_MC_TMP       [0][3]  = DTI_RDDATA_INT        [3];    // Slice 3 is assigned to Chan 0 Slice 3
384              DTI_RDDATA_MC_TMP       [1]     = 0;                            // Unused
385              DTI_RDDATA_MASK_MC_TMP  [0][0]  = DTI_RDDATA_MASK_INT   [0];    // Slice 0 is assigned to Chan 0 Slice 0
386              DTI_RDDATA_MASK_MC_TMP  [0][1]  = DTI_RDDATA_MASK_INT   [1];    // Slice 1 is assigned to Chan 0 Slice 1
387              DTI_RDDATA_MASK_MC_TMP  [0][2]  = DTI_RDDATA_MASK_INT   [2];    // Slice 2 is assigned to Chan 0 Slice 2
388              DTI_RDDATA_MASK_MC_TMP  [0][3]  = DTI_RDDATA_MASK_INT   [3];    // Slice 3 is assigned to Chan 0 Slice 3
389              DTI_RDDATA_MASK_MC_TMP  [1]     = 0;                            // Unused
390              DTI_RDDATA_VALID_MC_TMP [0]     = DTI_RDDATA_VALID_INT  [0];    // Slice 0 is assigned to Chan 0
391              DTI_RDDATA_VALID_MC_TMP [1]     = 0;                            // Unused
392            end
393            // x16
394            (~reg_dual_chan_en) & (|DTI_DATA_BYTE_DISABLE) : begin
395              DTI_RDDATA_EN_INT       [0]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 0
           <font color = "red">      ==></font>
396              DTI_RDDATA_EN_INT       [1]     = DTI_RDDATA_EN_MC_TMP  [0];    // Chan 0 is assigned to Slice 1
397              DTI_RDDATA_EN_INT       [2]     = 0;                            // Unused
398              DTI_RDDATA_EN_INT       [3]     = 0;                            // Unused
399              DTI_RANK_RD_INT         [0]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 0
400              DTI_RANK_RD_INT         [1]     = DTI_RANK_RD_MC_TMP    [0];    // Chan 0 is assigned to Slice 1
401              DTI_RANK_RD_INT         [2]     = 0;                            // Unused
402              DTI_RANK_RD_INT         [3]     = 0;                            // Unused
403              DTI_RDDATA_MC_TMP       [0][0]  = DTI_RDDATA_INT        [0];    // Slice 0 is assigned to Chan 0 Slice 0
404              DTI_RDDATA_MC_TMP       [0][1]  = DTI_RDDATA_INT        [1];    // Slice 1 is assigned to Chan 0 Slice 1
405              DTI_RDDATA_MC_TMP       [0][2]  = 0;                            // Unused
406              DTI_RDDATA_MC_TMP       [0][3]  = 0;                            // Unused
407              DTI_RDDATA_MC_TMP       [1]     = 0;                            // Unused
408              DTI_RDDATA_MASK_MC_TMP  [0][0]  = DTI_RDDATA_MASK_INT   [0];    // Slice 0 is assigned to Chan 0 Slice 0
409              DTI_RDDATA_MASK_MC_TMP  [0][1]  = DTI_RDDATA_MASK_INT   [1];    // Slice 1 is assigned to Chan 0 Slice 1
410              DTI_RDDATA_MASK_MC_TMP  [0][2]  = 0;                            // Unused
411              DTI_RDDATA_MASK_MC_TMP  [0][3]  = 0;                            // Unused
412              DTI_RDDATA_MASK_MC_TMP  [1]     = 0;                            // Unused
413              DTI_RDDATA_VALID_MC_TMP [0]     = DTI_RDDATA_VALID_INT  [0];    // Slice 0 is assigned to Chan 0
414              DTI_RDDATA_VALID_MC_TMP [1]     = 0;                            // Unused
415            end
416            default : begin
417              DTI_RDDATA_EN_INT               = 0;                            // Unused
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>(reg_dual_chan_en & (~|DTI_DATA_BYTE_DISABLE)) </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>((~reg_dual_chan_en) & (~|DTI_DATA_BYTE_DISABLE)) </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>((~reg_dual_chan_en) & (|DTI_DATA_BYTE_DISABLE)) </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>default</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_203082">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_dti_dfi_map">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
