("16bitALU6function:/\t16bitALU6function ECEC471_Lib schematic" (("open" (nil hierarchy "/{ECEC471_Lib 16bitALU6function schematic }:a"))) (((-5.9125 -5.85) (10.4875 2.3375)) "a" "Schematics" 3))("1bitALU6functionSet:/\t1bitALU6functionSet ECEC471_Lib schematic" (("open" (nil hierarchy "/{ECEC471_Lib 1bitALU6functionSet schematic }:a"))) (((-5.275 -6.79375) (18.54375 5.09375)) "a" "Schematics" 1))("1bitALU6function:/\t1bitALU6function ECEC471_Lib schematic" (("open" (nil hierarchy "/{ECEC471_Lib 1bitALU6function schematic }:a"))) (((-4.09375 -1.19375) (5.60625 6.15625)) "a" "Schematics" 0))("4BitALUsim:/\t4BitALUsim ECEC471_Lib schematic" (("open" (nil hierarchy "/{ECEC471_Lib 4BitALUsim schematic }:a"))) (((-5.3875 -4.5125) (1.575 3.06875)) "a" "analogArtist-Schematic" 2))("Lab4NAND:/\tLab4NAND ECEC471_Lib schematic" (("open" (nil hierarchy "/{ECEC471_Lib Lab4NAND schematic }:a"))) (((-2.90625 -1.78125) (1.90625 1.86875)) "a" "Schematics" 2))("Lab4NAND:/\tLab4NAND ECEC471_Lib layout" (("open" (nil hierarchy "/{ECEC471_Lib Lab4NAND layout }:a"))) (((-3.271 -0.002) (8.076 8.016)) "a" "Layout" 16))("1-bitALU6function:/\t1-bitALU6function MIPS_Processor layout" (("open" (nil hierarchy "/{MIPS_Processor 1-bitALU6function layout }:a"))) (((-7.57 -26.446) (78.424 34.32)) "a" "Layout" 16))("FA1sim:/\tFA1sim ECEC471_Lib schematic" (("open" (nil hierarchy "/{ECEC471_Lib FA1sim schematic }:a"))) (((-2.28125 -2.8875) (1.96875 1.9375)) "a" "analogArtist-Schematic" 18))("FA1:/\tFA1 ECEC471_Lib schematic" (("open" (nil hierarchy "/{ECEC471_Lib FA1 schematic }:a"))) (((-4.8375 -3.35) (3.025 2.6)) "a" "Schematics" 0))