# compile vhdl design source files
vhdl2008 xil_defaultlib  "../../../../src/MotherRAM.vhd"
vhdl xil_defaultlib  "../../../../src/RAM_TB.vhd"

# Do not sort compile order
nosort
