<def f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='1029' ll='1047'/>
<size>32</size>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineBasicBlock.h' l='1025'>/// MachineInstrSpan provides an interface to get an iteration range
/// containing the instruction it was initialized with, along with all
/// those instructions inserted prior to or following that instruction
/// at some point after the MachineInstrSpan is constructed.</doc>
<mbr r='llvm::MachineInstrSpan::MBB' o='0' t='llvm::MachineBasicBlock &amp;'/>
<mbr r='llvm::MachineInstrSpan::I' o='64' t='MachineBasicBlock::iterator'/>
<mbr r='llvm::MachineInstrSpan::B' o='128' t='MachineBasicBlock::iterator'/>
<mbr r='llvm::MachineInstrSpan::E' o='192' t='MachineBasicBlock::iterator'/>
<fun r='_ZN4llvm16MachineInstrSpanC1ENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE'/>
<fun r='_ZN4llvm16MachineInstrSpan5beginEv'/>
<fun r='_ZN4llvm16MachineInstrSpan3endEv'/>
<fun r='_ZN4llvm16MachineInstrSpan5emptyEv'/>
<fun r='_ZN4llvm16MachineInstrSpan10getInitialEv'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='421' c='_ZN12_GLOBAL__N_113InlineSpiller18hoistSpillInsideBBERN4llvm12LiveIntervalERNS1_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='871' c='_ZN12_GLOBAL__N_113InlineSpiller17foldMemoryOperandEN4llvm8ArrayRefISt4pairIPNS1_12MachineInstrEjEEES5_'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='968' c='_ZN12_GLOBAL__N_113InlineSpiller12insertReloadEN4llvm8RegisterENS1_9SlotIndexENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1001' c='_ZN12_GLOBAL__N_113InlineSpiller11insertSpillEN4llvm8RegisterEbNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/CodeGen/InlineSpiller.cpp' l='1574' c='_ZN12_GLOBAL__N_116HoistSpillHelper14hoistAllSpillsEv'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1466' c='_ZNK4llvm22AMDGPURegisterBankInfo23applyMappingSBufferLoadERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2751' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2867' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<size>32</size>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerSGPRSpills.cpp' l='95' c='_ZL14insertCSRSavesRN4llvm17MachineBasicBlockENS_8ArrayRefINS_15CalleeSavedInfoEEEPNS_13LiveIntervalsE'/>
<size>32</size>
<use f='llvm/llvm/unittests/CodeGen/MachineInstrTest.cpp' l='229' c='_ZN12_GLOBAL__N_135MachineInstrSpan_DistanceBegin_Test8TestBodyEv'/>
<use f='llvm/llvm/unittests/CodeGen/MachineInstrTest.cpp' l='246' c='_ZN12_GLOBAL__N_133MachineInstrSpan_DistanceEnd_Test8TestBodyEv'/>
<size>32</size>
