Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Jul  6 17:54:45 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_methodology -file ADC_test_methodology_drc_routed.rpt -rpx ADC_test_methodology_drc_routed.rpx
| Design       : ADC_test
| Device       : xc7k160tfbg676-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 160
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-14 | Warning  | LUT on the clock tree         | 8          |
| TIMING-16 | Warning  | Large setup violation         | 89         |
| TIMING-17 | Warning  | Non-clocked sequential cell   | 18         |
| TIMING-18 | Warning  | Missing input or output delay | 45         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-14#1 Warning
LUT on the clock tree  
The LUT AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#2 Warning
LUT on the clock tree  
The LUT AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#3 Warning
LUT on the clock tree  
The LUT AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#4 Warning
LUT on the clock tree  
The LUT ADC1/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#5 Warning
LUT on the clock tree  
The LUT ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#6 Warning
LUT on the clock tree  
The LUT ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#7 Warning
LUT on the clock tree  
The LUT ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#8 Warning
LUT on the clock tree  
The LUT ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -10.175 ns between ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -10.222 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -10.222 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -10.222 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -10.222 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -10.227 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -10.227 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -10.289 ns between ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[6]/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -10.313 ns between AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -10.324 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -10.324 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -10.324 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -10.324 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -10.324 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -10.324 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -10.384 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[13]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_5/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -10.384 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[6]_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_7/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -10.386 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_C/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -10.415 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_P/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -10.452 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[14]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -10.452 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -10.452 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -10.452 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_4/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -10.452 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_5/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -10.452 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_6/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -10.452 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg_c_7/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -10.467 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_C/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -10.500 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[12]_srl2_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_4/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -10.500 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -10.523 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_P/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -10.523 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_P/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -10.523 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[8]_P/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -10.710 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[1]_C/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -10.728 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_C/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -10.738 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[0]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -10.742 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -10.793 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/ready_out_reg/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -10.926 ns between ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -10.984 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_C/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -11.115 ns between ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -11.117 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -11.172 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/ready_out_reg/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -11.245 ns between AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[9]/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -11.497 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_P/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -11.508 ns between AD9783_inst1/AD_9783_SPI_inst/data_out_reg[10]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/data_out_reg[5]_srl4_AD9783_inst1_AD_9783_SPI_inst_data_out_reg_c_6/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -12.233 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/state_f_reg[1]/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -12.328 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/state_f_reg[2]/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -12.794 ns between AD9783_inst1/AD_9783_SPI_inst/data_out_reg[15]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/D (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -19.077 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/state_f_reg[2]/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -19.079 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/state_f_reg[1]/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -19.383 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -19.383 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -19.397 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg_c/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -19.397 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -19.397 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -19.397 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -19.433 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -19.499 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -19.499 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -19.500 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -19.500 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -19.501 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[15]/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -19.501 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -19.504 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -19.571 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -19.571 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -19.655 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -19.731 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -19.887 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -19.922 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -20.374 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -7.084 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/spi_scs_out_reg/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -7.436 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/spi_sdo_out_reg/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -7.841 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/spi_sck_out_reg/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -7.890 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -8.348 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[10]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -8.348 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[1]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -8.348 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[2]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -8.348 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[4]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -8.348 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[5]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -8.348 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[8]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -8.406 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[0]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -8.406 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[11]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -8.406 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[6]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -8.406 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[7]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -8.406 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[9]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -8.459 ns between AD9783_inst1/AD_9783_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and AD9783_inst1/AD_9783_SPI_inst/counter_f_reg[3]/CE (clocked by AD9783_inst1/AD_9783_SPI_inst/data_out_reg[7]_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -8.462 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -8.652 ns between ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G (clocked by rst_in) and ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE (clocked by ADC2/LTC2195_SPI_inst/spi_clk). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/counter_f_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/counter_f_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/counter_f_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/counter_f_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/counter_f_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/counter_f_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/counter_f_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/counter_f_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/counter_f_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/counter_f_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/counter_f_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/counter_f_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/ready_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/spi_scs_out_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/state_f_reg[0]_C/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/state_f_reg[0]_P/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/state_f_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin ADC1/LTC2195_SPI_inst/state_f_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_sdo relative to clock(s) clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on dac_sdo relative to clock(s) clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on ADC_out[0] relative to clock(s) clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on ADC_out[1] relative to clock(s) clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on ADC_out[2] relative to clock(s) clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on ADC_out[3] relative to clock(s) clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[0] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[10] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[11] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[12] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[13] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[14] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[15] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[1] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[2] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[3] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[4] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[5] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[6] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[7] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[8] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on D1_out_n[9] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[0] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[10] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[11] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[12] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[13] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[14] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[15] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[1] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[2] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[3] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[4] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[5] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[6] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[7] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[8] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on D1_out_p[9] relative to clock(s) DCI1_out_p 
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on adc_sck relative to clock(s) clk 
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on adc_scs2 relative to clock(s) clk 
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on adc_sdi relative to clock(s) clk 
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on dac_csb1 relative to clock(s) clk 
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on dac_rst1 relative to clock(s) clk 
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on dac_sck relative to clock(s) clk 
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on dac_sdi relative to clock(s) clk 
Related violations: <none>


