
---------- Begin Simulation Statistics ----------
final_tick                                79605375000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 397843                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706492                       # Number of bytes of host memory used
host_op_rate                                   398624                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   251.36                       # Real time elapsed on the host
host_tick_rate                              316704271                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079605                       # Number of seconds simulated
sim_ticks                                 79605375000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616999                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095592                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2103649                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81389                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728196                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                292                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             997                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              705                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4478293                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65353                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.592107                       # CPI: cycles per instruction
system.cpu.discardedOps                        190741                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610458                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43403212                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001561                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27033634                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.628098                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        159210750                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132177116                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        38450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        142507                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           82                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       432078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          118                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       865415                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            118                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              24873                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        35231                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3219                       # Transaction distribution
system.membus.trans_dist::ReadExReq             79184                       # Transaction distribution
system.membus.trans_dist::ReadExResp            79184                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24873                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       246564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 246564                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     17828864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17828864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            104057                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  104057    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              104057                       # Request fanout histogram
system.membus.respLayer1.occupancy          970935750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           447886000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            222591                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       436143                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           34199                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           210748                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          210747                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           540                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       222051                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1297371                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1298753                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       107776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    106714880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              106822656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           38568                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4509568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           471907                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000428                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020685                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 471705     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    202      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             471907                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1235135500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1081997495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1350000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  140                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               329137                       # number of demand (read+write) hits
system.l2.demand_hits::total                   329277                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 140                       # number of overall hits
system.l2.overall_hits::.cpu.data              329137                       # number of overall hits
system.l2.overall_hits::total                  329277                       # number of overall hits
system.l2.demand_misses::.cpu.inst                400                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             103662                       # number of demand (read+write) misses
system.l2.demand_misses::total                 104062                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               400                       # number of overall misses
system.l2.overall_misses::.cpu.data            103662                       # number of overall misses
system.l2.overall_misses::total                104062                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34361500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   9160251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       9194612500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34361500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   9160251000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      9194612500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              540                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           432799                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               433339                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             540                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          432799                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              433339                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.740741                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.239515                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.240140                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.740741                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.239515                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.240140                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85903.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 88366.527754                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88357.061175                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85903.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 88366.527754                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88357.061175                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               35231                       # number of writebacks
system.l2.writebacks::total                     35231                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           400                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        103657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            104057                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          400                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       103657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           104057                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     30361500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   8123317500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   8153679000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     30361500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   8123317500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   8153679000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.740741                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.239504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.240128                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.740741                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.239504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.240128                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75903.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78367.283444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78357.813506                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75903.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78367.283444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78357.813506                       # average overall mshr miss latency
system.l2.replacements                          38568                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       400912                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           400912                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       400912                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       400912                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          289                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              289                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          289                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          289                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            131564                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                131564                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           79184                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               79184                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7181396500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7181396500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        210748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            210748                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.375728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.375728                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 90692.519954                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90692.519954                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        79184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          79184                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6389556500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6389556500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.375728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.375728                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80692.519954                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80692.519954                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              400                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34361500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34361500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            540                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.740741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.740741                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85903.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85903.750000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          400                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     30361500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     30361500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.740741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.740741                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75903.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75903.750000                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        197573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            197573                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        24478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           24478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1978854500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1978854500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       222051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        222051                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.110236                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.110236                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80842.164393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80842.164393                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        24473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        24473                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1733761000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1733761000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.110213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.110213                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70843.827892                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70843.827892                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 51542.290196                       # Cycle average of tags in use
system.l2.tags.total_refs                      865328                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    104090                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.313267                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.740629                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       265.010639                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     51267.538928                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.782281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.786473                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65522                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2575                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        62947                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999786                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13949418                       # Number of tag accesses
system.l2.tags.data_accesses                 13949418                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          51200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13268096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13319296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4509568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4509568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          103657                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              104057                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        35231                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              35231                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            643173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         166673368                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             167316541                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       643173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           643173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       56649039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             56649039                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       56649039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           643173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        166673368                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            223965580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     70462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    207314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006063444500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4302                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4302                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              358934                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              66268                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      104057                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      35231                       # Number of write requests accepted
system.mem_ctrls.readBursts                    208114                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    70462                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13164                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13030                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12990                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13018                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12912                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4455                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4584                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4256                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4544                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4354                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4406                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4276                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3322273000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1040570000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7224410500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15963.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34713.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   176291                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60160                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                208114                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                70462                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   88000                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   88282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   16054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   15773                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    746                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        42110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    423.365091                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.642463                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   393.096537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1138      2.70%      2.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        23583     56.00%     58.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1526      3.62%     62.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          824      1.96%     64.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          986      2.34%     66.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1608      3.82%     70.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          964      2.29%     72.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          624      1.48%     74.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10857     25.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        42110                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4302                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.376104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.245712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    265.083610                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         4301     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4302                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4302                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.375407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.355240                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.841650                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3539     82.26%     82.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.12%     82.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              716     16.64%     99.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                5      0.12%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               25      0.58%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               11      0.26%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4302                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13319296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4508608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13319296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4509568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       167.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        56.64                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    167.32                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     56.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.31                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   73914008000                       # Total gap between requests
system.mem_ctrls.avgGap                     530655.96                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        51200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13268096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4508608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 643172.650088012218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 166673368.475432693958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 56636979.600937746465                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          800                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       207314                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        70462                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     25869000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7198541500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1687752222250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32336.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34722.89                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  23952658.49                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            148354920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             78852510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           741260520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          183232440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6283464720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14488414470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      18367693920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40291273500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.137601                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  47587075000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2657980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  29360320000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            152310480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             80954940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           744673440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          184500900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6283464720.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14752665900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      18145166400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40343736780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.796643                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  47007013500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2657980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29940381500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     79605375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8050327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8050327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8050327                       # number of overall hits
system.cpu.icache.overall_hits::total         8050327                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          540                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            540                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          540                       # number of overall misses
system.cpu.icache.overall_misses::total           540                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37279000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37279000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37279000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37279000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8050867                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8050867                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8050867                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8050867                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000067                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000067                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 69035.185185                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 69035.185185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 69035.185185                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 69035.185185                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          540                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          540                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          540                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36739000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36739000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36739000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000067                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000067                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 68035.185185                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68035.185185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 68035.185185                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68035.185185                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8050327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8050327                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          540                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           540                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37279000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37279000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8050867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8050867                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 69035.185185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 69035.185185                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          540                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36739000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000067                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 68035.185185                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68035.185185                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           203.914747                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8050867                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14909.012963                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   203.914747                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.796542                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.796542                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          238                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16102274                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16102274                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51593520                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51593520                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51594120                       # number of overall hits
system.cpu.dcache.overall_hits::total        51594120                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       461534                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         461534                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       469353                       # number of overall misses
system.cpu.dcache.overall_misses::total        469353                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15963799000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15963799000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15963799000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15963799000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52055054                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52055054                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52063473                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52063473                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008866                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008866                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009015                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009015                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34588.565523                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34588.565523                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 34012.351045                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34012.351045                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       400912                       # number of writebacks
system.cpu.dcache.writebacks::total            400912                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32690                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32690                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32690                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       428844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       428844                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       432799                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       432799                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13230749000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13230749000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13278819500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13278819500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008238                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008238                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008313                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008313                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30852.125715                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30852.125715                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30681.261971                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30681.261971                       # average overall mshr miss latency
system.cpu.dcache.replacements                 431774                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40886855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40886855                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       218107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        218107                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4569444000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4569444000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41104962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41104962                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005306                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20950.469265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20950.469265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218096                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4350376500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4350376500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005306                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19947.071473                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19947.071473                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10706665                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10706665                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       243427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       243427                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11394355000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11394355000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950092                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022231                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022231                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46808.098526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46808.098526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32679                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32679                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       210748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       210748                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8880372500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8880372500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019246                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42137.398694                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42137.398694                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           600                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7819                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7819                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928733                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3955                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     48070500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     48070500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469771                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12154.361568                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12154.361568                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1006.036400                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52026994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            432798                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            120.210800                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1006.036400                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982457                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          302                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          226                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         416941190                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        416941190                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79605375000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
