diff -Naur a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
--- a/arch/arm/boot/dts/Makefile	2022-08-11 07:07:54.000000000 -0400
+++ b/arch/arm/boot/dts/Makefile	2022-08-11 23:28:41.483653303 -0400
@@ -1,4 +1,6 @@
 # SPDX-License-Identifier: GPL-2.0
+subdir-y += overlays
+
 dtb-$(CONFIG_ARCH_ALPINE) += \
 	alpine-db.dtb
 dtb-$(CONFIG_MACH_ARTPEC6) += \
--- /dev/null	2023-03-20 10:42:07.099687087 -0400
+++ b/arch/arm/boot/dts/overlays/Makefile	2023-03-21 08:33:51.304046417 -0400
@@ -0,0 +1,16 @@
+# SPDX-License-Identifier: GPL-2.0
+dtbo-y += \
+	sun8i-h3-i2c0.dtbo \
+	sun8i-h3-i2c1.dtbo \
+	sun8i-h3-i2c2.dtbo \
+	sun8i-h3-spi-add-cs1.dtbo \
+	sun8i-h3-spi-jedec-nor.dtbo \
+	sun8i-h3-spi-spidev.dtbo \
+	sun8i-h3-uart1.dtbo \
+	sun8i-h3-uart2.dtbo \
+	sun8i-h3-uart3.dtbo \
+	sunxi-h3-h5-ir-tx.dtbo \
+	sunxi-h3-h5-overclock.dtbo
+
+targets += $(dtbo-y)
+always-y := $(dtbo-y)
diff -Naur a/arch/arm/boot/dts/overlays/sun8i-h3-i2c0.dts b/arch/arm/boot/dts/overlays/sun8i-h3-i2c0.dts
--- a/arch/arm/boot/dts/overlays/sun8i-h3-i2c0.dts	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-i2c0.dts	2018-11-13 17:41:35.000000000 -0500
@@ -0,0 +1,20 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			i2c0 = "/soc/i2c@01c2ac00";
+		};
+	};
+
+	fragment@1 {
+		target = <&i2c0>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff -Naur a/arch/arm/boot/dts/overlays/sun8i-h3-i2c1.dts b/arch/arm/boot/dts/overlays/sun8i-h3-i2c1.dts
--- a/arch/arm/boot/dts/overlays/sun8i-h3-i2c1.dts	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-i2c1.dts	2018-11-13 17:41:35.000000000 -0500
@@ -0,0 +1,20 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			i2c1 = "/soc/i2c@01c2b000";
+		};
+	};
+
+	fragment@1 {
+		target = <&i2c1>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
diff -Naur a/arch/arm/boot/dts/overlays/sun8i-h3-i2c2.dts b/arch/arm/boot/dts/overlays/sun8i-h3-i2c2.dts
--- a/arch/arm/boot/dts/overlays/sun8i-h3-i2c2.dts	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-i2c2.dts	2018-11-13 17:41:35.000000000 -0500
@@ -0,0 +1,20 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			i2c2 = "/soc/i2c@01c2b400";
+		};
+	};
+
+	fragment@1 {
+		target = <&i2c2>;
+		__overlay__ {
+			status = "okay";
+		};
+	};
+};
--- /dev/null	2023-03-20 10:42:07.099687087 -0400
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-spi-add-cs1.dts	2023-03-21 08:31:56.313710000 -0400
@@ -0,0 +1,41 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target = <&pio>;
+		__overlay__ {
+			spi0_cs1: spi0_cs1 {
+				pins = "PA21";
+				function = "gpio_out";
+				output-high;
+			};
+
+			spi1_cs1: spi1_cs1 {
+				pins = "PA10";
+				function = "gpio_out";
+				output-high;
+			};
+		};
+	};
+
+	fragment@1 {
+		target = <&spi0>;
+		__overlay__ {
+			pinctrl-names = "default", "default";
+			pinctrl-1 = <&spi0_cs1>;
+			cs-gpios = <0>, <&pio 0 21 0>; /* PA21 */
+		};
+	};
+
+	fragment@2 {
+		target = <&spi1>;
+		__overlay__ {
+			pinctrl-names = "default", "default";
+			pinctrl-1 = <&spi1_cs1>;
+			cs-gpios = <0>, <&pio 0 10 0>; /* PA10 */
+		};
+	};
+};
--- /dev/null	2023-03-20 10:42:07.099687087 -0400
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-spi-jedec-nor.dts	2023-03-21 08:31:56.313710000 -0400
@@ -0,0 +1,42 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			spi0 = "/soc/spi@1c68000";
+			spi1 = "/soc/spi@1c69000";
+		};
+	};
+
+	fragment@1 {
+		target = <&spi0>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			spiflash@0 {
+				compatible = "jedec,spi-nor";
+				reg = <0>;
+				spi-max-frequency = <1000000>;
+				status = "disabled";
+			};
+		};
+	};
+
+	fragment@2 {
+		target = <&spi1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			spiflash@0 {
+				compatible = "jedec,spi-nor";
+				reg = <0>;
+				spi-max-frequency = <1000000>;
+				status = "disabled";
+			};
+		};
+	};
+};
diff -Naur a/arch/arm/boot/dts/overlays/sun8i-h3-spi-spidev.dts b/arch/arm/boot/dts/overlays/sun8i-h3-spi-spidev.dts
--- a/arch/arm/boot/dts/overlays/sun8i-h3-spi-spidev.dts	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-spi-spidev.dts	2018-11-13 17:41:35.000000000 -0500
@@ -0,0 +1,42 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			spi0 = "/soc/spi@01c68000";
+			spi1 = "/soc/spi@01c69000";
+		};
+	};
+
+	fragment@1 {
+		target = <&spi0>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			spidev {
+				compatible = "spidev";
+				status = "disabled";
+				reg = <0>;
+				spi-max-frequency = <1000000>;
+			};
+		};
+	};
+
+	fragment@2 {
+		target = <&spi1>;
+		__overlay__ {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			spidev {
+				compatible = "spidev";
+				status = "disabled";
+				reg = <0>;
+				spi-max-frequency = <1000000>;
+			};
+		};
+	};
+};
diff -Naur a/arch/arm/boot/dts/overlays/sun8i-h3-uart1.dts b/arch/arm/boot/dts/overlays/sun8i-h3-uart1.dts
--- a/arch/arm/boot/dts/overlays/sun8i-h3-uart1.dts	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-uart1.dts	2018-11-13 17:41:35.000000000 -0500
@@ -0,0 +1,22 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			serial1 = "/soc/serial@01c28400";
+		};
+	};
+
+	fragment@1 {
+		target = <&uart1>;
+		 __overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&uart1_pins>;
+			status = "okay";
+		};
+	};
+};
diff -Naur a/arch/arm/boot/dts/overlays/sun8i-h3-uart2.dts b/arch/arm/boot/dts/overlays/sun8i-h3-uart2.dts
--- a/arch/arm/boot/dts/overlays/sun8i-h3-uart2.dts	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-uart2.dts	2018-11-13 17:41:35.000000000 -0500
@@ -0,0 +1,22 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			serial2 = "/soc/serial@01c28800";
+		};
+	};
+
+	fragment@1 {
+		target = <&uart2>;
+		 __overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&uart2_pins>;
+			status = "okay";
+		};
+	};
+};
diff -Naur a/arch/arm/boot/dts/overlays/sun8i-h3-uart3.dts b/arch/arm/boot/dts/overlays/sun8i-h3-uart3.dts
--- a/arch/arm/boot/dts/overlays/sun8i-h3-uart3.dts	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm/boot/dts/overlays/sun8i-h3-uart3.dts	2018-11-13 17:41:35.000000000 -0500
@@ -0,0 +1,22 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3";
+
+	fragment@0 {
+		target-path = "/aliases";
+		__overlay__ {
+			serial3 = "/soc/serial@01c28c00";
+		};
+	};
+
+	fragment@1 {
+		target = <&uart3>;
+		 __overlay__ {
+			pinctrl-names = "default";
+			pinctrl-0 = <&uart3_pins>;
+			status = "okay";
+		};
+	};
+};
diff -Naur a/arch/arm/boot/dts/overlays/sunxi-h3-h5-ir-tx.dts b/arch/arm/boot/dts/overlays/sunxi-h3-h5-ir-tx.dts
--- a/arch/arm/boot/dts/overlays/sunxi-h3-h5-ir-tx.dts	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm/boot/dts/overlays/sunxi-h3-h5-ir-tx.dts	2022-08-11 23:28:41.484653287 -0400
@@ -0,0 +1,33 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3", "allwinner,sun50i-h5";
+
+	/*
+	 * This fragment is needed only for the internal pull-up activation,
+	 * external pull-up resistor is highly recommended if using long wires
+	 */
+	fragment@0 {
+		target = <&pio>;
+		__overlay__ {
+			ir_tx1_pins: ir-tx1-pins {
+				pins = "PA10";
+				function = "gpio_out";
+			};
+		};
+	};
+
+	fragment@1 {
+		target-path = "/";
+		__overlay__ {
+			gpio_ir_tx1: gpio-ir-transmitter-1 {
+				compatible = "gpio-ir-tx";
+				pinctrl-names = "default";
+				pinctrl-0 = <&ir_tx1_pins>;
+				gpios = <&pio 0 10 0>; /* PA10 Active_HIGH */
+				status = "okay";
+			};
+		};
+	};
+};
diff -Naur a/arch/arm/boot/dts/overlays/sunxi-h3-h5-overclock.dts b/arch/arm/boot/dts/overlays/sunxi-h3-h5-overclock.dts
--- a/arch/arm/boot/dts/overlays/sunxi-h3-h5-overclock.dts	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm/boot/dts/overlays/sunxi-h3-h5-overclock.dts	2022-08-11 23:28:41.484653287 -0400
@@ -0,0 +1,18 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	/* if the board is actually regulated this will not work */
+	compatible = "allwinner,sun8i-h3", "allwinner,sun50i-h5";
+	
+	fragment@0 {
+		target-path = "/opp-table-cpu";
+		__overlay__ {
+			opp-1368000000 {
+				opp-hz = /bits/ 64 <1368000000>;
+				opp-microvolt = <1300000 1300000 1300000>;
+				clock-latency-ns = <244144>; /* 8 32k periods */
+			};
+		};
+	};
+};
diff -Naur a/arch/arm/boot/.gitignore b/arch/arm/boot/.gitignore
--- a/arch/arm/boot/.gitignore	2022-08-11 07:07:54.000000000 -0400
+++ b/arch/arm/boot/.gitignore	2022-08-11 23:28:41.484653287 -0400
@@ -4,3 +4,5 @@
 xipImage
 bootpImage
 uImage
+*.dtb*
+*.scr
diff -Naur a/arch/arm64/boot/dts/allwinner/Makefile b/arch/arm64/boot/dts/allwinner/Makefile
--- a/arch/arm64/boot/dts/allwinner/Makefile	2022-08-11 07:07:54.000000000 -0400
+++ b/arch/arm64/boot/dts/allwinner/Makefile	2022-08-11 23:28:41.484653287 -0400
@@ -1,4 +1,6 @@
 # SPDX-License-Identifier: GPL-2.0
+subdir-y += overlays
+
 dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-amarula-relic.dtb
 dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-bananapi-m64.dtb
 dtb-$(CONFIG_ARCH_SUNXI) += sun50i-a64-nanopi-a64.dtb
diff -Naur a/arch/arm64/boot/dts/allwinner/overlays/Makefile b/arch/arm64/boot/dts/allwinner/overlays/Makefile
--- a/arch/arm64/boot/dts/allwinner/overlays/Makefile	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm64/boot/dts/allwinner/overlays/Makefile	2022-08-11 23:28:41.487653239 -0400
@@ -0,0 +1,8 @@
+# SPDX-License-Identifier: GPL-2.0
+dtbo-y += \
+	sunxi-a64-overclock.dtbo \
+	sunxi-h3-h5-ir-tx.dtbo \
+	sunxi-h3-h5-overclock.dtbo
+
+targets += $(dtbo-y)
+always-y := $(dtbo-y)
diff -Naur a/arch/arm64/boot/dts/allwinner/overlays/sunxi-a64-overclock.dts b/arch/arm64/boot/dts/allwinner/overlays/sunxi-a64-overclock.dts
--- a/arch/arm64/boot/dts/allwinner/overlays/sunxi-a64-overclock.dts	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm64/boot/dts/allwinner/overlays/sunxi-a64-overclock.dts	2022-08-11 23:28:41.488653224 -0400
@@ -0,0 +1,18 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	/* if the board is actually regulated this will not work */
+	compatible = "allwinner,sun50i-a64";
+	
+	fragment@0 {
+		target-path = "/opp-table-cpu";
+		__overlay__ {
+			opp-1368000000 {
+				opp-hz = /bits/ 64 <1368000000>;
+				opp-microvolt = <1300000 1300000 1300000>;
+				clock-latency-ns = <244144>; /* 8 32k periods */
+			};
+		};
+	};
+};
diff -Naur a/arch/arm64/boot/dts/allwinner/overlays/sunxi-h3-h5-ir-tx.dts b/arch/arm64/boot/dts/allwinner/overlays/sunxi-h3-h5-ir-tx.dts
--- a/arch/arm64/boot/dts/allwinner/overlays/sunxi-h3-h5-ir-tx.dts	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm64/boot/dts/allwinner/overlays/sunxi-h3-h5-ir-tx.dts	2022-08-11 23:28:41.488653224 -0400
@@ -0,0 +1,33 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	compatible = "allwinner,sun8i-h3", "allwinner,sun50i-h5";
+
+	/*
+	 * This fragment is needed only for the internal pull-up activation,
+	 * external pull-up resistor is highly recommended if using long wires
+	 */
+	fragment@0 {
+		target = <&pio>;
+		__overlay__ {
+			ir_tx1_pins: ir-tx1-pins {
+				pins = "PA10";
+				function = "gpio_out";
+			};
+		};
+	};
+
+	fragment@1 {
+		target-path = "/";
+		__overlay__ {
+			gpio_ir_tx1: gpio-ir-transmitter-1 {
+				compatible = "gpio-ir-tx";
+				pinctrl-names = "default";
+				pinctrl-0 = <&ir_tx1_pins>;
+				gpios = <&pio 0 10 0>; /* PA10 Active_HIGH */
+				status = "okay";
+			};
+		};
+	};
+};
diff -Naur a/arch/arm64/boot/dts/allwinner/overlays/sunxi-h3-h5-overclock.dts b/arch/arm64/boot/dts/allwinner/overlays/sunxi-h3-h5-overclock.dts
--- a/arch/arm64/boot/dts/allwinner/overlays/sunxi-h3-h5-overclock.dts	1969-12-31 19:00:00.000000000 -0500
+++ b/arch/arm64/boot/dts/allwinner/overlays/sunxi-h3-h5-overclock.dts	2022-08-11 23:28:41.488653224 -0400
@@ -0,0 +1,18 @@
+/dts-v1/;
+/plugin/;
+
+/ {
+	/* if the board is actually regulated this will not work */
+	compatible = "allwinner,sun8i-h3", "allwinner,sun50i-h5";
+	
+	fragment@0 {
+		target-path = "/opp-table-cpu";
+		__overlay__ {
+			opp-1368000000 {
+				opp-hz = /bits/ 64 <1368000000>;
+				opp-microvolt = <1300000 1300000 1300000>;
+				clock-latency-ns = <244144>; /* 8 32k periods */
+			};
+		};
+	};
+};
diff -Naur a/arch/arm64/boot/.gitignore b/arch/arm64/boot/.gitignore
--- a/arch/arm64/boot/.gitignore	2022-08-11 07:07:54.000000000 -0400
+++ b/arch/arm64/boot/.gitignore	2022-08-11 23:28:41.488653224 -0400
@@ -1,3 +1,5 @@
 # SPDX-License-Identifier: GPL-2.0-only
 Image
 Image.gz
+*.dtb*
+*.scr
diff -Naur a/Makefile b/Makefile
--- a/Makefile	2022-08-11 07:07:54.000000000 -0400
+++ b/Makefile	2022-08-11 23:28:41.489653208 -0400
@@ -1425,7 +1425,7 @@
 	$(Q)$(MAKE) $(build)=$(dtstree) $(dtstree)/$@
 
 %.dtbo: include/config/kernel.release scripts_dtc
-	$(Q)$(MAKE) $(build)=$(dtstree) $(dtstree)/$@
+	$(Q)$(MAKE) $(build)=$(dtstree)/overlays $(dtstree)/overlays/$@
 
 PHONY += dtbs dtbs_install dtbs_check
 dtbs: include/config/kernel.release scripts_dtc
diff -Naur a/scripts/Makefile.dtbinst b/scripts/Makefile.dtbinst
--- a/scripts/Makefile.dtbinst	2022-08-11 07:07:54.000000000 -0400
+++ b/scripts/Makefile.dtbinst	2022-08-11 23:28:41.489653208 -0400
@@ -18,9 +18,10 @@
 include $(src)/Makefile
 
 dtbs    := $(addprefix $(dst)/, $(dtb-y) $(if $(CONFIG_OF_ALL_DTBS),$(dtb-)))
+dtbos   := $(addprefix $(dst)/, $(dtbo-y) $(if $(CONFIG_OF_ALL_DTBS),$(dtb-)))
 subdirs := $(addprefix $(obj)/, $(subdir-y) $(subdir-m))
 
-__dtbs_install: $(dtbs) $(subdirs)
+__dtbs_install: $(dtbs) $(dtbos) $(subdirs)
 	@:
 
 quiet_cmd_dtb_install = INSTALL $@
diff -Naur a/scripts/Makefile.lib b/scripts/Makefile.lib
--- a/scripts/Makefile.lib	2022-08-11 07:07:54.000000000 -0400
+++ b/scripts/Makefile.lib	2022-08-11 23:28:41.490653192 -0400
@@ -302,6 +302,7 @@
 	-Wno-unit_address_format \
 	-Wno-avoid_unnecessary_addr_size \
 	-Wno-alias_paths \
+	-Wno-gpios_property \
 	-Wno-graph_child_address \
 	-Wno-simple_bus_reg \
 	-Wno-unique_unit_address
@@ -373,6 +374,18 @@
 $(obj)/%.dt.yaml: $(src)/%.dts $(DTC) $(DT_TMP_SCHEMA) FORCE
 	$(call if_changed_rule,dtc)
 
+quiet_cmd_dtco = DTCO    $@
+cmd_dtco = mkdir -p $(dir ${dtc-tmp}) ; \
+	$(CPP) $(dtc_cpp_flags) -x assembler-with-cpp -o $(dtc-tmp) $< ; \
+	$(DTC) -@ -H epapr -O dtb -o $@ -b 0 \
+		-i $(dir $<) $(DTC_FLAGS) \
+		-Wno-interrupts_property \
+		-d $(depfile).dtc.tmp $(dtc-tmp) ; \
+	cat $(depfile).pre.tmp $(depfile).dtc.tmp > $(depfile)
+
+$(obj)/%.dtbo: $(obj)/%.dts FORCE
+	$(call if_changed_dep,dtco)
+
 dtc-tmp = $(subst $(comma),_,$(dot-target).dts.tmp)
 
 # Bzip2
