Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.4_63036 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date         : Mon Feb 23 10:41:29 2015
| Host         : huins-PC running 64-bit major release  (build 7600)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    37 |
| Minimum Number of register sites lost to control set restrictions |    84 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             115 |           50 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             383 |          117 |
| Yes          | No                    | No                     |             298 |           75 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              72 |           33 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                         |                                                                         Enable Signal                                                                        |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push |                                                                                                                                                         |                1 |              2 |
|  lcdclk_IBUF_BUFG                                             |                                                                                                                                                              |                                                                                                                                                         |                2 |              3 |
|  lcdclk_IBUF_BUFG                                             | utextlcd/n_0_lcd_mode[3]_i_1                                                                                                                                 | utextlcd/n_0_set_data_reg[9]_i_3                                                                                                                        |                1 |              4 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | usystem_wrapper/system_i/proc_sys_reset/U0/EXT_LPF/lpf_int                                                                                              |                1 |              4 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11[0]  |                                                                                                                                                         |                1 |              4 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]  |                                                                                                                                                         |                1 |              4 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     |                                                                                                                                                         |                2 |              4 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O12     | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O3 |                1 |              4 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O1 |                1 |              4 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13     |                                                                                                                                                         |                1 |              4 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                    | usystem_wrapper/system_i/proc_sys_reset/U0/SEQ/SEQ_COUNTER/clear                                                                                        |                2 |              6 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]            |                3 |              8 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12[0]  |                                                                                                                                                         |                2 |              8 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]    |                                                                                                                                                         |                5 |              8 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13[0]  |                                                                                                                                                         |                3 |              8 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]    |                                                                                                                                                         |                4 |              8 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O16     |                                                                                                                                                         |                2 |              8 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O14     |                                                                                                                                                         |                2 |              8 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r          | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0] |                2 |              8 |
|  utextlcd/n_0_set_data_reg[9]_i_2                             |                                                                                                                                                              | utextlcd/n_0_set_data_reg[9]_i_3                                                                                                                        |                4 |              9 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r              |                                                                                                                                                         |                4 |             13 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                     |                                                                                                                                                         |                2 |             14 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                 |                                                                                                                                                         |                2 |             14 |
|  lcdclk_IBUF_BUFG                                             | utextlcd/n_0_count_lcd[15]_i_2                                                                                                                               | utextlcd/count_lcd0_out[4]                                                                                                                              |                5 |             14 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2      |                                                                                                                                                         |                4 |             20 |
|  lcdclk_IBUF_BUFG                                             |                                                                                                                                                              | utextlcd/n_0_delay_lcdclk[0]_i_1                                                                                                                        |                6 |             24 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O17[0]  |                                                                                                                                                         |                9 |             28 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O15[0]  |                                                                                                                                                         |                6 |             28 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                    |                                                                                                                                                         |                6 |             28 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                    |                                                                                                                                                         |                9 |             28 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/slv_reg_rden                                                                               | usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg0[31]_i_1                                                                  |               21 |             32 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0 |                                                                                                                                                         |                9 |             34 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                     |                                                                                                                                                         |               10 |             47 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                 |                                                                                                                                                         |                8 |             47 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | usystem_wrapper/system_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                       |               17 |             73 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              |                                                                                                                                                         |               49 |            113 |
|  usystem_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                              | usystem_wrapper/system_i/textlcd_0/inst/textlcd_v1_0_S00_AXI_inst/n_0_slv_reg0[31]_i_1                                                                  |               86 |            265 |
+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


