
---------------------------------- Formula Set ----------------------------------

PRE	F0= CP0[ASID]=pid
	F1= PC[Out]=addr
	F2= IMem[{pid,addr}]={1,rs,12,imm}
	F3= GPR[rs]=a

IF	F4= CP0.ASID=>IMMU.PID
	F5= PC.Out=>IMMU.IEA
	F6= IMMU.Addr=>IAddrReg.In
	F7= IMMU.Hit=>CU_IF.IMMUHit
	F8= PC.Out=>ICache.IEA
	F9= ICache.Out=>IR_IMMU.In
	F10= ICache.Out=>ICacheReg.In
	F11= ICache.Hit=>CU_IF.ICacheHit
	F12= ICache.Out=>IR_ID.In
	F13= CU_IF.IMMUHitOut=>CU_ID.IMMUHit
	F14= CU_IF.ICacheHitOut=>CU_ID.ICacheHit
	F15= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit
	F16= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit
	F17= ICache.Hit=>FU.ICacheHit
	F18= FU.Halt_IF=>CU_IF.Halt
	F19= FU.Bub_IF=>CU_IF.Bub
	F20= CtrlASIDIn=0
	F21= CtrlCP0=0
	F22= CtrlEPCIn=0
	F23= CtrlExCodeIn=0
	F24= CtrlIMMU=0
	F25= CtrlPC=0
	F26= CtrlPCInc=0
	F27= CtrlIAddrReg=1
	F28= CtrlICache=0
	F29= CtrlIR_IMMU=1
	F30= CtrlICacheReg=1
	F31= CtrlIR_ID=0
	F32= CtrlIMem=0
	F33= CtrlIRMux=0
	F34= CtrlGPR=0
	F35= CtrlA_EX=0
	F36= CtrlB_EX=0
	F37= CtrlIR_EX=0
	F38= CtrlConditionReg_MEM=0
	F39= CtrlIR_MEM=0
	F40= CtrlPIDReg=0
	F41= CtrlIR_DMMU1=0
	F42= CtrlIR_WB=0
	F43= CtrlA_MEM=0
	F44= CtrlA_WB=0
	F45= CtrlB_MEM=0
	F46= CtrlB_WB=0
	F47= CtrlConditionReg_DMMU1=0
	F48= CtrlConditionReg_WB=0
	F49= CtrlIR_DMMU2=0
	F50= CtrlConditionReg_DMMU2=0

IF(IMMU)	F51= IR_IMMU.Out=>FU.IR_IMMU
	F52= CU_ID.IMMUHitOut=>CU_ID.IMMUHit
	F53= CU_ID.ICacheHitOut=>CU_ID.ICacheHit
	F54= IAddrReg.Out=>IMem.RAddr
	F55= IMem.Out=>IRMux.MemData
	F56= ICacheReg.Out=>IRMux.CacheData
	F57= CU_IMMU.IMMUHit=>IRMux.MemSel
	F58= CU_IMMU.ICacheHit=>IRMux.CacheSel
	F59= IRMux.Out=>IR_ID.In
	F60= IMem.MEM8WordOut=>ICache.WData
	F61= PC.Out=>ICache.IEA
	F62= FU.Halt_IMMU=>CU_IMMU.Halt
	F63= FU.Bub_IMMU=>CU_IMMU.Bub
	F64= CtrlASIDIn=0
	F65= CtrlCP0=0
	F66= CtrlEPCIn=0
	F67= CtrlExCodeIn=0
	F68= CtrlIMMU=0
	F69= CtrlPC=0
	F70= CtrlPCInc=1
	F71= CtrlIAddrReg=0
	F72= CtrlICache=1
	F73= CtrlIR_IMMU=0
	F74= CtrlICacheReg=0
	F75= CtrlIR_ID=1
	F76= CtrlIMem=0
	F77= CtrlIRMux=0
	F78= CtrlGPR=0
	F79= CtrlA_EX=0
	F80= CtrlB_EX=0
	F81= CtrlIR_EX=0
	F82= CtrlConditionReg_MEM=0
	F83= CtrlIR_MEM=0
	F84= CtrlPIDReg=0
	F85= CtrlIR_DMMU1=0
	F86= CtrlIR_WB=0
	F87= CtrlA_MEM=0
	F88= CtrlA_WB=0
	F89= CtrlB_MEM=0
	F90= CtrlB_WB=0
	F91= CtrlConditionReg_DMMU1=0
	F92= CtrlConditionReg_WB=0
	F93= CtrlIR_DMMU2=0
	F94= CtrlConditionReg_DMMU2=0

ID	F95= IR_ID.Out=>FU.IR_ID
	F96= CU_ID.IMMUHitOut=>CU_EX.IMMUHit
	F97= CU_ID.ICacheHitOut=>CU_EX.ICacheHit
	F98= IR_ID.Out31_26=>CU_ID.Op
	F99= IR_ID.Out25_21=>GPR.RReg1
	F100= IR_ID.Out20_16=>CU_ID.IRFunc1
	F101= IR_ID.Out15_0=>IMMEXT.In
	F102= GPR.Rdata1=>FU.InID1
	F103= IR_ID.Out25_21=>FU.InID1_RReg
	F104= FU.OutID1=>A_EX.In
	F105= IMMEXT.Out=>B_EX.In
	F106= IR_ID.Out=>IR_EX.In
	F107= FU.Halt_ID=>CU_ID.Halt
	F108= FU.Bub_ID=>CU_ID.Bub
	F109= FU.InID2_RReg=5'b00000
	F110= CtrlASIDIn=0
	F111= CtrlCP0=0
	F112= CtrlEPCIn=0
	F113= CtrlExCodeIn=0
	F114= CtrlIMMU=0
	F115= CtrlPC=0
	F116= CtrlPCInc=0
	F117= CtrlIAddrReg=0
	F118= CtrlICache=0
	F119= CtrlIR_IMMU=0
	F120= CtrlICacheReg=0
	F121= CtrlIR_ID=0
	F122= CtrlIMem=0
	F123= CtrlIRMux=0
	F124= CtrlGPR=0
	F125= CtrlA_EX=1
	F126= CtrlB_EX=1
	F127= CtrlIR_EX=1
	F128= CtrlConditionReg_MEM=0
	F129= CtrlIR_MEM=0
	F130= CtrlPIDReg=0
	F131= CtrlIR_DMMU1=0
	F132= CtrlIR_WB=0
	F133= CtrlA_MEM=0
	F134= CtrlA_WB=0
	F135= CtrlB_MEM=0
	F136= CtrlB_WB=0
	F137= CtrlConditionReg_DMMU1=0
	F138= CtrlConditionReg_WB=0
	F139= CtrlIR_DMMU2=0
	F140= CtrlConditionReg_DMMU2=0

EX	F141= IR_EX.Out=>FU.IR_EX
	F142= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit
	F143= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit
	F144= IR_EX.Out31_26=>CU_EX.Op
	F145= IR_EX.Out20_16=>CU_EX.IRFunc1
	F146= A_EX.Out=>CMPU.A
	F147= B_EX.Out=>CMPU.B
	F148= CMPU.Func=6'b000011
	F149= CMPU.zero=>ConditionReg_MEM.In
	F150= IR_EX.Out=>IR_MEM.In
	F151= FU.InEX_WReg=5'b00000
	F152= CtrlASIDIn=0
	F153= CtrlCP0=0
	F154= CtrlEPCIn=0
	F155= CtrlExCodeIn=0
	F156= CtrlIMMU=0
	F157= CtrlPC=0
	F158= CtrlPCInc=0
	F159= CtrlIAddrReg=0
	F160= CtrlICache=0
	F161= CtrlIR_IMMU=0
	F162= CtrlICacheReg=0
	F163= CtrlIR_ID=0
	F164= CtrlIMem=0
	F165= CtrlIRMux=0
	F166= CtrlGPR=0
	F167= CtrlA_EX=0
	F168= CtrlB_EX=0
	F169= CtrlIR_EX=0
	F170= CtrlConditionReg_MEM=1
	F171= CtrlIR_MEM=1
	F172= CtrlPIDReg=0
	F173= CtrlIR_DMMU1=0
	F174= CtrlIR_WB=0
	F175= CtrlA_MEM=0
	F176= CtrlA_WB=0
	F177= CtrlB_MEM=0
	F178= CtrlB_WB=0
	F179= CtrlConditionReg_DMMU1=0
	F180= CtrlConditionReg_WB=0
	F181= CtrlIR_DMMU2=0
	F182= CtrlConditionReg_DMMU2=0

MEM	F183= IR_MEM.Out=>FU.IR_MEM
	F184= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit
	F185= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit
	F186= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit
	F187= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit
	F188= IR_MEM.Out31_26=>CU_MEM.Op
	F189= IR_MEM.Out20_16=>CU_MEM.IRFunc1
	F190= PC.Out=>CP0.EPCIn
	F191= CP0.ExCodeIn=5'h0d
	F192= CU_MEM.TrapAddr=>PC.In
	F193= CP0.ASID=>PIDReg.In
	F194= ConditionReg_MEM.Out=>CU_MEM.zero
	F195= IR_MEM.Out=>IR_DMMU1.In
	F196= IR_MEM.Out=>IR_WB.In
	F197= A_MEM.Out=>A_WB.In
	F198= B_MEM.Out=>B_WB.In
	F199= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In
	F200= ConditionReg_MEM.Out=>ConditionReg_WB.In
	F201= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit
	F202= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit
	F203= FU.InMEM_WReg=5'b00000
	F204= CtrlASIDIn=0
	F205= CtrlCP0=0
	F206= CtrlEPCIn=0
	F207= CtrlExCodeIn=0
	F208= CtrlIMMU=0
	F209= CtrlPC=0
	F210= CtrlPCInc=0
	F211= CtrlIAddrReg=0
	F212= CtrlICache=0
	F213= CtrlIR_IMMU=0
	F214= CtrlICacheReg=0
	F215= CtrlIR_ID=0
	F216= CtrlIMem=0
	F217= CtrlIRMux=0
	F218= CtrlGPR=0
	F219= CtrlA_EX=0
	F220= CtrlB_EX=0
	F221= CtrlIR_EX=0
	F222= CtrlConditionReg_MEM=0
	F223= CtrlIR_MEM=0
	F224= CtrlPIDReg=0
	F225= CtrlIR_DMMU1=1
	F226= CtrlIR_WB=1
	F227= CtrlA_MEM=0
	F228= CtrlA_WB=1
	F229= CtrlB_MEM=0
	F230= CtrlB_WB=1
	F231= CtrlConditionReg_DMMU1=1
	F232= CtrlConditionReg_WB=1
	F233= CtrlIR_DMMU2=0
	F234= CtrlConditionReg_DMMU2=0

MEM(DMMU1)	F235= IR_DMMU1.Out=>FU.IR_DMMU1
	F236= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit
	F237= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit
	F238= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit
	F239= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit
	F240= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2
	F241= IR_DMMU1.Out31_26=>CU_DMMU1.Op
	F242= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1
	F243= IR_DMMU1.Out=>IR_DMMU2.In
	F244= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In
	F245= FU.InDMMU1_WReg=5'b00000
	F246= CtrlASIDIn=0
	F247= CtrlCP0=0
	F248= CtrlEPCIn=0
	F249= CtrlExCodeIn=0
	F250= CtrlIMMU=0
	F251= CtrlPC=0
	F252= CtrlPCInc=0
	F253= CtrlIAddrReg=0
	F254= CtrlICache=0
	F255= CtrlIR_IMMU=0
	F256= CtrlICacheReg=0
	F257= CtrlIR_ID=0
	F258= CtrlIMem=0
	F259= CtrlIRMux=0
	F260= CtrlGPR=0
	F261= CtrlA_EX=0
	F262= CtrlB_EX=0
	F263= CtrlIR_EX=0
	F264= CtrlConditionReg_MEM=0
	F265= CtrlIR_MEM=0
	F266= CtrlPIDReg=0
	F267= CtrlIR_DMMU1=0
	F268= CtrlIR_WB=0
	F269= CtrlA_MEM=0
	F270= CtrlA_WB=0
	F271= CtrlB_MEM=0
	F272= CtrlB_WB=0
	F273= CtrlConditionReg_DMMU1=0
	F274= CtrlConditionReg_WB=0
	F275= CtrlIR_DMMU2=1
	F276= CtrlConditionReg_DMMU2=1

MEM(DMMU2)	F277= IR_DMMU2.Out=>FU.IR_DMMU2
	F278= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit
	F279= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit
	F280= IR_DMMU2.Out31_26=>CU_DMMU2.Op
	F281= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1
	F282= IR_DMMU2.Out=>IR_WB.In
	F283= ConditionReg_DMMU2.Out=>ConditionReg_WB.In
	F284= FU.InDMMU2_WReg=5'b00000
	F285= CtrlASIDIn=0
	F286= CtrlCP0=0
	F287= CtrlEPCIn=0
	F288= CtrlExCodeIn=0
	F289= CtrlIMMU=0
	F290= CtrlPC=0
	F291= CtrlPCInc=0
	F292= CtrlIAddrReg=0
	F293= CtrlICache=0
	F294= CtrlIR_IMMU=0
	F295= CtrlICacheReg=0
	F296= CtrlIR_ID=0
	F297= CtrlIMem=0
	F298= CtrlIRMux=0
	F299= CtrlGPR=0
	F300= CtrlA_EX=0
	F301= CtrlB_EX=0
	F302= CtrlIR_EX=0
	F303= CtrlConditionReg_MEM=0
	F304= CtrlIR_MEM=0
	F305= CtrlPIDReg=0
	F306= CtrlIR_DMMU1=0
	F307= CtrlIR_WB=1
	F308= CtrlA_MEM=0
	F309= CtrlA_WB=0
	F310= CtrlB_MEM=0
	F311= CtrlB_WB=0
	F312= CtrlConditionReg_DMMU1=0
	F313= CtrlConditionReg_WB=1
	F314= CtrlIR_DMMU2=0
	F315= CtrlConditionReg_DMMU2=0

WB	F316= IR_WB.Out=>FU.IR_WB
	F317= IR_WB.Out31_26=>CU_WB.Op
	F318= IR_WB.Out20_16=>CU_WB.IRFunc1
	F319= FU.InWB_WReg=5'b00000
	F320= CtrlASIDIn=0
	F321= CtrlCP0=0
	F322= CtrlEPCIn=0
	F323= CtrlExCodeIn=0
	F324= CtrlIMMU=0
	F325= CtrlPC=0
	F326= CtrlPCInc=0
	F327= CtrlIAddrReg=0
	F328= CtrlICache=0
	F329= CtrlIR_IMMU=0
	F330= CtrlICacheReg=0
	F331= CtrlIR_ID=0
	F332= CtrlIMem=0
	F333= CtrlIRMux=0
	F334= CtrlGPR=0
	F335= CtrlA_EX=0
	F336= CtrlB_EX=0
	F337= CtrlIR_EX=0
	F338= CtrlConditionReg_MEM=0
	F339= CtrlIR_MEM=0
	F340= CtrlPIDReg=0
	F341= CtrlIR_DMMU1=0
	F342= CtrlIR_WB=0
	F343= CtrlA_MEM=0
	F344= CtrlA_WB=0
	F345= CtrlB_MEM=0
	F346= CtrlB_WB=0
	F347= CtrlConditionReg_DMMU1=0
	F348= CtrlConditionReg_WB=0
	F349= CtrlIR_DMMU2=0
	F350= CtrlConditionReg_DMMU2=0

POST	F351= [ConditionReg_WB]=CompareS(FU(a),{16{imm[15]},imm})
	F352= ICache[line_addr]=IMemGet8Word({pid,addr})

