{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561385002628 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561385002628 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 16:03:22 2019 " "Processing started: Mon Jun 24 16:03:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561385002628 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561385002628 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_P4 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_P4 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561385002628 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561385003784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp1000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP1000-rtl " "Found design unit 1: LP1000-rtl" {  } { { "LP1000.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004925 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP1000 " "Found entity 1: LP1000" {  } { { "LP1000.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385004925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lp1000/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LP1000/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385004941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file lp1000/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (lp1000) " "Found design unit 1: auk_dspip_math_pkg_hpfir (lp1000)" {  } { { "LP1000/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004941 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "LP1000/auk_dspip_math_pkg_hpfir.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385004941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lp1000/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (lp1000) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (lp1000)" {  } { { "LP1000/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385004956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp1000/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "LP1000/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004956 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "LP1000/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385004956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp1000/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "LP1000/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004971 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "LP1000/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385004971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp1000/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "LP1000/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004971 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "LP1000/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385004971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp1000/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "LP1000/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004971 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "LP1000/auk_dspip_roundsat_hpfir.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385004971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lp1000/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (lp1000) " "Found design unit 1: dspba_library_package (lp1000)" {  } { { "LP1000/dspba_library_package.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385004987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000/dspba_library.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp1000/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "LP1000/dspba_library.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/dspba_library.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004987 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "LP1000/dspba_library.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385004987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385004987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000/lp1000_0002_rtl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp1000/lp1000_0002_rtl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP1000_0002_rtl-normal " "Found design unit 1: LP1000_0002_rtl-normal" {  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005003 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP1000_0002_rtl " "Found entity 1: LP1000_0002_rtl" {  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385005003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000/lp1000_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp1000/lp1000_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP1000_0002_ast-struct " "Found design unit 1: LP1000_0002_ast-struct" {  } { { "LP1000/LP1000_0002_ast.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_ast.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005003 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP1000_0002_ast " "Found entity 1: LP1000_0002_ast" {  } { { "LP1000/LP1000_0002_ast.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_ast.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385005003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lp1000/lp1000_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lp1000/lp1000_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LP1000_0002-syn " "Found design unit 1: LP1000_0002-syn" {  } { { "LP1000/LP1000_0002.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005018 ""} { "Info" "ISGN_ENTITY_NAME" "1 LP1000_0002 " "Found entity 1: LP1000_0002" {  } { { "LP1000/LP1000_0002.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385005018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-Behavorial " "Found design unit 1: top-Behavorial" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005018 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385005018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file spi_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SPI_slave-Behavorial " "Found design unit 1: SPI_slave-Behavorial" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005034 ""} { "Info" "ISGN_ENTITY_NAME" "1 SPI_slave " "Found entity 1: SPI_slave" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385005034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file i2s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 I2S-Behavorial " "Found design unit 1: I2S-Behavorial" {  } { { "I2S.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/I2S.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005050 ""} { "Info" "ISGN_ENTITY_NAME" "1 I2S " "Found entity 1: I2S" {  } { { "I2S.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/I2S.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385005050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux4to1-Behavorial " "Found design unit 1: Mux4to1-Behavorial" {  } { { "Mux4to1.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/Mux4to1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005065 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1 " "Found entity 1: Mux4to1" {  } { { "Mux4to1.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/Mux4to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385005065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385005065 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1561385005409 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2s_l_led_out top.vhd(37) " "VHDL Signal Declaration warning at top.vhd(37): used implicit default value for signal \"i2s_l_led_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561385005409 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "i2s_r_led_out top.vhd(38) " "VHDL Signal Declaration warning at top.vhd(38): used implicit default value for signal \"i2s_r_led_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561385005409 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ecg_reset_n top.vhd(55) " "VHDL Signal Declaration warning at top.vhd(55): used explicit default value for signal \"ecg_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 55 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1561385005409 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ecg_fir_reset_n top.vhd(56) " "VHDL Signal Declaration warning at top.vhd(56): used explicit default value for signal \"ecg_fir_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 56 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1561385005409 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rec_tx_load_en top.vhd(62) " "VHDL Signal Declaration warning at top.vhd(62): used explicit default value for signal \"rec_tx_load_en\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 62 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1561385005409 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rec_reset_n top.vhd(63) " "VHDL Signal Declaration warning at top.vhd(63): used explicit default value for signal \"rec_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 63 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1561385005409 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i2s_reset top.vhd(70) " "VHDL Signal Declaration warning at top.vhd(70): used explicit default value for signal \"i2s_reset\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 70 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1561385005409 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i2s_l_fir_reset_n top.vhd(71) " "VHDL Signal Declaration warning at top.vhd(71): used explicit default value for signal \"i2s_l_fir_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 71 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1561385005409 "|top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "i2s_r_fir_reset_n top.vhd(72) " "VHDL Signal Declaration warning at top.vhd(72): used explicit default value for signal \"i2s_r_fir_reset_n\" because signal was never assigned a value" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 72 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1561385005409 "|top"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mux_D4 top.vhd(80) " "VHDL Signal Declaration warning at top.vhd(80): used implicit default value for signal \"mux_D4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 80 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1561385005425 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_slave SPI_slave:ecg_spi_ports " "Elaborating entity \"SPI_slave\" for hierarchy \"SPI_slave:ecg_spi_ports\"" {  } { { "top.vhd" "ecg_spi_ports" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005456 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(56) " "VHDL Process Statement warning at SPI_slave.vhd(56): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005456 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(69) " "VHDL Process Statement warning at SPI_slave.vhd(69): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(74) " "VHDL Process Statement warning at SPI_slave.vhd(74): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(79) " "VHDL Process Statement warning at SPI_slave.vhd(79): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(84) " "VHDL Process Statement warning at SPI_slave.vhd(84): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_slave.vhd(89) " "VHDL Process Statement warning at SPI_slave.vhd(89): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(89) " "VHDL Process Statement warning at SPI_slave.vhd(89): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_trdy SPI_slave.vhd(91) " "VHDL Process Statement warning at SPI_slave.vhd(91): signal \"st_load_trdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(93) " "VHDL Process Statement warning at SPI_slave.vhd(93): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(93) " "VHDL Process Statement warning at SPI_slave.vhd(93): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(95) " "VHDL Process Statement warning at SPI_slave.vhd(95): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(95) " "VHDL Process Statement warning at SPI_slave.vhd(95): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_slave.vhd(100) " "VHDL Process Statement warning at SPI_slave.vhd(100): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(100) " "VHDL Process Statement warning at SPI_slave.vhd(100): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_rrdy SPI_slave.vhd(102) " "VHDL Process Statement warning at SPI_slave.vhd(102): signal \"st_load_rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(104) " "VHDL Process Statement warning at SPI_slave.vhd(104): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(104) " "VHDL Process Statement warning at SPI_slave.vhd(104): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(106) " "VHDL Process Statement warning at SPI_slave.vhd(106): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(106) " "VHDL Process Statement warning at SPI_slave.vhd(106): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_slave.vhd(111) " "VHDL Process Statement warning at SPI_slave.vhd(111): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(111) " "VHDL Process Statement warning at SPI_slave.vhd(111): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "st_load_roe SPI_slave.vhd(113) " "VHDL Process Statement warning at SPI_slave.vhd(113): signal \"st_load_roe\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rrdy SPI_slave.vhd(115) " "VHDL Process Statement warning at SPI_slave.vhd(115): signal \"rrdy\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(115) " "VHDL Process Statement warning at SPI_slave.vhd(115): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(115) " "VHDL Process Statement warning at SPI_slave.vhd(115): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(117) " "VHDL Process Statement warning at SPI_slave.vhd(117): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(117) " "VHDL Process Statement warning at SPI_slave.vhd(117): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(123) " "VHDL Process Statement warning at SPI_slave.vhd(123): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 123 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_add SPI_slave.vhd(127) " "VHDL Process Statement warning at SPI_slave.vhd(127): signal \"wr_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(127) " "VHDL Process Statement warning at SPI_slave.vhd(127): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(133) " "VHDL Process Statement warning at SPI_slave.vhd(133): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_buf SPI_slave.vhd(136) " "VHDL Process Statement warning at SPI_slave.vhd(136): signal \"rx_buf\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(140) " "VHDL Process Statement warning at SPI_slave.vhd(140): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_load_data SPI_slave.vhd(143) " "VHDL Process Statement warning at SPI_slave.vhd(143): signal \"tx_load_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(144) " "VHDL Process Statement warning at SPI_slave.vhd(144): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(144) " "VHDL Process Statement warning at SPI_slave.vhd(144): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 144 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset_n SPI_slave.vhd(149) " "VHDL Process Statement warning at SPI_slave.vhd(149): signal \"reset_n\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(151) " "VHDL Process Statement warning at SPI_slave.vhd(151): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rd_add SPI_slave.vhd(158) " "VHDL Process Statement warning at SPI_slave.vhd(158): signal \"rd_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bit_cnt SPI_slave.vhd(158) " "VHDL Process Statement warning at SPI_slave.vhd(158): signal \"bit_cnt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rx_data SPI_slave.vhd(65) " "VHDL Process Statement warning at SPI_slave.vhd(65): inferring latch(es) for signal or variable \"rx_data\", which holds its previous value in one or more paths through the process" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[0\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[1\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[2\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[3\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[4\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[5\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[6\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[7\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[8\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[8\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[9\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[9\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[10\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[10\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[11\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[11\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[12\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[12\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[13\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[13\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[14\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[14\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[15\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[15\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[16\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[16\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[17\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[17\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[18\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[18\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[19\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[19\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[20\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[20\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[21\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[21\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[22\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[22\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[23\] SPI_slave.vhd(65) " "Inferred latch for \"rx_data\[23\]\" at SPI_slave.vhd(65)" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005472 "|top|SPI_slave:ecg_spi_ports"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2S I2S:i2s_ports " "Elaborating entity \"I2S\" for hierarchy \"I2S:i2s_ports\"" {  } { { "top.vhd" "i2s_ports" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005472 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "valid I2S.vhd(26) " "Verilog HDL or VHDL warning at I2S.vhd(26): object \"valid\" assigned a value but never read" {  } { { "I2S.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/I2S.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1561385005643 "|top|I2S:i2s_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lrclk I2S.vhd(106) " "VHDL Process Statement warning at I2S.vhd(106): signal \"lrclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/I2S.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005643 "|top|I2S:i2s_ports"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lrclk I2S.vhd(111) " "VHDL Process Statement warning at I2S.vhd(111): signal \"lrclk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "I2S.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/I2S.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1561385005643 "|top|I2S:i2s_ports"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1 Mux4to1:mux_ports " "Elaborating entity \"Mux4to1\" for hierarchy \"Mux4to1:mux_ports\"" {  } { { "top.vhd" "mux_ports" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LP1000 LP1000:fir_ecg_ports " "Elaborating entity \"LP1000\" for hierarchy \"LP1000:fir_ecg_ports\"" {  } { { "top.vhd" "fir_ecg_ports" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LP1000_0002 LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst " "Elaborating entity \"LP1000_0002\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\"" {  } { { "LP1000.vhd" "lp1000_inst" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LP1000_0002_ast LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst " "Elaborating entity \"LP1000_0002_ast\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\"" {  } { { "LP1000/LP1000_0002.vhd" "LP1000_0002_ast_inst" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "LP1000/LP1000_0002_ast.vhd" "sink" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_ast.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "LP1000/LP1000_0002_ast.vhd" "source" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_ast.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "LP1000/LP1000_0002_ast.vhd" "intf_ctrl" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_ast.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LP1000_0002_rtl LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore " "Elaborating entity \"LP1000_0002_rtl\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\"" {  } { { "LP1000/LP1000_0002_ast.vhd" "hpfircore" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_ast.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005753 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "u0_m0_wo0_wi0_ra0_count0_i LP1000_0002_rtl.vhd(335) " "VHDL Process Statement warning at LP1000_0002_rtl.vhd(335): inferring latch(es) for signal or variable \"u0_m0_wo0_wi0_ra0_count0_i\", which holds its previous value in one or more paths through the process" {  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 335 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1561385005753 "|top|LP1000:fir_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0_m0_wo0_wi0_ra0_count0_i\[0\] LP1000_0002_rtl.vhd(335) " "Inferred latch for \"u0_m0_wo0_wi0_ra0_count0_i\[0\]\" at LP1000_0002_rtl.vhd(335)" {  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005753 "|top|LP1000:fir_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0_m0_wo0_wi0_ra0_count0_i\[1\] LP1000_0002_rtl.vhd(335) " "Inferred latch for \"u0_m0_wo0_wi0_ra0_count0_i\[1\]\" at LP1000_0002_rtl.vhd(335)" {  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005753 "|top|LP1000:fir_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "u0_m0_wo0_wi0_ra0_count0_i\[2\] LP1000_0002_rtl.vhd(335) " "Inferred latch for \"u0_m0_wo0_wi0_ra0_count0_i\[2\]\" at LP1000_0002_rtl.vhd(335)" {  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 335 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1561385005753 "|top|LP1000:fir_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_memread " "Elaborating entity \"dspba_delay\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_memread\"" {  } { { "LP1000/LP1000_0002_rtl.vhd" "u0_m0_wo0_memread" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_compute " "Elaborating entity \"dspba_delay\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|dspba_delay:u0_m0_wo0_compute\"" {  } { { "LP1000/LP1000_0002_rtl.vhd" "u0_m0_wo0_compute" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_16 " "Elaborating entity \"dspba_delay\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|dspba_delay:d_u0_m0_wo0_compute_q_16\"" {  } { { "LP1000/LP1000_0002_rtl.vhd" "d_u0_m0_wo0_compute_q_16" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\"" {  } { { "LP1000/LP1000_0002_rtl.vhd" "u0_m0_wo0_cm0_lutmem_dmem" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005878 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem " "Elaborated megafunction instantiation \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\"" {  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 250 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem " "Instantiated megafunction \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex " "Parameter \"init_file\" = \"LP1000_0002_rtl_u0_m0_wo0_cm0_lutmem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_B " "Parameter \"init_file_layout\" = \"PORT_B\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1001 " "Parameter \"numwords_a\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1001 " "Parameter \"numwords_b\" = \"1001\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385005941 ""}  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 250 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561385005941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q8s3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q8s3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q8s3 " "Found entity 1: altsyncram_q8s3" {  } { { "db/altsyncram_q8s3.tdf" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/db/altsyncram_q8s3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385006081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385006081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q8s3 LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated " "Elaborating entity \"altsyncram_q8s3\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|dspba_delay:d_xIn_0_14 " "Elaborating entity \"dspba_delay\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|dspba_delay:d_xIn_0_14\"" {  } { { "LP1000/LP1000_0002_rtl.vhd" "d_xIn_0_14" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Elaborating entity \"altsyncram\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\"" {  } { { "LP1000/LP1000_0002_rtl.vhd" "u0_m0_wo0_wi0_delayr0_dmem" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006159 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Elaborated megafunction instantiation \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\"" {  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 377 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem " "Instantiated megafunction \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 24 " "Parameter \"width_b\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006206 ""}  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 377 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561385006206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7do3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7do3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7do3 " "Found entity 1: altsyncram_7do3" {  } { { "db/altsyncram_7do3.tdf" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/db/altsyncram_7do3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385006331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385006331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7do3 LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\|altsyncram_7do3:auto_generated " "Elaborating entity \"altsyncram_7do3\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_wi0_delayr0_dmem\|altsyncram_7do3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component\"" {  } { { "LP1000/LP1000_0002_rtl.vhd" "u0_m0_wo0_mtree_mult1_0_replace_multlo_component" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component " "Elaborated megafunction instantiation \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component\"" {  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 424 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561385006409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component " "Instantiated megafunction \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006409 ""}  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 424 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561385006409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_hbu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_hbu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_hbu " "Found entity 1: mult_hbu" {  } { { "db/mult_hbu.tdf" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/db/mult_hbu.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385006550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385006550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_hbu LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component\|mult_hbu:auto_generated " "Elaborating entity \"mult_hbu\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multlo_component\|mult_hbu:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component " "Elaborating entity \"LPM_MULT\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component\"" {  } { { "LP1000/LP1000_0002_rtl.vhd" "u0_m0_wo0_mtree_mult1_0_replace_multhi_component" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component " "Elaborated megafunction instantiation \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component\"" {  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 460 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561385006659 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component " "Instantiated megafunction \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006659 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5 " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES, MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006659 ""}  } { { "LP1000/LP1000_0002_rtl.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_rtl.vhd" 460 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1561385006659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_t9u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_t9u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_t9u " "Found entity 1: mult_t9u" {  } { { "db/mult_t9u.tdf" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/db/mult_t9u.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1561385006784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1561385006784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_t9u LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component\|mult_t9u:auto_generated " "Elaborating entity \"mult_t9u\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|LPM_MULT:u0_m0_wo0_mtree_mult1_0_replace_multhi_component\|mult_t9u:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 375 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\gen_outp_blk:0:outp_blk\"" {  } { { "LP1000/LP1000_0002_ast.vhd" "\\gen_outp_blk:0:outp_blk" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002_ast.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1561385006815 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1561385009128 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1561385009128 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|trdy SPI_slave:ecg_spi_ports\|trdy~_emulated SPI_slave:ecg_spi_ports\|trdy~1 " "Register \"SPI_slave:ecg_spi_ports\|trdy\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|trdy~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|trdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|trdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|rrdy SPI_slave:ecg_spi_ports\|rrdy~_emulated SPI_slave:ecg_spi_ports\|rrdy~1 " "Register \"SPI_slave:ecg_spi_ports\|rrdy\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|rrdy~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|rrdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|rrdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|roe SPI_slave:ecg_spi_ports\|roe~_emulated SPI_slave:ecg_spi_ports\|roe~1 " "Register \"SPI_slave:ecg_spi_ports\|roe\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|roe~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|roe~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|roe"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|trdy SPI_slave:rec_spi_ports\|trdy~_emulated SPI_slave:rec_spi_ports\|trdy~1 " "Register \"SPI_slave:rec_spi_ports\|trdy\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|trdy~_emulated\" and latch \"SPI_slave:rec_spi_ports\|trdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 22 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|trdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|rrdy SPI_slave:rec_spi_ports\|rrdy~_emulated SPI_slave:rec_spi_ports\|rrdy~1 " "Register \"SPI_slave:rec_spi_ports\|rrdy\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|rrdy~_emulated\" and latch \"SPI_slave:rec_spi_ports\|rrdy~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 23 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|rrdy"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|roe SPI_slave:rec_spi_ports\|roe~_emulated SPI_slave:rec_spi_ports\|roe~1 " "Register \"SPI_slave:rec_spi_ports\|roe\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|roe~_emulated\" and latch \"SPI_slave:rec_spi_ports\|roe~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 24 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|roe"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[23\] SPI_slave:ecg_spi_ports\|tx_buf\[23\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[23\]~1 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[23\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[23\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[23\]~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[23\] SPI_slave:rec_spi_ports\|tx_buf\[23\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[23\]~1 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[23\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[23\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[23\]~1\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[23]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[22\] SPI_slave:ecg_spi_ports\|tx_buf\[22\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[22\]~5 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[22\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[22\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[22\]~5\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[22\] SPI_slave:rec_spi_ports\|tx_buf\[22\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[22\]~5 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[22\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[22\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[22\]~5\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[22]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[21\] SPI_slave:ecg_spi_ports\|tx_buf\[21\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[21\]~9 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[21\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[21\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[21\]~9\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[21\] SPI_slave:rec_spi_ports\|tx_buf\[21\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[21\]~9 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[21\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[21\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[21\]~9\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[21]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[20\] SPI_slave:ecg_spi_ports\|tx_buf\[20\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[20\]~13 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[20\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[20\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[20\]~13\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[20\] SPI_slave:rec_spi_ports\|tx_buf\[20\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[20\]~13 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[20\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[20\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[20\]~13\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[20]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[19\] SPI_slave:ecg_spi_ports\|tx_buf\[19\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[19\]~17 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[19\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[19\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[19\]~17\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[19\] SPI_slave:rec_spi_ports\|tx_buf\[19\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[19\]~17 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[19\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[19\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[19\]~17\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[19]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[18\] SPI_slave:ecg_spi_ports\|tx_buf\[18\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[18\]~21 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[18\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[18\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[18\]~21\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[18\] SPI_slave:rec_spi_ports\|tx_buf\[18\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[18\]~21 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[18\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[18\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[18\]~21\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[18]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[17\] SPI_slave:ecg_spi_ports\|tx_buf\[17\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[17\]~25 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[17\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[17\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[17\]~25\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[17\] SPI_slave:rec_spi_ports\|tx_buf\[17\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[17\]~25 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[17\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[17\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[17\]~25\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[17]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[16\] SPI_slave:ecg_spi_ports\|tx_buf\[16\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[16\]~29 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[16\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[16\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[16\]~29\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[16\] SPI_slave:rec_spi_ports\|tx_buf\[16\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[16\]~29 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[16\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[16\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[16\]~29\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[16]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[15\] SPI_slave:ecg_spi_ports\|tx_buf\[15\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[15\]~33 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[15\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[15\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[15\]~33\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[15\] SPI_slave:rec_spi_ports\|tx_buf\[15\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[15\]~33 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[15\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[15\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[15\]~33\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[14\] SPI_slave:ecg_spi_ports\|tx_buf\[14\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[14\]~37 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[14\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[14\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[14\]~37\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[14\] SPI_slave:rec_spi_ports\|tx_buf\[14\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[14\]~37 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[14\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[14\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[14\]~37\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[13\] SPI_slave:ecg_spi_ports\|tx_buf\[13\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[13\]~41 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[13\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[13\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[13\]~41\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[13\] SPI_slave:rec_spi_ports\|tx_buf\[13\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[13\]~41 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[13\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[13\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[13\]~41\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[12\] SPI_slave:ecg_spi_ports\|tx_buf\[12\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[12\]~45 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[12\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[12\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[12\]~45\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[12\] SPI_slave:rec_spi_ports\|tx_buf\[12\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[12\]~45 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[12\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[12\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[12\]~45\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[11\] SPI_slave:ecg_spi_ports\|tx_buf\[11\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[11\]~49 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[11\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[11\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[11\]~49\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[11\] SPI_slave:rec_spi_ports\|tx_buf\[11\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[11\]~49 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[11\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[11\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[11\]~49\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[10\] SPI_slave:ecg_spi_ports\|tx_buf\[10\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[10\]~53 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[10\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[10\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[10\]~53\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[10\] SPI_slave:rec_spi_ports\|tx_buf\[10\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[10\]~53 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[10\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[10\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[10\]~53\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[9\] SPI_slave:ecg_spi_ports\|tx_buf\[9\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[9\]~57 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[9\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[9\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[9\]~57\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[9\] SPI_slave:rec_spi_ports\|tx_buf\[9\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[9\]~57 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[9\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[9\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[9\]~57\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[8\] SPI_slave:ecg_spi_ports\|tx_buf\[8\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[8\]~61 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[8\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[8\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[8\]~61\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[8\] SPI_slave:rec_spi_ports\|tx_buf\[8\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[8\]~61 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[8\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[8\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[8\]~61\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[7\] SPI_slave:ecg_spi_ports\|tx_buf\[7\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[7\]~65 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[7\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[7\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[7\]~65\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[7\] SPI_slave:rec_spi_ports\|tx_buf\[7\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[7\]~65 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[7\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[7\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[7\]~65\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[6\] SPI_slave:ecg_spi_ports\|tx_buf\[6\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[6\]~69 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[6\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[6\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[6\]~69\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[6\] SPI_slave:rec_spi_ports\|tx_buf\[6\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[6\]~69 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[6\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[6\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[6\]~69\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[5\] SPI_slave:ecg_spi_ports\|tx_buf\[5\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[5\]~73 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[5\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[5\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[5\]~73\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[5\] SPI_slave:rec_spi_ports\|tx_buf\[5\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[5\]~73 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[5\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[5\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[5\]~73\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[4\] SPI_slave:ecg_spi_ports\|tx_buf\[4\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[4\]~77 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[4\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[4\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[4\]~77\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[4\] SPI_slave:rec_spi_ports\|tx_buf\[4\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[4\]~77 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[4\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[4\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[4\]~77\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[3\] SPI_slave:ecg_spi_ports\|tx_buf\[3\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[3\]~81 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[3\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[3\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[3\]~81\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[3\] SPI_slave:rec_spi_ports\|tx_buf\[3\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[3\]~81 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[3\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[3\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[3\]~81\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[2\] SPI_slave:ecg_spi_ports\|tx_buf\[2\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[2\]~85 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[2\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[2\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[2\]~85\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[2\] SPI_slave:rec_spi_ports\|tx_buf\[2\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[2\]~85 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[2\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[2\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[2\]~85\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[1\] SPI_slave:ecg_spi_ports\|tx_buf\[1\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[1\]~89 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[1\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[1\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[1\]~89\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[1\] SPI_slave:rec_spi_ports\|tx_buf\[1\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[1\]~89 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[1\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[1\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[1\]~89\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[0\] SPI_slave:ecg_spi_ports\|tx_buf\[0\]~_emulated SPI_slave:ecg_spi_ports\|tx_buf\[0\]~93 " "Register \"SPI_slave:ecg_spi_ports\|tx_buf\[0\]\" is converted into an equivalent circuit using register \"SPI_slave:ecg_spi_ports\|tx_buf\[0\]~_emulated\" and latch \"SPI_slave:ecg_spi_ports\|tx_buf\[0\]~93\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:ecg_spi_ports|tx_buf[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "SPI_slave:rec_spi_ports\|tx_buf\[0\] SPI_slave:rec_spi_ports\|tx_buf\[0\]~_emulated SPI_slave:rec_spi_ports\|tx_buf\[0\]~93 " "Register \"SPI_slave:rec_spi_ports\|tx_buf\[0\]\" is converted into an equivalent circuit using register \"SPI_slave:rec_spi_ports\|tx_buf\[0\]~_emulated\" and latch \"SPI_slave:rec_spi_ports\|tx_buf\[0\]~93\"" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1561385009128 "|top|SPI_slave:rec_spi_ports|tx_buf[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1561385009128 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ecg_fir_ast_source_error\[1\] GND " "Pin \"ecg_fir_ast_source_error\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|ecg_fir_ast_source_error[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[0\] GND " "Pin \"i2s_l_led_out\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[1\] GND " "Pin \"i2s_l_led_out\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[2\] GND " "Pin \"i2s_l_led_out\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[3\] GND " "Pin \"i2s_l_led_out\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[4\] GND " "Pin \"i2s_l_led_out\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[5\] GND " "Pin \"i2s_l_led_out\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[6\] GND " "Pin \"i2s_l_led_out\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[7\] GND " "Pin \"i2s_l_led_out\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[8\] GND " "Pin \"i2s_l_led_out\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[9\] GND " "Pin \"i2s_l_led_out\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[10\] GND " "Pin \"i2s_l_led_out\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[11\] GND " "Pin \"i2s_l_led_out\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[12\] GND " "Pin \"i2s_l_led_out\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[13\] GND " "Pin \"i2s_l_led_out\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[14\] GND " "Pin \"i2s_l_led_out\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[15\] GND " "Pin \"i2s_l_led_out\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[16\] GND " "Pin \"i2s_l_led_out\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[17\] GND " "Pin \"i2s_l_led_out\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[18\] GND " "Pin \"i2s_l_led_out\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[19\] GND " "Pin \"i2s_l_led_out\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[20\] GND " "Pin \"i2s_l_led_out\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[21\] GND " "Pin \"i2s_l_led_out\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[22\] GND " "Pin \"i2s_l_led_out\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[23\] GND " "Pin \"i2s_l_led_out\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[24\] GND " "Pin \"i2s_l_led_out\[24\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[25\] GND " "Pin \"i2s_l_led_out\[25\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[26\] GND " "Pin \"i2s_l_led_out\[26\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[27\] GND " "Pin \"i2s_l_led_out\[27\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[28\] GND " "Pin \"i2s_l_led_out\[28\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[29\] GND " "Pin \"i2s_l_led_out\[29\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[30\] GND " "Pin \"i2s_l_led_out\[30\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_led_out\[31\] GND " "Pin \"i2s_l_led_out\[31\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_led_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[0\] GND " "Pin \"i2s_r_led_out\[0\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[1\] GND " "Pin \"i2s_r_led_out\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[2\] GND " "Pin \"i2s_r_led_out\[2\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[3\] GND " "Pin \"i2s_r_led_out\[3\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[4\] GND " "Pin \"i2s_r_led_out\[4\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[5\] GND " "Pin \"i2s_r_led_out\[5\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[6\] GND " "Pin \"i2s_r_led_out\[6\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[7\] GND " "Pin \"i2s_r_led_out\[7\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[8\] GND " "Pin \"i2s_r_led_out\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[9\] GND " "Pin \"i2s_r_led_out\[9\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[10\] GND " "Pin \"i2s_r_led_out\[10\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[11\] GND " "Pin \"i2s_r_led_out\[11\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[12\] GND " "Pin \"i2s_r_led_out\[12\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[13\] GND " "Pin \"i2s_r_led_out\[13\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[14\] GND " "Pin \"i2s_r_led_out\[14\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[15\] GND " "Pin \"i2s_r_led_out\[15\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[16\] GND " "Pin \"i2s_r_led_out\[16\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[17\] GND " "Pin \"i2s_r_led_out\[17\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[18\] GND " "Pin \"i2s_r_led_out\[18\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[19\] GND " "Pin \"i2s_r_led_out\[19\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[20\] GND " "Pin \"i2s_r_led_out\[20\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[21\] GND " "Pin \"i2s_r_led_out\[21\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[22\] GND " "Pin \"i2s_r_led_out\[22\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[23\] GND " "Pin \"i2s_r_led_out\[23\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[24\] GND " "Pin \"i2s_r_led_out\[24\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[25\] GND " "Pin \"i2s_r_led_out\[25\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[26\] GND " "Pin \"i2s_r_led_out\[26\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[27\] GND " "Pin \"i2s_r_led_out\[27\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[28\] GND " "Pin \"i2s_r_led_out\[28\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[29\] GND " "Pin \"i2s_r_led_out\[29\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[30\] GND " "Pin \"i2s_r_led_out\[30\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_led_out\[31\] GND " "Pin \"i2s_r_led_out\[31\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_led_out[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_l_fir_ast_source_error\[1\] GND " "Pin \"i2s_l_fir_ast_source_error\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_l_fir_ast_source_error[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "i2s_r_fir_ast_source_error\[1\] GND " "Pin \"i2s_r_fir_ast_source_error\[1\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1561385009784 "|top|i2s_r_fir_ast_source_error[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1561385009784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1561385010237 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "22 " "22 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1561385011018 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1561385011659 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561385011659 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_st_load_en " "No output dependent on input pin \"ecg_st_load_en\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561385012097 "|top|ecg_st_load_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ecg_fir_ast_sink_error\[1\] " "No output dependent on input pin \"ecg_fir_ast_sink_error\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561385012097 "|top|ecg_fir_ast_sink_error[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rec_st_load_en " "No output dependent on input pin \"rec_st_load_en\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561385012097 "|top|rec_st_load_en"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i2s_l_fir_ast_sink_error\[1\] " "No output dependent on input pin \"i2s_l_fir_ast_sink_error\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561385012097 "|top|i2s_l_fir_ast_sink_error[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i2s_r_fir_ast_sink_error\[1\] " "No output dependent on input pin \"i2s_r_fir_ast_sink_error\[1\]\"" {  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 44 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1561385012097 "|top|i2s_r_fir_ast_sink_error[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1561385012097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1921 " "Implemented 1921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "52 " "Implemented 52 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1561385012097 ""} { "Info" "ICUT_CUT_TM_OPINS" "109 " "Implemented 109 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1561385012097 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1655 " "Implemented 1655 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1561385012097 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1561385012097 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "9 " "Implemented 9 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1561385012097 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1561385012097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 185 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 185 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "563 " "Peak virtual memory: 563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561385012237 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 16:03:32 2019 " "Processing ended: Mon Jun 24 16:03:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561385012237 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561385012237 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561385012237 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561385012237 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561385014549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561385014549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 16:03:34 2019 " "Processing started: Mon Jun 24 16:03:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561385014549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1561385014549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGA_P4 -c top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGA_P4 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1561385014581 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1561385015362 ""}
{ "Info" "0" "" "Project  = FPGA_P4" {  } {  } 0 0 "Project  = FPGA_P4" 0 0 "Fitter" 0 0 1561385015378 ""}
{ "Info" "0" "" "Revision = top" {  } {  } 0 0 "Revision = top" 0 0 "Fitter" 0 0 1561385015378 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1561385015581 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1561385015643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561385015753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561385015753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1561385015753 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a0 " "Atom \"LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a1 " "Atom \"LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a2 " "Atom \"LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a3 " "Atom \"LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a4 " "Atom \"LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a5 " "Atom \"LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a6 " "Atom \"LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a7 " "Atom \"LP1000:fir_l_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_l_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a0 " "Atom \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a1 " "Atom \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a2 " "Atom \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a3 " "Atom \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a4 " "Atom \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a5 " "Atom \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a6 " "Atom \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a7 " "Atom \"LP1000:fir_ecg_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_ecg_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a0 " "Atom \"LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a1 " "Atom \"LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a2 " "Atom \"LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a3 " "Atom \"LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a4 " "Atom \"LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a5 " "Atom \"LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a6 " "Atom \"LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a7 " "Atom \"LP1000:fir_r_ports\|LP1000_0002:lp1000_inst\|LP1000_0002_ast:LP1000_0002_ast_inst\|LP1000_0002_rtl:hpfircore\|altsyncram:u0_m0_wo0_cm0_lutmem_dmem\|altsyncram_q8s3:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1561385015863 "|top|LP1000:fir_r_ports|LP1000_0002:lp1000_inst|LP1000_0002_ast:LP1000_0002_ast_inst|LP1000_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_cm0_lutmem_dmem|altsyncram_q8s3:auto_generated|ram_block1a7"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1561385015863 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1561385016018 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1561385016049 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561385016378 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561385016378 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1561385016378 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1561385016378 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 6232 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561385016378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 6234 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561385016378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 6236 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561385016378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 6238 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561385016378 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 6240 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1561385016378 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1561385016378 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1561385016393 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1561385016409 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "137 161 " "No exact pin location assignment(s) for 137 pins of 161 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_st_load_en " "Pin ecg_st_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_st_load_en } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_st_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 214 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_trdy " "Pin ecg_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_trdy } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 219 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_rrdy " "Pin ecg_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_rrdy } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 220 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_roe " "Pin ecg_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_roe } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 17 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 221 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_busy " "Pin ecg_busy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_busy } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 18 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 222 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_fir_ast_sink_error\[1\] " "Pin ecg_fir_ast_sink_error\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_fir_ast_sink_error[1] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_fir_ast_sink_error[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 111 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_st_load_en " "Pin rec_st_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_st_load_en } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_st_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 230 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_trdy " "Pin rec_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_trdy } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 234 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rrdy " "Pin rec_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rrdy } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 235 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_roe " "Pin rec_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_roe } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 29 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 236 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[0\] " "Pin rec_rx_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[0] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 114 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[1\] " "Pin rec_rx_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[1] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 115 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[2\] " "Pin rec_rx_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[2] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 116 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[3\] " "Pin rec_rx_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[3] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 117 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[4\] " "Pin rec_rx_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[4] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 118 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[5\] " "Pin rec_rx_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[5] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 119 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[6\] " "Pin rec_rx_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[6] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 120 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[7\] " "Pin rec_rx_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[7] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 121 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[8\] " "Pin rec_rx_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[8] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 122 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[9\] " "Pin rec_rx_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[9] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 123 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[10\] " "Pin rec_rx_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[10] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 124 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[11\] " "Pin rec_rx_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[11] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 125 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[12\] " "Pin rec_rx_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[12] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 126 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[13\] " "Pin rec_rx_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[13] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 127 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[14\] " "Pin rec_rx_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[14] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 128 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[15\] " "Pin rec_rx_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[15] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 129 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[16\] " "Pin rec_rx_data\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[16] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 130 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[17\] " "Pin rec_rx_data\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[17] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 131 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[18\] " "Pin rec_rx_data\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[18] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 132 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[19\] " "Pin rec_rx_data\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[19] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 133 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[20\] " "Pin rec_rx_data\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[20] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 134 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[21\] " "Pin rec_rx_data\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[21] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 135 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[22\] " "Pin rec_rx_data\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[22] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 136 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_data\[23\] " "Pin rec_rx_data\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_data[23] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 137 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_busy " "Pin rec_busy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_busy } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 31 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_busy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 237 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[0\] " "Pin i2s_l_led_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[0] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 138 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[1\] " "Pin i2s_l_led_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[1] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[2\] " "Pin i2s_l_led_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[2] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 140 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[3\] " "Pin i2s_l_led_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[3] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 141 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[4\] " "Pin i2s_l_led_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[4] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 142 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[5\] " "Pin i2s_l_led_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[5] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 143 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[6\] " "Pin i2s_l_led_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[6] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 144 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[7\] " "Pin i2s_l_led_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[7] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 145 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[8\] " "Pin i2s_l_led_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[8] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[9\] " "Pin i2s_l_led_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[9] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 147 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[10\] " "Pin i2s_l_led_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[10] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[11\] " "Pin i2s_l_led_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[11] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 149 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[12\] " "Pin i2s_l_led_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[12] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[13\] " "Pin i2s_l_led_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[13] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 151 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[14\] " "Pin i2s_l_led_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[14] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[15\] " "Pin i2s_l_led_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[15] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 153 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[16\] " "Pin i2s_l_led_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[16] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[17\] " "Pin i2s_l_led_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[17] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 155 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[18\] " "Pin i2s_l_led_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[18] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 156 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[19\] " "Pin i2s_l_led_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[19] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 157 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[20\] " "Pin i2s_l_led_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[20] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 158 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[21\] " "Pin i2s_l_led_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[21] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 159 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[22\] " "Pin i2s_l_led_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[22] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 160 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[23\] " "Pin i2s_l_led_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[23] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 161 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[24\] " "Pin i2s_l_led_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[24] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 162 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[25\] " "Pin i2s_l_led_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[25] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 163 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[26\] " "Pin i2s_l_led_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[26] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 164 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[27\] " "Pin i2s_l_led_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[27] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 165 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[28\] " "Pin i2s_l_led_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[28] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 166 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[29\] " "Pin i2s_l_led_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[29] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 167 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[30\] " "Pin i2s_l_led_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[30] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 168 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_led_out\[31\] " "Pin i2s_l_led_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_led_out[31] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 37 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_led_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 169 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[0\] " "Pin i2s_r_led_out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[0] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 170 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[1\] " "Pin i2s_r_led_out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[1] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[2\] " "Pin i2s_r_led_out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[2] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[3\] " "Pin i2s_r_led_out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[3] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[4\] " "Pin i2s_r_led_out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[4] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[5\] " "Pin i2s_r_led_out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[5] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[6\] " "Pin i2s_r_led_out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[6] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[7\] " "Pin i2s_r_led_out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[7] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[8\] " "Pin i2s_r_led_out\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[8] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[9\] " "Pin i2s_r_led_out\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[9] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[10\] " "Pin i2s_r_led_out\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[10] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[11\] " "Pin i2s_r_led_out\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[11] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[12\] " "Pin i2s_r_led_out\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[12] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[13\] " "Pin i2s_r_led_out\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[13] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[14\] " "Pin i2s_r_led_out\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[14] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[15\] " "Pin i2s_r_led_out\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[15] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[16\] " "Pin i2s_r_led_out\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[16] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[17\] " "Pin i2s_r_led_out\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[17] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 187 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[18\] " "Pin i2s_r_led_out\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[18] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 188 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[19\] " "Pin i2s_r_led_out\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[19] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 189 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[20\] " "Pin i2s_r_led_out\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[20] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 190 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[21\] " "Pin i2s_r_led_out\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[21] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 191 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[22\] " "Pin i2s_r_led_out\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[22] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 192 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[23\] " "Pin i2s_r_led_out\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[23] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[24\] " "Pin i2s_r_led_out\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[24] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 194 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[25\] " "Pin i2s_r_led_out\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[25] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[26\] " "Pin i2s_r_led_out\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[26] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[27\] " "Pin i2s_r_led_out\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[27] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[28\] " "Pin i2s_r_led_out\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[28] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[29\] " "Pin i2s_r_led_out\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[29] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[30\] " "Pin i2s_r_led_out\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[30] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_led_out\[31\] " "Pin i2s_r_led_out\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_led_out[31] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 38 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_led_out[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_fir_ast_sink_error\[1\] " "Pin i2s_l_fir_ast_sink_error\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_fir_ast_sink_error[1] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_fir_ast_sink_error[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 203 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_fir_ast_sink_error\[1\] " "Pin i2s_r_fir_ast_sink_error\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_fir_ast_sink_error[1] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_fir_ast_sink_error[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 207 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_rx_req " "Pin rec_rx_req not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_rx_req } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_rx_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 229 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_en " "Pin ecg_tx_load_en not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_en } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 218 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_st_load_trdy " "Pin ecg_st_load_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_st_load_trdy } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_st_load_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 215 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_rx_req " "Pin ecg_rx_req not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_rx_req } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_rx_req } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 213 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_st_load_rrdy " "Pin ecg_st_load_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_st_load_rrdy } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_st_load_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 216 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_st_load_roe " "Pin ecg_st_load_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_st_load_roe } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 15 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_st_load_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 217 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_fir_ast_sink_error\[0\] " "Pin ecg_fir_ast_sink_error\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_fir_ast_sink_error[0] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 22 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_fir_ast_sink_error[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_st_load_trdy " "Pin rec_st_load_trdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_st_load_trdy } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_st_load_trdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 231 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_st_load_rrdy " "Pin rec_st_load_rrdy not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_st_load_rrdy } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_st_load_rrdy } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 232 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rec_st_load_roe " "Pin rec_st_load_roe not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { rec_st_load_roe } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 28 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rec_st_load_roe } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 233 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_l_fir_ast_sink_error\[0\] " "Pin i2s_l_fir_ast_sink_error\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_l_fir_ast_sink_error[0] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 40 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_l_fir_ast_sink_error[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 202 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "i2s_r_fir_ast_sink_error\[0\] " "Pin i2s_r_fir_ast_sink_error\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { i2s_r_fir_ast_sink_error[0] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 44 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_r_fir_ast_sink_error[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 206 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[23\] " "Pin ecg_tx_load_data\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[23] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 109 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[22\] " "Pin ecg_tx_load_data\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[22] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 108 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[21\] " "Pin ecg_tx_load_data\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[21] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 107 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[20\] " "Pin ecg_tx_load_data\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[20] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[19\] " "Pin ecg_tx_load_data\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[19] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 105 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[18\] " "Pin ecg_tx_load_data\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[18] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 104 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[17\] " "Pin ecg_tx_load_data\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[17] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 103 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[16\] " "Pin ecg_tx_load_data\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[16] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[15\] " "Pin ecg_tx_load_data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[15] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[14\] " "Pin ecg_tx_load_data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[14] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[13\] " "Pin ecg_tx_load_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[13] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[12\] " "Pin ecg_tx_load_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[12] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[11\] " "Pin ecg_tx_load_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[11] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 97 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[10\] " "Pin ecg_tx_load_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[10] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 96 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[9\] " "Pin ecg_tx_load_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[9] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 95 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[8\] " "Pin ecg_tx_load_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[8] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[7\] " "Pin ecg_tx_load_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[7] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 93 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[6\] " "Pin ecg_tx_load_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[6] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 92 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[5\] " "Pin ecg_tx_load_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[5] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 91 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[4\] " "Pin ecg_tx_load_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[4] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[3\] " "Pin ecg_tx_load_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[3] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 89 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[2\] " "Pin ecg_tx_load_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[2] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 88 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[1\] " "Pin ecg_tx_load_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[1] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 87 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ecg_tx_load_data\[0\] " "Pin ecg_tx_load_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ecg_tx_load_data[0] } } } { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 16 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ecg_tx_load_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1561385018175 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1561385018175 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "102 " "TimeQuest Timing Analyzer is analyzing 102 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1561385018909 ""}
{ "Info" "ISTA_SDC_FOUND" "LP1000/LP1000_0002.sdc " "Reading SDC File: 'LP1000/LP1000_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1561385018909 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "LP1000_0002.sdc 3 clk port " "Ignored filter at LP1000_0002.sdc(3): clk could not be matched with a port" {  } { { "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.sdc" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1561385018925 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LP1000_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at LP1000_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"50 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"50 MHz\" \[get_ports \{clk\}\]" {  } { { "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.sdc" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1561385018925 ""}  } { { "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.sdc" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1561385018925 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1561385018925 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1561385019003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1561385019003 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1561385019003 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "fir_clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n)) " "Automatically promoted node fir_clk~input (placed in PIN T22 (CLK7, DIFFCLK_3n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""}  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fir_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 6185 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561385019190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2s_clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Automatically promoted node i2s_clk~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""}  } { { "top.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/top.vhd" 36 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2s_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 6210 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561385019190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_slave:ecg_spi_ports\|process_1~1  " "Automatically promoted node SPI_slave:ecg_spi_ports\|process_1~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|trdy~0 " "Destination node SPI_slave:ecg_spi_ports\|trdy~0" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|trdy~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 2297 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|trdy~2 " "Destination node SPI_slave:ecg_spi_ports\|trdy~2" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 22 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|trdy~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 2299 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|rrdy~2 " "Destination node SPI_slave:ecg_spi_ports\|rrdy~2" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|rrdy~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 2304 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|roe~2 " "Destination node SPI_slave:ecg_spi_ports\|roe~2" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|roe~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 2309 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|process_1~2 " "Destination node SPI_slave:ecg_spi_ports\|process_1~2" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|process_1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 2525 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|rrdy~0 " "Destination node SPI_slave:ecg_spi_ports\|rrdy~0" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 23 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|rrdy~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 2302 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|roe~0 " "Destination node SPI_slave:ecg_spi_ports\|roe~0" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 24 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|roe~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 2307 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|process_1~5 " "Destination node SPI_slave:ecg_spi_ports\|process_1~5" {  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|process_1~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 2531 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[23\]~2 " "Destination node SPI_slave:ecg_spi_ports\|tx_buf\[23\]~2" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|tx_buf[23]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 2328 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "SPI_slave:ecg_spi_ports\|tx_buf\[22\]~6 " "Destination node SPI_slave:ecg_spi_ports\|tx_buf\[22\]~6" {  } { { "SPI_slave.vhd" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/SPI_slave.vhd" 140 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|tx_buf[22]~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 2336 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1561385019190 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1561385019190 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|process_1~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 2524 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561385019190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_slave:ecg_spi_ports\|process_1~9  " "Automatically promoted node SPI_slave:ecg_spi_ports\|process_1~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:ecg_spi_ports|process_1~9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 3683 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561385019190 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SPI_slave:rec_spi_ports\|process_1~0  " "Automatically promoted node SPI_slave:rec_spi_ports\|process_1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1561385019190 ""}  } { { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_slave:rec_spi_ports|process_1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 0 { 0 ""} 0 2519 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1561385019190 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1561385019987 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561385019987 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1561385019987 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561385019987 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1561385020003 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1561385020003 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1561385020753 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1561385020768 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1561385020768 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "137 unused 2.5V 41 96 0 " "Number of I/O pins in group: 137 (unused VREF, 2.5V VCCIO, 41 input, 96 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1561385020815 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1561385020815 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1561385020815 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 2.5V 10 23 " "I/O bank number 1 does not use VREF pins and has 2.5V VCCIO pins. 10 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561385020815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 48 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561385020815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 3 43 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561385020815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 13 28 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  28 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561385020815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 45 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  45 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561385020815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 41 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  41 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561385020815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 47 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  47 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561385020815 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1561385020815 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1561385020815 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1561385020815 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561385021159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1561385022862 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561385023956 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1561385024003 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1561385031456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:07 " "Fitter placement operations ending: elapsed time is 00:00:07" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561385031456 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1561385031487 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1561385032690 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 13 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 13 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1561385035706 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:05 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:05" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1561385036128 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1561385037065 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "17 X21_Y0 X30_Y9 " "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9" {  } { { "loc" "" { Generic "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/" { { 1 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 17% of the available device resources in the region that extends from location X21_Y0 to location X30_Y9"} 21 0 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1561385040066 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1561385040066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561385044081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1561385044081 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1561385044081 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "4.25 " "Total time spent on timing analysis during the Fitter is 4.25 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1561385044237 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561385044331 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561385045253 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1561385045393 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1561385045971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1561385047768 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/output_files/top.fit.smsg " "Generated suppressed messages file C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/output_files/top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1561385049925 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "810 " "Peak virtual memory: 810 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561385050878 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 16:04:10 2019 " "Processing ended: Mon Jun 24 16:04:10 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561385050878 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561385050878 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561385050878 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1561385050878 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1561385053065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561385053065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 16:04:12 2019 " "Processing started: Mon Jun 24 16:04:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561385053065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1561385053065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGA_P4 -c top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGA_P4 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1561385053081 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1561385054377 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1561385054440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561385054987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 16:04:14 2019 " "Processing ended: Mon Jun 24 16:04:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561385054987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561385054987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561385054987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1561385054987 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1561385055675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1561385057331 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561385057331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 16:04:16 2019 " "Processing started: Mon Jun 24 16:04:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561385057331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561385057331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_P4 -c top " "Command: quartus_sta FPGA_P4 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561385057331 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1561385057535 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1561385057846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561385057846 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561385057971 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1561385057971 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "102 " "TimeQuest Timing Analyzer is analyzing 102 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1561385058425 ""}
{ "Info" "ISTA_SDC_FOUND" "LP1000/LP1000_0002.sdc " "Reading SDC File: 'LP1000/LP1000_0002.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1561385058596 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "LP1000_0002.sdc 3 clk port " "Ignored filter at LP1000_0002.sdc(3): clk could not be matched with a port" {  } { { "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.sdc" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1561385058612 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock LP1000_0002.sdc 3 Argument <targets> is an empty collection " "Ignored create_clock at LP1000_0002.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{clk\} -period \"50 MHz\" \[get_ports \{clk\}\] " "create_clock -name \{clk\} -period \"50 MHz\" \[get_ports \{clk\}\]" {  } { { "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.sdc" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1561385058628 ""}  } { { "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.sdc" "" { Text "C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/LP1000/LP1000_0002.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1561385058628 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1561385058628 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fir_clk fir_clk " "create_clock -period 1.000 -name fir_clk fir_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561385058644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ecg_sclk ecg_sclk " "create_clock -period 1.000 -name ecg_sclk ecg_sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561385058644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ecg_rx_req ecg_rx_req " "create_clock -period 1.000 -name ecg_rx_req ecg_rx_req" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561385058644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name i2s_clk i2s_clk " "create_clock -period 1.000 -name i2s_clk i2s_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561385058644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ecg_ss_n ecg_ss_n " "create_clock -period 1.000 -name ecg_ss_n ecg_ss_n" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561385058644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rec_ss_n rec_ss_n " "create_clock -period 1.000 -name rec_ss_n rec_ss_n" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561385058644 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rec_sclk rec_sclk " "create_clock -period 1.000 -name rec_sclk rec_sclk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561385058644 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1561385058644 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1561385058878 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1561385058893 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1561385058893 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1561385058909 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1561385059191 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1561385059191 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.032 " "Worst-case setup slack is -4.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.032           -1409.068 fir_clk  " "   -4.032           -1409.068 fir_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.011             -97.271 ecg_sclk  " "   -3.011             -97.271 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.948             -66.995 rec_ss_n  " "   -2.948             -66.995 rec_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.632             -92.565 rec_sclk  " "   -2.632             -92.565 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.053             -43.679 i2s_clk  " "   -1.053             -43.679 i2s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.168              -0.210 ecg_ss_n  " "   -0.168              -0.210 ecg_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.014               0.000 ecg_rx_req  " "    0.014               0.000 ecg_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385059221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.456 " "Worst-case hold slack is -0.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.456              -8.837 ecg_rx_req  " "   -0.456              -8.837 ecg_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.365              -0.385 fir_clk  " "   -0.365              -0.385 fir_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.236              -3.557 ecg_ss_n  " "   -0.236              -3.557 ecg_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.230               0.000 rec_sclk  " "    0.230               0.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 ecg_sclk  " "    0.232               0.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303               0.000 rec_ss_n  " "    0.303               0.000 rec_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 i2s_clk  " "    0.358               0.000 i2s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385059269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.489 " "Worst-case recovery slack is -2.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.489             -85.342 ecg_sclk  " "   -2.489             -85.342 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.661              -3.125 rec_sclk  " "   -0.661              -3.125 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385059284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.120 " "Worst-case removal slack is -0.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120              -2.893 rec_sclk  " "   -0.120              -2.893 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 ecg_sclk  " "    0.510               0.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1323.534 fir_clk  " "   -3.000           -1323.534 fir_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.000 rec_sclk  " "   -3.000             -92.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -90.000 ecg_sclk  " "   -3.000             -90.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.000 i2s_clk  " "   -3.000             -55.000 i2s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ecg_rx_req  " "   -3.000              -3.000 ecg_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ecg_ss_n  " "   -3.000              -3.000 ecg_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rec_ss_n  " "   -3.000              -3.000 rec_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385059300 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1561385060128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1561385060175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1561385061159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061393 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1561385061519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1561385061519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.493 " "Worst-case setup slack is -3.493" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.493           -1150.586 fir_clk  " "   -3.493           -1150.586 fir_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.606             -56.129 rec_ss_n  " "   -2.606             -56.129 rec_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.603             -82.222 ecg_sclk  " "   -2.603             -82.222 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289             -77.761 rec_sclk  " "   -2.289             -77.761 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.855             -34.456 i2s_clk  " "   -0.855             -34.456 i2s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.097              -0.097 ecg_ss_n  " "   -0.097              -0.097 ecg_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 ecg_rx_req  " "    0.066               0.000 ecg_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385061535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.326 " "Worst-case hold slack is -0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.326              -6.320 ecg_rx_req  " "   -0.326              -6.320 ecg_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.288              -0.288 fir_clk  " "   -0.288              -0.288 fir_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.131              -1.640 ecg_ss_n  " "   -0.131              -1.640 ecg_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 rec_sclk  " "    0.204               0.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.231               0.000 ecg_sclk  " "    0.231               0.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 i2s_clk  " "    0.312               0.000 i2s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061597 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 rec_ss_n  " "    0.356               0.000 rec_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061597 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385061597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.135 " "Worst-case recovery slack is -2.135" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.135             -72.405 ecg_sclk  " "   -2.135             -72.405 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.562              -2.122 rec_sclk  " "   -0.562              -2.122 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385061644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.130 " "Worst-case removal slack is -0.130" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.130              -3.464 rec_sclk  " "   -0.130              -3.464 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061674 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 ecg_sclk  " "    0.454               0.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061674 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385061674 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1323.534 fir_clk  " "   -3.000           -1323.534 fir_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -92.000 rec_sclk  " "   -3.000             -92.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -90.000 ecg_sclk  " "   -3.000             -90.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -55.000 i2s_clk  " "   -3.000             -55.000 i2s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ecg_rx_req  " "   -3.000              -3.000 ecg_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 ecg_ss_n  " "   -3.000              -3.000 ecg_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061690 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 rec_ss_n  " "   -3.000              -3.000 rec_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385061690 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385061690 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1561385062518 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1561385062862 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1561385062878 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1561385062878 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.933 " "Worst-case setup slack is -1.933" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385062940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385062940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.933             -49.291 ecg_sclk  " "   -1.933             -49.291 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385062940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.927            -431.231 fir_clk  " "   -1.927            -431.231 fir_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385062940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.541             -39.745 rec_sclk  " "   -1.541             -39.745 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385062940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.240             -18.756 rec_ss_n  " "   -1.240             -18.756 rec_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385062940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183              -4.536 i2s_clk  " "   -0.183              -4.536 i2s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385062940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 ecg_ss_n  " "    0.340               0.000 ecg_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385062940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 ecg_rx_req  " "    0.439               0.000 ecg_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385062940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385062940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.313 " "Worst-case hold slack is -0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.313              -6.912 ecg_rx_req  " "   -0.313              -6.912 ecg_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.285              -0.540 fir_clk  " "   -0.285              -0.540 fir_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189              -3.936 ecg_ss_n  " "   -0.189              -3.936 ecg_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.063               0.000 rec_ss_n  " "    0.063               0.000 rec_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.069               0.000 ecg_sclk  " "    0.069               0.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 rec_sclk  " "    0.119               0.000 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063143 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 i2s_clk  " "    0.188               0.000 i2s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063143 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385063143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.663 " "Worst-case recovery slack is -1.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.663             -60.154 ecg_sclk  " "   -1.663             -60.154 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063175 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.242              -7.589 rec_sclk  " "   -0.242              -7.589 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063175 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385063175 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.096 " "Worst-case removal slack is -0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -2.097 rec_sclk  " "   -0.096              -2.097 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063207 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 ecg_sclk  " "    0.260               0.000 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063207 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385063207 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1244.055 fir_clk  " "   -3.000           -1244.055 fir_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -104.628 ecg_sclk  " "   -3.000            -104.628 ecg_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -103.065 rec_sclk  " "   -3.000            -103.065 rec_sclk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -57.973 i2s_clk  " "   -3.000             -57.973 i2s_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -5.966 ecg_ss_n  " "   -3.000              -5.966 ecg_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.243 rec_ss_n  " "   -3.000              -3.243 rec_ss_n " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.133 ecg_rx_req  " "   -3.000              -3.133 ecg_rx_req " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1561385063393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1561385063393 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561385064972 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1561385064972 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "507 " "Peak virtual memory: 507 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561385065394 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 16:04:25 2019 " "Processing ended: Mon Jun 24 16:04:25 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561385065394 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561385065394 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561385065394 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561385065394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1561385068097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1561385068097 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 24 16:04:27 2019 " "Processing started: Mon Jun 24 16:04:27 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1561385068097 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1561385068097 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGA_P4 -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGA_P4 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1561385068097 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_6_1200mv_85c_slow.vho C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/ simulation " "Generated file top_6_1200mv_85c_slow.vho in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561385069675 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_6_1200mv_0c_slow.vho C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/ simulation " "Generated file top_6_1200mv_0c_slow.vho in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561385070144 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vho C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vho in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561385070565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vho C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/ simulation " "Generated file top.vho in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561385070987 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_6_1200mv_85c_vhd_slow.sdo C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/ simulation " "Generated file top_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561385071565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_6_1200mv_0c_vhd_slow.sdo C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/ simulation " "Generated file top_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561385072299 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_vhd_fast.sdo C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561385072910 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_vhd.sdo C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/ simulation " "Generated file top_vhd.sdo in folder \"C:/Users/Albert Sandager/Documents/GitHub/P4-ViewCare/VHDL/FPGA_P4_fir/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1561385073581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "439 " "Peak virtual memory: 439 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1561385073800 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jun 24 16:04:33 2019 " "Processing ended: Mon Jun 24 16:04:33 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1561385073800 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1561385073800 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1561385073800 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561385073800 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 199 s " "Quartus II Full Compilation was successful. 0 errors, 199 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1561385074550 ""}
