---
source_pdf: rp2350-datasheet-3.pdf
repository: llm_database
chapter: Chapter 12. Peripherals
section: 12.5. PWM
pages: 1077-1077
type: technical_spec
generated_at: 2026-03-01T02:30:35.833805+00:00
---

# 12.5. PWM

![Page 1077 figure](images/fig_p1077.png)

RP2350 Datasheet

ADC: INTR Register

Offset: 0x14

Description

Raw Interrupts

| Bits | Description | Type | Reset |
| --- | --- | --- | --- |
| 31:1 | Reserved. | - | - |
| 0 | FIFO: Triggered when the sample FIFO reaches a certain level. This level can be programmed via the FCS_THRESH field. | RO | 0x0 |

Table 1126. INTR

ADC: INTE Register

Offset: 0x18

Description

Interrupt Enable

| Bits | Description | Type | Reset |
| --- | --- | --- | --- |
| 31:1 | Reserved. | - | - |
| 0 | FIFO: Triggered when the sample FIFO reaches a certain level. This level can be programmed via the FCS_THRESH field. | RW | 0x0 |

Table 1127. INTE

ADC: INTF Register

Offset: 0x1c

Description

Interrupt Force

| Bits | Description | Type | Reset |
| --- | --- | --- | --- |
| 31:1 | Reserved. | - | - |
| 0 | FIFO: Triggered when the sample FIFO reaches a certain level. This level can be programmed via the FCS_THRESH field. | RW | 0x0 |

Table 1128. INTF

ADC: INTS Register

Offset: 0x20

Description

Interrupt status after masking & forcing

| Bits | Description | Type | Reset |
| --- | --- | --- | --- |
| 31:1 | Reserved. | - | - |
| 0 | FIFO: Triggered when the sample FIFO reaches a certain level. This level can be programmed via the FCS_THRESH field. | RO | 0x0 |

Table 1129. INTS

12.5. PWM

12.5. PWM
1076
