// Seed: 1113430845
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  assign module_1.id_0 = 0;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_2 = -1 ? id_1 : ~id_2[-1];
endmodule
module module_1 #(
    parameter id_4 = 32'd59
) (
    input uwire id_0,
    output wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply0 _id_4,
    output supply0 id_5,
    output supply0 id_6,
    input uwire id_7
);
  logic [7:0] id_9;
  logic [id_4 : -1] id_10;
  assign id_5 = id_9;
  wire id_11;
  ;
  logic id_12;
  ;
  wire id_13;
  module_0 modCall_1 (
      id_10,
      id_9,
      id_12,
      id_11
  );
  assign id_9[1&-1+:1] = id_2;
endmodule
