
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    0.126692 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043602    0.182603    0.309295 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309708 v fanout54/A (sg13g2_buf_8)
     8    0.036821    0.029120    0.086845    0.396553 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029516    0.002929    0.399482 v _213_/A (sg13g2_nand3_1)
     2    0.010356    0.054667    0.056355    0.455837 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.054681    0.000685    0.456522 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003161    0.034480    0.063294    0.519816 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.034480    0.000172    0.519988 v _300_/D (sg13g2_dfrbpq_1)
                                              0.519988   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024817    0.000751    0.126468 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276468   clock uncertainty
                                  0.000000    0.276468   clock reconvergence pessimism
                                 -0.037969    0.238499   library hold time
                                              0.238499   data required time
---------------------------------------------------------------------------------------------
                                              0.238499   data required time
                                             -0.519988   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281489   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    0.126692 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043602    0.182603    0.309295 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309708 v fanout54/A (sg13g2_buf_8)
     8    0.036821    0.029120    0.086845    0.396553 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029335    0.002089    0.398642 v _195_/B (sg13g2_xor2_1)
     2    0.009376    0.044651    0.079083    0.477725 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044656    0.000519    0.478245 v _196_/B (sg13g2_xor2_1)
     1    0.001874    0.024860    0.052720    0.530965 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024860    0.000070    0.531035 v _295_/D (sg13g2_dfrbpq_2)
                                              0.531035   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024820    0.000913    0.126631 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.276631   clock uncertainty
                                  0.000000    0.276631   clock reconvergence pessimism
                                 -0.034950    0.241681   library hold time
                                              0.241681   data required time
---------------------------------------------------------------------------------------------
                                              0.241681   data required time
                                             -0.531035   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289354   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024817    0.000751    0.126468 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008935    0.036224    0.176560    0.303028 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036226    0.000275    0.303302 v output2/A (sg13g2_buf_2)
     1    0.050810    0.086526    0.134033    0.437335 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086642    0.002241    0.439577 v sign (out)
                                              0.439577   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.439577   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289577   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    0.126692 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043602    0.182603    0.309295 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309708 v fanout54/A (sg13g2_buf_8)
     8    0.036821    0.029120    0.086845    0.396553 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029518    0.002937    0.399490 v _218_/A1 (sg13g2_o21ai_1)
     1    0.005539    0.052609    0.102601    0.502092 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.052610    0.000365    0.502456 ^ _219_/A (sg13g2_inv_1)
     1    0.002759    0.021375    0.033471    0.535928 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.021376    0.000165    0.536092 v _301_/D (sg13g2_dfrbpq_1)
                                              0.536092   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    0.126692 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276692   clock uncertainty
                                  0.000000    0.276692   clock reconvergence pessimism
                                 -0.033814    0.242878   library hold time
                                              0.242878   data required time
---------------------------------------------------------------------------------------------
                                              0.242878   data required time
                                             -0.536092   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293214   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019049    0.041980    0.193232    0.318754 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042035    0.001349    0.320103 v fanout58/A (sg13g2_buf_8)
     7    0.047039    0.032568    0.089866    0.409969 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032704    0.001176    0.411145 v _210_/B (sg13g2_xnor2_1)
     1    0.005871    0.047134    0.067422    0.478567 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.047134    0.000240    0.478807 v _211_/B (sg13g2_xnor2_1)
     1    0.002508    0.030399    0.057807    0.536614 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.030399    0.000155    0.536769 v _299_/D (sg13g2_dfrbpq_2)
                                              0.536769   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.275521   clock uncertainty
                                  0.000000    0.275521   clock reconvergence pessimism
                                 -0.036873    0.238648   library hold time
                                              0.238648   data required time
---------------------------------------------------------------------------------------------
                                              0.238648   data required time
                                             -0.536769   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298121   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176269    0.302614 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.302981 v fanout75/A (sg13g2_buf_8)
     6    0.041423    0.030458    0.084776    0.387756 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030911    0.002925    0.390682 v _191_/A (sg13g2_xnor2_1)
     2    0.009878    0.068773    0.090935    0.481616 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.068782    0.000615    0.482231 v _192_/B (sg13g2_xnor2_1)
     1    0.001647    0.026699    0.061268    0.543499 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026699    0.000063    0.543562 v _294_/D (sg13g2_dfrbpq_1)
                                              0.543562   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024815    0.000628    0.126346 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276346   clock uncertainty
                                  0.000000    0.276346   clock reconvergence pessimism
                                 -0.035503    0.240843   library hold time
                                              0.240843   data required time
---------------------------------------------------------------------------------------------
                                              0.240843   data required time
                                             -0.543562   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302720   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    0.126692 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043602    0.182603    0.309295 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309708 v fanout54/A (sg13g2_buf_8)
     8    0.036821    0.029120    0.086845    0.396553 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029190    0.001137    0.397690 v _202_/B (sg13g2_xor2_1)
     2    0.011134    0.049795    0.086380    0.484070 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.049808    0.000793    0.484863 v _204_/A (sg13g2_xor2_1)
     1    0.001682    0.024129    0.058851    0.543714 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024129    0.000065    0.543779 v _297_/D (sg13g2_dfrbpq_2)
                                              0.543779   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.275506   clock uncertainty
                                  0.000000    0.275506   clock reconvergence pessimism
                                 -0.034855    0.240652   library hold time
                                              0.240652   data required time
---------------------------------------------------------------------------------------------
                                              0.240652   data required time
                                             -0.543779   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303128   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302060 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302433 v fanout70/A (sg13g2_buf_8)
     5    0.029365    0.026476    0.080955    0.383387 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026480    0.000868    0.384255 v _199_/A (sg13g2_xnor2_1)
     2    0.011153    0.076283    0.094520    0.478776 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.076289    0.000731    0.479506 v _200_/B (sg13g2_xor2_1)
     1    0.003199    0.028091    0.070976    0.550483 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.028091    0.000209    0.550691 v _296_/D (sg13g2_dfrbpq_1)
                                              0.550691   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125916 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275916   clock uncertainty
                                  0.000000    0.275916   clock reconvergence pessimism
                                 -0.036082    0.239835   library hold time
                                              0.239835   data required time
---------------------------------------------------------------------------------------------
                                              0.239835   data required time
                                             -0.550691   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310857   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024817    0.000751    0.126468 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009089    0.046610    0.182743    0.309212 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.046611    0.000281    0.309493 ^ _127_/A (sg13g2_inv_1)
     1    0.006229    0.029724    0.041178    0.350671 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.029738    0.000515    0.351186 v output3/A (sg13g2_buf_2)
     1    0.050632    0.086214    0.130739    0.481925 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.086327    0.002194    0.484119 v signB (out)
                                              0.484119   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.484119   data arrival time
---------------------------------------------------------------------------------------------
                                              0.334119   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024822    0.000975    0.126692 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043602    0.182603    0.309295 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043604    0.000296    0.309591 v fanout55/A (sg13g2_buf_2)
     5    0.027755    0.055366    0.107039    0.416629 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.055560    0.002533    0.419163 v _206_/B (sg13g2_xnor2_1)
     2    0.010588    0.073858    0.096677    0.515840 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.073859    0.000343    0.516183 v _208_/A (sg13g2_xor2_1)
     1    0.001979    0.025234    0.069219    0.585402 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025234    0.000074    0.585476 v _298_/D (sg13g2_dfrbpq_1)
                                              0.585476   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    0.125508 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275508   clock uncertainty
                                  0.000000    0.275508   clock reconvergence pessimism
                                 -0.035177    0.240331   library hold time
                                              0.240331   data required time
---------------------------------------------------------------------------------------------
                                              0.240331   data required time
                                             -0.585476   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345145   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037093    0.002158    0.417474 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004487    0.024352    0.035757    0.453231 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.024360    0.000280    0.453511 v output11/A (sg13g2_buf_2)
     1    0.051807    0.087901    0.129973    0.583484 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.087968    0.001527    0.585011 v sine_out[16] (out)
                                              0.585011   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.585011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435011   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.036967    0.001284    0.416600 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.006891    0.033954    0.045241    0.461841 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.033983    0.000529    0.462370 v output12/A (sg13g2_buf_2)
     1    0.051809    0.087972    0.134614    0.596984 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.088001    0.001527    0.598511 v sine_out[17] (out)
                                              0.598511   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.598511   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448511   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037076    0.002057    0.417373 ^ _160_/A (sg13g2_nor2_1)
     1    0.011013    0.045192    0.056012    0.473386 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.045246    0.001287    0.474673 v output14/A (sg13g2_buf_2)
     1    0.051948    0.088258    0.140161    0.614834 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088290    0.001583    0.616417 v sine_out[19] (out)
                                              0.616417   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.616417   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466417   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.036899    0.000529    0.415845 ^ _281_/A (sg13g2_nor2_1)
     1    0.011280    0.046085    0.056349    0.472194 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.046162    0.001542    0.473736 v output35/A (sg13g2_buf_2)
     1    0.052309    0.089376    0.139556    0.613292 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.089634    0.003643    0.616935 v sine_out[8] (out)
                                              0.616935   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.616935   data arrival time
---------------------------------------------------------------------------------------------
                                              0.466935   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034945    0.006229    0.416875 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.005042    0.045527    0.056826    0.473701 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.045530    0.000355    0.474056 v output15/A (sg13g2_buf_2)
     1    0.053151    0.090057    0.141510    0.615566 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.090098    0.001791    0.617357 v sine_out[1] (out)
                                              0.617357   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.617357   data arrival time
---------------------------------------------------------------------------------------------
                                              0.467357   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024820    0.000913    0.126631 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.017929    0.048931    0.196702    0.323333 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048937    0.000546    0.323879 ^ fanout72/A (sg13g2_buf_8)
     7    0.042808    0.034377    0.085760    0.409638 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.034740    0.002465    0.412104 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006153    0.055088    0.074037    0.486141 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.055091    0.000385    0.486526 v output28/A (sg13g2_buf_2)
     1    0.056373    0.095613    0.147960    0.634486 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.095905    0.004329    0.638815 v sine_out[31] (out)
                                              0.638815   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.638815   data arrival time
---------------------------------------------------------------------------------------------
                                              0.488815   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074607    0.001038    0.343512 ^ fanout66/A (sg13g2_buf_8)
     8    0.042610    0.035134    0.097160    0.440673 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.037211    0.006424    0.447096 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003624    0.037201    0.057838    0.504934 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.037201    0.000262    0.505196 v output5/A (sg13g2_buf_2)
     1    0.051870    0.088078    0.136377    0.641573 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088100    0.001326    0.642898 v sine_out[10] (out)
                                              0.642898   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.642898   data arrival time
---------------------------------------------------------------------------------------------
                                              0.492898   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074607    0.001038    0.343512 ^ fanout66/A (sg13g2_buf_8)
     8    0.042610    0.035134    0.097160    0.440673 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.036327    0.004551    0.445223 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.005200    0.041245    0.064333    0.509557 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.041250    0.000329    0.509885 v output6/A (sg13g2_buf_2)
     1    0.052518    0.089082    0.138795    0.648681 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.089119    0.001704    0.650384 v sine_out[11] (out)
                                              0.650384   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.650384   data arrival time
---------------------------------------------------------------------------------------------
                                              0.500384   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074607    0.001038    0.343512 ^ fanout66/A (sg13g2_buf_8)
     8    0.042610    0.035134    0.097160    0.440673 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.037281    0.006555    0.447228 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006070    0.043664    0.068464    0.515692 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.043668    0.000449    0.516140 v output8/A (sg13g2_buf_2)
     1    0.052009    0.088338    0.139469    0.655609 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088369    0.001584    0.657193 v sine_out[13] (out)
                                              0.657193   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.657193   data arrival time
---------------------------------------------------------------------------------------------
                                              0.507193   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074607    0.001038    0.343512 ^ fanout66/A (sg13g2_buf_8)
     8    0.042610    0.035134    0.097160    0.440673 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.035605    0.002436    0.443108 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.007289    0.047362    0.073058    0.516167 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.047367    0.000507    0.516673 v output36/A (sg13g2_buf_2)
     1    0.052156    0.088583    0.141415    0.658089 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088615    0.001588    0.659676 v sine_out[9] (out)
                                              0.659676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509676   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037050    0.001890    0.417206 ^ fanout56/A (sg13g2_buf_8)
     8    0.033884    0.029871    0.076737    0.493942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030255    0.002728    0.496671 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003971    0.021708    0.032301    0.528972 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.021708    0.000154    0.529126 v output16/A (sg13g2_buf_2)
     1    0.052105    0.088327    0.128992    0.658118 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088398    0.001582    0.659700 v sine_out[20] (out)
                                              0.659700   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659700   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509700   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037050    0.001890    0.417206 ^ fanout56/A (sg13g2_buf_8)
     8    0.033884    0.029871    0.076737    0.493942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030119    0.002104    0.496046 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005517    0.025928    0.035977    0.532023 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025951    0.000426    0.532449 v output13/A (sg13g2_buf_2)
     1    0.051840    0.087961    0.130764    0.663213 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088030    0.001545    0.664759 v sine_out[18] (out)
                                              0.664759   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.664759   data arrival time
---------------------------------------------------------------------------------------------
                                              0.514759   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037050    0.001890    0.417206 ^ fanout56/A (sg13g2_buf_8)
     8    0.033884    0.029871    0.076737    0.493942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030018    0.001539    0.495482 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005962    0.027175    0.037095    0.532577 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027195    0.000361    0.532938 v output18/A (sg13g2_buf_2)
     1    0.052044    0.088276    0.131549    0.664487 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088348    0.001609    0.666096 v sine_out[22] (out)
                                              0.666096   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666096   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516096   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037050    0.001890    0.417206 ^ fanout56/A (sg13g2_buf_8)
     8    0.033884    0.029871    0.076737    0.493942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030122    0.002116    0.496059 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.006577    0.028978    0.038533    0.534592 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.028999    0.000617    0.535208 v output17/A (sg13g2_buf_2)
     1    0.052113    0.088390    0.132505    0.667713 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088462    0.001598    0.669311 v sine_out[21] (out)
                                              0.669311   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669311   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519311   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034901    0.006147    0.416793 ^ _130_/B (sg13g2_nor2_1)
     2    0.008875    0.036496    0.046068    0.462861 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036505    0.000460    0.463321 v _284_/A (sg13g2_and2_1)
     1    0.005865    0.028324    0.076138    0.539459 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.028331    0.000417    0.539876 v output7/A (sg13g2_buf_2)
     1    0.052432    0.089475    0.131066    0.670942 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.089698    0.003666    0.674607 v sine_out[12] (out)
                                              0.674607   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.674607   data arrival time
---------------------------------------------------------------------------------------------
                                              0.524607   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052161    0.001393    0.325460 ^ fanout58/A (sg13g2_buf_8)
     7    0.047608    0.036831    0.089856    0.415316 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037050    0.001890    0.417206 ^ fanout56/A (sg13g2_buf_8)
     8    0.033884    0.029871    0.076737    0.493942 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030282    0.002837    0.496780 ^ _167_/A (sg13g2_nor2_1)
     1    0.006960    0.033013    0.043436    0.540215 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.033036    0.000450    0.540665 v output19/A (sg13g2_buf_2)
     1    0.052152    0.089085    0.133038    0.673703 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.089309    0.003666    0.677369 v sine_out[23] (out)
                                              0.677369   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.677369   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527369   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034901    0.006147    0.416793 ^ _130_/B (sg13g2_nor2_1)
     2    0.008875    0.036496    0.046068    0.462861 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036511    0.000607    0.463469 v _136_/B (sg13g2_nand2b_2)
     4    0.016034    0.043653    0.047668    0.511137 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043659    0.000396    0.511532 ^ _278_/A (sg13g2_nor2_1)
     1    0.002826    0.024470    0.038298    0.549830 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024470    0.000112    0.549942 v output33/A (sg13g2_buf_2)
     1    0.052596    0.089075    0.130969    0.680911 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.089139    0.001459    0.682371 v sine_out[6] (out)
                                              0.682371   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.682371   data arrival time
---------------------------------------------------------------------------------------------
                                              0.532371   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034863    0.006076    0.416722 ^ _143_/A (sg13g2_nor2_1)
     2    0.006921    0.033742    0.045128    0.461850 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033774    0.000603    0.462453 v _147_/A (sg13g2_nand2_1)
     2    0.007152    0.040160    0.045465    0.507918 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.040175    0.000228    0.508145 ^ _275_/B (sg13g2_nor2_1)
     1    0.006618    0.030752    0.042299    0.550444 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.030771    0.000597    0.551041 v output30/A (sg13g2_buf_2)
     1    0.052383    0.088806    0.133666    0.684707 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.088877    0.001592    0.686298 v sine_out[3] (out)
                                              0.686298   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.686298   data arrival time
---------------------------------------------------------------------------------------------
                                              0.536298   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034901    0.006147    0.416793 ^ _130_/B (sg13g2_nor2_1)
     2    0.008875    0.036496    0.046068    0.462861 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036511    0.000607    0.463469 v _136_/B (sg13g2_nand2b_2)
     4    0.016034    0.043653    0.047668    0.511137 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043673    0.000744    0.511880 ^ _279_/A (sg13g2_nor2_1)
     1    0.004167    0.028019    0.041739    0.553619 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.028020    0.000267    0.553886 v output34/A (sg13g2_buf_2)
     1    0.052207    0.089115    0.130869    0.684755 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.089306    0.003386    0.688141 v sine_out[7] (out)
                                              0.688141   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.688141   data arrival time
---------------------------------------------------------------------------------------------
                                              0.538141   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019049    0.041980    0.193232    0.318754 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042035    0.001349    0.320103 v fanout58/A (sg13g2_buf_8)
     7    0.047039    0.032568    0.089866    0.409969 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032802    0.001838    0.411807 v fanout56/A (sg13g2_buf_8)
     8    0.033127    0.027566    0.080240    0.492047 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027886    0.002725    0.494772 v _175_/A (sg13g2_nand2_1)
     1    0.008006    0.042373    0.045861    0.540633 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.042383    0.000529    0.541162 ^ output22/A (sg13g2_buf_2)
     1    0.053218    0.115292    0.144356    0.685518 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.115485    0.003860    0.689378 ^ sine_out[26] (out)
                                              0.689378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.689378   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539378   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034901    0.006147    0.416793 ^ _130_/B (sg13g2_nor2_1)
     2    0.008875    0.036496    0.046068    0.462861 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036511    0.000607    0.463469 v _136_/B (sg13g2_nand2b_2)
     4    0.016034    0.043653    0.047668    0.511137 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043677    0.000812    0.511948 ^ _277_/A (sg13g2_nor2_1)
     1    0.004708    0.029446    0.043129    0.555077 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.029446    0.000294    0.555371 v output32/A (sg13g2_buf_2)
     1    0.051918    0.088103    0.132520    0.687891 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088173    0.001570    0.689461 v sine_out[5] (out)
                                              0.689461   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.689461   data arrival time
---------------------------------------------------------------------------------------------
                                              0.539461   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034901    0.006147    0.416793 ^ _130_/B (sg13g2_nor2_1)
     2    0.008875    0.036496    0.046068    0.462861 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036511    0.000607    0.463469 v _136_/B (sg13g2_nand2b_2)
     4    0.016034    0.043653    0.047668    0.511137 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043678    0.000826    0.511962 ^ _276_/A (sg13g2_nor2_1)
     1    0.005357    0.031157    0.044788    0.556750 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.031158    0.000349    0.557099 v output31/A (sg13g2_buf_2)
     1    0.051961    0.088179    0.133388    0.690487 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088211    0.001578    0.692065 v sine_out[4] (out)
                                              0.692065   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.692065   data arrival time
---------------------------------------------------------------------------------------------
                                              0.542065   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019049    0.041980    0.193232    0.318754 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042035    0.001349    0.320103 v fanout58/A (sg13g2_buf_8)
     7    0.047039    0.032568    0.089866    0.409969 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032802    0.001838    0.411807 v fanout56/A (sg13g2_buf_8)
     8    0.033127    0.027566    0.080240    0.492047 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027923    0.002875    0.494922 v _170_/A (sg13g2_nand2_1)
     1    0.009222    0.047106    0.049341    0.544263 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.047129    0.000831    0.545094 ^ output20/A (sg13g2_buf_2)
     1    0.052969    0.114805    0.146367    0.691461 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.114996    0.003828    0.695289 ^ sine_out[24] (out)
                                              0.695289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695289   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545289   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019049    0.041980    0.193232    0.318754 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042035    0.001349    0.320103 v fanout58/A (sg13g2_buf_8)
     7    0.047039    0.032568    0.089866    0.409969 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032802    0.001838    0.411807 v fanout56/A (sg13g2_buf_8)
     8    0.033127    0.027566    0.080240    0.492047 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.027969    0.003054    0.495101 v _172_/A (sg13g2_nand2_1)
     1    0.009112    0.046685    0.049063    0.544164 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.046702    0.000696    0.544860 ^ output21/A (sg13g2_buf_2)
     1    0.053404    0.115655    0.146890    0.691749 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115829    0.003673    0.695422 ^ sine_out[25] (out)
                                              0.695422   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695422   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545422   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034863    0.006076    0.416722 ^ _143_/A (sg13g2_nor2_1)
     2    0.006921    0.033742    0.045128    0.461850 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033767    0.000473    0.462323 v _144_/B (sg13g2_nand2_1)
     2    0.006792    0.041908    0.048764    0.511088 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041909    0.000205    0.511293 ^ _212_/B (sg13g2_nor2_1)
     2    0.010818    0.043670    0.053807    0.565099 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.043682    0.000591    0.565690 v output26/A (sg13g2_buf_2)
     1    0.053125    0.089998    0.140773    0.706463 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.090027    0.001531    0.707994 v sine_out[2] (out)
                                              0.707994   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.707994   data arrival time
---------------------------------------------------------------------------------------------
                                              0.557994   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.033900    0.004009    0.414655 ^ _255_/A (sg13g2_nor4_1)
     1    0.003834    0.033839    0.043463    0.458118 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.033839    0.000152    0.458270 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007486    0.085033    0.083400    0.541671 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.085080    0.000893    0.542563 ^ output4/A (sg13g2_buf_2)
     1    0.052931    0.114722    0.165048    0.707612 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114921    0.003907    0.711518 ^ sine_out[0] (out)
                                              0.711518   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.711518   data arrival time
---------------------------------------------------------------------------------------------
                                              0.561518   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034863    0.006076    0.416722 ^ _143_/A (sg13g2_nor2_1)
     2    0.006921    0.033742    0.045128    0.461850 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033774    0.000603    0.462453 v _147_/A (sg13g2_nand2_1)
     2    0.007152    0.040160    0.045465    0.507918 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.040175    0.000215    0.508133 ^ _149_/B (sg13g2_nand2_1)
     1    0.006725    0.050002    0.066131    0.574264 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.050027    0.000890    0.575154 v output10/A (sg13g2_buf_2)
     1    0.051863    0.088165    0.142396    0.717550 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088195    0.001546    0.719096 v sine_out[15] (out)
                                              0.719096   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.719096   data arrival time
---------------------------------------------------------------------------------------------
                                              0.569096   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074609    0.001074    0.343548 ^ fanout68/A (sg13g2_buf_8)
     6    0.037367    0.033160    0.096848    0.440396 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033220    0.001577    0.441973 ^ fanout67/A (sg13g2_buf_8)
     8    0.035565    0.030514    0.075761    0.517734 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030874    0.002689    0.520423 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.002709    0.037068    0.057897    0.578319 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.037068    0.000108    0.578427 v output29/A (sg13g2_buf_2)
     1    0.055612    0.094355    0.138288    0.716715 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.094671    0.004473    0.721188 v sine_out[32] (out)
                                              0.721188   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.721188   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571188   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019049    0.041980    0.193232    0.318754 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042035    0.001349    0.320103 v fanout58/A (sg13g2_buf_8)
     7    0.047039    0.032568    0.089866    0.409969 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032637    0.000464    0.410433 v fanout57/A (sg13g2_buf_1)
     4    0.018695    0.066233    0.100928    0.511361 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.066380    0.002399    0.513760 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005042    0.043592    0.056832    0.570592 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.043593    0.000365    0.570957 ^ output23/A (sg13g2_buf_2)
     1    0.054548    0.117965    0.146790    0.717747 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.118167    0.003992    0.721739 ^ sine_out[27] (out)
                                              0.721739   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.721739   data arrival time
---------------------------------------------------------------------------------------------
                                              0.571739   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019049    0.041980    0.193232    0.318754 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042035    0.001349    0.320103 v fanout58/A (sg13g2_buf_8)
     7    0.047039    0.032568    0.089866    0.409969 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032637    0.000464    0.410433 v fanout57/A (sg13g2_buf_1)
     4    0.018695    0.066233    0.100928    0.511361 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.066323    0.001784    0.513145 v _180_/A (sg13g2_nand2_1)
     1    0.007008    0.045703    0.056094    0.569238 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.045718    0.000640    0.569879 ^ output24/A (sg13g2_buf_2)
     1    0.054822    0.118521    0.148222    0.718101 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.118723    0.004009    0.722109 ^ sine_out[28] (out)
                                              0.722109   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.722109   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572109   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125521 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019621    0.052115    0.198546    0.324067 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052163    0.001419    0.325486 ^ fanout59/A (sg13g2_buf_8)
     8    0.039675    0.032868    0.085160    0.410646 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034863    0.006076    0.416722 ^ _143_/A (sg13g2_nor2_1)
     2    0.006921    0.033742    0.045128    0.461850 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033767    0.000473    0.462323 v _144_/B (sg13g2_nand2_1)
     2    0.006792    0.041908    0.048764    0.511088 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041909    0.000208    0.511296 ^ _145_/B (sg13g2_nand2_1)
     1    0.008846    0.061667    0.076022    0.587318 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.061676    0.000604    0.587922 v output9/A (sg13g2_buf_2)
     1    0.051886    0.088273    0.148187    0.736109 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088294    0.001334    0.737443 v sine_out[14] (out)
                                              0.737443   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.737443   data arrival time
---------------------------------------------------------------------------------------------
                                              0.587443   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006642    0.037381    0.175635    0.302042 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037403    0.000182    0.302224 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009542    0.057968    0.384341    0.686565 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.057968    0.000401    0.686966 ^ fanout76/A (sg13g2_buf_8)
     8    0.044486    0.035438    0.090600    0.777567 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036567    0.004887    0.782454 ^ _128_/A (sg13g2_inv_2)
     5    0.023381    0.044214    0.050070    0.832524 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.044225    0.000582    0.833106 v _293_/D (sg13g2_dfrbpq_1)
                                              0.833106   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058746 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023358    0.024809    0.066971    0.125718 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.024816    0.000690    0.126407 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276407   clock uncertainty
                                  0.000000    0.276407   clock reconvergence pessimism
                                 -0.041058    0.235349   library hold time
                                              0.235349   data required time
---------------------------------------------------------------------------------------------
                                              0.235349   data required time
                                             -0.833106   data arrival time
---------------------------------------------------------------------------------------------
                                              0.597756   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074609    0.001074    0.343548 ^ fanout68/A (sg13g2_buf_8)
     6    0.037367    0.033160    0.096848    0.440396 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033220    0.001577    0.441973 ^ fanout67/A (sg13g2_buf_8)
     8    0.035565    0.030514    0.075761    0.517734 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030627    0.001259    0.518993 ^ _183_/A (sg13g2_and2_1)
     2    0.007603    0.042953    0.091367    0.610360 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042957    0.000443    0.610803 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004276    0.031114    0.066857    0.677660 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.031115    0.000278    0.677938 v output25/A (sg13g2_buf_2)
     1    0.055440    0.094039    0.135461    0.813400 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.094310    0.004142    0.817542 v sine_out[29] (out)
                                              0.817542   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.817542   data arrival time
---------------------------------------------------------------------------------------------
                                              0.667542   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017930    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002041    0.001020    0.001020 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057208 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058720 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125211 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125506 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031342    0.074592    0.216968    0.342474 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.074609    0.001074    0.343548 ^ fanout68/A (sg13g2_buf_8)
     6    0.037367    0.033160    0.096848    0.440396 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033220    0.001577    0.441973 ^ fanout67/A (sg13g2_buf_8)
     8    0.035565    0.030514    0.075761    0.517734 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030627    0.001259    0.518993 ^ _183_/A (sg13g2_and2_1)
     2    0.007603    0.042953    0.091367    0.610360 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042957    0.000454    0.610814 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.007229    0.039273    0.075876    0.686690 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.039301    0.000520    0.687209 v output27/A (sg13g2_buf_2)
     1    0.054459    0.092672    0.136854    0.824063 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.093314    0.006276    0.830339 v sine_out[30] (out)
                                              0.830339   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.830339   data arrival time
---------------------------------------------------------------------------------------------
                                              0.680339   slack (MET)



