{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1574107636567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1574107636567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 18 15:07:16 2019 " "Processing started: Mon Nov 18 15:07:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1574107636567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1574107636567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_calc -c top_calc " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_calc -c top_calc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1574107636567 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1574107638345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/ceg3155/lab5/ch8_codes/top_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/ceg3155/lab5/ch8_codes/top_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_calc-top_stru " "Found design unit 1: top_calc-top_stru" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639121 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_calc " "Found entity 1: top_calc" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574107639121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/ceg3155/lab5/ch8_codes/shiftregr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/ceg3155/lab5/ch8_codes/shiftregr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftregR-rtl " "Found design unit 1: shiftregR-rtl" {  } { { "../Ch8_Codes/shiftregR.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/shiftregR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639153 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftregR " "Found entity 1: shiftregR" {  } { { "../Ch8_Codes/shiftregR.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/shiftregR.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574107639153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/ceg3155/lab5/ch8_codes/shiftreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/ceg3155/lab5/ch8_codes/shiftreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shiftreg-rtl " "Found design unit 1: shiftreg-rtl" {  } { { "../Ch8_Codes/shiftreg.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/shiftreg.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639168 ""} { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../Ch8_Codes/shiftreg.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/shiftreg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574107639168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/ceg3155/lab5/ch8_codes/reg8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/ceg3155/lab5/ch8_codes/reg8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_8FF-behv " "Found design unit 1: D_8FF-behv" {  } { { "../Ch8_Codes/reg8bits.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/reg8bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639184 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_8FF " "Found entity 1: D_8FF" {  } { { "../Ch8_Codes/reg8bits.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/reg8bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574107639184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/ceg3155/lab5/ch8_codes/reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/ceg3155/lab5/ch8_codes/reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_4FF-behv " "Found design unit 1: D_4FF-behv" {  } { { "../Ch8_Codes/reg4bits.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/reg4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639215 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_4FF " "Found entity 1: D_4FF" {  } { { "../Ch8_Codes/reg4bits.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574107639215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/ceg3155/lab5/ch8_codes/mux4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/ceg3155/lab5/ch8_codes/mux4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4x1-mux_stru " "Found design unit 1: mux4x1-mux_stru" {  } { { "../Ch8_Codes/mux4x1.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/mux4x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639231 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "../Ch8_Codes/mux4x1.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/mux4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574107639231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/ceg3155/lab5/ch8_codes/fsmctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/ceg3155/lab5/ch8_codes/fsmctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSMctrl-FSM_beh " "Found design unit 1: FSMctrl-FSM_beh" {  } { { "../Ch8_Codes/FSMctrl.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/FSMctrl.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639246 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSMctrl " "Found entity 1: FSMctrl" {  } { { "../Ch8_Codes/FSMctrl.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/FSMctrl.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574107639246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/ceg3155/lab5/ch8_codes/decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/ceg3155/lab5/ch8_codes/decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-Decod7seg_stru " "Found design unit 1: Decod7seg-Decod7seg_stru" {  } { { "../Ch8_Codes/Decod7seg.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/Decod7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639277 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "../Ch8_Codes/Decod7seg.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/Decod7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574107639277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/ceg3155/lab5/ch8_codes/c4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/ceg3155/lab5/ch8_codes/c4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C4-c4_stru " "Found design unit 1: C4-c4_stru" {  } { { "../Ch8_Codes/c4.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/c4.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639293 ""} { "Info" "ISGN_ENTITY_NAME" "1 C4 " "Found entity 1: C4" {  } { { "../Ch8_Codes/c4.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/c4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574107639293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/ceg3155/lab5/ch8_codes/c3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/ceg3155/lab5/ch8_codes/c3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C3-c3_estr " "Found design unit 1: C3-c3_estr" {  } { { "../Ch8_Codes/c3.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/c3.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639308 ""} { "Info" "ISGN_ENTITY_NAME" "1 C3 " "Found entity 1: C3" {  } { { "../Ch8_Codes/c3.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/c3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574107639308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/ceg3155/lab5/ch8_codes/c2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/ceg3155/lab5/ch8_codes/c2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C2-c2_estr " "Found design unit 1: C2-c2_estr" {  } { { "../Ch8_Codes/c2.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/c2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639340 ""} { "Info" "ISGN_ENTITY_NAME" "1 C2 " "Found entity 1: C2" {  } { { "../Ch8_Codes/c2.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/c2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574107639340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/school/ceg/ceg3155/lab5/ch8_codes/c1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /school/ceg/ceg3155/lab5/ch8_codes/c1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 C1-c1_estr " "Found design unit 1: C1-c1_estr" {  } { { "../Ch8_Codes/c1.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/c1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639355 ""} { "Info" "ISGN_ENTITY_NAME" "1 C1 " "Found entity 1: C1" {  } { { "../Ch8_Codes/c1.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/c1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1574107639355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1574107639355 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_calc " "Elaborating entity \"top_calc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1574107639527 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..8\] top_calc.vhd(10) " "Using initial value X (don't care) for net \"LEDR\[17..8\]\" at top_calc.vhd(10)" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 10 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574107639527 "|top_calc"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[17..8\] top_calc.vhd(11) " "Using initial value X (don't care) for net \"LEDG\[17..8\]\" at top_calc.vhd(11)" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574107639527 "|top_calc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMctrl FSMctrl:L0 " "Elaborating entity \"FSMctrl\" for hierarchy \"FSMctrl:L0\"" {  } { { "../Ch8_Codes/top_calc.vhd" "L0" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574107639605 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation FSMctrl.vhd(45) " "VHDL Process Statement warning at FSMctrl.vhd(45): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ch8_Codes/FSMctrl.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/FSMctrl.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574107639605 "|top_calc|FSMctrl:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation FSMctrl.vhd(50) " "VHDL Process Statement warning at FSMctrl.vhd(50): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ch8_Codes/FSMctrl.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/FSMctrl.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574107639605 "|top_calc|FSMctrl:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation FSMctrl.vhd(52) " "VHDL Process Statement warning at FSMctrl.vhd(52): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ch8_Codes/FSMctrl.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/FSMctrl.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574107639605 "|top_calc|FSMctrl:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation FSMctrl.vhd(54) " "VHDL Process Statement warning at FSMctrl.vhd(54): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ch8_Codes/FSMctrl.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/FSMctrl.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574107639605 "|top_calc|FSMctrl:L0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Operation FSMctrl.vhd(56) " "VHDL Process Statement warning at FSMctrl.vhd(56): signal \"Operation\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ch8_Codes/FSMctrl.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/FSMctrl.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574107639605 "|top_calc|FSMctrl:L0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Selection FSMctrl.vhd(25) " "VHDL Process Statement warning at FSMctrl.vhd(25): inferring latch(es) for signal or variable \"Selection\", which holds its previous value in one or more paths through the process" {  } { { "../Ch8_Codes/FSMctrl.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/FSMctrl.vhd" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1574107639605 "|top_calc|FSMctrl:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Selection\[0\] FSMctrl.vhd(25) " "Inferred latch for \"Selection\[0\]\" at FSMctrl.vhd(25)" {  } { { "../Ch8_Codes/FSMctrl.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/FSMctrl.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574107639605 "|top_calc|FSMctrl:L0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Selection\[1\] FSMctrl.vhd(25) " "Inferred latch for \"Selection\[1\]\" at FSMctrl.vhd(25)" {  } { { "../Ch8_Codes/FSMctrl.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/FSMctrl.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1574107639605 "|top_calc|FSMctrl:L0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_8FF D_8FF:L1 " "Elaborating entity \"D_8FF\" for hierarchy \"D_8FF:L1\"" {  } { { "../Ch8_Codes/top_calc.vhd" "L1" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574107639620 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST reg8bits.vhd(18) " "VHDL Process Statement warning at reg8bits.vhd(18): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ch8_Codes/reg8bits.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/reg8bits.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574107639620 "|top_calc|D_8FF:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C1 C1:L2 " "Elaborating entity \"C1\" for hierarchy \"C1:L2\"" {  } { { "../Ch8_Codes/top_calc.vhd" "L2" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574107639636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C2 C2:L3 " "Elaborating entity \"C2\" for hierarchy \"C2:L3\"" {  } { { "../Ch8_Codes/top_calc.vhd" "L3" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574107639652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C3 C3:L4 " "Elaborating entity \"C3\" for hierarchy \"C3:L4\"" {  } { { "../Ch8_Codes/top_calc.vhd" "L4" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574107639667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C4 C4:L5 " "Elaborating entity \"C4\" for hierarchy \"C4:L5\"" {  } { { "../Ch8_Codes/top_calc.vhd" "L5" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574107639683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:L6 " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:L6\"" {  } { { "../Ch8_Codes/top_calc.vhd" "L6" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574107639683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_4FF D_4FF:L7 " "Elaborating entity \"D_4FF\" for hierarchy \"D_4FF:L7\"" {  } { { "../Ch8_Codes/top_calc.vhd" "L7" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574107639698 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RST reg4bits.vhd(18) " "VHDL Process Statement warning at reg4bits.vhd(18): signal \"RST\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Ch8_Codes/reg4bits.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/reg4bits.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1574107639698 "|top_calc|D_4FF:L7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod7seg Decod7seg:L10 " "Elaborating entity \"Decod7seg\" for hierarchy \"Decod7seg:L10\"" {  } { { "../Ch8_Codes/top_calc.vhd" "L10" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1574107639730 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[9\] GND " "Pin \"LEDG\[9\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDG[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[10\] GND " "Pin \"LEDG\[10\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDG[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[11\] GND " "Pin \"LEDG\[11\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDG[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[12\] GND " "Pin \"LEDG\[12\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDG[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[13\] GND " "Pin \"LEDG\[13\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDG[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[14\] GND " "Pin \"LEDG\[14\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDG[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[15\] GND " "Pin \"LEDG\[15\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDG[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[16\] GND " "Pin \"LEDG\[16\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDG[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[17\] GND " "Pin \"LEDG\[17\]\" is stuck at GND" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1574107640744 "|top_calc|LEDG[17]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1574107640744 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1574107640900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1574107641711 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574107641711 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574107641929 "|top_calc|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574107641929 "|top_calc|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574107641929 "|top_calc|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574107641929 "|top_calc|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574107641929 "|top_calc|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574107641929 "|top_calc|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574107641929 "|top_calc|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574107641929 "|top_calc|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574107641929 "|top_calc|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "../Ch8_Codes/top_calc.vhd" "" { Text "D:/School/CEG/CEG3155/Lab5/Ch8_Codes/top_calc.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1574107641929 "|top_calc|SW[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1574107641929 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "150 " "Implemented 150 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1574107641929 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1574107641929 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1574107641929 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1574107641929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "391 " "Peak virtual memory: 391 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1574107642054 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 18 15:07:22 2019 " "Processing ended: Mon Nov 18 15:07:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1574107642054 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1574107642054 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1574107642054 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1574107642054 ""}
