
USBtoN64v2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000029dc  080001c4  080001c4  000101c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000028  08002ba0  08002ba0  00012ba0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002bc8  08002bc8  00012bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002bd0  08002bd0  00012bd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002bd4  08002bd4  00012bd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08002bd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000064  2000000c  08002be4  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000070  08002be4  00020070  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000b8b1  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000018db  00000000  00000000  0002b8ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000688  00000000  00000000  0002d1c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000005c0  00000000  00000000  0002d850  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003438  00000000  00000000  0002de10  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002644  00000000  00000000  00031248  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003388c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001930  00000000  00000000  00033908  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	; (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	; (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	2000000c 	.word	0x2000000c
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08002b88 	.word	0x08002b88

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	; (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	; (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	; (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000010 	.word	0x20000010
 8000200:	08002b88 	.word	0x08002b88

08000204 <my_wait_us_asm>:
.globl my_wait_us_asm
.type  my_wait_us_asm, %function

my_wait_us_asm:
WAIT_1_US:
    ADD     R1, R2, #0      // clock cycle 1
 8000204:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000208:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 800020c:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000210:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000214:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000218:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 800021c:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000220:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000224:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0      // clock cycle 10
 8000228:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 800022c:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000230:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000234:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000238:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 800023c:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000240:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000244:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000248:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 800024c:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0      // clock cycle 20
 8000250:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000254:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000258:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 800025c:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000260:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000264:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000268:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 800026c:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000270:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000274:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0      // clock cycle 30
 8000278:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 800027c:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000280:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000284:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000288:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 800028c:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000290:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000294:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000298:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 800029c:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0      // clock cycle 40
 80002a0:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002a4:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002a8:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002ac:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002b0:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002b4:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002b8:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002bc:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002c0:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002c4:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0      // clock cycle 50
 80002c8:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002cc:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002d0:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002d4:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002d8:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002dc:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002e0:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002e4:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002e8:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002ec:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0      // clock cycle 60
 80002f0:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002f4:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002f8:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 80002fc:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000300:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000304:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000308:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 800030c:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000310:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0
 8000314:	f102 0100 	add.w	r1, r2, #0
    ADD     R1, R2, #0      // clock cycle 70
 8000318:	f102 0100 	add.w	r1, r2, #0

    SUBS    R0, R0, #1      // clock cycle 71
 800031c:	3801      	subs	r0, #1
    BGT     WAIT_1_US       // clock cycle 72
 800031e:	f73f af71 	bgt.w	8000204 <my_wait_us_asm>

    BX      LR      // return
 8000322:	4770      	bx	lr

08000324 <__aeabi_uldivmod>:
 8000324:	b953      	cbnz	r3, 800033c <__aeabi_uldivmod+0x18>
 8000326:	b94a      	cbnz	r2, 800033c <__aeabi_uldivmod+0x18>
 8000328:	2900      	cmp	r1, #0
 800032a:	bf08      	it	eq
 800032c:	2800      	cmpeq	r0, #0
 800032e:	bf1c      	itt	ne
 8000330:	f04f 31ff 	movne.w	r1, #4294967295
 8000334:	f04f 30ff 	movne.w	r0, #4294967295
 8000338:	f000 b97a 	b.w	8000630 <__aeabi_idiv0>
 800033c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000340:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000344:	f000 f806 	bl	8000354 <__udivmoddi4>
 8000348:	f8dd e004 	ldr.w	lr, [sp, #4]
 800034c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000350:	b004      	add	sp, #16
 8000352:	4770      	bx	lr

08000354 <__udivmoddi4>:
 8000354:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000358:	468c      	mov	ip, r1
 800035a:	460d      	mov	r5, r1
 800035c:	4604      	mov	r4, r0
 800035e:	9e08      	ldr	r6, [sp, #32]
 8000360:	2b00      	cmp	r3, #0
 8000362:	d151      	bne.n	8000408 <__udivmoddi4+0xb4>
 8000364:	428a      	cmp	r2, r1
 8000366:	4617      	mov	r7, r2
 8000368:	d96d      	bls.n	8000446 <__udivmoddi4+0xf2>
 800036a:	fab2 fe82 	clz	lr, r2
 800036e:	f1be 0f00 	cmp.w	lr, #0
 8000372:	d00b      	beq.n	800038c <__udivmoddi4+0x38>
 8000374:	f1ce 0c20 	rsb	ip, lr, #32
 8000378:	fa01 f50e 	lsl.w	r5, r1, lr
 800037c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000380:	fa02 f70e 	lsl.w	r7, r2, lr
 8000384:	ea4c 0c05 	orr.w	ip, ip, r5
 8000388:	fa00 f40e 	lsl.w	r4, r0, lr
 800038c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000390:	0c25      	lsrs	r5, r4, #16
 8000392:	fbbc f8fa 	udiv	r8, ip, sl
 8000396:	fa1f f987 	uxth.w	r9, r7
 800039a:	fb0a cc18 	mls	ip, sl, r8, ip
 800039e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80003a2:	fb08 f309 	mul.w	r3, r8, r9
 80003a6:	42ab      	cmp	r3, r5
 80003a8:	d90a      	bls.n	80003c0 <__udivmoddi4+0x6c>
 80003aa:	19ed      	adds	r5, r5, r7
 80003ac:	f108 32ff 	add.w	r2, r8, #4294967295
 80003b0:	f080 8123 	bcs.w	80005fa <__udivmoddi4+0x2a6>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	f240 8120 	bls.w	80005fa <__udivmoddi4+0x2a6>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	443d      	add	r5, r7
 80003c0:	1aed      	subs	r5, r5, r3
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb5 f0fa 	udiv	r0, r5, sl
 80003c8:	fb0a 5510 	mls	r5, sl, r0, r5
 80003cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003d0:	fb00 f909 	mul.w	r9, r0, r9
 80003d4:	45a1      	cmp	r9, r4
 80003d6:	d909      	bls.n	80003ec <__udivmoddi4+0x98>
 80003d8:	19e4      	adds	r4, r4, r7
 80003da:	f100 33ff 	add.w	r3, r0, #4294967295
 80003de:	f080 810a 	bcs.w	80005f6 <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8107 	bls.w	80005f6 <__udivmoddi4+0x2a2>
 80003e8:	3802      	subs	r0, #2
 80003ea:	443c      	add	r4, r7
 80003ec:	eba4 0409 	sub.w	r4, r4, r9
 80003f0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003f4:	2100      	movs	r1, #0
 80003f6:	2e00      	cmp	r6, #0
 80003f8:	d061      	beq.n	80004be <__udivmoddi4+0x16a>
 80003fa:	fa24 f40e 	lsr.w	r4, r4, lr
 80003fe:	2300      	movs	r3, #0
 8000400:	6034      	str	r4, [r6, #0]
 8000402:	6073      	str	r3, [r6, #4]
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	428b      	cmp	r3, r1
 800040a:	d907      	bls.n	800041c <__udivmoddi4+0xc8>
 800040c:	2e00      	cmp	r6, #0
 800040e:	d054      	beq.n	80004ba <__udivmoddi4+0x166>
 8000410:	2100      	movs	r1, #0
 8000412:	e886 0021 	stmia.w	r6, {r0, r5}
 8000416:	4608      	mov	r0, r1
 8000418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041c:	fab3 f183 	clz	r1, r3
 8000420:	2900      	cmp	r1, #0
 8000422:	f040 808e 	bne.w	8000542 <__udivmoddi4+0x1ee>
 8000426:	42ab      	cmp	r3, r5
 8000428:	d302      	bcc.n	8000430 <__udivmoddi4+0xdc>
 800042a:	4282      	cmp	r2, r0
 800042c:	f200 80fa 	bhi.w	8000624 <__udivmoddi4+0x2d0>
 8000430:	1a84      	subs	r4, r0, r2
 8000432:	eb65 0503 	sbc.w	r5, r5, r3
 8000436:	2001      	movs	r0, #1
 8000438:	46ac      	mov	ip, r5
 800043a:	2e00      	cmp	r6, #0
 800043c:	d03f      	beq.n	80004be <__udivmoddi4+0x16a>
 800043e:	e886 1010 	stmia.w	r6, {r4, ip}
 8000442:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000446:	b912      	cbnz	r2, 800044e <__udivmoddi4+0xfa>
 8000448:	2701      	movs	r7, #1
 800044a:	fbb7 f7f2 	udiv	r7, r7, r2
 800044e:	fab7 fe87 	clz	lr, r7
 8000452:	f1be 0f00 	cmp.w	lr, #0
 8000456:	d134      	bne.n	80004c2 <__udivmoddi4+0x16e>
 8000458:	1beb      	subs	r3, r5, r7
 800045a:	0c3a      	lsrs	r2, r7, #16
 800045c:	fa1f fc87 	uxth.w	ip, r7
 8000460:	2101      	movs	r1, #1
 8000462:	fbb3 f8f2 	udiv	r8, r3, r2
 8000466:	0c25      	lsrs	r5, r4, #16
 8000468:	fb02 3318 	mls	r3, r2, r8, r3
 800046c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000470:	fb0c f308 	mul.w	r3, ip, r8
 8000474:	42ab      	cmp	r3, r5
 8000476:	d907      	bls.n	8000488 <__udivmoddi4+0x134>
 8000478:	19ed      	adds	r5, r5, r7
 800047a:	f108 30ff 	add.w	r0, r8, #4294967295
 800047e:	d202      	bcs.n	8000486 <__udivmoddi4+0x132>
 8000480:	42ab      	cmp	r3, r5
 8000482:	f200 80d1 	bhi.w	8000628 <__udivmoddi4+0x2d4>
 8000486:	4680      	mov	r8, r0
 8000488:	1aed      	subs	r5, r5, r3
 800048a:	b2a3      	uxth	r3, r4
 800048c:	fbb5 f0f2 	udiv	r0, r5, r2
 8000490:	fb02 5510 	mls	r5, r2, r0, r5
 8000494:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000498:	fb0c fc00 	mul.w	ip, ip, r0
 800049c:	45a4      	cmp	ip, r4
 800049e:	d907      	bls.n	80004b0 <__udivmoddi4+0x15c>
 80004a0:	19e4      	adds	r4, r4, r7
 80004a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80004a6:	d202      	bcs.n	80004ae <__udivmoddi4+0x15a>
 80004a8:	45a4      	cmp	ip, r4
 80004aa:	f200 80b8 	bhi.w	800061e <__udivmoddi4+0x2ca>
 80004ae:	4618      	mov	r0, r3
 80004b0:	eba4 040c 	sub.w	r4, r4, ip
 80004b4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004b8:	e79d      	b.n	80003f6 <__udivmoddi4+0xa2>
 80004ba:	4631      	mov	r1, r6
 80004bc:	4630      	mov	r0, r6
 80004be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c2:	f1ce 0420 	rsb	r4, lr, #32
 80004c6:	fa05 f30e 	lsl.w	r3, r5, lr
 80004ca:	fa07 f70e 	lsl.w	r7, r7, lr
 80004ce:	fa20 f804 	lsr.w	r8, r0, r4
 80004d2:	0c3a      	lsrs	r2, r7, #16
 80004d4:	fa25 f404 	lsr.w	r4, r5, r4
 80004d8:	ea48 0803 	orr.w	r8, r8, r3
 80004dc:	fbb4 f1f2 	udiv	r1, r4, r2
 80004e0:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80004e4:	fb02 4411 	mls	r4, r2, r1, r4
 80004e8:	fa1f fc87 	uxth.w	ip, r7
 80004ec:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80004f0:	fb01 f30c 	mul.w	r3, r1, ip
 80004f4:	42ab      	cmp	r3, r5
 80004f6:	fa00 f40e 	lsl.w	r4, r0, lr
 80004fa:	d909      	bls.n	8000510 <__udivmoddi4+0x1bc>
 80004fc:	19ed      	adds	r5, r5, r7
 80004fe:	f101 30ff 	add.w	r0, r1, #4294967295
 8000502:	f080 808a 	bcs.w	800061a <__udivmoddi4+0x2c6>
 8000506:	42ab      	cmp	r3, r5
 8000508:	f240 8087 	bls.w	800061a <__udivmoddi4+0x2c6>
 800050c:	3902      	subs	r1, #2
 800050e:	443d      	add	r5, r7
 8000510:	1aeb      	subs	r3, r5, r3
 8000512:	fa1f f588 	uxth.w	r5, r8
 8000516:	fbb3 f0f2 	udiv	r0, r3, r2
 800051a:	fb02 3310 	mls	r3, r2, r0, r3
 800051e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000522:	fb00 f30c 	mul.w	r3, r0, ip
 8000526:	42ab      	cmp	r3, r5
 8000528:	d907      	bls.n	800053a <__udivmoddi4+0x1e6>
 800052a:	19ed      	adds	r5, r5, r7
 800052c:	f100 38ff 	add.w	r8, r0, #4294967295
 8000530:	d26f      	bcs.n	8000612 <__udivmoddi4+0x2be>
 8000532:	42ab      	cmp	r3, r5
 8000534:	d96d      	bls.n	8000612 <__udivmoddi4+0x2be>
 8000536:	3802      	subs	r0, #2
 8000538:	443d      	add	r5, r7
 800053a:	1aeb      	subs	r3, r5, r3
 800053c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000540:	e78f      	b.n	8000462 <__udivmoddi4+0x10e>
 8000542:	f1c1 0720 	rsb	r7, r1, #32
 8000546:	fa22 f807 	lsr.w	r8, r2, r7
 800054a:	408b      	lsls	r3, r1
 800054c:	fa05 f401 	lsl.w	r4, r5, r1
 8000550:	ea48 0303 	orr.w	r3, r8, r3
 8000554:	fa20 fe07 	lsr.w	lr, r0, r7
 8000558:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800055c:	40fd      	lsrs	r5, r7
 800055e:	ea4e 0e04 	orr.w	lr, lr, r4
 8000562:	fbb5 f9fc 	udiv	r9, r5, ip
 8000566:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800056a:	fb0c 5519 	mls	r5, ip, r9, r5
 800056e:	fa1f f883 	uxth.w	r8, r3
 8000572:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000576:	fb09 f408 	mul.w	r4, r9, r8
 800057a:	42ac      	cmp	r4, r5
 800057c:	fa02 f201 	lsl.w	r2, r2, r1
 8000580:	fa00 fa01 	lsl.w	sl, r0, r1
 8000584:	d908      	bls.n	8000598 <__udivmoddi4+0x244>
 8000586:	18ed      	adds	r5, r5, r3
 8000588:	f109 30ff 	add.w	r0, r9, #4294967295
 800058c:	d243      	bcs.n	8000616 <__udivmoddi4+0x2c2>
 800058e:	42ac      	cmp	r4, r5
 8000590:	d941      	bls.n	8000616 <__udivmoddi4+0x2c2>
 8000592:	f1a9 0902 	sub.w	r9, r9, #2
 8000596:	441d      	add	r5, r3
 8000598:	1b2d      	subs	r5, r5, r4
 800059a:	fa1f fe8e 	uxth.w	lr, lr
 800059e:	fbb5 f0fc 	udiv	r0, r5, ip
 80005a2:	fb0c 5510 	mls	r5, ip, r0, r5
 80005a6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 80005aa:	fb00 f808 	mul.w	r8, r0, r8
 80005ae:	45a0      	cmp	r8, r4
 80005b0:	d907      	bls.n	80005c2 <__udivmoddi4+0x26e>
 80005b2:	18e4      	adds	r4, r4, r3
 80005b4:	f100 35ff 	add.w	r5, r0, #4294967295
 80005b8:	d229      	bcs.n	800060e <__udivmoddi4+0x2ba>
 80005ba:	45a0      	cmp	r8, r4
 80005bc:	d927      	bls.n	800060e <__udivmoddi4+0x2ba>
 80005be:	3802      	subs	r0, #2
 80005c0:	441c      	add	r4, r3
 80005c2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80005c6:	eba4 0408 	sub.w	r4, r4, r8
 80005ca:	fba0 8902 	umull	r8, r9, r0, r2
 80005ce:	454c      	cmp	r4, r9
 80005d0:	46c6      	mov	lr, r8
 80005d2:	464d      	mov	r5, r9
 80005d4:	d315      	bcc.n	8000602 <__udivmoddi4+0x2ae>
 80005d6:	d012      	beq.n	80005fe <__udivmoddi4+0x2aa>
 80005d8:	b156      	cbz	r6, 80005f0 <__udivmoddi4+0x29c>
 80005da:	ebba 030e 	subs.w	r3, sl, lr
 80005de:	eb64 0405 	sbc.w	r4, r4, r5
 80005e2:	fa04 f707 	lsl.w	r7, r4, r7
 80005e6:	40cb      	lsrs	r3, r1
 80005e8:	431f      	orrs	r7, r3
 80005ea:	40cc      	lsrs	r4, r1
 80005ec:	6037      	str	r7, [r6, #0]
 80005ee:	6074      	str	r4, [r6, #4]
 80005f0:	2100      	movs	r1, #0
 80005f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005f6:	4618      	mov	r0, r3
 80005f8:	e6f8      	b.n	80003ec <__udivmoddi4+0x98>
 80005fa:	4690      	mov	r8, r2
 80005fc:	e6e0      	b.n	80003c0 <__udivmoddi4+0x6c>
 80005fe:	45c2      	cmp	sl, r8
 8000600:	d2ea      	bcs.n	80005d8 <__udivmoddi4+0x284>
 8000602:	ebb8 0e02 	subs.w	lr, r8, r2
 8000606:	eb69 0503 	sbc.w	r5, r9, r3
 800060a:	3801      	subs	r0, #1
 800060c:	e7e4      	b.n	80005d8 <__udivmoddi4+0x284>
 800060e:	4628      	mov	r0, r5
 8000610:	e7d7      	b.n	80005c2 <__udivmoddi4+0x26e>
 8000612:	4640      	mov	r0, r8
 8000614:	e791      	b.n	800053a <__udivmoddi4+0x1e6>
 8000616:	4681      	mov	r9, r0
 8000618:	e7be      	b.n	8000598 <__udivmoddi4+0x244>
 800061a:	4601      	mov	r1, r0
 800061c:	e778      	b.n	8000510 <__udivmoddi4+0x1bc>
 800061e:	3802      	subs	r0, #2
 8000620:	443c      	add	r4, r7
 8000622:	e745      	b.n	80004b0 <__udivmoddi4+0x15c>
 8000624:	4608      	mov	r0, r1
 8000626:	e708      	b.n	800043a <__udivmoddi4+0xe6>
 8000628:	f1a8 0802 	sub.w	r8, r8, #2
 800062c:	443d      	add	r5, r7
 800062e:	e72b      	b.n	8000488 <__udivmoddi4+0x134>

08000630 <__aeabi_idiv0>:
 8000630:	4770      	bx	lr
 8000632:	bf00      	nop

08000634 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000638:	4a0e      	ldr	r2, [pc, #56]	; (8000674 <HAL_Init+0x40>)
 800063a:	4b0e      	ldr	r3, [pc, #56]	; (8000674 <HAL_Init+0x40>)
 800063c:	681b      	ldr	r3, [r3, #0]
 800063e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000642:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000644:	4a0b      	ldr	r2, [pc, #44]	; (8000674 <HAL_Init+0x40>)
 8000646:	4b0b      	ldr	r3, [pc, #44]	; (8000674 <HAL_Init+0x40>)
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800064e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000650:	4a08      	ldr	r2, [pc, #32]	; (8000674 <HAL_Init+0x40>)
 8000652:	4b08      	ldr	r3, [pc, #32]	; (8000674 <HAL_Init+0x40>)
 8000654:	681b      	ldr	r3, [r3, #0]
 8000656:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800065a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800065c:	2003      	movs	r0, #3
 800065e:	f000 f947 	bl	80008f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000662:	2000      	movs	r0, #0
 8000664:	f000 f808 	bl	8000678 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000668:	f002 f942 	bl	80028f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800066c:	2300      	movs	r3, #0
}
 800066e:	4618      	mov	r0, r3
 8000670:	bd80      	pop	{r7, pc}
 8000672:	bf00      	nop
 8000674:	40023c00 	.word	0x40023c00

08000678 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b082      	sub	sp, #8
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000680:	4b12      	ldr	r3, [pc, #72]	; (80006cc <HAL_InitTick+0x54>)
 8000682:	681a      	ldr	r2, [r3, #0]
 8000684:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <HAL_InitTick+0x58>)
 8000686:	781b      	ldrb	r3, [r3, #0]
 8000688:	4619      	mov	r1, r3
 800068a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800068e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000692:	fbb2 f3f3 	udiv	r3, r2, r3
 8000696:	4618      	mov	r0, r3
 8000698:	f000 f95f 	bl	800095a <HAL_SYSTICK_Config>
 800069c:	4603      	mov	r3, r0
 800069e:	2b00      	cmp	r3, #0
 80006a0:	d001      	beq.n	80006a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006a2:	2301      	movs	r3, #1
 80006a4:	e00e      	b.n	80006c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	2b0f      	cmp	r3, #15
 80006aa:	d80a      	bhi.n	80006c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006ac:	2200      	movs	r2, #0
 80006ae:	6879      	ldr	r1, [r7, #4]
 80006b0:	f04f 30ff 	mov.w	r0, #4294967295
 80006b4:	f000 f927 	bl	8000906 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006b8:	4a06      	ldr	r2, [pc, #24]	; (80006d4 <HAL_InitTick+0x5c>)
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006be:	2300      	movs	r3, #0
 80006c0:	e000      	b.n	80006c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006c2:	2301      	movs	r3, #1
}
 80006c4:	4618      	mov	r0, r3
 80006c6:	3708      	adds	r7, #8
 80006c8:	46bd      	mov	sp, r7
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	20000008 	.word	0x20000008
 80006d0:	20000004 	.word	0x20000004
 80006d4:	20000000 	.word	0x20000000

080006d8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006d8:	b480      	push	{r7}
 80006da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006dc:	4b06      	ldr	r3, [pc, #24]	; (80006f8 <HAL_IncTick+0x20>)
 80006de:	781b      	ldrb	r3, [r3, #0]
 80006e0:	461a      	mov	r2, r3
 80006e2:	4b06      	ldr	r3, [pc, #24]	; (80006fc <HAL_IncTick+0x24>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	4413      	add	r3, r2
 80006e8:	4a04      	ldr	r2, [pc, #16]	; (80006fc <HAL_IncTick+0x24>)
 80006ea:	6013      	str	r3, [r2, #0]
}
 80006ec:	bf00      	nop
 80006ee:	46bd      	mov	sp, r7
 80006f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006f4:	4770      	bx	lr
 80006f6:	bf00      	nop
 80006f8:	20000004 	.word	0x20000004
 80006fc:	20000028 	.word	0x20000028

08000700 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  return uwTick;
 8000704:	4b03      	ldr	r3, [pc, #12]	; (8000714 <HAL_GetTick+0x14>)
 8000706:	681b      	ldr	r3, [r3, #0]
}
 8000708:	4618      	mov	r0, r3
 800070a:	46bd      	mov	sp, r7
 800070c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000710:	4770      	bx	lr
 8000712:	bf00      	nop
 8000714:	20000028 	.word	0x20000028

08000718 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b084      	sub	sp, #16
 800071c:	af00      	add	r7, sp, #0
 800071e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000720:	f7ff ffee 	bl	8000700 <HAL_GetTick>
 8000724:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800072a:	68fb      	ldr	r3, [r7, #12]
 800072c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000730:	d005      	beq.n	800073e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000732:	4b09      	ldr	r3, [pc, #36]	; (8000758 <HAL_Delay+0x40>)
 8000734:	781b      	ldrb	r3, [r3, #0]
 8000736:	461a      	mov	r2, r3
 8000738:	68fb      	ldr	r3, [r7, #12]
 800073a:	4413      	add	r3, r2
 800073c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800073e:	bf00      	nop
 8000740:	f7ff ffde 	bl	8000700 <HAL_GetTick>
 8000744:	4602      	mov	r2, r0
 8000746:	68bb      	ldr	r3, [r7, #8]
 8000748:	1ad2      	subs	r2, r2, r3
 800074a:	68fb      	ldr	r3, [r7, #12]
 800074c:	429a      	cmp	r2, r3
 800074e:	d3f7      	bcc.n	8000740 <HAL_Delay+0x28>
  {
  }
}
 8000750:	bf00      	nop
 8000752:	3710      	adds	r7, #16
 8000754:	46bd      	mov	sp, r7
 8000756:	bd80      	pop	{r7, pc}
 8000758:	20000004 	.word	0x20000004

0800075c <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800075c:	b480      	push	{r7}
 800075e:	b085      	sub	sp, #20
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	f003 0307 	and.w	r3, r3, #7
 800076a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800076c:	4b0c      	ldr	r3, [pc, #48]	; (80007a0 <NVIC_SetPriorityGrouping+0x44>)
 800076e:	68db      	ldr	r3, [r3, #12]
 8000770:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000772:	68ba      	ldr	r2, [r7, #8]
 8000774:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000778:	4013      	ands	r3, r2
 800077a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000780:	68bb      	ldr	r3, [r7, #8]
 8000782:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000784:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000788:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800078c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800078e:	4a04      	ldr	r2, [pc, #16]	; (80007a0 <NVIC_SetPriorityGrouping+0x44>)
 8000790:	68bb      	ldr	r3, [r7, #8]
 8000792:	60d3      	str	r3, [r2, #12]
}
 8000794:	bf00      	nop
 8000796:	3714      	adds	r7, #20
 8000798:	46bd      	mov	sp, r7
 800079a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079e:	4770      	bx	lr
 80007a0:	e000ed00 	.word	0xe000ed00

080007a4 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007a8:	4b04      	ldr	r3, [pc, #16]	; (80007bc <NVIC_GetPriorityGrouping+0x18>)
 80007aa:	68db      	ldr	r3, [r3, #12]
 80007ac:	0a1b      	lsrs	r3, r3, #8
 80007ae:	f003 0307 	and.w	r3, r3, #7
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	46bd      	mov	sp, r7
 80007b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ba:	4770      	bx	lr
 80007bc:	e000ed00 	.word	0xe000ed00

080007c0 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007c0:	b480      	push	{r7}
 80007c2:	b083      	sub	sp, #12
 80007c4:	af00      	add	r7, sp, #0
 80007c6:	4603      	mov	r3, r0
 80007c8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80007ca:	4909      	ldr	r1, [pc, #36]	; (80007f0 <NVIC_EnableIRQ+0x30>)
 80007cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007d0:	095b      	lsrs	r3, r3, #5
 80007d2:	79fa      	ldrb	r2, [r7, #7]
 80007d4:	f002 021f 	and.w	r2, r2, #31
 80007d8:	2001      	movs	r0, #1
 80007da:	fa00 f202 	lsl.w	r2, r0, r2
 80007de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80007e2:	bf00      	nop
 80007e4:	370c      	adds	r7, #12
 80007e6:	46bd      	mov	sp, r7
 80007e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ec:	4770      	bx	lr
 80007ee:	bf00      	nop
 80007f0:	e000e100 	.word	0xe000e100

080007f4 <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007f4:	b480      	push	{r7}
 80007f6:	b083      	sub	sp, #12
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	4603      	mov	r3, r0
 80007fc:	6039      	str	r1, [r7, #0]
 80007fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000800:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000804:	2b00      	cmp	r3, #0
 8000806:	da0b      	bge.n	8000820 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000808:	490d      	ldr	r1, [pc, #52]	; (8000840 <NVIC_SetPriority+0x4c>)
 800080a:	79fb      	ldrb	r3, [r7, #7]
 800080c:	f003 030f 	and.w	r3, r3, #15
 8000810:	3b04      	subs	r3, #4
 8000812:	683a      	ldr	r2, [r7, #0]
 8000814:	b2d2      	uxtb	r2, r2
 8000816:	0112      	lsls	r2, r2, #4
 8000818:	b2d2      	uxtb	r2, r2
 800081a:	440b      	add	r3, r1
 800081c:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800081e:	e009      	b.n	8000834 <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000820:	4908      	ldr	r1, [pc, #32]	; (8000844 <NVIC_SetPriority+0x50>)
 8000822:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000826:	683a      	ldr	r2, [r7, #0]
 8000828:	b2d2      	uxtb	r2, r2
 800082a:	0112      	lsls	r2, r2, #4
 800082c:	b2d2      	uxtb	r2, r2
 800082e:	440b      	add	r3, r1
 8000830:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000834:	bf00      	nop
 8000836:	370c      	adds	r7, #12
 8000838:	46bd      	mov	sp, r7
 800083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800083e:	4770      	bx	lr
 8000840:	e000ed00 	.word	0xe000ed00
 8000844:	e000e100 	.word	0xe000e100

08000848 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000848:	b480      	push	{r7}
 800084a:	b089      	sub	sp, #36	; 0x24
 800084c:	af00      	add	r7, sp, #0
 800084e:	60f8      	str	r0, [r7, #12]
 8000850:	60b9      	str	r1, [r7, #8]
 8000852:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	f003 0307 	and.w	r3, r3, #7
 800085a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800085c:	69fb      	ldr	r3, [r7, #28]
 800085e:	f1c3 0307 	rsb	r3, r3, #7
 8000862:	2b04      	cmp	r3, #4
 8000864:	bf28      	it	cs
 8000866:	2304      	movcs	r3, #4
 8000868:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800086a:	69fb      	ldr	r3, [r7, #28]
 800086c:	3304      	adds	r3, #4
 800086e:	2b06      	cmp	r3, #6
 8000870:	d902      	bls.n	8000878 <NVIC_EncodePriority+0x30>
 8000872:	69fb      	ldr	r3, [r7, #28]
 8000874:	3b03      	subs	r3, #3
 8000876:	e000      	b.n	800087a <NVIC_EncodePriority+0x32>
 8000878:	2300      	movs	r3, #0
 800087a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800087c:	2201      	movs	r2, #1
 800087e:	69bb      	ldr	r3, [r7, #24]
 8000880:	fa02 f303 	lsl.w	r3, r2, r3
 8000884:	1e5a      	subs	r2, r3, #1
 8000886:	68bb      	ldr	r3, [r7, #8]
 8000888:	401a      	ands	r2, r3
 800088a:	697b      	ldr	r3, [r7, #20]
 800088c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800088e:	2101      	movs	r1, #1
 8000890:	697b      	ldr	r3, [r7, #20]
 8000892:	fa01 f303 	lsl.w	r3, r1, r3
 8000896:	1e59      	subs	r1, r3, #1
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800089c:	4313      	orrs	r3, r2
         );
}
 800089e:	4618      	mov	r0, r3
 80008a0:	3724      	adds	r7, #36	; 0x24
 80008a2:	46bd      	mov	sp, r7
 80008a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a8:	4770      	bx	lr
	...

080008ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	b082      	sub	sp, #8
 80008b0:	af00      	add	r7, sp, #0
 80008b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	3b01      	subs	r3, #1
 80008b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80008bc:	d301      	bcc.n	80008c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80008be:	2301      	movs	r3, #1
 80008c0:	e00f      	b.n	80008e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80008c2:	4a0a      	ldr	r2, [pc, #40]	; (80008ec <SysTick_Config+0x40>)
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	3b01      	subs	r3, #1
 80008c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80008ca:	210f      	movs	r1, #15
 80008cc:	f04f 30ff 	mov.w	r0, #4294967295
 80008d0:	f7ff ff90 	bl	80007f4 <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80008d4:	4b05      	ldr	r3, [pc, #20]	; (80008ec <SysTick_Config+0x40>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008da:	4b04      	ldr	r3, [pc, #16]	; (80008ec <SysTick_Config+0x40>)
 80008dc:	2207      	movs	r2, #7
 80008de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008e0:	2300      	movs	r3, #0
}
 80008e2:	4618      	mov	r0, r3
 80008e4:	3708      	adds	r7, #8
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	e000e010 	.word	0xe000e010

080008f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008f0:	b580      	push	{r7, lr}
 80008f2:	b082      	sub	sp, #8
 80008f4:	af00      	add	r7, sp, #0
 80008f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008f8:	6878      	ldr	r0, [r7, #4]
 80008fa:	f7ff ff2f 	bl	800075c <NVIC_SetPriorityGrouping>
}
 80008fe:	bf00      	nop
 8000900:	3708      	adds	r7, #8
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000906:	b580      	push	{r7, lr}
 8000908:	b086      	sub	sp, #24
 800090a:	af00      	add	r7, sp, #0
 800090c:	4603      	mov	r3, r0
 800090e:	60b9      	str	r1, [r7, #8]
 8000910:	607a      	str	r2, [r7, #4]
 8000912:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000914:	2300      	movs	r3, #0
 8000916:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000918:	f7ff ff44 	bl	80007a4 <NVIC_GetPriorityGrouping>
 800091c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800091e:	687a      	ldr	r2, [r7, #4]
 8000920:	68b9      	ldr	r1, [r7, #8]
 8000922:	6978      	ldr	r0, [r7, #20]
 8000924:	f7ff ff90 	bl	8000848 <NVIC_EncodePriority>
 8000928:	4602      	mov	r2, r0
 800092a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800092e:	4611      	mov	r1, r2
 8000930:	4618      	mov	r0, r3
 8000932:	f7ff ff5f 	bl	80007f4 <NVIC_SetPriority>
}
 8000936:	bf00      	nop
 8000938:	3718      	adds	r7, #24
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800093e:	b580      	push	{r7, lr}
 8000940:	b082      	sub	sp, #8
 8000942:	af00      	add	r7, sp, #0
 8000944:	4603      	mov	r3, r0
 8000946:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000948:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800094c:	4618      	mov	r0, r3
 800094e:	f7ff ff37 	bl	80007c0 <NVIC_EnableIRQ>
}
 8000952:	bf00      	nop
 8000954:	3708      	adds	r7, #8
 8000956:	46bd      	mov	sp, r7
 8000958:	bd80      	pop	{r7, pc}

0800095a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800095a:	b580      	push	{r7, lr}
 800095c:	b082      	sub	sp, #8
 800095e:	af00      	add	r7, sp, #0
 8000960:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000962:	6878      	ldr	r0, [r7, #4]
 8000964:	f7ff ffa2 	bl	80008ac <SysTick_Config>
 8000968:	4603      	mov	r3, r0
}
 800096a:	4618      	mov	r0, r3
 800096c:	3708      	adds	r7, #8
 800096e:	46bd      	mov	sp, r7
 8000970:	bd80      	pop	{r7, pc}
	...

08000974 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000974:	b480      	push	{r7}
 8000976:	b083      	sub	sp, #12
 8000978:	af00      	add	r7, sp, #0
 800097a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	2b04      	cmp	r3, #4
 8000980:	d106      	bne.n	8000990 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000982:	4a09      	ldr	r2, [pc, #36]	; (80009a8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000984:	4b08      	ldr	r3, [pc, #32]	; (80009a8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	f043 0304 	orr.w	r3, r3, #4
 800098c:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 800098e:	e005      	b.n	800099c <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000990:	4a05      	ldr	r2, [pc, #20]	; (80009a8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000992:	4b05      	ldr	r3, [pc, #20]	; (80009a8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000994:	681b      	ldr	r3, [r3, #0]
 8000996:	f023 0304 	bic.w	r3, r3, #4
 800099a:	6013      	str	r3, [r2, #0]
}
 800099c:	bf00      	nop
 800099e:	370c      	adds	r7, #12
 80009a0:	46bd      	mov	sp, r7
 80009a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a6:	4770      	bx	lr
 80009a8:	e000e010 	.word	0xe000e010

080009ac <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80009b0:	f000 f802 	bl	80009b8 <HAL_SYSTICK_Callback>
}
 80009b4:	bf00      	nop
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr
	...

080009c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80009c8:	b480      	push	{r7}
 80009ca:	b089      	sub	sp, #36	; 0x24
 80009cc:	af00      	add	r7, sp, #0
 80009ce:	6078      	str	r0, [r7, #4]
 80009d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80009d2:	2300      	movs	r3, #0
 80009d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80009d6:	2300      	movs	r3, #0
 80009d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80009da:	2300      	movs	r3, #0
 80009dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80009de:	2300      	movs	r3, #0
 80009e0:	61fb      	str	r3, [r7, #28]
 80009e2:	e165      	b.n	8000cb0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80009e4:	2201      	movs	r2, #1
 80009e6:	69fb      	ldr	r3, [r7, #28]
 80009e8:	fa02 f303 	lsl.w	r3, r2, r3
 80009ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80009ee:	683b      	ldr	r3, [r7, #0]
 80009f0:	681a      	ldr	r2, [r3, #0]
 80009f2:	697b      	ldr	r3, [r7, #20]
 80009f4:	4013      	ands	r3, r2
 80009f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80009f8:	693a      	ldr	r2, [r7, #16]
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	429a      	cmp	r2, r3
 80009fe:	f040 8154 	bne.w	8000caa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a02:	683b      	ldr	r3, [r7, #0]
 8000a04:	685b      	ldr	r3, [r3, #4]
 8000a06:	2b02      	cmp	r3, #2
 8000a08:	d003      	beq.n	8000a12 <HAL_GPIO_Init+0x4a>
 8000a0a:	683b      	ldr	r3, [r7, #0]
 8000a0c:	685b      	ldr	r3, [r3, #4]
 8000a0e:	2b12      	cmp	r3, #18
 8000a10:	d123      	bne.n	8000a5a <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000a12:	69fb      	ldr	r3, [r7, #28]
 8000a14:	08da      	lsrs	r2, r3, #3
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	3208      	adds	r2, #8
 8000a1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000a20:	69fb      	ldr	r3, [r7, #28]
 8000a22:	f003 0307 	and.w	r3, r3, #7
 8000a26:	009b      	lsls	r3, r3, #2
 8000a28:	220f      	movs	r2, #15
 8000a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8000a2e:	43db      	mvns	r3, r3
 8000a30:	69ba      	ldr	r2, [r7, #24]
 8000a32:	4013      	ands	r3, r2
 8000a34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	691a      	ldr	r2, [r3, #16]
 8000a3a:	69fb      	ldr	r3, [r7, #28]
 8000a3c:	f003 0307 	and.w	r3, r3, #7
 8000a40:	009b      	lsls	r3, r3, #2
 8000a42:	fa02 f303 	lsl.w	r3, r2, r3
 8000a46:	69ba      	ldr	r2, [r7, #24]
 8000a48:	4313      	orrs	r3, r2
 8000a4a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000a4c:	69fb      	ldr	r3, [r7, #28]
 8000a4e:	08da      	lsrs	r2, r3, #3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	3208      	adds	r2, #8
 8000a54:	69b9      	ldr	r1, [r7, #24]
 8000a56:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000a60:	69fb      	ldr	r3, [r7, #28]
 8000a62:	005b      	lsls	r3, r3, #1
 8000a64:	2203      	movs	r2, #3
 8000a66:	fa02 f303 	lsl.w	r3, r2, r3
 8000a6a:	43db      	mvns	r3, r3
 8000a6c:	69ba      	ldr	r2, [r7, #24]
 8000a6e:	4013      	ands	r3, r2
 8000a70:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000a72:	683b      	ldr	r3, [r7, #0]
 8000a74:	685b      	ldr	r3, [r3, #4]
 8000a76:	f003 0203 	and.w	r2, r3, #3
 8000a7a:	69fb      	ldr	r3, [r7, #28]
 8000a7c:	005b      	lsls	r3, r3, #1
 8000a7e:	fa02 f303 	lsl.w	r3, r2, r3
 8000a82:	69ba      	ldr	r2, [r7, #24]
 8000a84:	4313      	orrs	r3, r2
 8000a86:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	69ba      	ldr	r2, [r7, #24]
 8000a8c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000a8e:	683b      	ldr	r3, [r7, #0]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	2b01      	cmp	r3, #1
 8000a94:	d00b      	beq.n	8000aae <HAL_GPIO_Init+0xe6>
 8000a96:	683b      	ldr	r3, [r7, #0]
 8000a98:	685b      	ldr	r3, [r3, #4]
 8000a9a:	2b02      	cmp	r3, #2
 8000a9c:	d007      	beq.n	8000aae <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000a9e:	683b      	ldr	r3, [r7, #0]
 8000aa0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000aa2:	2b11      	cmp	r3, #17
 8000aa4:	d003      	beq.n	8000aae <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000aa6:	683b      	ldr	r3, [r7, #0]
 8000aa8:	685b      	ldr	r3, [r3, #4]
 8000aaa:	2b12      	cmp	r3, #18
 8000aac:	d130      	bne.n	8000b10 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000aae:	687b      	ldr	r3, [r7, #4]
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000ab4:	69fb      	ldr	r3, [r7, #28]
 8000ab6:	005b      	lsls	r3, r3, #1
 8000ab8:	2203      	movs	r2, #3
 8000aba:	fa02 f303 	lsl.w	r3, r2, r3
 8000abe:	43db      	mvns	r3, r3
 8000ac0:	69ba      	ldr	r2, [r7, #24]
 8000ac2:	4013      	ands	r3, r2
 8000ac4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000ac6:	683b      	ldr	r3, [r7, #0]
 8000ac8:	68da      	ldr	r2, [r3, #12]
 8000aca:	69fb      	ldr	r3, [r7, #28]
 8000acc:	005b      	lsls	r3, r3, #1
 8000ace:	fa02 f303 	lsl.w	r3, r2, r3
 8000ad2:	69ba      	ldr	r2, [r7, #24]
 8000ad4:	4313      	orrs	r3, r2
 8000ad6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	69ba      	ldr	r2, [r7, #24]
 8000adc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000ae4:	2201      	movs	r2, #1
 8000ae6:	69fb      	ldr	r3, [r7, #28]
 8000ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8000aec:	43db      	mvns	r3, r3
 8000aee:	69ba      	ldr	r2, [r7, #24]
 8000af0:	4013      	ands	r3, r2
 8000af2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000af4:	683b      	ldr	r3, [r7, #0]
 8000af6:	685b      	ldr	r3, [r3, #4]
 8000af8:	091b      	lsrs	r3, r3, #4
 8000afa:	f003 0201 	and.w	r2, r3, #1
 8000afe:	69fb      	ldr	r3, [r7, #28]
 8000b00:	fa02 f303 	lsl.w	r3, r2, r3
 8000b04:	69ba      	ldr	r2, [r7, #24]
 8000b06:	4313      	orrs	r3, r2
 8000b08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	69ba      	ldr	r2, [r7, #24]
 8000b0e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	68db      	ldr	r3, [r3, #12]
 8000b14:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000b16:	69fb      	ldr	r3, [r7, #28]
 8000b18:	005b      	lsls	r3, r3, #1
 8000b1a:	2203      	movs	r2, #3
 8000b1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000b20:	43db      	mvns	r3, r3
 8000b22:	69ba      	ldr	r2, [r7, #24]
 8000b24:	4013      	ands	r3, r2
 8000b26:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	689a      	ldr	r2, [r3, #8]
 8000b2c:	69fb      	ldr	r3, [r7, #28]
 8000b2e:	005b      	lsls	r3, r3, #1
 8000b30:	fa02 f303 	lsl.w	r3, r2, r3
 8000b34:	69ba      	ldr	r2, [r7, #24]
 8000b36:	4313      	orrs	r3, r2
 8000b38:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	69ba      	ldr	r2, [r7, #24]
 8000b3e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000b40:	683b      	ldr	r3, [r7, #0]
 8000b42:	685b      	ldr	r3, [r3, #4]
 8000b44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	f000 80ae 	beq.w	8000caa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b4e:	2300      	movs	r3, #0
 8000b50:	60fb      	str	r3, [r7, #12]
 8000b52:	4a5c      	ldr	r2, [pc, #368]	; (8000cc4 <HAL_GPIO_Init+0x2fc>)
 8000b54:	4b5b      	ldr	r3, [pc, #364]	; (8000cc4 <HAL_GPIO_Init+0x2fc>)
 8000b56:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b58:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b5c:	6453      	str	r3, [r2, #68]	; 0x44
 8000b5e:	4b59      	ldr	r3, [pc, #356]	; (8000cc4 <HAL_GPIO_Init+0x2fc>)
 8000b60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b66:	60fb      	str	r3, [r7, #12]
 8000b68:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000b6a:	4a57      	ldr	r2, [pc, #348]	; (8000cc8 <HAL_GPIO_Init+0x300>)
 8000b6c:	69fb      	ldr	r3, [r7, #28]
 8000b6e:	089b      	lsrs	r3, r3, #2
 8000b70:	3302      	adds	r3, #2
 8000b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000b76:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000b78:	69fb      	ldr	r3, [r7, #28]
 8000b7a:	f003 0303 	and.w	r3, r3, #3
 8000b7e:	009b      	lsls	r3, r3, #2
 8000b80:	220f      	movs	r2, #15
 8000b82:	fa02 f303 	lsl.w	r3, r2, r3
 8000b86:	43db      	mvns	r3, r3
 8000b88:	69ba      	ldr	r2, [r7, #24]
 8000b8a:	4013      	ands	r3, r2
 8000b8c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4a4e      	ldr	r2, [pc, #312]	; (8000ccc <HAL_GPIO_Init+0x304>)
 8000b92:	4293      	cmp	r3, r2
 8000b94:	d025      	beq.n	8000be2 <HAL_GPIO_Init+0x21a>
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	4a4d      	ldr	r2, [pc, #308]	; (8000cd0 <HAL_GPIO_Init+0x308>)
 8000b9a:	4293      	cmp	r3, r2
 8000b9c:	d01f      	beq.n	8000bde <HAL_GPIO_Init+0x216>
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	4a4c      	ldr	r2, [pc, #304]	; (8000cd4 <HAL_GPIO_Init+0x30c>)
 8000ba2:	4293      	cmp	r3, r2
 8000ba4:	d019      	beq.n	8000bda <HAL_GPIO_Init+0x212>
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	4a4b      	ldr	r2, [pc, #300]	; (8000cd8 <HAL_GPIO_Init+0x310>)
 8000baa:	4293      	cmp	r3, r2
 8000bac:	d013      	beq.n	8000bd6 <HAL_GPIO_Init+0x20e>
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4a4a      	ldr	r2, [pc, #296]	; (8000cdc <HAL_GPIO_Init+0x314>)
 8000bb2:	4293      	cmp	r3, r2
 8000bb4:	d00d      	beq.n	8000bd2 <HAL_GPIO_Init+0x20a>
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	4a49      	ldr	r2, [pc, #292]	; (8000ce0 <HAL_GPIO_Init+0x318>)
 8000bba:	4293      	cmp	r3, r2
 8000bbc:	d007      	beq.n	8000bce <HAL_GPIO_Init+0x206>
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4a48      	ldr	r2, [pc, #288]	; (8000ce4 <HAL_GPIO_Init+0x31c>)
 8000bc2:	4293      	cmp	r3, r2
 8000bc4:	d101      	bne.n	8000bca <HAL_GPIO_Init+0x202>
 8000bc6:	2306      	movs	r3, #6
 8000bc8:	e00c      	b.n	8000be4 <HAL_GPIO_Init+0x21c>
 8000bca:	2307      	movs	r3, #7
 8000bcc:	e00a      	b.n	8000be4 <HAL_GPIO_Init+0x21c>
 8000bce:	2305      	movs	r3, #5
 8000bd0:	e008      	b.n	8000be4 <HAL_GPIO_Init+0x21c>
 8000bd2:	2304      	movs	r3, #4
 8000bd4:	e006      	b.n	8000be4 <HAL_GPIO_Init+0x21c>
 8000bd6:	2303      	movs	r3, #3
 8000bd8:	e004      	b.n	8000be4 <HAL_GPIO_Init+0x21c>
 8000bda:	2302      	movs	r3, #2
 8000bdc:	e002      	b.n	8000be4 <HAL_GPIO_Init+0x21c>
 8000bde:	2301      	movs	r3, #1
 8000be0:	e000      	b.n	8000be4 <HAL_GPIO_Init+0x21c>
 8000be2:	2300      	movs	r3, #0
 8000be4:	69fa      	ldr	r2, [r7, #28]
 8000be6:	f002 0203 	and.w	r2, r2, #3
 8000bea:	0092      	lsls	r2, r2, #2
 8000bec:	4093      	lsls	r3, r2
 8000bee:	69ba      	ldr	r2, [r7, #24]
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000bf4:	4934      	ldr	r1, [pc, #208]	; (8000cc8 <HAL_GPIO_Init+0x300>)
 8000bf6:	69fb      	ldr	r3, [r7, #28]
 8000bf8:	089b      	lsrs	r3, r3, #2
 8000bfa:	3302      	adds	r3, #2
 8000bfc:	69ba      	ldr	r2, [r7, #24]
 8000bfe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000c02:	4b39      	ldr	r3, [pc, #228]	; (8000ce8 <HAL_GPIO_Init+0x320>)
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c08:	693b      	ldr	r3, [r7, #16]
 8000c0a:	43db      	mvns	r3, r3
 8000c0c:	69ba      	ldr	r2, [r7, #24]
 8000c0e:	4013      	ands	r3, r2
 8000c10:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000c12:	683b      	ldr	r3, [r7, #0]
 8000c14:	685b      	ldr	r3, [r3, #4]
 8000c16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d003      	beq.n	8000c26 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8000c1e:	69ba      	ldr	r2, [r7, #24]
 8000c20:	693b      	ldr	r3, [r7, #16]
 8000c22:	4313      	orrs	r3, r2
 8000c24:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8000c26:	4a30      	ldr	r2, [pc, #192]	; (8000ce8 <HAL_GPIO_Init+0x320>)
 8000c28:	69bb      	ldr	r3, [r7, #24]
 8000c2a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000c2c:	4b2e      	ldr	r3, [pc, #184]	; (8000ce8 <HAL_GPIO_Init+0x320>)
 8000c2e:	685b      	ldr	r3, [r3, #4]
 8000c30:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c32:	693b      	ldr	r3, [r7, #16]
 8000c34:	43db      	mvns	r3, r3
 8000c36:	69ba      	ldr	r2, [r7, #24]
 8000c38:	4013      	ands	r3, r2
 8000c3a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000c3c:	683b      	ldr	r3, [r7, #0]
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c44:	2b00      	cmp	r3, #0
 8000c46:	d003      	beq.n	8000c50 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8000c48:	69ba      	ldr	r2, [r7, #24]
 8000c4a:	693b      	ldr	r3, [r7, #16]
 8000c4c:	4313      	orrs	r3, r2
 8000c4e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8000c50:	4a25      	ldr	r2, [pc, #148]	; (8000ce8 <HAL_GPIO_Init+0x320>)
 8000c52:	69bb      	ldr	r3, [r7, #24]
 8000c54:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000c56:	4b24      	ldr	r3, [pc, #144]	; (8000ce8 <HAL_GPIO_Init+0x320>)
 8000c58:	689b      	ldr	r3, [r3, #8]
 8000c5a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c5c:	693b      	ldr	r3, [r7, #16]
 8000c5e:	43db      	mvns	r3, r3
 8000c60:	69ba      	ldr	r2, [r7, #24]
 8000c62:	4013      	ands	r3, r2
 8000c64:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000c66:	683b      	ldr	r3, [r7, #0]
 8000c68:	685b      	ldr	r3, [r3, #4]
 8000c6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d003      	beq.n	8000c7a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8000c72:	69ba      	ldr	r2, [r7, #24]
 8000c74:	693b      	ldr	r3, [r7, #16]
 8000c76:	4313      	orrs	r3, r2
 8000c78:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8000c7a:	4a1b      	ldr	r2, [pc, #108]	; (8000ce8 <HAL_GPIO_Init+0x320>)
 8000c7c:	69bb      	ldr	r3, [r7, #24]
 8000c7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000c80:	4b19      	ldr	r3, [pc, #100]	; (8000ce8 <HAL_GPIO_Init+0x320>)
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000c86:	693b      	ldr	r3, [r7, #16]
 8000c88:	43db      	mvns	r3, r3
 8000c8a:	69ba      	ldr	r2, [r7, #24]
 8000c8c:	4013      	ands	r3, r2
 8000c8e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000c90:	683b      	ldr	r3, [r7, #0]
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d003      	beq.n	8000ca4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8000c9c:	69ba      	ldr	r2, [r7, #24]
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	4313      	orrs	r3, r2
 8000ca2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8000ca4:	4a10      	ldr	r2, [pc, #64]	; (8000ce8 <HAL_GPIO_Init+0x320>)
 8000ca6:	69bb      	ldr	r3, [r7, #24]
 8000ca8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000caa:	69fb      	ldr	r3, [r7, #28]
 8000cac:	3301      	adds	r3, #1
 8000cae:	61fb      	str	r3, [r7, #28]
 8000cb0:	69fb      	ldr	r3, [r7, #28]
 8000cb2:	2b0f      	cmp	r3, #15
 8000cb4:	f67f ae96 	bls.w	80009e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8000cb8:	bf00      	nop
 8000cba:	3724      	adds	r7, #36	; 0x24
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc2:	4770      	bx	lr
 8000cc4:	40023800 	.word	0x40023800
 8000cc8:	40013800 	.word	0x40013800
 8000ccc:	40020000 	.word	0x40020000
 8000cd0:	40020400 	.word	0x40020400
 8000cd4:	40020800 	.word	0x40020800
 8000cd8:	40020c00 	.word	0x40020c00
 8000cdc:	40021000 	.word	0x40021000
 8000ce0:	40021400 	.word	0x40021400
 8000ce4:	40021800 	.word	0x40021800
 8000ce8:	40013c00 	.word	0x40013c00

08000cec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000cec:	b480      	push	{r7}
 8000cee:	b083      	sub	sp, #12
 8000cf0:	af00      	add	r7, sp, #0
 8000cf2:	6078      	str	r0, [r7, #4]
 8000cf4:	460b      	mov	r3, r1
 8000cf6:	807b      	strh	r3, [r7, #2]
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000cfc:	787b      	ldrb	r3, [r7, #1]
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d003      	beq.n	8000d0a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000d02:	887a      	ldrh	r2, [r7, #2]
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8000d08:	e003      	b.n	8000d12 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000d0a:	887b      	ldrh	r3, [r7, #2]
 8000d0c:	041a      	lsls	r2, r3, #16
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	619a      	str	r2, [r3, #24]
}
 8000d12:	bf00      	nop
 8000d14:	370c      	adds	r7, #12
 8000d16:	46bd      	mov	sp, r7
 8000d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1c:	4770      	bx	lr

08000d1e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000d1e:	b480      	push	{r7}
 8000d20:	b083      	sub	sp, #12
 8000d22:	af00      	add	r7, sp, #0
 8000d24:	6078      	str	r0, [r7, #4]
 8000d26:	460b      	mov	r3, r1
 8000d28:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	695a      	ldr	r2, [r3, #20]
 8000d2e:	887b      	ldrh	r3, [r7, #2]
 8000d30:	405a      	eors	r2, r3
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	615a      	str	r2, [r3, #20]
}
 8000d36:	bf00      	nop
 8000d38:	370c      	adds	r7, #12
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr
	...

08000d44 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	4603      	mov	r3, r0
 8000d4c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8000d4e:	4b08      	ldr	r3, [pc, #32]	; (8000d70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000d50:	695a      	ldr	r2, [r3, #20]
 8000d52:	88fb      	ldrh	r3, [r7, #6]
 8000d54:	4013      	ands	r3, r2
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d006      	beq.n	8000d68 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000d5a:	4a05      	ldr	r2, [pc, #20]	; (8000d70 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000d5c:	88fb      	ldrh	r3, [r7, #6]
 8000d5e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000d60:	88fb      	ldrh	r3, [r7, #6]
 8000d62:	4618      	mov	r0, r3
 8000d64:	f000 f806 	bl	8000d74 <HAL_GPIO_EXTI_Callback>
  }
}
 8000d68:	bf00      	nop
 8000d6a:	3708      	adds	r7, #8
 8000d6c:	46bd      	mov	sp, r7
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	40013c00 	.word	0x40013c00

08000d74 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
	...

08000d8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	6078      	str	r0, [r7, #4]
 8000d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d101      	bne.n	8000da0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	e0ca      	b.n	8000f36 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000da0:	4b67      	ldr	r3, [pc, #412]	; (8000f40 <HAL_RCC_ClockConfig+0x1b4>)
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f003 020f 	and.w	r2, r3, #15
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	429a      	cmp	r2, r3
 8000dac:	d20c      	bcs.n	8000dc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000dae:	4b64      	ldr	r3, [pc, #400]	; (8000f40 <HAL_RCC_ClockConfig+0x1b4>)
 8000db0:	683a      	ldr	r2, [r7, #0]
 8000db2:	b2d2      	uxtb	r2, r2
 8000db4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000db6:	4b62      	ldr	r3, [pc, #392]	; (8000f40 <HAL_RCC_ClockConfig+0x1b4>)
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	f003 020f 	and.w	r2, r3, #15
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	429a      	cmp	r2, r3
 8000dc2:	d001      	beq.n	8000dc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8000dc4:	2301      	movs	r3, #1
 8000dc6:	e0b6      	b.n	8000f36 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f003 0302 	and.w	r3, r3, #2
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d020      	beq.n	8000e16 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	f003 0304 	and.w	r3, r3, #4
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d005      	beq.n	8000dec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000de0:	4a58      	ldr	r2, [pc, #352]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000de2:	4b58      	ldr	r3, [pc, #352]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000de4:	689b      	ldr	r3, [r3, #8]
 8000de6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8000dea:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	f003 0308 	and.w	r3, r3, #8
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	d005      	beq.n	8000e04 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000df8:	4a52      	ldr	r2, [pc, #328]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000dfa:	4b52      	ldr	r3, [pc, #328]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000dfc:	689b      	ldr	r3, [r3, #8]
 8000dfe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8000e02:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000e04:	494f      	ldr	r1, [pc, #316]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000e06:	4b4f      	ldr	r3, [pc, #316]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	4313      	orrs	r3, r2
 8000e14:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f003 0301 	and.w	r3, r3, #1
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d044      	beq.n	8000eac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000e22:	687b      	ldr	r3, [r7, #4]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	2b01      	cmp	r3, #1
 8000e28:	d107      	bne.n	8000e3a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000e2a:	4b46      	ldr	r3, [pc, #280]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d119      	bne.n	8000e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000e36:	2301      	movs	r3, #1
 8000e38:	e07d      	b.n	8000f36 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	685b      	ldr	r3, [r3, #4]
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d003      	beq.n	8000e4a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000e46:	2b03      	cmp	r3, #3
 8000e48:	d107      	bne.n	8000e5a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000e4a:	4b3e      	ldr	r3, [pc, #248]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d109      	bne.n	8000e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000e56:	2301      	movs	r3, #1
 8000e58:	e06d      	b.n	8000f36 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000e5a:	4b3a      	ldr	r3, [pc, #232]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000e5c:	681b      	ldr	r3, [r3, #0]
 8000e5e:	f003 0302 	and.w	r3, r3, #2
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d101      	bne.n	8000e6a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000e66:	2301      	movs	r3, #1
 8000e68:	e065      	b.n	8000f36 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000e6a:	4936      	ldr	r1, [pc, #216]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000e6c:	4b35      	ldr	r3, [pc, #212]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000e6e:	689b      	ldr	r3, [r3, #8]
 8000e70:	f023 0203 	bic.w	r2, r3, #3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000e7c:	f7ff fc40 	bl	8000700 <HAL_GetTick>
 8000e80:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000e82:	e00a      	b.n	8000e9a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000e84:	f7ff fc3c 	bl	8000700 <HAL_GetTick>
 8000e88:	4602      	mov	r2, r0
 8000e8a:	68fb      	ldr	r3, [r7, #12]
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d901      	bls.n	8000e9a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000e96:	2303      	movs	r3, #3
 8000e98:	e04d      	b.n	8000f36 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000e9a:	4b2a      	ldr	r3, [pc, #168]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000e9c:	689b      	ldr	r3, [r3, #8]
 8000e9e:	f003 020c 	and.w	r2, r3, #12
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	685b      	ldr	r3, [r3, #4]
 8000ea6:	009b      	lsls	r3, r3, #2
 8000ea8:	429a      	cmp	r2, r3
 8000eaa:	d1eb      	bne.n	8000e84 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000eac:	4b24      	ldr	r3, [pc, #144]	; (8000f40 <HAL_RCC_ClockConfig+0x1b4>)
 8000eae:	681b      	ldr	r3, [r3, #0]
 8000eb0:	f003 020f 	and.w	r2, r3, #15
 8000eb4:	683b      	ldr	r3, [r7, #0]
 8000eb6:	429a      	cmp	r2, r3
 8000eb8:	d90c      	bls.n	8000ed4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000eba:	4b21      	ldr	r3, [pc, #132]	; (8000f40 <HAL_RCC_ClockConfig+0x1b4>)
 8000ebc:	683a      	ldr	r2, [r7, #0]
 8000ebe:	b2d2      	uxtb	r2, r2
 8000ec0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000ec2:	4b1f      	ldr	r3, [pc, #124]	; (8000f40 <HAL_RCC_ClockConfig+0x1b4>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f003 020f 	and.w	r2, r3, #15
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	429a      	cmp	r2, r3
 8000ece:	d001      	beq.n	8000ed4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	e030      	b.n	8000f36 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f003 0304 	and.w	r3, r3, #4
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d008      	beq.n	8000ef2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000ee0:	4918      	ldr	r1, [pc, #96]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000ee2:	4b18      	ldr	r3, [pc, #96]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000ee4:	689b      	ldr	r3, [r3, #8]
 8000ee6:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	68db      	ldr	r3, [r3, #12]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f003 0308 	and.w	r3, r3, #8
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d009      	beq.n	8000f12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000efe:	4911      	ldr	r1, [pc, #68]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000f00:	4b10      	ldr	r3, [pc, #64]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000f02:	689b      	ldr	r3, [r3, #8]
 8000f04:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	691b      	ldr	r3, [r3, #16]
 8000f0c:	00db      	lsls	r3, r3, #3
 8000f0e:	4313      	orrs	r3, r2
 8000f10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000f12:	f000 fb7b 	bl	800160c <HAL_RCC_GetSysClockFreq>
 8000f16:	4601      	mov	r1, r0
 8000f18:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <HAL_RCC_ClockConfig+0x1b8>)
 8000f1a:	689b      	ldr	r3, [r3, #8]
 8000f1c:	091b      	lsrs	r3, r3, #4
 8000f1e:	f003 030f 	and.w	r3, r3, #15
 8000f22:	4a09      	ldr	r2, [pc, #36]	; (8000f48 <HAL_RCC_ClockConfig+0x1bc>)
 8000f24:	5cd3      	ldrb	r3, [r2, r3]
 8000f26:	fa21 f303 	lsr.w	r3, r1, r3
 8000f2a:	4a08      	ldr	r2, [pc, #32]	; (8000f4c <HAL_RCC_ClockConfig+0x1c0>)
 8000f2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 8000f2e:	2000      	movs	r0, #0
 8000f30:	f7ff fba2 	bl	8000678 <HAL_InitTick>

  return HAL_OK;
 8000f34:	2300      	movs	r3, #0
}
 8000f36:	4618      	mov	r0, r3
 8000f38:	3710      	adds	r7, #16
 8000f3a:	46bd      	mov	sp, r7
 8000f3c:	bd80      	pop	{r7, pc}
 8000f3e:	bf00      	nop
 8000f40:	40023c00 	.word	0x40023c00
 8000f44:	40023800 	.word	0x40023800
 8000f48:	08002bb0 	.word	0x08002bb0
 8000f4c:	20000008 	.word	0x20000008

08000f50 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000f54:	4b03      	ldr	r3, [pc, #12]	; (8000f64 <HAL_RCC_GetHCLKFreq+0x14>)
 8000f56:	681b      	ldr	r3, [r3, #0]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	20000008 	.word	0x20000008

08000f68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000f6c:	f7ff fff0 	bl	8000f50 <HAL_RCC_GetHCLKFreq>
 8000f70:	4601      	mov	r1, r0
 8000f72:	4b05      	ldr	r3, [pc, #20]	; (8000f88 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000f74:	689b      	ldr	r3, [r3, #8]
 8000f76:	0a9b      	lsrs	r3, r3, #10
 8000f78:	f003 0307 	and.w	r3, r3, #7
 8000f7c:	4a03      	ldr	r2, [pc, #12]	; (8000f8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8000f7e:	5cd3      	ldrb	r3, [r2, r3]
 8000f80:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000f84:	4618      	mov	r0, r3
 8000f86:	bd80      	pop	{r7, pc}
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	08002bc0 	.word	0x08002bc0

08000f90 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000f94:	f7ff ffdc 	bl	8000f50 <HAL_RCC_GetHCLKFreq>
 8000f98:	4601      	mov	r1, r0
 8000f9a:	4b05      	ldr	r3, [pc, #20]	; (8000fb0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000f9c:	689b      	ldr	r3, [r3, #8]
 8000f9e:	0b5b      	lsrs	r3, r3, #13
 8000fa0:	f003 0307 	and.w	r3, r3, #7
 8000fa4:	4a03      	ldr	r2, [pc, #12]	; (8000fb4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000fa6:	5cd3      	ldrb	r3, [r2, r3]
 8000fa8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	bd80      	pop	{r7, pc}
 8000fb0:	40023800 	.word	0x40023800
 8000fb4:	08002bc0 	.word	0x08002bc0

08000fb8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b08c      	sub	sp, #48	; 0x30
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8000fcc:	2300      	movs	r3, #0
 8000fce:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f003 0301 	and.w	r3, r3, #1
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d010      	beq.n	8001012 <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8000ff0:	496f      	ldr	r1, [pc, #444]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8000ff2:	4b6f      	ldr	r3, [pc, #444]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8000ff4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8000ff8:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001000:	4313      	orrs	r3, r2
 8001002:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800100a:	2b00      	cmp	r3, #0
 800100c:	d101      	bne.n	8001012 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 800100e:	2301      	movs	r3, #1
 8001010:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	f003 0302 	and.w	r3, r3, #2
 800101a:	2b00      	cmp	r3, #0
 800101c:	d010      	beq.n	8001040 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 800101e:	4964      	ldr	r1, [pc, #400]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001020:	4b63      	ldr	r3, [pc, #396]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001022:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001026:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800102e:	4313      	orrs	r3, r2
 8001030:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001038:	2b00      	cmp	r3, #0
 800103a:	d101      	bne.n	8001040 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 800103c:	2301      	movs	r3, #1
 800103e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	681b      	ldr	r3, [r3, #0]
 8001044:	f003 0304 	and.w	r3, r3, #4
 8001048:	2b00      	cmp	r3, #0
 800104a:	d017      	beq.n	800107c <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800104c:	4958      	ldr	r1, [pc, #352]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800104e:	4b58      	ldr	r3, [pc, #352]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001050:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001054:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800105c:	4313      	orrs	r3, r2
 800105e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001066:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800106a:	d101      	bne.n	8001070 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 800106c:	2301      	movs	r3, #1
 800106e:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001074:	2b00      	cmp	r3, #0
 8001076:	d101      	bne.n	800107c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 8001078:	2301      	movs	r3, #1
 800107a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f003 0308 	and.w	r3, r3, #8
 8001084:	2b00      	cmp	r3, #0
 8001086:	d017      	beq.n	80010b8 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8001088:	4949      	ldr	r1, [pc, #292]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800108a:	4b49      	ldr	r3, [pc, #292]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800108c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001090:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001098:	4313      	orrs	r3, r2
 800109a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80010a6:	d101      	bne.n	80010ac <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80010a8:	2301      	movs	r3, #1
 80010aa:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d101      	bne.n	80010b8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80010b4:	2301      	movs	r3, #1
 80010b6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f003 0320 	and.w	r3, r3, #32
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	f000 808a 	beq.w	80011da <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80010c6:	2300      	movs	r3, #0
 80010c8:	60bb      	str	r3, [r7, #8]
 80010ca:	4a39      	ldr	r2, [pc, #228]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80010cc:	4b38      	ldr	r3, [pc, #224]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80010ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010d4:	6413      	str	r3, [r2, #64]	; 0x40
 80010d6:	4b36      	ldr	r3, [pc, #216]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010de:	60bb      	str	r3, [r7, #8]
 80010e0:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80010e2:	4a34      	ldr	r2, [pc, #208]	; (80011b4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80010e4:	4b33      	ldr	r3, [pc, #204]	; (80011b4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010ec:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80010ee:	f7ff fb07 	bl	8000700 <HAL_GetTick>
 80010f2:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 80010f4:	e008      	b.n	8001108 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 80010f6:	f7ff fb03 	bl	8000700 <HAL_GetTick>
 80010fa:	4602      	mov	r2, r0
 80010fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010fe:	1ad3      	subs	r3, r2, r3
 8001100:	2b02      	cmp	r3, #2
 8001102:	d901      	bls.n	8001108 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 8001104:	2303      	movs	r3, #3
 8001106:	e278      	b.n	80015fa <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001108:	4b2a      	ldr	r3, [pc, #168]	; (80011b4 <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001110:	2b00      	cmp	r3, #0
 8001112:	d0f0      	beq.n	80010f6 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001114:	4b26      	ldr	r3, [pc, #152]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001116:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001118:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800111c:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800111e:	6a3b      	ldr	r3, [r7, #32]
 8001120:	2b00      	cmp	r3, #0
 8001122:	d02f      	beq.n	8001184 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001128:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800112c:	6a3b      	ldr	r3, [r7, #32]
 800112e:	429a      	cmp	r2, r3
 8001130:	d028      	beq.n	8001184 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001132:	4b1f      	ldr	r3, [pc, #124]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001134:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001136:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800113a:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800113c:	4b1e      	ldr	r3, [pc, #120]	; (80011b8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800113e:	2201      	movs	r2, #1
 8001140:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001142:	4b1d      	ldr	r3, [pc, #116]	; (80011b8 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001148:	4a19      	ldr	r2, [pc, #100]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800114a:	6a3b      	ldr	r3, [r7, #32]
 800114c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800114e:	4b18      	ldr	r3, [pc, #96]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001150:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001152:	f003 0301 	and.w	r3, r3, #1
 8001156:	2b00      	cmp	r3, #0
 8001158:	d014      	beq.n	8001184 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800115a:	f7ff fad1 	bl	8000700 <HAL_GetTick>
 800115e:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001160:	e00a      	b.n	8001178 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001162:	f7ff facd 	bl	8000700 <HAL_GetTick>
 8001166:	4602      	mov	r2, r0
 8001168:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001170:	4293      	cmp	r3, r2
 8001172:	d901      	bls.n	8001178 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 8001174:	2303      	movs	r3, #3
 8001176:	e240      	b.n	80015fa <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001178:	4b0d      	ldr	r3, [pc, #52]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800117a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800117c:	f003 0302 	and.w	r3, r3, #2
 8001180:	2b00      	cmp	r3, #0
 8001182:	d0ee      	beq.n	8001162 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001188:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800118c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001190:	d114      	bne.n	80011bc <HAL_RCCEx_PeriphCLKConfig+0x204>
 8001192:	4907      	ldr	r1, [pc, #28]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001194:	4b06      	ldr	r3, [pc, #24]	; (80011b0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001196:	689b      	ldr	r3, [r3, #8]
 8001198:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011a0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80011a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80011a8:	4313      	orrs	r3, r2
 80011aa:	608b      	str	r3, [r1, #8]
 80011ac:	e00c      	b.n	80011c8 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80011ae:	bf00      	nop
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40007000 	.word	0x40007000
 80011b8:	42470e40 	.word	0x42470e40
 80011bc:	4a4a      	ldr	r2, [pc, #296]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80011be:	4b4a      	ldr	r3, [pc, #296]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80011c6:	6093      	str	r3, [r2, #8]
 80011c8:	4947      	ldr	r1, [pc, #284]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80011ca:	4b47      	ldr	r3, [pc, #284]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80011cc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80011d6:	4313      	orrs	r3, r2
 80011d8:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	f003 0310 	and.w	r3, r3, #16
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d004      	beq.n	80011f0 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80011e6:	4a41      	ldr	r2, [pc, #260]	; (80012ec <HAL_RCCEx_PeriphCLKConfig+0x334>)
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80011ee:	6013      	str	r3, [r2, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d00a      	beq.n	8001212 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 80011fc:	493a      	ldr	r1, [pc, #232]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80011fe:	4b3a      	ldr	r3, [pc, #232]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001200:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001204:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800120c:	4313      	orrs	r3, r2
 800120e:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800121a:	2b00      	cmp	r3, #0
 800121c:	d00a      	beq.n	8001234 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800121e:	4932      	ldr	r1, [pc, #200]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001220:	4b31      	ldr	r3, [pc, #196]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001222:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001226:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800122e:	4313      	orrs	r3, r2
 8001230:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800123c:	2b00      	cmp	r3, #0
 800123e:	d011      	beq.n	8001264 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8001240:	4929      	ldr	r1, [pc, #164]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001242:	4b29      	ldr	r3, [pc, #164]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001244:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001248:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001250:	4313      	orrs	r3, r2
 8001252:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800125a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800125e:	d101      	bne.n	8001264 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8001260:	2301      	movs	r3, #1
 8001262:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800126c:	2b00      	cmp	r3, #0
 800126e:	d00a      	beq.n	8001286 <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 8001270:	491d      	ldr	r1, [pc, #116]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001272:	4b1d      	ldr	r3, [pc, #116]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001274:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001278:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001280:	4313      	orrs	r3, r2
 8001282:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800128e:	2b00      	cmp	r3, #0
 8001290:	d011      	beq.n	80012b6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 8001292:	4915      	ldr	r1, [pc, #84]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001294:	4b14      	ldr	r3, [pc, #80]	; (80012e8 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8001296:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800129a:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012a2:	4313      	orrs	r3, r2
 80012a4:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80012ac:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80012b0:	d101      	bne.n	80012b6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80012b2:	2301      	movs	r3, #1
 80012b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80012b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d005      	beq.n	80012c8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80012c4:	f040 80ff 	bne.w	80014c6 <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80012c8:	4b09      	ldr	r3, [pc, #36]	; (80012f0 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80012ce:	f7ff fa17 	bl	8000700 <HAL_GetTick>
 80012d2:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80012d4:	e00e      	b.n	80012f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80012d6:	f7ff fa13 	bl	8000700 <HAL_GetTick>
 80012da:	4602      	mov	r2, r0
 80012dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	2b02      	cmp	r3, #2
 80012e2:	d907      	bls.n	80012f4 <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80012e4:	2303      	movs	r3, #3
 80012e6:	e188      	b.n	80015fa <HAL_RCCEx_PeriphCLKConfig+0x642>
 80012e8:	40023800 	.word	0x40023800
 80012ec:	424711e0 	.word	0x424711e0
 80012f0:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80012f4:	4b7e      	ldr	r3, [pc, #504]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d1ea      	bne.n	80012d6 <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	f003 0301 	and.w	r3, r3, #1
 8001308:	2b00      	cmp	r3, #0
 800130a:	d003      	beq.n	8001314 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001310:	2b00      	cmp	r3, #0
 8001312:	d009      	beq.n	8001328 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 800131c:	2b00      	cmp	r3, #0
 800131e:	d028      	beq.n	8001372 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001324:	2b00      	cmp	r3, #0
 8001326:	d124      	bne.n	8001372 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001328:	4b71      	ldr	r3, [pc, #452]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800132a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800132e:	0c1b      	lsrs	r3, r3, #16
 8001330:	f003 0303 	and.w	r3, r3, #3
 8001334:	3301      	adds	r3, #1
 8001336:	005b      	lsls	r3, r3, #1
 8001338:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800133a:	4b6d      	ldr	r3, [pc, #436]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800133c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8001340:	0e1b      	lsrs	r3, r3, #24
 8001342:	f003 030f 	and.w	r3, r3, #15
 8001346:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8001348:	4969      	ldr	r1, [pc, #420]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	685a      	ldr	r2, [r3, #4]
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	689b      	ldr	r3, [r3, #8]
 8001352:	019b      	lsls	r3, r3, #6
 8001354:	431a      	orrs	r2, r3
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	085b      	lsrs	r3, r3, #1
 800135a:	3b01      	subs	r3, #1
 800135c:	041b      	lsls	r3, r3, #16
 800135e:	431a      	orrs	r2, r3
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	061b      	lsls	r3, r3, #24
 8001364:	431a      	orrs	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	695b      	ldr	r3, [r3, #20]
 800136a:	071b      	lsls	r3, r3, #28
 800136c:	4313      	orrs	r3, r2
 800136e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	f003 0304 	and.w	r3, r3, #4
 800137a:	2b00      	cmp	r3, #0
 800137c:	d004      	beq.n	8001388 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001382:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001386:	d00a      	beq.n	800139e <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	681b      	ldr	r3, [r3, #0]
 800138c:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8001390:	2b00      	cmp	r3, #0
 8001392:	d035      	beq.n	8001400 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001398:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800139c:	d130      	bne.n	8001400 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800139e:	4b54      	ldr	r3, [pc, #336]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80013a0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80013a4:	0c1b      	lsrs	r3, r3, #16
 80013a6:	f003 0303 	and.w	r3, r3, #3
 80013aa:	3301      	adds	r3, #1
 80013ac:	005b      	lsls	r3, r3, #1
 80013ae:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80013b0:	4b4f      	ldr	r3, [pc, #316]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80013b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80013b6:	0f1b      	lsrs	r3, r3, #28
 80013b8:	f003 0307 	and.w	r3, r3, #7
 80013bc:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80013be:	494c      	ldr	r1, [pc, #304]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	685a      	ldr	r2, [r3, #4]
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	019b      	lsls	r3, r3, #6
 80013ca:	431a      	orrs	r2, r3
 80013cc:	69fb      	ldr	r3, [r7, #28]
 80013ce:	085b      	lsrs	r3, r3, #1
 80013d0:	3b01      	subs	r3, #1
 80013d2:	041b      	lsls	r3, r3, #16
 80013d4:	431a      	orrs	r2, r3
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	691b      	ldr	r3, [r3, #16]
 80013da:	061b      	lsls	r3, r3, #24
 80013dc:	431a      	orrs	r2, r3
 80013de:	697b      	ldr	r3, [r7, #20]
 80013e0:	071b      	lsls	r3, r3, #28
 80013e2:	4313      	orrs	r3, r2
 80013e4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80013e8:	4941      	ldr	r1, [pc, #260]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80013ea:	4b41      	ldr	r3, [pc, #260]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80013ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80013f0:	f023 021f 	bic.w	r2, r3, #31
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80013f8:	3b01      	subs	r3, #1
 80013fa:	4313      	orrs	r3, r2
 80013fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001408:	2b00      	cmp	r3, #0
 800140a:	d029      	beq.n	8001460 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001410:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001414:	d124      	bne.n	8001460 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8001416:	4b36      	ldr	r3, [pc, #216]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001418:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800141c:	0c1b      	lsrs	r3, r3, #16
 800141e:	f003 0303 	and.w	r3, r3, #3
 8001422:	3301      	adds	r3, #1
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8001428:	4b31      	ldr	r3, [pc, #196]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800142a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800142e:	0f1b      	lsrs	r3, r3, #28
 8001430:	f003 0307 	and.w	r3, r3, #7
 8001434:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 8001436:	492e      	ldr	r1, [pc, #184]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	685a      	ldr	r2, [r3, #4]
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	689b      	ldr	r3, [r3, #8]
 8001440:	019b      	lsls	r3, r3, #6
 8001442:	431a      	orrs	r2, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	68db      	ldr	r3, [r3, #12]
 8001448:	085b      	lsrs	r3, r3, #1
 800144a:	3b01      	subs	r3, #1
 800144c:	041b      	lsls	r3, r3, #16
 800144e:	431a      	orrs	r2, r3
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	061b      	lsls	r3, r3, #24
 8001454:	431a      	orrs	r2, r3
 8001456:	697b      	ldr	r3, [r7, #20]
 8001458:	071b      	lsls	r3, r3, #28
 800145a:	4313      	orrs	r3, r2
 800145c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001468:	2b00      	cmp	r3, #0
 800146a:	d016      	beq.n	800149a <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800146c:	4920      	ldr	r1, [pc, #128]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	685a      	ldr	r2, [r3, #4]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	019b      	lsls	r3, r3, #6
 8001478:	431a      	orrs	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	085b      	lsrs	r3, r3, #1
 8001480:	3b01      	subs	r3, #1
 8001482:	041b      	lsls	r3, r3, #16
 8001484:	431a      	orrs	r2, r3
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	691b      	ldr	r3, [r3, #16]
 800148a:	061b      	lsls	r3, r3, #24
 800148c:	431a      	orrs	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	695b      	ldr	r3, [r3, #20]
 8001492:	071b      	lsls	r3, r3, #28
 8001494:	4313      	orrs	r3, r2
 8001496:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800149a:	4b16      	ldr	r3, [pc, #88]	; (80014f4 <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 800149c:	2201      	movs	r2, #1
 800149e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80014a0:	f7ff f92e 	bl	8000700 <HAL_GetTick>
 80014a4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80014a6:	e008      	b.n	80014ba <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80014a8:	f7ff f92a 	bl	8000700 <HAL_GetTick>
 80014ac:	4602      	mov	r2, r0
 80014ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014b0:	1ad3      	subs	r3, r2, r3
 80014b2:	2b02      	cmp	r3, #2
 80014b4:	d901      	bls.n	80014ba <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80014b6:	2303      	movs	r3, #3
 80014b8:	e09f      	b.n	80015fa <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80014ba:	4b0d      	ldr	r3, [pc, #52]	; (80014f0 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d0f0      	beq.n	80014a8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80014c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	f040 8095 	bne.w	80015f8 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80014ce:	4b0a      	ldr	r3, [pc, #40]	; (80014f8 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80014d4:	f7ff f914 	bl	8000700 <HAL_GetTick>
 80014d8:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80014da:	e00f      	b.n	80014fc <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80014dc:	f7ff f910 	bl	8000700 <HAL_GetTick>
 80014e0:	4602      	mov	r2, r0
 80014e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014e4:	1ad3      	subs	r3, r2, r3
 80014e6:	2b02      	cmp	r3, #2
 80014e8:	d908      	bls.n	80014fc <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80014ea:	2303      	movs	r3, #3
 80014ec:	e085      	b.n	80015fa <HAL_RCCEx_PeriphCLKConfig+0x642>
 80014ee:	bf00      	nop
 80014f0:	40023800 	.word	0x40023800
 80014f4:	42470068 	.word	0x42470068
 80014f8:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80014fc:	4b41      	ldr	r3, [pc, #260]	; (8001604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001504:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001508:	d0e8      	beq.n	80014dc <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f003 0304 	and.w	r3, r3, #4
 8001512:	2b00      	cmp	r3, #0
 8001514:	d003      	beq.n	800151e <HAL_RCCEx_PeriphCLKConfig+0x566>
 8001516:	687b      	ldr	r3, [r7, #4]
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	2b00      	cmp	r3, #0
 800151c:	d009      	beq.n	8001532 <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8001526:	2b00      	cmp	r3, #0
 8001528:	d02b      	beq.n	8001582 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800152e:	2b00      	cmp	r3, #0
 8001530:	d127      	bne.n	8001582 <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 8001532:	4b34      	ldr	r3, [pc, #208]	; (8001604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001534:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001538:	0c1b      	lsrs	r3, r3, #16
 800153a:	f003 0303 	and.w	r3, r3, #3
 800153e:	3301      	adds	r3, #1
 8001540:	005b      	lsls	r3, r3, #1
 8001542:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 8001544:	492f      	ldr	r1, [pc, #188]	; (8001604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	699a      	ldr	r2, [r3, #24]
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	69db      	ldr	r3, [r3, #28]
 800154e:	019b      	lsls	r3, r3, #6
 8001550:	431a      	orrs	r2, r3
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	085b      	lsrs	r3, r3, #1
 8001556:	3b01      	subs	r3, #1
 8001558:	041b      	lsls	r3, r3, #16
 800155a:	431a      	orrs	r2, r3
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001560:	061b      	lsls	r3, r3, #24
 8001562:	4313      	orrs	r3, r2
 8001564:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8001568:	4926      	ldr	r1, [pc, #152]	; (8001604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800156a:	4b26      	ldr	r3, [pc, #152]	; (8001604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800156c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001570:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001578:	3b01      	subs	r3, #1
 800157a:	021b      	lsls	r3, r3, #8
 800157c:	4313      	orrs	r3, r2
 800157e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800158a:	2b00      	cmp	r3, #0
 800158c:	d01d      	beq.n	80015ca <HAL_RCCEx_PeriphCLKConfig+0x612>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001592:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8001596:	d118      	bne.n	80015ca <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8001598:	4b1a      	ldr	r3, [pc, #104]	; (8001604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800159a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800159e:	0e1b      	lsrs	r3, r3, #24
 80015a0:	f003 030f 	and.w	r3, r3, #15
 80015a4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80015a6:	4917      	ldr	r1, [pc, #92]	; (8001604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	699a      	ldr	r2, [r3, #24]
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	69db      	ldr	r3, [r3, #28]
 80015b0:	019b      	lsls	r3, r3, #6
 80015b2:	431a      	orrs	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	6a1b      	ldr	r3, [r3, #32]
 80015b8:	085b      	lsrs	r3, r3, #1
 80015ba:	3b01      	subs	r3, #1
 80015bc:	041b      	lsls	r3, r3, #16
 80015be:	431a      	orrs	r2, r3
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	061b      	lsls	r3, r3, #24
 80015c4:	4313      	orrs	r3, r2
 80015c6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80015ca:	4b0f      	ldr	r3, [pc, #60]	; (8001608 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 80015cc:	2201      	movs	r2, #1
 80015ce:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80015d0:	f7ff f896 	bl	8000700 <HAL_GetTick>
 80015d4:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80015d6:	e008      	b.n	80015ea <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80015d8:	f7ff f892 	bl	8000700 <HAL_GetTick>
 80015dc:	4602      	mov	r2, r0
 80015de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015e0:	1ad3      	subs	r3, r2, r3
 80015e2:	2b02      	cmp	r3, #2
 80015e4:	d901      	bls.n	80015ea <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80015e6:	2303      	movs	r3, #3
 80015e8:	e007      	b.n	80015fa <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80015ea:	4b06      	ldr	r3, [pc, #24]	; (8001604 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80015f2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80015f6:	d1ef      	bne.n	80015d8 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 80015f8:	2300      	movs	r3, #0
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3730      	adds	r7, #48	; 0x30
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40023800 	.word	0x40023800
 8001608:	42470070 	.word	0x42470070

0800160c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800160c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001610:	b0a1      	sub	sp, #132	; 0x84
 8001612:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001614:	2300      	movs	r3, #0
 8001616:	677b      	str	r3, [r7, #116]	; 0x74
  uint32_t pllvco = 0U;
 8001618:	2300      	movs	r3, #0
 800161a:	67fb      	str	r3, [r7, #124]	; 0x7c
  uint32_t pllp = 0U;
 800161c:	2300      	movs	r3, #0
 800161e:	673b      	str	r3, [r7, #112]	; 0x70
  uint32_t pllr = 0U;
 8001620:	2300      	movs	r3, #0
 8001622:	66fb      	str	r3, [r7, #108]	; 0x6c
  uint32_t sysclockfreq = 0U;
 8001624:	2300      	movs	r3, #0
 8001626:	67bb      	str	r3, [r7, #120]	; 0x78

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001628:	4ba0      	ldr	r3, [pc, #640]	; (80018ac <HAL_RCC_GetSysClockFreq+0x2a0>)
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	f003 030c 	and.w	r3, r3, #12
 8001630:	2b0c      	cmp	r3, #12
 8001632:	f200 8193 	bhi.w	800195c <HAL_RCC_GetSysClockFreq+0x350>
 8001636:	a201      	add	r2, pc, #4	; (adr r2, 800163c <HAL_RCC_GetSysClockFreq+0x30>)
 8001638:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800163c:	08001671 	.word	0x08001671
 8001640:	0800195d 	.word	0x0800195d
 8001644:	0800195d 	.word	0x0800195d
 8001648:	0800195d 	.word	0x0800195d
 800164c:	08001677 	.word	0x08001677
 8001650:	0800195d 	.word	0x0800195d
 8001654:	0800195d 	.word	0x0800195d
 8001658:	0800195d 	.word	0x0800195d
 800165c:	0800167d 	.word	0x0800167d
 8001660:	0800195d 	.word	0x0800195d
 8001664:	0800195d 	.word	0x0800195d
 8001668:	0800195d 	.word	0x0800195d
 800166c:	080017f9 	.word	0x080017f9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001670:	4b8f      	ldr	r3, [pc, #572]	; (80018b0 <HAL_RCC_GetSysClockFreq+0x2a4>)
 8001672:	67bb      	str	r3, [r7, #120]	; 0x78
       break;
 8001674:	e175      	b.n	8001962 <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001676:	4b8f      	ldr	r3, [pc, #572]	; (80018b4 <HAL_RCC_GetSysClockFreq+0x2a8>)
 8001678:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 800167a:	e172      	b.n	8001962 <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800167c:	4b8b      	ldr	r3, [pc, #556]	; (80018ac <HAL_RCC_GetSysClockFreq+0x2a0>)
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001684:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001686:	4b89      	ldr	r3, [pc, #548]	; (80018ac <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800168e:	2b00      	cmp	r3, #0
 8001690:	d056      	beq.n	8001740 <HAL_RCC_GetSysClockFreq+0x134>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001692:	4b86      	ldr	r3, [pc, #536]	; (80018ac <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001694:	685b      	ldr	r3, [r3, #4]
 8001696:	099b      	lsrs	r3, r3, #6
 8001698:	f04f 0400 	mov.w	r4, #0
 800169c:	f240 11ff 	movw	r1, #511	; 0x1ff
 80016a0:	f04f 0200 	mov.w	r2, #0
 80016a4:	ea01 0103 	and.w	r1, r1, r3
 80016a8:	ea02 0204 	and.w	r2, r2, r4
 80016ac:	460b      	mov	r3, r1
 80016ae:	4614      	mov	r4, r2
 80016b0:	0160      	lsls	r0, r4, #5
 80016b2:	6678      	str	r0, [r7, #100]	; 0x64
 80016b4:	6e78      	ldr	r0, [r7, #100]	; 0x64
 80016b6:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80016ba:	6678      	str	r0, [r7, #100]	; 0x64
 80016bc:	015b      	lsls	r3, r3, #5
 80016be:	663b      	str	r3, [r7, #96]	; 0x60
 80016c0:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
 80016c4:	1a5b      	subs	r3, r3, r1
 80016c6:	eb64 0402 	sbc.w	r4, r4, r2
 80016ca:	01a0      	lsls	r0, r4, #6
 80016cc:	65f8      	str	r0, [r7, #92]	; 0x5c
 80016ce:	6df8      	ldr	r0, [r7, #92]	; 0x5c
 80016d0:	ea40 6093 	orr.w	r0, r0, r3, lsr #26
 80016d4:	65f8      	str	r0, [r7, #92]	; 0x5c
 80016d6:	0198      	lsls	r0, r3, #6
 80016d8:	65b8      	str	r0, [r7, #88]	; 0x58
 80016da:	e9d7 5616 	ldrd	r5, r6, [r7, #88]	; 0x58
 80016de:	1aed      	subs	r5, r5, r3
 80016e0:	eb66 0604 	sbc.w	r6, r6, r4
 80016e4:	4633      	mov	r3, r6
 80016e6:	00db      	lsls	r3, r3, #3
 80016e8:	657b      	str	r3, [r7, #84]	; 0x54
 80016ea:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80016ec:	4628      	mov	r0, r5
 80016ee:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 80016f2:	657b      	str	r3, [r7, #84]	; 0x54
 80016f4:	462b      	mov	r3, r5
 80016f6:	00db      	lsls	r3, r3, #3
 80016f8:	653b      	str	r3, [r7, #80]	; 0x50
 80016fa:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
 80016fe:	461d      	mov	r5, r3
 8001700:	4626      	mov	r6, r4
 8001702:	186b      	adds	r3, r5, r1
 8001704:	eb46 0402 	adc.w	r4, r6, r2
 8001708:	4618      	mov	r0, r3
 800170a:	4621      	mov	r1, r4
 800170c:	460b      	mov	r3, r1
 800170e:	025b      	lsls	r3, r3, #9
 8001710:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001712:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001714:	4602      	mov	r2, r0
 8001716:	ea43 53d2 	orr.w	r3, r3, r2, lsr #23
 800171a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800171c:	4603      	mov	r3, r0
 800171e:	025b      	lsls	r3, r3, #9
 8001720:	64bb      	str	r3, [r7, #72]	; 0x48
 8001722:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 8001726:	4618      	mov	r0, r3
 8001728:	4621      	mov	r1, r4
 800172a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800172c:	f04f 0400 	mov.w	r4, #0
 8001730:	461a      	mov	r2, r3
 8001732:	4623      	mov	r3, r4
 8001734:	f7fe fdf6 	bl	8000324 <__aeabi_uldivmod>
 8001738:	4603      	mov	r3, r0
 800173a:	460c      	mov	r4, r1
 800173c:	67fb      	str	r3, [r7, #124]	; 0x7c
 800173e:	e04d      	b.n	80017dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001740:	4b5a      	ldr	r3, [pc, #360]	; (80018ac <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	099b      	lsrs	r3, r3, #6
 8001746:	f04f 0400 	mov.w	r4, #0
 800174a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800174e:	f04f 0200 	mov.w	r2, #0
 8001752:	ea01 0103 	and.w	r1, r1, r3
 8001756:	ea02 0204 	and.w	r2, r2, r4
 800175a:	460b      	mov	r3, r1
 800175c:	4614      	mov	r4, r2
 800175e:	0160      	lsls	r0, r4, #5
 8001760:	6478      	str	r0, [r7, #68]	; 0x44
 8001762:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8001764:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001768:	6478      	str	r0, [r7, #68]	; 0x44
 800176a:	015b      	lsls	r3, r3, #5
 800176c:	643b      	str	r3, [r7, #64]	; 0x40
 800176e:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
 8001772:	1a5b      	subs	r3, r3, r1
 8001774:	eb64 0402 	sbc.w	r4, r4, r2
 8001778:	ea4f 1b84 	mov.w	fp, r4, lsl #6
 800177c:	ea4b 6b93 	orr.w	fp, fp, r3, lsr #26
 8001780:	ea4f 1a83 	mov.w	sl, r3, lsl #6
 8001784:	ebba 0a03 	subs.w	sl, sl, r3
 8001788:	eb6b 0b04 	sbc.w	fp, fp, r4
 800178c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001790:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001792:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001794:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001798:	63fb      	str	r3, [r7, #60]	; 0x3c
 800179a:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800179e:	63bb      	str	r3, [r7, #56]	; 0x38
 80017a0:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 80017a4:	eb1a 0a01 	adds.w	sl, sl, r1
 80017a8:	eb4b 0b02 	adc.w	fp, fp, r2
 80017ac:	ea4f 238b 	mov.w	r3, fp, lsl #10
 80017b0:	637b      	str	r3, [r7, #52]	; 0x34
 80017b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017b4:	ea43 539a 	orr.w	r3, r3, sl, lsr #22
 80017b8:	637b      	str	r3, [r7, #52]	; 0x34
 80017ba:	ea4f 238a 	mov.w	r3, sl, lsl #10
 80017be:	633b      	str	r3, [r7, #48]	; 0x30
 80017c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80017c4:	4650      	mov	r0, sl
 80017c6:	4659      	mov	r1, fp
 80017c8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80017ca:	f04f 0400 	mov.w	r4, #0
 80017ce:	461a      	mov	r2, r3
 80017d0:	4623      	mov	r3, r4
 80017d2:	f7fe fda7 	bl	8000324 <__aeabi_uldivmod>
 80017d6:	4603      	mov	r3, r0
 80017d8:	460c      	mov	r4, r1
 80017da:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80017dc:	4b33      	ldr	r3, [pc, #204]	; (80018ac <HAL_RCC_GetSysClockFreq+0x2a0>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	0c1b      	lsrs	r3, r3, #16
 80017e2:	f003 0303 	and.w	r3, r3, #3
 80017e6:	3301      	adds	r3, #1
 80017e8:	005b      	lsls	r3, r3, #1
 80017ea:	673b      	str	r3, [r7, #112]	; 0x70

      sysclockfreq = pllvco/pllp;
 80017ec:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80017ee:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80017f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f4:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 80017f6:	e0b4      	b.n	8001962 <HAL_RCC_GetSysClockFreq+0x356>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017f8:	4b2c      	ldr	r3, [pc, #176]	; (80018ac <HAL_RCC_GetSysClockFreq+0x2a0>)
 80017fa:	685b      	ldr	r3, [r3, #4]
 80017fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001800:	677b      	str	r3, [r7, #116]	; 0x74
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001802:	4b2a      	ldr	r3, [pc, #168]	; (80018ac <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800180a:	2b00      	cmp	r3, #0
 800180c:	d054      	beq.n	80018b8 <HAL_RCC_GetSysClockFreq+0x2ac>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800180e:	4b27      	ldr	r3, [pc, #156]	; (80018ac <HAL_RCC_GetSysClockFreq+0x2a0>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	099b      	lsrs	r3, r3, #6
 8001814:	f04f 0400 	mov.w	r4, #0
 8001818:	f240 11ff 	movw	r1, #511	; 0x1ff
 800181c:	f04f 0200 	mov.w	r2, #0
 8001820:	ea01 0103 	and.w	r1, r1, r3
 8001824:	ea02 0204 	and.w	r2, r2, r4
 8001828:	460b      	mov	r3, r1
 800182a:	4614      	mov	r4, r2
 800182c:	0160      	lsls	r0, r4, #5
 800182e:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001830:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8001832:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 8001836:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001838:	015b      	lsls	r3, r3, #5
 800183a:	62bb      	str	r3, [r7, #40]	; 0x28
 800183c:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
 8001840:	1a5b      	subs	r3, r3, r1
 8001842:	eb64 0402 	sbc.w	r4, r4, r2
 8001846:	ea4f 1984 	mov.w	r9, r4, lsl #6
 800184a:	ea49 6993 	orr.w	r9, r9, r3, lsr #26
 800184e:	ea4f 1883 	mov.w	r8, r3, lsl #6
 8001852:	ebb8 0803 	subs.w	r8, r8, r3
 8001856:	eb69 0904 	sbc.w	r9, r9, r4
 800185a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800185e:	627b      	str	r3, [r7, #36]	; 0x24
 8001860:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001862:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
 8001868:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800186c:	623b      	str	r3, [r7, #32]
 800186e:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001872:	eb18 0801 	adds.w	r8, r8, r1
 8001876:	eb49 0902 	adc.w	r9, r9, r2
 800187a:	ea4f 2349 	mov.w	r3, r9, lsl #9
 800187e:	61fb      	str	r3, [r7, #28]
 8001880:	69fb      	ldr	r3, [r7, #28]
 8001882:	ea43 53d8 	orr.w	r3, r3, r8, lsr #23
 8001886:	61fb      	str	r3, [r7, #28]
 8001888:	ea4f 2348 	mov.w	r3, r8, lsl #9
 800188c:	61bb      	str	r3, [r7, #24]
 800188e:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 8001892:	4640      	mov	r0, r8
 8001894:	4649      	mov	r1, r9
 8001896:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001898:	f04f 0400 	mov.w	r4, #0
 800189c:	461a      	mov	r2, r3
 800189e:	4623      	mov	r3, r4
 80018a0:	f7fe fd40 	bl	8000324 <__aeabi_uldivmod>
 80018a4:	4603      	mov	r3, r0
 80018a6:	460c      	mov	r4, r1
 80018a8:	67fb      	str	r3, [r7, #124]	; 0x7c
 80018aa:	e04b      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0x338>
 80018ac:	40023800 	.word	0x40023800
 80018b0:	00f42400 	.word	0x00f42400
 80018b4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80018b8:	4b2d      	ldr	r3, [pc, #180]	; (8001970 <HAL_RCC_GetSysClockFreq+0x364>)
 80018ba:	685b      	ldr	r3, [r3, #4]
 80018bc:	099b      	lsrs	r3, r3, #6
 80018be:	f04f 0400 	mov.w	r4, #0
 80018c2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80018c6:	f04f 0200 	mov.w	r2, #0
 80018ca:	ea01 0103 	and.w	r1, r1, r3
 80018ce:	ea02 0204 	and.w	r2, r2, r4
 80018d2:	460b      	mov	r3, r1
 80018d4:	4614      	mov	r4, r2
 80018d6:	0160      	lsls	r0, r4, #5
 80018d8:	6178      	str	r0, [r7, #20]
 80018da:	6978      	ldr	r0, [r7, #20]
 80018dc:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
 80018e0:	6178      	str	r0, [r7, #20]
 80018e2:	015b      	lsls	r3, r3, #5
 80018e4:	613b      	str	r3, [r7, #16]
 80018e6:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
 80018ea:	1a5b      	subs	r3, r3, r1
 80018ec:	eb64 0402 	sbc.w	r4, r4, r2
 80018f0:	01a6      	lsls	r6, r4, #6
 80018f2:	ea46 6693 	orr.w	r6, r6, r3, lsr #26
 80018f6:	019d      	lsls	r5, r3, #6
 80018f8:	1aed      	subs	r5, r5, r3
 80018fa:	eb66 0604 	sbc.w	r6, r6, r4
 80018fe:	00f3      	lsls	r3, r6, #3
 8001900:	60fb      	str	r3, [r7, #12]
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	ea43 7355 	orr.w	r3, r3, r5, lsr #29
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	00eb      	lsls	r3, r5, #3
 800190c:	60bb      	str	r3, [r7, #8]
 800190e:	e9d7 5602 	ldrd	r5, r6, [r7, #8]
 8001912:	186d      	adds	r5, r5, r1
 8001914:	eb46 0602 	adc.w	r6, r6, r2
 8001918:	02b3      	lsls	r3, r6, #10
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	ea43 5395 	orr.w	r3, r3, r5, lsr #22
 8001922:	607b      	str	r3, [r7, #4]
 8001924:	02ab      	lsls	r3, r5, #10
 8001926:	603b      	str	r3, [r7, #0]
 8001928:	e897 0060 	ldmia.w	r7, {r5, r6}
 800192c:	4628      	mov	r0, r5
 800192e:	4631      	mov	r1, r6
 8001930:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001932:	f04f 0400 	mov.w	r4, #0
 8001936:	461a      	mov	r2, r3
 8001938:	4623      	mov	r3, r4
 800193a:	f7fe fcf3 	bl	8000324 <__aeabi_uldivmod>
 800193e:	4603      	mov	r3, r0
 8001940:	460c      	mov	r4, r1
 8001942:	67fb      	str	r3, [r7, #124]	; 0x7c
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8001944:	4b0a      	ldr	r3, [pc, #40]	; (8001970 <HAL_RCC_GetSysClockFreq+0x364>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	0f1b      	lsrs	r3, r3, #28
 800194a:	f003 0307 	and.w	r3, r3, #7
 800194e:	66fb      	str	r3, [r7, #108]	; 0x6c

      sysclockfreq = pllvco/pllr;
 8001950:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001952:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001954:	fbb2 f3f3 	udiv	r3, r2, r3
 8001958:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 800195a:	e002      	b.n	8001962 <HAL_RCC_GetSysClockFreq+0x356>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800195c:	4b05      	ldr	r3, [pc, #20]	; (8001974 <HAL_RCC_GetSysClockFreq+0x368>)
 800195e:	67bb      	str	r3, [r7, #120]	; 0x78
      break;
 8001960:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001962:	6fbb      	ldr	r3, [r7, #120]	; 0x78
}
 8001964:	4618      	mov	r0, r3
 8001966:	3784      	adds	r7, #132	; 0x84
 8001968:	46bd      	mov	sp, r7
 800196a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800196e:	bf00      	nop
 8001970:	40023800 	.word	0x40023800
 8001974:	00f42400 	.word	0x00f42400

08001978 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001980:	2300      	movs	r3, #0
 8001982:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	f003 0301 	and.w	r3, r3, #1
 800198c:	2b00      	cmp	r3, #0
 800198e:	f000 8083 	beq.w	8001a98 <HAL_RCC_OscConfig+0x120>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001992:	4b95      	ldr	r3, [pc, #596]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f003 030c 	and.w	r3, r3, #12
 800199a:	2b04      	cmp	r3, #4
 800199c:	d019      	beq.n	80019d2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800199e:	4b92      	ldr	r3, [pc, #584]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 80019a0:	689b      	ldr	r3, [r3, #8]
 80019a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80019a6:	2b08      	cmp	r3, #8
 80019a8:	d106      	bne.n	80019b8 <HAL_RCC_OscConfig+0x40>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80019aa:	4b8f      	ldr	r3, [pc, #572]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 80019ac:	685b      	ldr	r3, [r3, #4]
 80019ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019b2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019b6:	d00c      	beq.n	80019d2 <HAL_RCC_OscConfig+0x5a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019b8:	4b8b      	ldr	r3, [pc, #556]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 80019ba:	689b      	ldr	r3, [r3, #8]
 80019bc:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80019c0:	2b0c      	cmp	r3, #12
 80019c2:	d112      	bne.n	80019ea <HAL_RCC_OscConfig+0x72>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80019c4:	4b88      	ldr	r3, [pc, #544]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 80019c6:	685b      	ldr	r3, [r3, #4]
 80019c8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80019cc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80019d0:	d10b      	bne.n	80019ea <HAL_RCC_OscConfig+0x72>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80019d2:	4b85      	ldr	r3, [pc, #532]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019da:	2b00      	cmp	r3, #0
 80019dc:	d05b      	beq.n	8001a96 <HAL_RCC_OscConfig+0x11e>
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d157      	bne.n	8001a96 <HAL_RCC_OscConfig+0x11e>
      {
        return HAL_ERROR;
 80019e6:	2301      	movs	r3, #1
 80019e8:	e216      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	685b      	ldr	r3, [r3, #4]
 80019ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019f2:	d106      	bne.n	8001a02 <HAL_RCC_OscConfig+0x8a>
 80019f4:	4a7c      	ldr	r2, [pc, #496]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 80019f6:	4b7c      	ldr	r3, [pc, #496]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019fe:	6013      	str	r3, [r2, #0]
 8001a00:	e01d      	b.n	8001a3e <HAL_RCC_OscConfig+0xc6>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	685b      	ldr	r3, [r3, #4]
 8001a06:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001a0a:	d10c      	bne.n	8001a26 <HAL_RCC_OscConfig+0xae>
 8001a0c:	4a76      	ldr	r2, [pc, #472]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001a0e:	4b76      	ldr	r3, [pc, #472]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001a16:	6013      	str	r3, [r2, #0]
 8001a18:	4a73      	ldr	r2, [pc, #460]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001a1a:	4b73      	ldr	r3, [pc, #460]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001a22:	6013      	str	r3, [r2, #0]
 8001a24:	e00b      	b.n	8001a3e <HAL_RCC_OscConfig+0xc6>
 8001a26:	4a70      	ldr	r2, [pc, #448]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001a28:	4b6f      	ldr	r3, [pc, #444]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001a30:	6013      	str	r3, [r2, #0]
 8001a32:	4a6d      	ldr	r2, [pc, #436]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001a34:	4b6c      	ldr	r3, [pc, #432]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001a3c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	685b      	ldr	r3, [r3, #4]
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	d013      	beq.n	8001a6e <HAL_RCC_OscConfig+0xf6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a46:	f7fe fe5b 	bl	8000700 <HAL_GetTick>
 8001a4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a4c:	e008      	b.n	8001a60 <HAL_RCC_OscConfig+0xe8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a4e:	f7fe fe57 	bl	8000700 <HAL_GetTick>
 8001a52:	4602      	mov	r2, r0
 8001a54:	693b      	ldr	r3, [r7, #16]
 8001a56:	1ad3      	subs	r3, r2, r3
 8001a58:	2b64      	cmp	r3, #100	; 0x64
 8001a5a:	d901      	bls.n	8001a60 <HAL_RCC_OscConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001a5c:	2303      	movs	r3, #3
 8001a5e:	e1db      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a60:	4b61      	ldr	r3, [pc, #388]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d0f0      	beq.n	8001a4e <HAL_RCC_OscConfig+0xd6>
 8001a6c:	e014      	b.n	8001a98 <HAL_RCC_OscConfig+0x120>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a6e:	f7fe fe47 	bl	8000700 <HAL_GetTick>
 8001a72:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a74:	e008      	b.n	8001a88 <HAL_RCC_OscConfig+0x110>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a76:	f7fe fe43 	bl	8000700 <HAL_GetTick>
 8001a7a:	4602      	mov	r2, r0
 8001a7c:	693b      	ldr	r3, [r7, #16]
 8001a7e:	1ad3      	subs	r3, r2, r3
 8001a80:	2b64      	cmp	r3, #100	; 0x64
 8001a82:	d901      	bls.n	8001a88 <HAL_RCC_OscConfig+0x110>
          {
            return HAL_TIMEOUT;
 8001a84:	2303      	movs	r3, #3
 8001a86:	e1c7      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a88:	4b57      	ldr	r3, [pc, #348]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d1f0      	bne.n	8001a76 <HAL_RCC_OscConfig+0xfe>
 8001a94:	e000      	b.n	8001a98 <HAL_RCC_OscConfig+0x120>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a96:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0302 	and.w	r3, r3, #2
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d06f      	beq.n	8001b84 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001aa4:	4b50      	ldr	r3, [pc, #320]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f003 030c 	and.w	r3, r3, #12
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d017      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ab0:	4b4d      	ldr	r3, [pc, #308]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001ab8:	2b08      	cmp	r3, #8
 8001aba:	d105      	bne.n	8001ac8 <HAL_RCC_OscConfig+0x150>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001abc:	4b4a      	ldr	r3, [pc, #296]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d00b      	beq.n	8001ae0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ac8:	4b47      	ldr	r3, [pc, #284]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001aca:	689b      	ldr	r3, [r3, #8]
 8001acc:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001ad0:	2b0c      	cmp	r3, #12
 8001ad2:	d11c      	bne.n	8001b0e <HAL_RCC_OscConfig+0x196>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ad4:	4b44      	ldr	r3, [pc, #272]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001ad6:	685b      	ldr	r3, [r3, #4]
 8001ad8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d116      	bne.n	8001b0e <HAL_RCC_OscConfig+0x196>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ae0:	4b41      	ldr	r3, [pc, #260]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	f003 0302 	and.w	r3, r3, #2
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d005      	beq.n	8001af8 <HAL_RCC_OscConfig+0x180>
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	68db      	ldr	r3, [r3, #12]
 8001af0:	2b01      	cmp	r3, #1
 8001af2:	d001      	beq.n	8001af8 <HAL_RCC_OscConfig+0x180>
      {
        return HAL_ERROR;
 8001af4:	2301      	movs	r3, #1
 8001af6:	e18f      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001af8:	493b      	ldr	r1, [pc, #236]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001afa:	4b3b      	ldr	r3, [pc, #236]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	691b      	ldr	r3, [r3, #16]
 8001b06:	00db      	lsls	r3, r3, #3
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b0c:	e03a      	b.n	8001b84 <HAL_RCC_OscConfig+0x20c>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	68db      	ldr	r3, [r3, #12]
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d020      	beq.n	8001b58 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001b16:	4b35      	ldr	r3, [pc, #212]	; (8001bec <HAL_RCC_OscConfig+0x274>)
 8001b18:	2201      	movs	r2, #1
 8001b1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b1c:	f7fe fdf0 	bl	8000700 <HAL_GetTick>
 8001b20:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b24:	f7fe fdec 	bl	8000700 <HAL_GetTick>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	693b      	ldr	r3, [r7, #16]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e170      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b36:	4b2c      	ldr	r3, [pc, #176]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d0f0      	beq.n	8001b24 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001b42:	4929      	ldr	r1, [pc, #164]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001b44:	4b28      	ldr	r3, [pc, #160]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	691b      	ldr	r3, [r3, #16]
 8001b50:	00db      	lsls	r3, r3, #3
 8001b52:	4313      	orrs	r3, r2
 8001b54:	600b      	str	r3, [r1, #0]
 8001b56:	e015      	b.n	8001b84 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001b58:	4b24      	ldr	r3, [pc, #144]	; (8001bec <HAL_RCC_OscConfig+0x274>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b5e:	f7fe fdcf 	bl	8000700 <HAL_GetTick>
 8001b62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b64:	e008      	b.n	8001b78 <HAL_RCC_OscConfig+0x200>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b66:	f7fe fdcb 	bl	8000700 <HAL_GetTick>
 8001b6a:	4602      	mov	r2, r0
 8001b6c:	693b      	ldr	r3, [r7, #16]
 8001b6e:	1ad3      	subs	r3, r2, r3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d901      	bls.n	8001b78 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8001b74:	2303      	movs	r3, #3
 8001b76:	e14f      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b78:	4b1b      	ldr	r3, [pc, #108]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f003 0302 	and.w	r3, r3, #2
 8001b80:	2b00      	cmp	r3, #0
 8001b82:	d1f0      	bne.n	8001b66 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	f003 0308 	and.w	r3, r3, #8
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d037      	beq.n	8001c00 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	695b      	ldr	r3, [r3, #20]
 8001b94:	2b00      	cmp	r3, #0
 8001b96:	d016      	beq.n	8001bc6 <HAL_RCC_OscConfig+0x24e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b98:	4b15      	ldr	r3, [pc, #84]	; (8001bf0 <HAL_RCC_OscConfig+0x278>)
 8001b9a:	2201      	movs	r2, #1
 8001b9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b9e:	f7fe fdaf 	bl	8000700 <HAL_GetTick>
 8001ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001ba4:	e008      	b.n	8001bb8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001ba6:	f7fe fdab 	bl	8000700 <HAL_GetTick>
 8001baa:	4602      	mov	r2, r0
 8001bac:	693b      	ldr	r3, [r7, #16]
 8001bae:	1ad3      	subs	r3, r2, r3
 8001bb0:	2b02      	cmp	r3, #2
 8001bb2:	d901      	bls.n	8001bb8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001bb4:	2303      	movs	r3, #3
 8001bb6:	e12f      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001bb8:	4b0b      	ldr	r3, [pc, #44]	; (8001be8 <HAL_RCC_OscConfig+0x270>)
 8001bba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bbc:	f003 0302 	and.w	r3, r3, #2
 8001bc0:	2b00      	cmp	r3, #0
 8001bc2:	d0f0      	beq.n	8001ba6 <HAL_RCC_OscConfig+0x22e>
 8001bc4:	e01c      	b.n	8001c00 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	; (8001bf0 <HAL_RCC_OscConfig+0x278>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bcc:	f7fe fd98 	bl	8000700 <HAL_GetTick>
 8001bd0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bd2:	e00f      	b.n	8001bf4 <HAL_RCC_OscConfig+0x27c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001bd4:	f7fe fd94 	bl	8000700 <HAL_GetTick>
 8001bd8:	4602      	mov	r2, r0
 8001bda:	693b      	ldr	r3, [r7, #16]
 8001bdc:	1ad3      	subs	r3, r2, r3
 8001bde:	2b02      	cmp	r3, #2
 8001be0:	d908      	bls.n	8001bf4 <HAL_RCC_OscConfig+0x27c>
        {
          return HAL_TIMEOUT;
 8001be2:	2303      	movs	r3, #3
 8001be4:	e118      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
 8001be6:	bf00      	nop
 8001be8:	40023800 	.word	0x40023800
 8001bec:	42470000 	.word	0x42470000
 8001bf0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001bf4:	4b8a      	ldr	r3, [pc, #552]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001bf6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001bf8:	f003 0302 	and.w	r3, r3, #2
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d1e9      	bne.n	8001bd4 <HAL_RCC_OscConfig+0x25c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	f003 0304 	and.w	r3, r3, #4
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	f000 8097 	beq.w	8001d3c <HAL_RCC_OscConfig+0x3c4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001c12:	4b83      	ldr	r3, [pc, #524]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d10f      	bne.n	8001c3e <HAL_RCC_OscConfig+0x2c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
 8001c22:	4a7f      	ldr	r2, [pc, #508]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001c24:	4b7e      	ldr	r3, [pc, #504]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001c26:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c2c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c2e:	4b7c      	ldr	r3, [pc, #496]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001c30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c36:	60fb      	str	r3, [r7, #12]
 8001c38:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001c3a:	2301      	movs	r3, #1
 8001c3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c3e:	4b79      	ldr	r3, [pc, #484]	; (8001e24 <HAL_RCC_OscConfig+0x4ac>)
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d118      	bne.n	8001c7c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001c4a:	4a76      	ldr	r2, [pc, #472]	; (8001e24 <HAL_RCC_OscConfig+0x4ac>)
 8001c4c:	4b75      	ldr	r3, [pc, #468]	; (8001e24 <HAL_RCC_OscConfig+0x4ac>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001c56:	f7fe fd53 	bl	8000700 <HAL_GetTick>
 8001c5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c5c:	e008      	b.n	8001c70 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c5e:	f7fe fd4f 	bl	8000700 <HAL_GetTick>
 8001c62:	4602      	mov	r2, r0
 8001c64:	693b      	ldr	r3, [r7, #16]
 8001c66:	1ad3      	subs	r3, r2, r3
 8001c68:	2b02      	cmp	r3, #2
 8001c6a:	d901      	bls.n	8001c70 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8001c6c:	2303      	movs	r3, #3
 8001c6e:	e0d3      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c70:	4b6c      	ldr	r3, [pc, #432]	; (8001e24 <HAL_RCC_OscConfig+0x4ac>)
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d0f0      	beq.n	8001c5e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d106      	bne.n	8001c92 <HAL_RCC_OscConfig+0x31a>
 8001c84:	4a66      	ldr	r2, [pc, #408]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001c86:	4b66      	ldr	r3, [pc, #408]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001c88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c8a:	f043 0301 	orr.w	r3, r3, #1
 8001c8e:	6713      	str	r3, [r2, #112]	; 0x70
 8001c90:	e01c      	b.n	8001ccc <HAL_RCC_OscConfig+0x354>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	689b      	ldr	r3, [r3, #8]
 8001c96:	2b05      	cmp	r3, #5
 8001c98:	d10c      	bne.n	8001cb4 <HAL_RCC_OscConfig+0x33c>
 8001c9a:	4a61      	ldr	r2, [pc, #388]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001c9c:	4b60      	ldr	r3, [pc, #384]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ca0:	f043 0304 	orr.w	r3, r3, #4
 8001ca4:	6713      	str	r3, [r2, #112]	; 0x70
 8001ca6:	4a5e      	ldr	r2, [pc, #376]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001ca8:	4b5d      	ldr	r3, [pc, #372]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001caa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cac:	f043 0301 	orr.w	r3, r3, #1
 8001cb0:	6713      	str	r3, [r2, #112]	; 0x70
 8001cb2:	e00b      	b.n	8001ccc <HAL_RCC_OscConfig+0x354>
 8001cb4:	4a5a      	ldr	r2, [pc, #360]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001cb6:	4b5a      	ldr	r3, [pc, #360]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cba:	f023 0301 	bic.w	r3, r3, #1
 8001cbe:	6713      	str	r3, [r2, #112]	; 0x70
 8001cc0:	4a57      	ldr	r2, [pc, #348]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001cc2:	4b57      	ldr	r3, [pc, #348]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cc6:	f023 0304 	bic.w	r3, r3, #4
 8001cca:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d015      	beq.n	8001d00 <HAL_RCC_OscConfig+0x388>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001cd4:	f7fe fd14 	bl	8000700 <HAL_GetTick>
 8001cd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cda:	e00a      	b.n	8001cf2 <HAL_RCC_OscConfig+0x37a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cdc:	f7fe fd10 	bl	8000700 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d901      	bls.n	8001cf2 <HAL_RCC_OscConfig+0x37a>
        {
          return HAL_TIMEOUT;
 8001cee:	2303      	movs	r3, #3
 8001cf0:	e092      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001cf2:	4b4b      	ldr	r3, [pc, #300]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001cf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cf6:	f003 0302 	and.w	r3, r3, #2
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d0ee      	beq.n	8001cdc <HAL_RCC_OscConfig+0x364>
 8001cfe:	e014      	b.n	8001d2a <HAL_RCC_OscConfig+0x3b2>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d00:	f7fe fcfe 	bl	8000700 <HAL_GetTick>
 8001d04:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d06:	e00a      	b.n	8001d1e <HAL_RCC_OscConfig+0x3a6>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d08:	f7fe fcfa 	bl	8000700 <HAL_GetTick>
 8001d0c:	4602      	mov	r2, r0
 8001d0e:	693b      	ldr	r3, [r7, #16]
 8001d10:	1ad3      	subs	r3, r2, r3
 8001d12:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d901      	bls.n	8001d1e <HAL_RCC_OscConfig+0x3a6>
        {
          return HAL_TIMEOUT;
 8001d1a:	2303      	movs	r3, #3
 8001d1c:	e07c      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001d1e:	4b40      	ldr	r3, [pc, #256]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d22:	f003 0302 	and.w	r3, r3, #2
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d1ee      	bne.n	8001d08 <HAL_RCC_OscConfig+0x390>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001d2a:	7dfb      	ldrb	r3, [r7, #23]
 8001d2c:	2b01      	cmp	r3, #1
 8001d2e:	d105      	bne.n	8001d3c <HAL_RCC_OscConfig+0x3c4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d30:	4a3b      	ldr	r2, [pc, #236]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001d32:	4b3b      	ldr	r3, [pc, #236]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d36:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d3a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d068      	beq.n	8001e16 <HAL_RCC_OscConfig+0x49e>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001d44:	4b36      	ldr	r3, [pc, #216]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001d46:	689b      	ldr	r3, [r3, #8]
 8001d48:	f003 030c 	and.w	r3, r3, #12
 8001d4c:	2b08      	cmp	r3, #8
 8001d4e:	d060      	beq.n	8001e12 <HAL_RCC_OscConfig+0x49a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	699b      	ldr	r3, [r3, #24]
 8001d54:	2b02      	cmp	r3, #2
 8001d56:	d145      	bne.n	8001de4 <HAL_RCC_OscConfig+0x46c>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d58:	4b33      	ldr	r3, [pc, #204]	; (8001e28 <HAL_RCC_OscConfig+0x4b0>)
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d5e:	f7fe fccf 	bl	8000700 <HAL_GetTick>
 8001d62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d64:	e008      	b.n	8001d78 <HAL_RCC_OscConfig+0x400>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d66:	f7fe fccb 	bl	8000700 <HAL_GetTick>
 8001d6a:	4602      	mov	r2, r0
 8001d6c:	693b      	ldr	r3, [r7, #16]
 8001d6e:	1ad3      	subs	r3, r2, r3
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d901      	bls.n	8001d78 <HAL_RCC_OscConfig+0x400>
          {
            return HAL_TIMEOUT;
 8001d74:	2303      	movs	r3, #3
 8001d76:	e04f      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d78:	4b29      	ldr	r3, [pc, #164]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d1f0      	bne.n	8001d66 <HAL_RCC_OscConfig+0x3ee>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001d84:	4926      	ldr	r1, [pc, #152]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	69da      	ldr	r2, [r3, #28]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6a1b      	ldr	r3, [r3, #32]
 8001d8e:	431a      	orrs	r2, r3
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d94:	019b      	lsls	r3, r3, #6
 8001d96:	431a      	orrs	r2, r3
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d9c:	085b      	lsrs	r3, r3, #1
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	041b      	lsls	r3, r3, #16
 8001da2:	431a      	orrs	r2, r3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001da8:	061b      	lsls	r3, r3, #24
 8001daa:	431a      	orrs	r2, r3
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db0:	071b      	lsls	r3, r3, #28
 8001db2:	4313      	orrs	r3, r2
 8001db4:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001db6:	4b1c      	ldr	r3, [pc, #112]	; (8001e28 <HAL_RCC_OscConfig+0x4b0>)
 8001db8:	2201      	movs	r2, #1
 8001dba:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dbc:	f7fe fca0 	bl	8000700 <HAL_GetTick>
 8001dc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dc2:	e008      	b.n	8001dd6 <HAL_RCC_OscConfig+0x45e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001dc4:	f7fe fc9c 	bl	8000700 <HAL_GetTick>
 8001dc8:	4602      	mov	r2, r0
 8001dca:	693b      	ldr	r3, [r7, #16]
 8001dcc:	1ad3      	subs	r3, r2, r3
 8001dce:	2b02      	cmp	r3, #2
 8001dd0:	d901      	bls.n	8001dd6 <HAL_RCC_OscConfig+0x45e>
          {
            return HAL_TIMEOUT;
 8001dd2:	2303      	movs	r3, #3
 8001dd4:	e020      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dd6:	4b12      	ldr	r3, [pc, #72]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d0f0      	beq.n	8001dc4 <HAL_RCC_OscConfig+0x44c>
 8001de2:	e018      	b.n	8001e16 <HAL_RCC_OscConfig+0x49e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001de4:	4b10      	ldr	r3, [pc, #64]	; (8001e28 <HAL_RCC_OscConfig+0x4b0>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001dea:	f7fe fc89 	bl	8000700 <HAL_GetTick>
 8001dee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001df0:	e008      	b.n	8001e04 <HAL_RCC_OscConfig+0x48c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001df2:	f7fe fc85 	bl	8000700 <HAL_GetTick>
 8001df6:	4602      	mov	r2, r0
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	1ad3      	subs	r3, r2, r3
 8001dfc:	2b02      	cmp	r3, #2
 8001dfe:	d901      	bls.n	8001e04 <HAL_RCC_OscConfig+0x48c>
          {
            return HAL_TIMEOUT;
 8001e00:	2303      	movs	r3, #3
 8001e02:	e009      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e04:	4b06      	ldr	r3, [pc, #24]	; (8001e20 <HAL_RCC_OscConfig+0x4a8>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d1f0      	bne.n	8001df2 <HAL_RCC_OscConfig+0x47a>
 8001e10:	e001      	b.n	8001e16 <HAL_RCC_OscConfig+0x49e>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001e12:	2301      	movs	r3, #1
 8001e14:	e000      	b.n	8001e18 <HAL_RCC_OscConfig+0x4a0>
    }
  }
  return HAL_OK;
 8001e16:	2300      	movs	r3, #0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3718      	adds	r7, #24
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bd80      	pop	{r7, pc}
 8001e20:	40023800 	.word	0x40023800
 8001e24:	40007000 	.word	0x40007000
 8001e28:	42470060 	.word	0x42470060

08001e2c <HAL_UART_Init>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b082      	sub	sp, #8
 8001e30:	af00      	add	r7, sp, #0
 8001e32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if(huart == NULL)
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e03f      	b.n	8001ebe <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->gState == HAL_UART_STATE_RESET)
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001e44:	b2db      	uxtb	r3, r3
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d106      	bne.n	8001e58 <HAL_UART_Init+0x2c>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8001e52:	6878      	ldr	r0, [r7, #4]
 8001e54:	f000 fd9e 	bl	8002994 <HAL_UART_MspInit>
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	2224      	movs	r2, #36	; 0x24
 8001e5c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	687a      	ldr	r2, [r7, #4]
 8001e66:	6812      	ldr	r2, [r2, #0]
 8001e68:	68d2      	ldr	r2, [r2, #12]
 8001e6a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001e6e:	60da      	str	r2, [r3, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f000 f829 	bl	8001ec8 <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	6812      	ldr	r2, [r2, #0]
 8001e7e:	6912      	ldr	r2, [r2, #16]
 8001e80:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001e84:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	687a      	ldr	r2, [r7, #4]
 8001e8c:	6812      	ldr	r2, [r2, #0]
 8001e8e:	6952      	ldr	r2, [r2, #20]
 8001e90:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001e94:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	6812      	ldr	r2, [r2, #0]
 8001e9e:	68d2      	ldr	r2, [r2, #12]
 8001ea0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ea4:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2220      	movs	r2, #32
 8001eb0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	2220      	movs	r2, #32
 8001eb8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
  
  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	3708      	adds	r7, #8
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
	...

08001ec8 <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ec8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0x00U;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	60fb      	str	r3, [r7, #12]
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	691b      	ldr	r3, [r3, #16]
 8001eda:	60fb      	str	r3, [r7, #12]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ee2:	60fb      	str	r3, [r7, #12]

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	68db      	ldr	r3, [r3, #12]
 8001ee8:	68fa      	ldr	r2, [r7, #12]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR2 */
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	68fa      	ldr	r2, [r7, #12]
 8001ef4:	611a      	str	r2, [r3, #16]

  /*-------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = huart->Instance->CR1;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	60fb      	str	r3, [r7, #12]

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001f04:	f023 030c 	bic.w	r3, r3, #12
 8001f08:	60fb      	str	r3, [r7, #12]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	689a      	ldr	r2, [r3, #8]
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	691b      	ldr	r3, [r3, #16]
 8001f12:	431a      	orrs	r2, r3
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	695b      	ldr	r3, [r3, #20]
 8001f18:	431a      	orrs	r2, r3
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	69db      	ldr	r3, [r3, #28]
 8001f1e:	4313      	orrs	r3, r2
 8001f20:	68fa      	ldr	r2, [r7, #12]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	60da      	str	r2, [r3, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	695b      	ldr	r3, [r3, #20]
 8001f34:	60fb      	str	r3, [r7, #12]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f3c:	60fb      	str	r3, [r7, #12]
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	699b      	ldr	r3, [r3, #24]
 8001f42:	68fa      	ldr	r2, [r7, #12]
 8001f44:	4313      	orrs	r3, r2
 8001f46:	60fb      	str	r3, [r7, #12]
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	68fa      	ldr	r2, [r7, #12]
 8001f4e:	615a      	str	r2, [r3, #20]
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	69db      	ldr	r3, [r3, #28]
 8001f54:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001f58:	f040 80e4 	bne.w	8002124 <UART_SetConfig+0x25c>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4aab      	ldr	r2, [pc, #684]	; (8002210 <UART_SetConfig+0x348>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d004      	beq.n	8001f70 <UART_SetConfig+0xa8>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	4aaa      	ldr	r2, [pc, #680]	; (8002214 <UART_SetConfig+0x34c>)
 8001f6c:	4293      	cmp	r3, r2
 8001f6e:	d16c      	bne.n	800204a <UART_SetConfig+0x182>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681c      	ldr	r4, [r3, #0]
 8001f74:	f7ff f80c 	bl	8000f90 <HAL_RCC_GetPCLK2Freq>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	4613      	mov	r3, r2
 8001f7c:	009b      	lsls	r3, r3, #2
 8001f7e:	4413      	add	r3, r2
 8001f80:	009a      	lsls	r2, r3, #2
 8001f82:	441a      	add	r2, r3
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	005b      	lsls	r3, r3, #1
 8001f8a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f8e:	4aa2      	ldr	r2, [pc, #648]	; (8002218 <UART_SetConfig+0x350>)
 8001f90:	fba2 2303 	umull	r2, r3, r2, r3
 8001f94:	095b      	lsrs	r3, r3, #5
 8001f96:	011d      	lsls	r5, r3, #4
 8001f98:	f7fe fffa 	bl	8000f90 <HAL_RCC_GetPCLK2Freq>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	4613      	mov	r3, r2
 8001fa0:	009b      	lsls	r3, r3, #2
 8001fa2:	4413      	add	r3, r2
 8001fa4:	009a      	lsls	r2, r3, #2
 8001fa6:	441a      	add	r2, r3
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	fbb2 f6f3 	udiv	r6, r2, r3
 8001fb2:	f7fe ffed 	bl	8000f90 <HAL_RCC_GetPCLK2Freq>
 8001fb6:	4602      	mov	r2, r0
 8001fb8:	4613      	mov	r3, r2
 8001fba:	009b      	lsls	r3, r3, #2
 8001fbc:	4413      	add	r3, r2
 8001fbe:	009a      	lsls	r2, r3, #2
 8001fc0:	441a      	add	r2, r3
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	685b      	ldr	r3, [r3, #4]
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fcc:	4a92      	ldr	r2, [pc, #584]	; (8002218 <UART_SetConfig+0x350>)
 8001fce:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd2:	095b      	lsrs	r3, r3, #5
 8001fd4:	2264      	movs	r2, #100	; 0x64
 8001fd6:	fb02 f303 	mul.w	r3, r2, r3
 8001fda:	1af3      	subs	r3, r6, r3
 8001fdc:	00db      	lsls	r3, r3, #3
 8001fde:	3332      	adds	r3, #50	; 0x32
 8001fe0:	4a8d      	ldr	r2, [pc, #564]	; (8002218 <UART_SetConfig+0x350>)
 8001fe2:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe6:	095b      	lsrs	r3, r3, #5
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001fee:	441d      	add	r5, r3
 8001ff0:	f7fe ffce 	bl	8000f90 <HAL_RCC_GetPCLK2Freq>
 8001ff4:	4602      	mov	r2, r0
 8001ff6:	4613      	mov	r3, r2
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	4413      	add	r3, r2
 8001ffc:	009a      	lsls	r2, r3, #2
 8001ffe:	441a      	add	r2, r3
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	685b      	ldr	r3, [r3, #4]
 8002004:	005b      	lsls	r3, r3, #1
 8002006:	fbb2 f6f3 	udiv	r6, r2, r3
 800200a:	f7fe ffc1 	bl	8000f90 <HAL_RCC_GetPCLK2Freq>
 800200e:	4602      	mov	r2, r0
 8002010:	4613      	mov	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	009a      	lsls	r2, r3, #2
 8002018:	441a      	add	r2, r3
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	005b      	lsls	r3, r3, #1
 8002020:	fbb2 f3f3 	udiv	r3, r2, r3
 8002024:	4a7c      	ldr	r2, [pc, #496]	; (8002218 <UART_SetConfig+0x350>)
 8002026:	fba2 2303 	umull	r2, r3, r2, r3
 800202a:	095b      	lsrs	r3, r3, #5
 800202c:	2264      	movs	r2, #100	; 0x64
 800202e:	fb02 f303 	mul.w	r3, r2, r3
 8002032:	1af3      	subs	r3, r6, r3
 8002034:	00db      	lsls	r3, r3, #3
 8002036:	3332      	adds	r3, #50	; 0x32
 8002038:	4a77      	ldr	r2, [pc, #476]	; (8002218 <UART_SetConfig+0x350>)
 800203a:	fba2 2303 	umull	r2, r3, r2, r3
 800203e:	095b      	lsrs	r3, r3, #5
 8002040:	f003 0307 	and.w	r3, r3, #7
 8002044:	442b      	add	r3, r5
 8002046:	60a3      	str	r3, [r4, #8]
 8002048:	e154      	b.n	80022f4 <UART_SetConfig+0x42c>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681c      	ldr	r4, [r3, #0]
 800204e:	f7fe ff8b 	bl	8000f68 <HAL_RCC_GetPCLK1Freq>
 8002052:	4602      	mov	r2, r0
 8002054:	4613      	mov	r3, r2
 8002056:	009b      	lsls	r3, r3, #2
 8002058:	4413      	add	r3, r2
 800205a:	009a      	lsls	r2, r3, #2
 800205c:	441a      	add	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	685b      	ldr	r3, [r3, #4]
 8002062:	005b      	lsls	r3, r3, #1
 8002064:	fbb2 f3f3 	udiv	r3, r2, r3
 8002068:	4a6b      	ldr	r2, [pc, #428]	; (8002218 <UART_SetConfig+0x350>)
 800206a:	fba2 2303 	umull	r2, r3, r2, r3
 800206e:	095b      	lsrs	r3, r3, #5
 8002070:	011d      	lsls	r5, r3, #4
 8002072:	f7fe ff79 	bl	8000f68 <HAL_RCC_GetPCLK1Freq>
 8002076:	4602      	mov	r2, r0
 8002078:	4613      	mov	r3, r2
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	4413      	add	r3, r2
 800207e:	009a      	lsls	r2, r3, #2
 8002080:	441a      	add	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	005b      	lsls	r3, r3, #1
 8002088:	fbb2 f6f3 	udiv	r6, r2, r3
 800208c:	f7fe ff6c 	bl	8000f68 <HAL_RCC_GetPCLK1Freq>
 8002090:	4602      	mov	r2, r0
 8002092:	4613      	mov	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	4413      	add	r3, r2
 8002098:	009a      	lsls	r2, r3, #2
 800209a:	441a      	add	r2, r3
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a6:	4a5c      	ldr	r2, [pc, #368]	; (8002218 <UART_SetConfig+0x350>)
 80020a8:	fba2 2303 	umull	r2, r3, r2, r3
 80020ac:	095b      	lsrs	r3, r3, #5
 80020ae:	2264      	movs	r2, #100	; 0x64
 80020b0:	fb02 f303 	mul.w	r3, r2, r3
 80020b4:	1af3      	subs	r3, r6, r3
 80020b6:	00db      	lsls	r3, r3, #3
 80020b8:	3332      	adds	r3, #50	; 0x32
 80020ba:	4a57      	ldr	r2, [pc, #348]	; (8002218 <UART_SetConfig+0x350>)
 80020bc:	fba2 2303 	umull	r2, r3, r2, r3
 80020c0:	095b      	lsrs	r3, r3, #5
 80020c2:	005b      	lsls	r3, r3, #1
 80020c4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80020c8:	441d      	add	r5, r3
 80020ca:	f7fe ff4d 	bl	8000f68 <HAL_RCC_GetPCLK1Freq>
 80020ce:	4602      	mov	r2, r0
 80020d0:	4613      	mov	r3, r2
 80020d2:	009b      	lsls	r3, r3, #2
 80020d4:	4413      	add	r3, r2
 80020d6:	009a      	lsls	r2, r3, #2
 80020d8:	441a      	add	r2, r3
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	685b      	ldr	r3, [r3, #4]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	fbb2 f6f3 	udiv	r6, r2, r3
 80020e4:	f7fe ff40 	bl	8000f68 <HAL_RCC_GetPCLK1Freq>
 80020e8:	4602      	mov	r2, r0
 80020ea:	4613      	mov	r3, r2
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	4413      	add	r3, r2
 80020f0:	009a      	lsls	r2, r3, #2
 80020f2:	441a      	add	r2, r3
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80020fe:	4a46      	ldr	r2, [pc, #280]	; (8002218 <UART_SetConfig+0x350>)
 8002100:	fba2 2303 	umull	r2, r3, r2, r3
 8002104:	095b      	lsrs	r3, r3, #5
 8002106:	2264      	movs	r2, #100	; 0x64
 8002108:	fb02 f303 	mul.w	r3, r2, r3
 800210c:	1af3      	subs	r3, r6, r3
 800210e:	00db      	lsls	r3, r3, #3
 8002110:	3332      	adds	r3, #50	; 0x32
 8002112:	4a41      	ldr	r2, [pc, #260]	; (8002218 <UART_SetConfig+0x350>)
 8002114:	fba2 2303 	umull	r2, r3, r2, r3
 8002118:	095b      	lsrs	r3, r3, #5
 800211a:	f003 0307 	and.w	r3, r3, #7
 800211e:	442b      	add	r3, r5
 8002120:	60a3      	str	r3, [r4, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 8002122:	e0e7      	b.n	80022f4 <UART_SetConfig+0x42c>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	4a39      	ldr	r2, [pc, #228]	; (8002210 <UART_SetConfig+0x348>)
 800212a:	4293      	cmp	r3, r2
 800212c:	d004      	beq.n	8002138 <UART_SetConfig+0x270>
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a38      	ldr	r2, [pc, #224]	; (8002214 <UART_SetConfig+0x34c>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d171      	bne.n	800221c <UART_SetConfig+0x354>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681c      	ldr	r4, [r3, #0]
 800213c:	f7fe ff28 	bl	8000f90 <HAL_RCC_GetPCLK2Freq>
 8002140:	4602      	mov	r2, r0
 8002142:	4613      	mov	r3, r2
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	4413      	add	r3, r2
 8002148:	009a      	lsls	r2, r3, #2
 800214a:	441a      	add	r2, r3
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	009b      	lsls	r3, r3, #2
 8002152:	fbb2 f3f3 	udiv	r3, r2, r3
 8002156:	4a30      	ldr	r2, [pc, #192]	; (8002218 <UART_SetConfig+0x350>)
 8002158:	fba2 2303 	umull	r2, r3, r2, r3
 800215c:	095b      	lsrs	r3, r3, #5
 800215e:	011d      	lsls	r5, r3, #4
 8002160:	f7fe ff16 	bl	8000f90 <HAL_RCC_GetPCLK2Freq>
 8002164:	4602      	mov	r2, r0
 8002166:	4613      	mov	r3, r2
 8002168:	009b      	lsls	r3, r3, #2
 800216a:	4413      	add	r3, r2
 800216c:	009a      	lsls	r2, r3, #2
 800216e:	441a      	add	r2, r3
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	009b      	lsls	r3, r3, #2
 8002176:	fbb2 f6f3 	udiv	r6, r2, r3
 800217a:	f7fe ff09 	bl	8000f90 <HAL_RCC_GetPCLK2Freq>
 800217e:	4602      	mov	r2, r0
 8002180:	4613      	mov	r3, r2
 8002182:	009b      	lsls	r3, r3, #2
 8002184:	4413      	add	r3, r2
 8002186:	009a      	lsls	r2, r3, #2
 8002188:	441a      	add	r2, r3
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	009b      	lsls	r3, r3, #2
 8002190:	fbb2 f3f3 	udiv	r3, r2, r3
 8002194:	4a20      	ldr	r2, [pc, #128]	; (8002218 <UART_SetConfig+0x350>)
 8002196:	fba2 2303 	umull	r2, r3, r2, r3
 800219a:	095b      	lsrs	r3, r3, #5
 800219c:	2264      	movs	r2, #100	; 0x64
 800219e:	fb02 f303 	mul.w	r3, r2, r3
 80021a2:	1af3      	subs	r3, r6, r3
 80021a4:	011b      	lsls	r3, r3, #4
 80021a6:	3332      	adds	r3, #50	; 0x32
 80021a8:	4a1b      	ldr	r2, [pc, #108]	; (8002218 <UART_SetConfig+0x350>)
 80021aa:	fba2 2303 	umull	r2, r3, r2, r3
 80021ae:	095b      	lsrs	r3, r3, #5
 80021b0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021b4:	441d      	add	r5, r3
 80021b6:	f7fe feeb 	bl	8000f90 <HAL_RCC_GetPCLK2Freq>
 80021ba:	4602      	mov	r2, r0
 80021bc:	4613      	mov	r3, r2
 80021be:	009b      	lsls	r3, r3, #2
 80021c0:	4413      	add	r3, r2
 80021c2:	009a      	lsls	r2, r3, #2
 80021c4:	441a      	add	r2, r3
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	685b      	ldr	r3, [r3, #4]
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	fbb2 f6f3 	udiv	r6, r2, r3
 80021d0:	f7fe fede 	bl	8000f90 <HAL_RCC_GetPCLK2Freq>
 80021d4:	4602      	mov	r2, r0
 80021d6:	4613      	mov	r3, r2
 80021d8:	009b      	lsls	r3, r3, #2
 80021da:	4413      	add	r3, r2
 80021dc:	009a      	lsls	r2, r3, #2
 80021de:	441a      	add	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	009b      	lsls	r3, r3, #2
 80021e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ea:	4a0b      	ldr	r2, [pc, #44]	; (8002218 <UART_SetConfig+0x350>)
 80021ec:	fba2 2303 	umull	r2, r3, r2, r3
 80021f0:	095b      	lsrs	r3, r3, #5
 80021f2:	2264      	movs	r2, #100	; 0x64
 80021f4:	fb02 f303 	mul.w	r3, r2, r3
 80021f8:	1af3      	subs	r3, r6, r3
 80021fa:	011b      	lsls	r3, r3, #4
 80021fc:	3332      	adds	r3, #50	; 0x32
 80021fe:	4a06      	ldr	r2, [pc, #24]	; (8002218 <UART_SetConfig+0x350>)
 8002200:	fba2 2303 	umull	r2, r3, r2, r3
 8002204:	095b      	lsrs	r3, r3, #5
 8002206:	f003 030f 	and.w	r3, r3, #15
 800220a:	442b      	add	r3, r5
 800220c:	60a3      	str	r3, [r4, #8]
 800220e:	e071      	b.n	80022f4 <UART_SetConfig+0x42c>
 8002210:	40011000 	.word	0x40011000
 8002214:	40011400 	.word	0x40011400
 8002218:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681c      	ldr	r4, [r3, #0]
 8002220:	f7fe fea2 	bl	8000f68 <HAL_RCC_GetPCLK1Freq>
 8002224:	4602      	mov	r2, r0
 8002226:	4613      	mov	r3, r2
 8002228:	009b      	lsls	r3, r3, #2
 800222a:	4413      	add	r3, r2
 800222c:	009a      	lsls	r2, r3, #2
 800222e:	441a      	add	r2, r3
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	685b      	ldr	r3, [r3, #4]
 8002234:	009b      	lsls	r3, r3, #2
 8002236:	fbb2 f3f3 	udiv	r3, r2, r3
 800223a:	4a30      	ldr	r2, [pc, #192]	; (80022fc <UART_SetConfig+0x434>)
 800223c:	fba2 2303 	umull	r2, r3, r2, r3
 8002240:	095b      	lsrs	r3, r3, #5
 8002242:	011d      	lsls	r5, r3, #4
 8002244:	f7fe fe90 	bl	8000f68 <HAL_RCC_GetPCLK1Freq>
 8002248:	4602      	mov	r2, r0
 800224a:	4613      	mov	r3, r2
 800224c:	009b      	lsls	r3, r3, #2
 800224e:	4413      	add	r3, r2
 8002250:	009a      	lsls	r2, r3, #2
 8002252:	441a      	add	r2, r3
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	685b      	ldr	r3, [r3, #4]
 8002258:	009b      	lsls	r3, r3, #2
 800225a:	fbb2 f6f3 	udiv	r6, r2, r3
 800225e:	f7fe fe83 	bl	8000f68 <HAL_RCC_GetPCLK1Freq>
 8002262:	4602      	mov	r2, r0
 8002264:	4613      	mov	r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	4413      	add	r3, r2
 800226a:	009a      	lsls	r2, r3, #2
 800226c:	441a      	add	r2, r3
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	685b      	ldr	r3, [r3, #4]
 8002272:	009b      	lsls	r3, r3, #2
 8002274:	fbb2 f3f3 	udiv	r3, r2, r3
 8002278:	4a20      	ldr	r2, [pc, #128]	; (80022fc <UART_SetConfig+0x434>)
 800227a:	fba2 2303 	umull	r2, r3, r2, r3
 800227e:	095b      	lsrs	r3, r3, #5
 8002280:	2264      	movs	r2, #100	; 0x64
 8002282:	fb02 f303 	mul.w	r3, r2, r3
 8002286:	1af3      	subs	r3, r6, r3
 8002288:	011b      	lsls	r3, r3, #4
 800228a:	3332      	adds	r3, #50	; 0x32
 800228c:	4a1b      	ldr	r2, [pc, #108]	; (80022fc <UART_SetConfig+0x434>)
 800228e:	fba2 2303 	umull	r2, r3, r2, r3
 8002292:	095b      	lsrs	r3, r3, #5
 8002294:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002298:	441d      	add	r5, r3
 800229a:	f7fe fe65 	bl	8000f68 <HAL_RCC_GetPCLK1Freq>
 800229e:	4602      	mov	r2, r0
 80022a0:	4613      	mov	r3, r2
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	4413      	add	r3, r2
 80022a6:	009a      	lsls	r2, r3, #2
 80022a8:	441a      	add	r2, r3
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	009b      	lsls	r3, r3, #2
 80022b0:	fbb2 f6f3 	udiv	r6, r2, r3
 80022b4:	f7fe fe58 	bl	8000f68 <HAL_RCC_GetPCLK1Freq>
 80022b8:	4602      	mov	r2, r0
 80022ba:	4613      	mov	r3, r2
 80022bc:	009b      	lsls	r3, r3, #2
 80022be:	4413      	add	r3, r2
 80022c0:	009a      	lsls	r2, r3, #2
 80022c2:	441a      	add	r2, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80022ce:	4a0b      	ldr	r2, [pc, #44]	; (80022fc <UART_SetConfig+0x434>)
 80022d0:	fba2 2303 	umull	r2, r3, r2, r3
 80022d4:	095b      	lsrs	r3, r3, #5
 80022d6:	2264      	movs	r2, #100	; 0x64
 80022d8:	fb02 f303 	mul.w	r3, r2, r3
 80022dc:	1af3      	subs	r3, r6, r3
 80022de:	011b      	lsls	r3, r3, #4
 80022e0:	3332      	adds	r3, #50	; 0x32
 80022e2:	4a06      	ldr	r2, [pc, #24]	; (80022fc <UART_SetConfig+0x434>)
 80022e4:	fba2 2303 	umull	r2, r3, r2, r3
 80022e8:	095b      	lsrs	r3, r3, #5
 80022ea:	f003 030f 	and.w	r3, r3, #15
 80022ee:	442b      	add	r3, r5
 80022f0:	60a3      	str	r3, [r4, #8]
}
 80022f2:	e7ff      	b.n	80022f4 <UART_SetConfig+0x42c>
 80022f4:	bf00      	nop
 80022f6:	3714      	adds	r7, #20
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022fc:	51eb851f 	.word	0x51eb851f

08002300 <SetN64DataInputMode>:
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */

void SetN64DataInputMode()
{
 8002300:	b480      	push	{r7}
 8002302:	af00      	add	r7, sp, #0
	// port A8 to input mode
	GPIOA->MODER &= ~(1 << 17);
 8002304:	4a08      	ldr	r2, [pc, #32]	; (8002328 <SetN64DataInputMode+0x28>)
 8002306:	4b08      	ldr	r3, [pc, #32]	; (8002328 <SetN64DataInputMode+0x28>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800230e:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1 << 16);
 8002310:	4a05      	ldr	r2, [pc, #20]	; (8002328 <SetN64DataInputMode+0x28>)
 8002312:	4b05      	ldr	r3, [pc, #20]	; (8002328 <SetN64DataInputMode+0x28>)
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800231a:	6013      	str	r3, [r2, #0]
}
 800231c:	bf00      	nop
 800231e:	46bd      	mov	sp, r7
 8002320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002324:	4770      	bx	lr
 8002326:	bf00      	nop
 8002328:	40020000 	.word	0x40020000

0800232c <SetN64DataOutputMode>:

void SetN64DataOutputMode()
{
 800232c:	b480      	push	{r7}
 800232e:	af00      	add	r7, sp, #0
	// port A8 to output mode
	GPIOA->MODER &= ~(1 << 17);
 8002330:	4a08      	ldr	r2, [pc, #32]	; (8002354 <SetN64DataOutputMode+0x28>)
 8002332:	4b08      	ldr	r3, [pc, #32]	; (8002354 <SetN64DataOutputMode+0x28>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800233a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (1 << 16);
 800233c:	4a05      	ldr	r2, [pc, #20]	; (8002354 <SetN64DataOutputMode+0x28>)
 800233e:	4b05      	ldr	r3, [pc, #20]	; (8002354 <SetN64DataOutputMode+0x28>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002346:	6013      	str	r3, [r2, #0]
}
 8002348:	bf00      	nop
 800234a:	46bd      	mov	sp, r7
 800234c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002350:	4770      	bx	lr
 8002352:	bf00      	nop
 8002354:	40020000 	.word	0x40020000

08002358 <write_1>:

void write_1()
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
	GPIOA->BSRR = (1 << 24);
 800235c:	4b07      	ldr	r3, [pc, #28]	; (800237c <write_1+0x24>)
 800235e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002362:	619a      	str	r2, [r3, #24]
	my_wait_us_asm(1);
 8002364:	2001      	movs	r0, #1
 8002366:	f7fd ff4d 	bl	8000204 <my_wait_us_asm>
	GPIOA->BSRR = (1 << 8);
 800236a:	4b04      	ldr	r3, [pc, #16]	; (800237c <write_1+0x24>)
 800236c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002370:	619a      	str	r2, [r3, #24]
    my_wait_us_asm(3);
 8002372:	2003      	movs	r0, #3
 8002374:	f7fd ff46 	bl	8000204 <my_wait_us_asm>
}
 8002378:	bf00      	nop
 800237a:	bd80      	pop	{r7, pc}
 800237c:	40020000 	.word	0x40020000

08002380 <write_0>:

void write_0()
{
 8002380:	b580      	push	{r7, lr}
 8002382:	af00      	add	r7, sp, #0
	GPIOA->BSRR = (1 << 24);
 8002384:	4b07      	ldr	r3, [pc, #28]	; (80023a4 <write_0+0x24>)
 8002386:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800238a:	619a      	str	r2, [r3, #24]
	my_wait_us_asm(3);
 800238c:	2003      	movs	r0, #3
 800238e:	f7fd ff39 	bl	8000204 <my_wait_us_asm>
	GPIOA->BSRR = (1 << 8);
 8002392:	4b04      	ldr	r3, [pc, #16]	; (80023a4 <write_0+0x24>)
 8002394:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002398:	619a      	str	r2, [r3, #24]
    my_wait_us_asm(1);
 800239a:	2001      	movs	r0, #1
 800239c:	f7fd ff32 	bl	8000204 <my_wait_us_asm>
}
 80023a0:	bf00      	nop
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40020000 	.word	0x40020000

080023a8 <SendStop>:

void SendStop()
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	af00      	add	r7, sp, #0
	GPIOA->BSRR = (1 << 24);
 80023ac:	4b06      	ldr	r3, [pc, #24]	; (80023c8 <SendStop+0x20>)
 80023ae:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80023b2:	619a      	str	r2, [r3, #24]
	my_wait_us_asm(1);
 80023b4:	2001      	movs	r0, #1
 80023b6:	f7fd ff25 	bl	8000204 <my_wait_us_asm>
	GPIOA->BSRR = (1 << 8);
 80023ba:	4b03      	ldr	r3, [pc, #12]	; (80023c8 <SendStop+0x20>)
 80023bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80023c0:	619a      	str	r2, [r3, #24]
}
 80023c2:	bf00      	nop
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	40020000 	.word	0x40020000

080023cc <SendByte>:

// send a byte from LSB to MSB (proper serialization)
void SendByte(unsigned char b)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b084      	sub	sp, #16
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	4603      	mov	r3, r0
 80023d4:	71fb      	strb	r3, [r7, #7]
    for(int i = 0;i < 8;i++) // send all 8 bits, one at a time
 80023d6:	2300      	movs	r3, #0
 80023d8:	60fb      	str	r3, [r7, #12]
 80023da:	e00f      	b.n	80023fc <SendByte+0x30>
    {
        if((b >> i) & 1)
 80023dc:	79fa      	ldrb	r2, [r7, #7]
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	fa42 f303 	asr.w	r3, r2, r3
 80023e4:	f003 0301 	and.w	r3, r3, #1
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d002      	beq.n	80023f2 <SendByte+0x26>
        {
            write_1();
 80023ec:	f7ff ffb4 	bl	8002358 <write_1>
 80023f0:	e001      	b.n	80023f6 <SendByte+0x2a>
        }
        else
        {
            write_0();
 80023f2:	f7ff ffc5 	bl	8002380 <write_0>
    for(int i = 0;i < 8;i++) // send all 8 bits, one at a time
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	3301      	adds	r3, #1
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2b07      	cmp	r3, #7
 8002400:	ddec      	ble.n	80023dc <SendByte+0x10>
        }
    }
}
 8002402:	bf00      	nop
 8002404:	3710      	adds	r7, #16
 8002406:	46bd      	mov	sp, r7
 8002408:	bd80      	pop	{r7, pc}

0800240a <SendIdentity>:

void SendIdentity()
{
 800240a:	b580      	push	{r7, lr}
 800240c:	af00      	add	r7, sp, #0
    // reply 0x05, 0x00, 0x02
    SendByte(0x05);
 800240e:	2005      	movs	r0, #5
 8002410:	f7ff ffdc 	bl	80023cc <SendByte>
    SendByte(0x00);
 8002414:	2000      	movs	r0, #0
 8002416:	f7ff ffd9 	bl	80023cc <SendByte>
    SendByte(0x02);
 800241a:	2002      	movs	r0, #2
 800241c:	f7ff ffd6 	bl	80023cc <SendByte>
    SendStop();
 8002420:	f7ff ffc2 	bl	80023a8 <SendStop>
}
 8002424:	bf00      	nop
 8002426:	bd80      	pop	{r7, pc}

08002428 <SendControllerData>:

void SendControllerData()
{
 8002428:	b580      	push	{r7, lr}
 800242a:	b084      	sub	sp, #16
 800242c:	af00      	add	r7, sp, #0
    unsigned long data = *(unsigned long*)&n64_data;
 800242e:	4b11      	ldr	r3, [pc, #68]	; (8002474 <SendControllerData+0x4c>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	60bb      	str	r3, [r7, #8]
    unsigned int size = sizeof(data) * 8; // should be 4 bytes * 8 = 32 bits
 8002434:	2320      	movs	r3, #32
 8002436:	607b      	str	r3, [r7, #4]

    for(unsigned int i = 0;i < size;i++)
 8002438:	2300      	movs	r3, #0
 800243a:	60fb      	str	r3, [r7, #12]
 800243c:	e00f      	b.n	800245e <SendControllerData+0x36>
    {
        if((data >> i) & 1)
 800243e:	68ba      	ldr	r2, [r7, #8]
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	fa22 f303 	lsr.w	r3, r2, r3
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b00      	cmp	r3, #0
 800244c:	d002      	beq.n	8002454 <SendControllerData+0x2c>
        {
            write_1();
 800244e:	f7ff ff83 	bl	8002358 <write_1>
 8002452:	e001      	b.n	8002458 <SendControllerData+0x30>
        }
        else
        {
            write_0();
 8002454:	f7ff ff94 	bl	8002380 <write_0>
    for(unsigned int i = 0;i < size;i++)
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	3301      	adds	r3, #1
 800245c:	60fb      	str	r3, [r7, #12]
 800245e:	68fa      	ldr	r2, [r7, #12]
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	429a      	cmp	r2, r3
 8002464:	d3eb      	bcc.n	800243e <SendControllerData+0x16>
        }
    }

    SendStop();
 8002466:	f7ff ff9f 	bl	80023a8 <SendStop>
}
 800246a:	bf00      	nop
 800246c:	3710      	adds	r7, #16
 800246e:	46bd      	mov	sp, r7
 8002470:	bd80      	pop	{r7, pc}
 8002472:	bf00      	nop
 8002474:	2000002c 	.word	0x2000002c

08002478 <GetMiddleOfPulse>:

// 0 is 3 microseconds low followed by 1 microsecond high
// 1 is 1 microsecond low followed by 3 microseconds high
unsigned int GetMiddleOfPulse()
{
 8002478:	b580      	push	{r7, lr}
 800247a:	af00      	add	r7, sp, #0
    // wait for line to go high
    while(1)
    {
        if(GPIOA->IDR & 0x0100) break;
 800247c:	4b0d      	ldr	r3, [pc, #52]	; (80024b4 <GetMiddleOfPulse+0x3c>)
 800247e:	691b      	ldr	r3, [r3, #16]
 8002480:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002484:	2b00      	cmp	r3, #0
 8002486:	d0f9      	beq.n	800247c <GetMiddleOfPulse+0x4>
    }

    // wait for line to go low
    while(1)
    {
        if(!(GPIOA->IDR & 0x0100)) break;
 8002488:	4b0a      	ldr	r3, [pc, #40]	; (80024b4 <GetMiddleOfPulse+0x3c>)
 800248a:	691b      	ldr	r3, [r3, #16]
 800248c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002490:	2b00      	cmp	r3, #0
 8002492:	d000      	beq.n	8002496 <GetMiddleOfPulse+0x1e>
 8002494:	e7f8      	b.n	8002488 <GetMiddleOfPulse+0x10>
 8002496:	bf00      	nop
    }

    // now we have the falling edge
    // wait 2 microseconds to be in the middle of the pulse, and read. high --> 1.  low --> 0.
    my_wait_us_asm(2);
 8002498:	2002      	movs	r0, #2
 800249a:	f7fd feb3 	bl	8000204 <my_wait_us_asm>

    return (GPIOA->IDR & 0x0100) ? 1 : 0;
 800249e:	4b05      	ldr	r3, [pc, #20]	; (80024b4 <GetMiddleOfPulse+0x3c>)
 80024a0:	691b      	ldr	r3, [r3, #16]
 80024a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	bf14      	ite	ne
 80024aa:	2301      	movne	r3, #1
 80024ac:	2300      	moveq	r3, #0
 80024ae:	b2db      	uxtb	r3, r3
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	40020000 	.word	0x40020000

080024b8 <readCommand>:

// continuously read bits until at least 9 are read, confirm valid command, return without stop bit
unsigned int readCommand()
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
    unsigned int command = GetMiddleOfPulse(), bits_read = 1;
 80024be:	f7ff ffdb 	bl	8002478 <GetMiddleOfPulse>
 80024c2:	6078      	str	r0, [r7, #4]
 80024c4:	2301      	movs	r3, #1
 80024c6:	603b      	str	r3, [r7, #0]

    while(1) // read at least 9 bits (2 bytes + stop bit)
    {
        command = command << 1; // make room for the new bit
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	005b      	lsls	r3, r3, #1
 80024cc:	607b      	str	r3, [r7, #4]
        command += GetMiddleOfPulse();
 80024ce:	f7ff ffd3 	bl	8002478 <GetMiddleOfPulse>
 80024d2:	4602      	mov	r2, r0
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4413      	add	r3, r2
 80024d8:	607b      	str	r3, [r7, #4]
        command &= 0x1FF; // remove all except the last 9 bits
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024e0:	607b      	str	r3, [r7, #4]

        bits_read++;
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	3301      	adds	r3, #1
 80024e6:	603b      	str	r3, [r7, #0]

        if(bits_read >= 9) // only consider when at least a whole command's length has been read
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	2b08      	cmp	r3, #8
 80024ec:	d9ec      	bls.n	80024c8 <readCommand+0x10>
        {
            if(command == 0x3 || command == 0x1 || command == 0x1FF || command == 0x5 || command == 0x7)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2b03      	cmp	r3, #3
 80024f2:	d00d      	beq.n	8002510 <readCommand+0x58>
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2b01      	cmp	r3, #1
 80024f8:	d00a      	beq.n	8002510 <readCommand+0x58>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002500:	4293      	cmp	r3, r2
 8002502:	d005      	beq.n	8002510 <readCommand+0x58>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2b05      	cmp	r3, #5
 8002508:	d002      	beq.n	8002510 <readCommand+0x58>
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2b07      	cmp	r3, #7
 800250e:	d1db      	bne.n	80024c8 <readCommand+0x10>
                // 0x3 = 0x1 + stop bit --> get controller state
                // 0x1 = 0x0 + stop bit --> who are you?
                // 0x1FF = 0xFF + stop bit --> reset signal
                // 0x5 = 0x10 + stop bit --> read
                // 0x7 = 0x11 + stop bit --> write
                command = command >> 1; // get rid of the stop bit
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	085b      	lsrs	r3, r3, #1
 8002514:	607b      	str	r3, [r7, #4]
                return command;
 8002516:	687b      	ldr	r3, [r7, #4]
            }
        }
    }
}
 8002518:	4618      	mov	r0, r3
 800251a:	3708      	adds	r7, #8
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}

08002520 <main>:
  * @brief  The application entry point.
  *
  * @retval None
  */
int main(void)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  memset(&n64_data,0,4); // clear controller state
 8002524:	2204      	movs	r2, #4
 8002526:	2100      	movs	r1, #0
 8002528:	480e      	ldr	r0, [pc, #56]	; (8002564 <main+0x44>)
 800252a:	f000 fb25 	bl	8002b78 <memset>
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800252e:	f7fe f881 	bl	8000634 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002532:	f000 f81b 	bl	800256c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002536:	f000 f8e5 	bl	8002704 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800253a:	f000 f8ad 	bl	8002698 <MX_USART2_UART_Init>
  MX_USB_OTG_FS_USB_Init();
 800253e:	f000 f8d9 	bl	80026f4 <MX_USB_OTG_FS_USB_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  GPIOA->BSRR = (1 << 5);
 8002542:	4b09      	ldr	r3, [pc, #36]	; (8002568 <main+0x48>)
 8002544:	2220      	movs	r2, #32
 8002546:	619a      	str	r2, [r3, #24]
	  HAL_Delay(1000);
 8002548:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800254c:	f7fe f8e4 	bl	8000718 <HAL_Delay>
	  GPIOA->BSRR = (1 << 21);
 8002550:	4b05      	ldr	r3, [pc, #20]	; (8002568 <main+0x48>)
 8002552:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8002556:	619a      	str	r2, [r3, #24]
	  HAL_Delay(1000);
 8002558:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800255c:	f7fe f8dc 	bl	8000718 <HAL_Delay>
	  GPIOA->BSRR = (1 << 5);
 8002560:	e7ef      	b.n	8002542 <main+0x22>
 8002562:	bf00      	nop
 8002564:	2000002c 	.word	0x2000002c
 8002568:	40020000 	.word	0x40020000

0800256c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b0ac      	sub	sp, #176	; 0xb0
 8002570:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct;

    /**Configure the main internal regulator output voltage 
    */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002572:	2300      	movs	r3, #0
 8002574:	60bb      	str	r3, [r7, #8]
 8002576:	4a44      	ldr	r2, [pc, #272]	; (8002688 <SystemClock_Config+0x11c>)
 8002578:	4b43      	ldr	r3, [pc, #268]	; (8002688 <SystemClock_Config+0x11c>)
 800257a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800257c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002580:	6413      	str	r3, [r2, #64]	; 0x40
 8002582:	4b41      	ldr	r3, [pc, #260]	; (8002688 <SystemClock_Config+0x11c>)
 8002584:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800258a:	60bb      	str	r3, [r7, #8]
 800258c:	68bb      	ldr	r3, [r7, #8]

  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800258e:	2300      	movs	r3, #0
 8002590:	607b      	str	r3, [r7, #4]
 8002592:	4a3e      	ldr	r2, [pc, #248]	; (800268c <SystemClock_Config+0x120>)
 8002594:	4b3d      	ldr	r3, [pc, #244]	; (800268c <SystemClock_Config+0x120>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800259c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025a0:	6013      	str	r3, [r2, #0]
 80025a2:	4b3a      	ldr	r3, [pc, #232]	; (800268c <SystemClock_Config+0x120>)
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80025aa:	607b      	str	r3, [r7, #4]
 80025ac:	687b      	ldr	r3, [r7, #4]

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80025ae:	2301      	movs	r3, #1
 80025b0:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80025b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80025b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80025ba:	2302      	movs	r3, #2
 80025bc:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80025c0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80025c4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 4;
 80025c8:	2304      	movs	r3, #4
 80025ca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 72;
 80025ce:	2348      	movs	r3, #72	; 0x48
 80025d0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80025d4:	2302      	movs	r3, #2
 80025d6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80025da:	2303      	movs	r3, #3
 80025dc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = 2;
 80025e0:	2302      	movs	r3, #2
 80025e2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80025e6:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7ff f9c4 	bl	8001978 <HAL_RCC_OscConfig>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d004      	beq.n	8002600 <SystemClock_Config+0x94>
  {
    _Error_Handler(__FILE__, __LINE__);
 80025f6:	f44f 719e 	mov.w	r1, #316	; 0x13c
 80025fa:	4825      	ldr	r0, [pc, #148]	; (8002690 <SystemClock_Config+0x124>)
 80025fc:	f000 f972 	bl	80028e4 <_Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002600:	230f      	movs	r3, #15
 8002602:	66bb      	str	r3, [r7, #104]	; 0x68
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002604:	2302      	movs	r3, #2
 8002606:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002608:	2300      	movs	r3, #0
 800260a:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800260c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002610:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002612:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002616:	67bb      	str	r3, [r7, #120]	; 0x78

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002618:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800261c:	2102      	movs	r1, #2
 800261e:	4618      	mov	r0, r3
 8002620:	f7fe fbb4 	bl	8000d8c <HAL_RCC_ClockConfig>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d004      	beq.n	8002634 <SystemClock_Config+0xc8>
  {
    _Error_Handler(__FILE__, __LINE__);
 800262a:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 800262e:	4818      	ldr	r0, [pc, #96]	; (8002690 <SystemClock_Config+0x124>)
 8002630:	f000 f958 	bl	80028e4 <_Error_Handler>
  }

  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8002634:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002638:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48CLKSOURCE_PLLQ;
 800263a:	2300      	movs	r3, #0
 800263c:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800263e:	f107 030c 	add.w	r3, r7, #12
 8002642:	4618      	mov	r0, r3
 8002644:	f7fe fcb8 	bl	8000fb8 <HAL_RCCEx_PeriphCLKConfig>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d004      	beq.n	8002658 <SystemClock_Config+0xec>
  {
    _Error_Handler(__FILE__, __LINE__);
 800264e:	f240 1151 	movw	r1, #337	; 0x151
 8002652:	480f      	ldr	r0, [pc, #60]	; (8002690 <SystemClock_Config+0x124>)
 8002654:	f000 f946 	bl	80028e4 <_Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8002658:	f7fe fc7a 	bl	8000f50 <HAL_RCC_GetHCLKFreq>
 800265c:	4602      	mov	r2, r0
 800265e:	4b0d      	ldr	r3, [pc, #52]	; (8002694 <SystemClock_Config+0x128>)
 8002660:	fba3 2302 	umull	r2, r3, r3, r2
 8002664:	099b      	lsrs	r3, r3, #6
 8002666:	4618      	mov	r0, r3
 8002668:	f7fe f977 	bl	800095a <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800266c:	2004      	movs	r0, #4
 800266e:	f7fe f981 	bl	8000974 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002672:	2200      	movs	r2, #0
 8002674:	2100      	movs	r1, #0
 8002676:	f04f 30ff 	mov.w	r0, #4294967295
 800267a:	f7fe f944 	bl	8000906 <HAL_NVIC_SetPriority>
}
 800267e:	bf00      	nop
 8002680:	37b0      	adds	r7, #176	; 0xb0
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	40023800 	.word	0x40023800
 800268c:	40007000 	.word	0x40007000
 8002690:	08002ba0 	.word	0x08002ba0
 8002694:	10624dd3 	.word	0x10624dd3

08002698 <MX_USART2_UART_Init>:

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0

  huart2.Instance = USART2;
 800269c:	4b12      	ldr	r3, [pc, #72]	; (80026e8 <MX_USART2_UART_Init+0x50>)
 800269e:	4a13      	ldr	r2, [pc, #76]	; (80026ec <MX_USART2_UART_Init+0x54>)
 80026a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80026a2:	4b11      	ldr	r3, [pc, #68]	; (80026e8 <MX_USART2_UART_Init+0x50>)
 80026a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80026a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80026aa:	4b0f      	ldr	r3, [pc, #60]	; (80026e8 <MX_USART2_UART_Init+0x50>)
 80026ac:	2200      	movs	r2, #0
 80026ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80026b0:	4b0d      	ldr	r3, [pc, #52]	; (80026e8 <MX_USART2_UART_Init+0x50>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80026b6:	4b0c      	ldr	r3, [pc, #48]	; (80026e8 <MX_USART2_UART_Init+0x50>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80026bc:	4b0a      	ldr	r3, [pc, #40]	; (80026e8 <MX_USART2_UART_Init+0x50>)
 80026be:	220c      	movs	r2, #12
 80026c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80026c2:	4b09      	ldr	r3, [pc, #36]	; (80026e8 <MX_USART2_UART_Init+0x50>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80026c8:	4b07      	ldr	r3, [pc, #28]	; (80026e8 <MX_USART2_UART_Init+0x50>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80026ce:	4806      	ldr	r0, [pc, #24]	; (80026e8 <MX_USART2_UART_Init+0x50>)
 80026d0:	f7ff fbac 	bl	8001e2c <HAL_UART_Init>
 80026d4:	4603      	mov	r3, r0
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d004      	beq.n	80026e4 <MX_USART2_UART_Init+0x4c>
  {
    _Error_Handler(__FILE__, __LINE__);
 80026da:	f44f 71b7 	mov.w	r1, #366	; 0x16e
 80026de:	4804      	ldr	r0, [pc, #16]	; (80026f0 <MX_USART2_UART_Init+0x58>)
 80026e0:	f000 f900 	bl	80028e4 <_Error_Handler>
  }

}
 80026e4:	bf00      	nop
 80026e6:	bd80      	pop	{r7, pc}
 80026e8:	20000030 	.word	0x20000030
 80026ec:	40004400 	.word	0x40004400
 80026f0:	08002ba0 	.word	0x08002ba0

080026f4 <MX_USB_OTG_FS_USB_Init>:

/* USB_OTG_FS init function */
static void MX_USB_OTG_FS_USB_Init(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0

}
 80026f8:	bf00      	nop
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr
	...

08002704 <MX_GPIO_Init>:
     PA10   ------> USB_OTG_FS_ID
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
static void MX_GPIO_Init(void)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b08a      	sub	sp, #40	; 0x28
 8002708:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800270a:	2300      	movs	r3, #0
 800270c:	613b      	str	r3, [r7, #16]
 800270e:	4a6e      	ldr	r2, [pc, #440]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 8002710:	4b6d      	ldr	r3, [pc, #436]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 8002712:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002714:	f043 0304 	orr.w	r3, r3, #4
 8002718:	6313      	str	r3, [r2, #48]	; 0x30
 800271a:	4b6b      	ldr	r3, [pc, #428]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 800271c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800271e:	f003 0304 	and.w	r3, r3, #4
 8002722:	613b      	str	r3, [r7, #16]
 8002724:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002726:	2300      	movs	r3, #0
 8002728:	60fb      	str	r3, [r7, #12]
 800272a:	4a67      	ldr	r2, [pc, #412]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 800272c:	4b66      	ldr	r3, [pc, #408]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 800272e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002730:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002734:	6313      	str	r3, [r2, #48]	; 0x30
 8002736:	4b64      	ldr	r3, [pc, #400]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800273e:	60fb      	str	r3, [r7, #12]
 8002740:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002742:	2300      	movs	r3, #0
 8002744:	60bb      	str	r3, [r7, #8]
 8002746:	4a60      	ldr	r2, [pc, #384]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 8002748:	4b5f      	ldr	r3, [pc, #380]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 800274a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274c:	f043 0301 	orr.w	r3, r3, #1
 8002750:	6313      	str	r3, [r2, #48]	; 0x30
 8002752:	4b5d      	ldr	r3, [pc, #372]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 8002754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002756:	f003 0301 	and.w	r3, r3, #1
 800275a:	60bb      	str	r3, [r7, #8]
 800275c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800275e:	2300      	movs	r3, #0
 8002760:	607b      	str	r3, [r7, #4]
 8002762:	4a59      	ldr	r2, [pc, #356]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 8002764:	4b58      	ldr	r3, [pc, #352]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 8002766:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002768:	f043 0302 	orr.w	r3, r3, #2
 800276c:	6313      	str	r3, [r2, #48]	; 0x30
 800276e:	4b56      	ldr	r3, [pc, #344]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 8002770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002772:	f003 0302 	and.w	r3, r3, #2
 8002776:	607b      	str	r3, [r7, #4]
 8002778:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800277a:	2300      	movs	r3, #0
 800277c:	603b      	str	r3, [r7, #0]
 800277e:	4a52      	ldr	r2, [pc, #328]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 8002780:	4b51      	ldr	r3, [pc, #324]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 8002782:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002784:	f043 0308 	orr.w	r3, r3, #8
 8002788:	6313      	str	r3, [r2, #48]	; 0x30
 800278a:	4b4f      	ldr	r3, [pc, #316]	; (80028c8 <MX_GPIO_Init+0x1c4>)
 800278c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800278e:	f003 0308 	and.w	r3, r3, #8
 8002792:	603b      	str	r3, [r7, #0]
 8002794:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002796:	2200      	movs	r2, #0
 8002798:	2120      	movs	r1, #32
 800279a:	484c      	ldr	r0, [pc, #304]	; (80028cc <MX_GPIO_Init+0x1c8>)
 800279c:	f7fe faa6 	bl	8000cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80027a0:	2200      	movs	r2, #0
 80027a2:	2140      	movs	r1, #64	; 0x40
 80027a4:	484a      	ldr	r0, [pc, #296]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 80027a6:	f7fe faa1 	bl	8000cec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80027aa:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027ae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80027b0:	4b48      	ldr	r3, [pc, #288]	; (80028d4 <MX_GPIO_Init+0x1d0>)
 80027b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027b4:	2300      	movs	r3, #0
 80027b6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80027b8:	f107 0314 	add.w	r3, r7, #20
 80027bc:	4619      	mov	r1, r3
 80027be:	4844      	ldr	r0, [pc, #272]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 80027c0:	f7fe f902 	bl	80009c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 
                           PC4 PC5 PC7 PC8 
                           PC9 PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3 
 80027c4:	f641 73bf 	movw	r3, #8127	; 0x1fbf
 80027c8:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_8 
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027ca:	2303      	movs	r3, #3
 80027cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ce:	2300      	movs	r3, #0
 80027d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027d2:	f107 0314 	add.w	r3, r7, #20
 80027d6:	4619      	mov	r1, r3
 80027d8:	483d      	ldr	r0, [pc, #244]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 80027da:	f7fe f8f5 	bl	80009c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA6 
                           PA7 PA9 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_6 
 80027de:	f248 23d3 	movw	r3, #33491	; 0x82d3
 80027e2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80027e4:	2303      	movs	r3, #3
 80027e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027e8:	2300      	movs	r3, #0
 80027ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ec:	f107 0314 	add.w	r3, r7, #20
 80027f0:	4619      	mov	r1, r3
 80027f2:	4836      	ldr	r0, [pc, #216]	; (80028cc <MX_GPIO_Init+0x1c8>)
 80027f4:	f7fe f8e8 	bl	80009c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80027f8:	2320      	movs	r3, #32
 80027fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027fc:	2301      	movs	r3, #1
 80027fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002800:	2300      	movs	r3, #0
 8002802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002804:	2300      	movs	r3, #0
 8002806:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002808:	f107 0314 	add.w	r3, r7, #20
 800280c:	4619      	mov	r1, r3
 800280e:	482f      	ldr	r0, [pc, #188]	; (80028cc <MX_GPIO_Init+0x1c8>)
 8002810:	f7fe f8da 	bl	80009c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10 
                           PB12 PB13 PB14 PB15 
                           PB4 PB5 PB6 PB7 
                           PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10 
 8002814:	f24f 73f7 	movw	r3, #63479	; 0xf7f7
 8002818:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15 
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7 
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800281a:	2303      	movs	r3, #3
 800281c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281e:	2300      	movs	r3, #0
 8002820:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002822:	f107 0314 	add.w	r3, r7, #20
 8002826:	4619      	mov	r1, r3
 8002828:	482b      	ldr	r0, [pc, #172]	; (80028d8 <MX_GPIO_Init+0x1d4>)
 800282a:	f7fe f8cd 	bl	80009c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 800282e:	2340      	movs	r3, #64	; 0x40
 8002830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002832:	2301      	movs	r3, #1
 8002834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002836:	2300      	movs	r3, #0
 8002838:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800283a:	2303      	movs	r3, #3
 800283c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800283e:	f107 0314 	add.w	r3, r7, #20
 8002842:	4619      	mov	r1, r3
 8002844:	4822      	ldr	r0, [pc, #136]	; (80028d0 <MX_GPIO_Init+0x1cc>)
 8002846:	f7fe f8bf 	bl	80009c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : N64_DATA_Pin */
  GPIO_InitStruct.Pin = N64_DATA_Pin;
 800284a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800284e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002850:	4b22      	ldr	r3, [pc, #136]	; (80028dc <MX_GPIO_Init+0x1d8>)
 8002852:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002854:	2300      	movs	r3, #0
 8002856:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(N64_DATA_GPIO_Port, &GPIO_InitStruct);
 8002858:	f107 0314 	add.w	r3, r7, #20
 800285c:	4619      	mov	r1, r3
 800285e:	481b      	ldr	r0, [pc, #108]	; (80028cc <MX_GPIO_Init+0x1c8>)
 8002860:	f7fe f8b2 	bl	80009c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002864:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8002868:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800286a:	2302      	movs	r3, #2
 800286c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800286e:	2300      	movs	r3, #0
 8002870:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002872:	2303      	movs	r3, #3
 8002874:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002876:	230a      	movs	r3, #10
 8002878:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800287a:	f107 0314 	add.w	r3, r7, #20
 800287e:	4619      	mov	r1, r3
 8002880:	4812      	ldr	r0, [pc, #72]	; (80028cc <MX_GPIO_Init+0x1c8>)
 8002882:	f7fe f8a1 	bl	80009c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002886:	2304      	movs	r3, #4
 8002888:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800288a:	2303      	movs	r3, #3
 800288c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288e:	2300      	movs	r3, #0
 8002890:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002892:	f107 0314 	add.w	r3, r7, #20
 8002896:	4619      	mov	r1, r3
 8002898:	4811      	ldr	r0, [pc, #68]	; (80028e0 <MX_GPIO_Init+0x1dc>)
 800289a:	f7fe f895 	bl	80009c8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 800289e:	2200      	movs	r2, #0
 80028a0:	2100      	movs	r1, #0
 80028a2:	2017      	movs	r0, #23
 80028a4:	f7fe f82f 	bl	8000906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 80028a8:	2017      	movs	r0, #23
 80028aa:	f7fe f848 	bl	800093e <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80028ae:	2200      	movs	r2, #0
 80028b0:	2100      	movs	r1, #0
 80028b2:	2028      	movs	r0, #40	; 0x28
 80028b4:	f7fe f827 	bl	8000906 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80028b8:	2028      	movs	r0, #40	; 0x28
 80028ba:	f7fe f840 	bl	800093e <HAL_NVIC_EnableIRQ>

}
 80028be:	bf00      	nop
 80028c0:	3728      	adds	r7, #40	; 0x28
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	40023800 	.word	0x40023800
 80028cc:	40020000 	.word	0x40020000
 80028d0:	40020800 	.word	0x40020800
 80028d4:	10210000 	.word	0x10210000
 80028d8:	40020400 	.word	0x40020400
 80028dc:	10110000 	.word	0x10110000
 80028e0:	40020c00 	.word	0x40020c00

080028e4 <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while(1)
 80028ee:	e7fe      	b.n	80028ee <_Error_Handler+0xa>

080028f0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028f6:	2300      	movs	r3, #0
 80028f8:	607b      	str	r3, [r7, #4]
 80028fa:	4a25      	ldr	r2, [pc, #148]	; (8002990 <HAL_MspInit+0xa0>)
 80028fc:	4b24      	ldr	r3, [pc, #144]	; (8002990 <HAL_MspInit+0xa0>)
 80028fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002900:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002904:	6453      	str	r3, [r2, #68]	; 0x44
 8002906:	4b22      	ldr	r3, [pc, #136]	; (8002990 <HAL_MspInit+0xa0>)
 8002908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800290e:	607b      	str	r3, [r7, #4]
 8002910:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002912:	2300      	movs	r3, #0
 8002914:	603b      	str	r3, [r7, #0]
 8002916:	4a1e      	ldr	r2, [pc, #120]	; (8002990 <HAL_MspInit+0xa0>)
 8002918:	4b1d      	ldr	r3, [pc, #116]	; (8002990 <HAL_MspInit+0xa0>)
 800291a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800291c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002920:	6413      	str	r3, [r2, #64]	; 0x40
 8002922:	4b1b      	ldr	r3, [pc, #108]	; (8002990 <HAL_MspInit+0xa0>)
 8002924:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002926:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800292a:	603b      	str	r3, [r7, #0]
 800292c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800292e:	2007      	movs	r0, #7
 8002930:	f7fd ffde 	bl	80008f0 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8002934:	2200      	movs	r2, #0
 8002936:	2100      	movs	r1, #0
 8002938:	f06f 000b 	mvn.w	r0, #11
 800293c:	f7fd ffe3 	bl	8000906 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8002940:	2200      	movs	r2, #0
 8002942:	2100      	movs	r1, #0
 8002944:	f06f 000a 	mvn.w	r0, #10
 8002948:	f7fd ffdd 	bl	8000906 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800294c:	2200      	movs	r2, #0
 800294e:	2100      	movs	r1, #0
 8002950:	f06f 0009 	mvn.w	r0, #9
 8002954:	f7fd ffd7 	bl	8000906 <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8002958:	2200      	movs	r2, #0
 800295a:	2100      	movs	r1, #0
 800295c:	f06f 0004 	mvn.w	r0, #4
 8002960:	f7fd ffd1 	bl	8000906 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8002964:	2200      	movs	r2, #0
 8002966:	2100      	movs	r1, #0
 8002968:	f06f 0003 	mvn.w	r0, #3
 800296c:	f7fd ffcb 	bl	8000906 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8002970:	2200      	movs	r2, #0
 8002972:	2100      	movs	r1, #0
 8002974:	f06f 0001 	mvn.w	r0, #1
 8002978:	f7fd ffc5 	bl	8000906 <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800297c:	2200      	movs	r2, #0
 800297e:	2100      	movs	r1, #0
 8002980:	f04f 30ff 	mov.w	r0, #4294967295
 8002984:	f7fd ffbf 	bl	8000906 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002988:	bf00      	nop
 800298a:	3708      	adds	r7, #8
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	40023800 	.word	0x40023800

08002994 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b088      	sub	sp, #32
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a12      	ldr	r2, [pc, #72]	; (80029ec <HAL_UART_MspInit+0x58>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d11d      	bne.n	80029e2 <HAL_UART_MspInit+0x4e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80029a6:	2300      	movs	r3, #0
 80029a8:	60bb      	str	r3, [r7, #8]
 80029aa:	4a11      	ldr	r2, [pc, #68]	; (80029f0 <HAL_UART_MspInit+0x5c>)
 80029ac:	4b10      	ldr	r3, [pc, #64]	; (80029f0 <HAL_UART_MspInit+0x5c>)
 80029ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029b4:	6413      	str	r3, [r2, #64]	; 0x40
 80029b6:	4b0e      	ldr	r3, [pc, #56]	; (80029f0 <HAL_UART_MspInit+0x5c>)
 80029b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029be:	60bb      	str	r3, [r7, #8]
 80029c0:	68bb      	ldr	r3, [r7, #8]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80029c2:	230c      	movs	r3, #12
 80029c4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029c6:	2302      	movs	r3, #2
 80029c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029ca:	2301      	movs	r3, #1
 80029cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ce:	2303      	movs	r3, #3
 80029d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80029d2:	2307      	movs	r3, #7
 80029d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029d6:	f107 030c 	add.w	r3, r7, #12
 80029da:	4619      	mov	r1, r3
 80029dc:	4805      	ldr	r0, [pc, #20]	; (80029f4 <HAL_UART_MspInit+0x60>)
 80029de:	f7fd fff3 	bl	80009c8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80029e2:	bf00      	nop
 80029e4:	3720      	adds	r7, #32
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}
 80029ea:	bf00      	nop
 80029ec:	40004400 	.word	0x40004400
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40020000 	.word	0x40020000

080029f8 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80029fc:	f7fd fe6c 	bl	80006d8 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
 8002a00:	f7fd ffd4 	bl	80009ac <HAL_SYSTICK_IRQHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002a04:	bf00      	nop
 8002a06:	bd80      	pop	{r7, pc}

08002a08 <EXTI9_5_IRQHandler>:

/**
* @brief This function handles EXTI line[9:5] interrupts.
*/
void EXTI9_5_IRQHandler(void)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b082      	sub	sp, #8
 8002a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

	// Read 64 command
	unsigned int cmd = readCommand();
 8002a0e:	f7ff fd53 	bl	80024b8 <readCommand>
 8002a12:	6078      	str	r0, [r7, #4]

	my_wait_us_asm(2); // wait a small amount of time before replying
 8002a14:	2002      	movs	r0, #2
 8002a16:	f7fd fbf5 	bl	8000204 <my_wait_us_asm>

	//-------- SEND RESPONSE
	SetN64DataOutputMode();
 8002a1a:	f7ff fc87 	bl	800232c <SetN64DataOutputMode>

	switch(cmd)
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	2b01      	cmp	r3, #1
 8002a22:	d00a      	beq.n	8002a3a <EXTI9_5_IRQHandler+0x32>
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d302      	bcc.n	8002a2e <EXTI9_5_IRQHandler+0x26>
 8002a28:	2bff      	cmp	r3, #255	; 0xff
 8002a2a:	d003      	beq.n	8002a34 <EXTI9_5_IRQHandler+0x2c>
	  case 0x01: // poll for state
		  SendControllerData();
		  break;
	  default:
		  // we do not process the read and write commands (memory pack)
		  break;
 8002a2c:	e008      	b.n	8002a40 <EXTI9_5_IRQHandler+0x38>
		  SendIdentity();
 8002a2e:	f7ff fcec 	bl	800240a <SendIdentity>
		  break;
 8002a32:	e005      	b.n	8002a40 <EXTI9_5_IRQHandler+0x38>
		  SendIdentity();
 8002a34:	f7ff fce9 	bl	800240a <SendIdentity>
		  break;
 8002a38:	e002      	b.n	8002a40 <EXTI9_5_IRQHandler+0x38>
		  SendControllerData();
 8002a3a:	f7ff fcf5 	bl	8002428 <SendControllerData>
		  break;
 8002a3e:	bf00      	nop
	}
	//-------- DONE SENDING RESPOSE

	SetN64DataInputMode();
 8002a40:	f7ff fc5e 	bl	8002300 <SetN64DataInputMode>

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 8002a44:	f44f 7080 	mov.w	r0, #256	; 0x100
 8002a48:	f7fe f97c 	bl	8000d44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002a4c:	bf00      	nop
 8002a4e:	3708      	adds	r7, #8
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}

08002a54 <EXTI15_10_IRQHandler>:

/**
* @brief This function handles EXTI line[15:10] interrupts.
*/
void EXTI15_10_IRQHandler(void)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
	// blue button was pressed
	HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // toggle green LED as test
 8002a58:	2120      	movs	r1, #32
 8002a5a:	4804      	ldr	r0, [pc, #16]	; (8002a6c <EXTI15_10_IRQHandler+0x18>)
 8002a5c:	f7fe f95f 	bl	8000d1e <HAL_GPIO_TogglePin>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002a60:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002a64:	f7fe f96e 	bl	8000d44 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002a68:	bf00      	nop
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	40020000 	.word	0x40020000

08002a70 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a74:	4a16      	ldr	r2, [pc, #88]	; (8002ad0 <SystemInit+0x60>)
 8002a76:	4b16      	ldr	r3, [pc, #88]	; (8002ad0 <SystemInit+0x60>)
 8002a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a7c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a80:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002a84:	4a13      	ldr	r2, [pc, #76]	; (8002ad4 <SystemInit+0x64>)
 8002a86:	4b13      	ldr	r3, [pc, #76]	; (8002ad4 <SystemInit+0x64>)
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	f043 0301 	orr.w	r3, r3, #1
 8002a8e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8002a90:	4b10      	ldr	r3, [pc, #64]	; (8002ad4 <SystemInit+0x64>)
 8002a92:	2200      	movs	r2, #0
 8002a94:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002a96:	4a0f      	ldr	r2, [pc, #60]	; (8002ad4 <SystemInit+0x64>)
 8002a98:	4b0e      	ldr	r3, [pc, #56]	; (8002ad4 <SystemInit+0x64>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002aa0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aa4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8002aa6:	4b0b      	ldr	r3, [pc, #44]	; (8002ad4 <SystemInit+0x64>)
 8002aa8:	4a0b      	ldr	r2, [pc, #44]	; (8002ad8 <SystemInit+0x68>)
 8002aaa:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002aac:	4a09      	ldr	r2, [pc, #36]	; (8002ad4 <SystemInit+0x64>)
 8002aae:	4b09      	ldr	r3, [pc, #36]	; (8002ad4 <SystemInit+0x64>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ab6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002ab8:	4b06      	ldr	r3, [pc, #24]	; (8002ad4 <SystemInit+0x64>)
 8002aba:	2200      	movs	r2, #0
 8002abc:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002abe:	4b04      	ldr	r3, [pc, #16]	; (8002ad0 <SystemInit+0x60>)
 8002ac0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002ac4:	609a      	str	r2, [r3, #8]
#endif
}
 8002ac6:	bf00      	nop
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	e000ed00 	.word	0xe000ed00
 8002ad4:	40023800 	.word	0x40023800
 8002ad8:	24003010 	.word	0x24003010

08002adc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002adc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b14 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8002ae0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8002ae2:	e003      	b.n	8002aec <LoopCopyDataInit>

08002ae4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8002ae4:	4b0c      	ldr	r3, [pc, #48]	; (8002b18 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8002ae6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8002ae8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8002aea:	3104      	adds	r1, #4

08002aec <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8002aec:	480b      	ldr	r0, [pc, #44]	; (8002b1c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8002aee:	4b0c      	ldr	r3, [pc, #48]	; (8002b20 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8002af0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8002af2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8002af4:	d3f6      	bcc.n	8002ae4 <CopyDataInit>
  ldr  r2, =_sbss
 8002af6:	4a0b      	ldr	r2, [pc, #44]	; (8002b24 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8002af8:	e002      	b.n	8002b00 <LoopFillZerobss>

08002afa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8002afa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8002afc:	f842 3b04 	str.w	r3, [r2], #4

08002b00 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8002b00:	4b09      	ldr	r3, [pc, #36]	; (8002b28 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8002b02:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8002b04:	d3f9      	bcc.n	8002afa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002b06:	f7ff ffb3 	bl	8002a70 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b0a:	f000 f811 	bl	8002b30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b0e:	f7ff fd07 	bl	8002520 <main>
  bx  lr    
 8002b12:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002b14:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8002b18:	08002bd8 	.word	0x08002bd8
  ldr  r0, =_sdata
 8002b1c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8002b20:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8002b24:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8002b28:	20000070 	.word	0x20000070

08002b2c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b2c:	e7fe      	b.n	8002b2c <ADC_IRQHandler>
	...

08002b30 <__libc_init_array>:
 8002b30:	b570      	push	{r4, r5, r6, lr}
 8002b32:	4e0d      	ldr	r6, [pc, #52]	; (8002b68 <__libc_init_array+0x38>)
 8002b34:	4c0d      	ldr	r4, [pc, #52]	; (8002b6c <__libc_init_array+0x3c>)
 8002b36:	1ba4      	subs	r4, r4, r6
 8002b38:	10a4      	asrs	r4, r4, #2
 8002b3a:	2500      	movs	r5, #0
 8002b3c:	42a5      	cmp	r5, r4
 8002b3e:	d109      	bne.n	8002b54 <__libc_init_array+0x24>
 8002b40:	4e0b      	ldr	r6, [pc, #44]	; (8002b70 <__libc_init_array+0x40>)
 8002b42:	4c0c      	ldr	r4, [pc, #48]	; (8002b74 <__libc_init_array+0x44>)
 8002b44:	f000 f820 	bl	8002b88 <_init>
 8002b48:	1ba4      	subs	r4, r4, r6
 8002b4a:	10a4      	asrs	r4, r4, #2
 8002b4c:	2500      	movs	r5, #0
 8002b4e:	42a5      	cmp	r5, r4
 8002b50:	d105      	bne.n	8002b5e <__libc_init_array+0x2e>
 8002b52:	bd70      	pop	{r4, r5, r6, pc}
 8002b54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b58:	4798      	blx	r3
 8002b5a:	3501      	adds	r5, #1
 8002b5c:	e7ee      	b.n	8002b3c <__libc_init_array+0xc>
 8002b5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002b62:	4798      	blx	r3
 8002b64:	3501      	adds	r5, #1
 8002b66:	e7f2      	b.n	8002b4e <__libc_init_array+0x1e>
 8002b68:	08002bd0 	.word	0x08002bd0
 8002b6c:	08002bd0 	.word	0x08002bd0
 8002b70:	08002bd0 	.word	0x08002bd0
 8002b74:	08002bd4 	.word	0x08002bd4

08002b78 <memset>:
 8002b78:	4402      	add	r2, r0
 8002b7a:	4603      	mov	r3, r0
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d100      	bne.n	8002b82 <memset+0xa>
 8002b80:	4770      	bx	lr
 8002b82:	f803 1b01 	strb.w	r1, [r3], #1
 8002b86:	e7f9      	b.n	8002b7c <memset+0x4>

08002b88 <_init>:
 8002b88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b8a:	bf00      	nop
 8002b8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b8e:	bc08      	pop	{r3}
 8002b90:	469e      	mov	lr, r3
 8002b92:	4770      	bx	lr

08002b94 <_fini>:
 8002b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b96:	bf00      	nop
 8002b98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b9a:	bc08      	pop	{r3}
 8002b9c:	469e      	mov	lr, r3
 8002b9e:	4770      	bx	lr
