INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/DESKTOP-12/Desktop/WSC/alu8bit/project_1.srcs/sim_1/new/alu8bit_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu8bit_tb
