$date
	Fri May 02 11:30:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module MA_WB_reg_tb $end
$var wire 2 ! OUT_REG_WRITE_SEL [1:0] $end
$var wire 1 " OUT_REG_WRITE_ENABLE $end
$var wire 32 # OUT_PC_PLUS_4 [31:0] $end
$var wire 5 $ OUT_DEST_REG [4:0] $end
$var wire 32 % OUT_DATA_OUT [31:0] $end
$var wire 32 & OUT_ALU_RESULT [31:0] $end
$var reg 32 ' ALU_RESULT [31:0] $end
$var reg 1 ( CLK $end
$var reg 32 ) DATA_OUT [31:0] $end
$var reg 5 * DEST_REG [4:0] $end
$var reg 32 + PC_PLUS_4 [31:0] $end
$var reg 1 , REG_WRITE_ENABLE $end
$var reg 2 - REG_WRITE_SEL [1:0] $end
$var reg 1 . RESET $end
$scope module ma_wb_reg_t $end
$var wire 32 / ALU_RESULT [31:0] $end
$var wire 1 ( CLK $end
$var wire 32 0 DATA_OUT [31:0] $end
$var wire 5 1 DEST_REG [4:0] $end
$var wire 32 2 PC_PLUS_4 [31:0] $end
$var wire 1 , REG_WRITE_ENABLE $end
$var wire 2 3 REG_WRITE_SEL [1:0] $end
$var wire 1 . RESET $end
$var reg 32 4 OUT_ALU_RESULT [31:0] $end
$var reg 32 5 OUT_DATA_OUT [31:0] $end
$var reg 5 6 OUT_DEST_REG [4:0] $end
$var reg 32 7 OUT_PC_PLUS_4 [31:0] $end
$var reg 1 " OUT_REG_WRITE_ENABLE $end
$var reg 2 8 OUT_REG_WRITE_SEL [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
1.
b0 -
0,
b0 +
b0 *
b0 )
1(
b0 '
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#40
0(
#80
1(
0.
#120
0(
#160
1"
b1 !
b1 8
b1000 %
b1000 5
b100 #
b100 7
b1 $
b1 6
b1 &
b1 4
1(
1,
b1 -
b1 3
b1000 )
b1000 0
b100 +
b100 2
b1 *
b1 1
b1 '
b1 /
#200
0(
#240
1(
#280
0(
#320
0"
b0 !
b0 8
b0 %
b0 5
b0 #
b0 7
b0 $
b0 6
b0 &
b0 4
1(
1.
#360
0(
#400
1(
#440
0(
#480
1"
b1 !
b1 8
b1000 %
b1000 5
b100 #
b100 7
b1 $
b1 6
b1 &
b1 4
1(
0.
#520
0(
#560
1(
