Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Oct 26 19:47:44 2022
| Host         : 0BEAR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file multiCycleCPU_control_sets_placed.rpt
| Design       : multiCycleCPU
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    22 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    38 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1224 |          476 |
| No           | No                    | Yes                    |               3 |            2 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              26 |            5 |
| Yes          | No                    | Yes                    |              95 |           27 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------+---------------------------+------------------+------------------+----------------+
|        Clock Signal        |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------+---------------------------+------------------+------------------+----------------+
| ~clk_IBUF_BUFG             |                           | pc/Reset         |                2 |              3 |
|  aluOutDr/out_reg[1]_12[0] |                           |                  |                3 |              8 |
|  aluOutDr/out_reg[1]_6[0]  |                           |                  |                2 |              8 |
|  aluOutDr/out_reg[1]_7[0]  |                           |                  |                3 |              8 |
|  aluOutDr/out_reg[1]_5[0]  |                           |                  |                5 |              8 |
|  aluOutDr/out_reg[1]_9[0]  |                           |                  |                3 |              8 |
|  aluOutDr/out_reg[1]_8[0]  |                           |                  |                2 |              8 |
|  aluOutDr/out_reg[1]_10[0] |                           |                  |                4 |              8 |
|  aluOutDr/out_reg[0]_4[0]  |                           |                  |                4 |              8 |
|  aluOutDr/out_reg[0]_5[0]  |                           |                  |                3 |              8 |
|  aluOutDr/out_reg[0]_2[0]  |                           |                  |                4 |              8 |
|  aluOutDr/out_reg[0]_3[0]  |                           |                  |                3 |              8 |
|  aluOutDr/E[0]             |                           |                  |                4 |              8 |
|  aluOutDr/out_reg[0]_1[0]  |                           |                  |                3 |              8 |
|  aluOutDr/out_reg[0]_0[0]  |                           |                  |                3 |              8 |
|  aluOutDr/out_reg[3]_2[0]  |                           |                  |                2 |              8 |
|  aluOutDr/out_reg[3]_1[0]  |                           |                  |                3 |              8 |
|  aluOutDr/out_reg[3]_0[0]  |                           |                  |                3 |              8 |
|  aluOutDr/out_reg[1]_0[0]  |                           |                  |                3 |              8 |
|  aluOutDr/out_reg[1]_1[0]  |                           |                  |                2 |              8 |
|  aluOutDr/out_reg[1]_2[0]  |                           |                  |                2 |              8 |
|  aluOutDr/out_reg[1]_11[0] |                           |                  |                4 |              8 |
|  aluOutDr/out_reg[1]_4[0]  |                           |                  |                3 |              8 |
|  cu/CSt/ALUOp0             |                           |                  |                5 |             10 |
|  cu/CSt/E[0]               |                           |                  |                7 |             24 |
|  aluOutDr/out_reg[0]_9[0]  |                           |                  |                8 |             24 |
|  aluOutDr/out_reg[0]_16[0] |                           |                  |                9 |             24 |
|  aluOutDr/out_reg[0]_8[0]  |                           |                  |                8 |             24 |
|  aluOutDr/out_reg[0]_6[0]  |                           |                  |               10 |             24 |
|  aluOutDr/out_reg[0]_21[0] |                           |                  |               10 |             24 |
|  aluOutDr/out_reg[1]_3[0]  |                           |                  |                9 |             24 |
|  aluOutDr/out_reg[0]_17[0] |                           |                  |                8 |             24 |
|  aluOutDr/out_reg[2]_24[0] |                           |                  |                8 |             24 |
|  aluOutDr/out_reg[2]_25[0] |                           |                  |                7 |             24 |
|  aluOutDr/out_reg[2]_22[0] |                           |                  |                7 |             24 |
|  aluOutDr/out_reg[2]_23[0] |                           |                  |                7 |             24 |
|  aluOutDr/out_reg[0]_12[0] |                           |                  |                8 |             24 |
|  aluOutDr/out_reg[0]_10[0] |                           |                  |               12 |             24 |
|  aluOutDr/out_reg[0]_11[0] |                           |                  |                9 |             24 |
|  aluOutDr/out_reg[0]_14[0] |                           |                  |               14 |             24 |
|  aluOutDr/out_reg[0]_15[0] |                           |                  |                9 |             24 |
|  aluOutDr/out_reg[0]_13[0] |                           |                  |                7 |             24 |
|  aluOutDr/out_reg[0]_19[0] |                           |                  |                8 |             24 |
|  aluOutDr/out_reg[0]_20[0] |                           |                  |                8 |             24 |
|  aluOutDr/out_reg[0]_18[0] |                           |                  |                8 |             24 |
|  aluOutDr/out_reg[0]_7[0]  |                           |                  |               10 |             24 |
|  clk_IBUF_BUFG             | cu/CSt/new_state_reg[2]_0 |                  |                5 |             26 |
|  clk_IBUF_BUFG             | cu/CSt/new_state_reg[0]_0 | pc/Reset         |                9 |             32 |
|  n_0_496_BUFG              |                           |                  |               13 |             32 |
|  n_8_107_BUFG              |                           |                  |               12 |             32 |
|  n_7_109_BUFG              |                           |                  |               15 |             32 |
|  n_9_103_BUFG              |                           |                  |               15 |             32 |
|  n_6_112_BUFG              |                           |                  |               15 |             32 |
|  n_1_150_BUFG              |                           |                  |               10 |             32 |
|  n_4_141_BUFG              |                           |                  |               15 |             32 |
|  n_3_147_BUFG              |                           |                  |               12 |             32 |
|  mRD_BUFG                  |                           |                  |               12 |             32 |
|  n_2_170_BUFG              |                           |                  |               16 |             32 |
|  n_5_145_BUFG              |                           |                  |               13 |             32 |
|  clk_IBUF_BUFG             | cu/CSt/PCWre              | pc/Reset         |               18 |             63 |
| ~clk_IBUF_BUFG             | ir/p_0_in__0              |                  |               12 |             96 |
|  clk_IBUF_BUFG             |                           |                  |               64 |            158 |
+----------------------------+---------------------------+------------------+------------------+----------------+


