Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Nov  3 23:14:24 2018
| Host         : DESKTOP-8KGDMUN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Voice_Scope_TOP_timing_summary_routed.rpt -pb Voice_Scope_TOP_timing_summary_routed.pb -rpx Voice_Scope_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Voice_Scope_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 14721 register/latch pins with no clock driven by root clock pin: clock_divider_1/name1/clk_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: clock_divider_11/name1/clk_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: clock_divider_2/name1/clk_reg/Q (HIGH)

 There are 369 register/latch pins with no clock driven by root clock pin: clock_divider_4/name1/clk_reg/Q (HIGH)

 There are 369 register/latch pins with no clock driven by root clock pin: clock_divider_5/name1/clk_reg/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: clock_divider_6/name1/clk_reg/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: clock_divider_8/name1/clk_reg/Q (HIGH)

 There are 754 register/latch pins with no clock driven by root clock pin: clock_divider_9/name1/clk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_7/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__17/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[10]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[11]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[1]_rep__24/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[2]_rep__22_replica_4/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[4]_rep__10/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[4]_rep__2/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__2/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[6]_rep/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[6]_rep__2/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[7]_rep__1/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: display/VGA_CONTROL/h_cntr_reg_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: display/my_clk_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: draw_grid1/name1/name1/clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: draw_grid_select/my_clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw_wave/name1/name1/clk_reg/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: draw_wave_A/name1/name1/clk_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: voice_capture/sclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 49069 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -9.736     -246.707                     82                 2037        0.122        0.000                      0                 2037        3.000        0.000                       0                   701  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk_pin           {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 4.630}        9.259           108.000         
  clkfbout_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 0.156        0.000                      0                 1636        0.122        0.000                      0                 1636        3.000        0.000                       0                   507  
  clk_out1_clk_wiz_0       -9.736     -151.177                     58                  377        0.345        0.000                      0                  377        4.130        0.000                       0                   191  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin              -4.994      -95.529                     24                   24        0.188        0.000                      0                   24  
sys_clk_pin         clk_out1_clk_wiz_0       -3.546      -37.576                     12                   12        0.424        0.000                      0                   12  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (required time - arrival time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_5_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.178ns  (logic 0.558ns (6.080%)  route 8.620ns (93.920%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.656     5.177    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     5.611 f  draw_pic/address_reg/P[16]
                         net (fo=29, routed)          3.142     8.752    draw_pic/vram/P[16]
    SLICE_X39Y14         LUT2 (Prop_lut2_I1_O)        0.124     8.876 r  draw_pic/vram/memory_array_reg_4_0_i_1/O
                         net (fo=7, routed)           5.479    14.355    draw_pic/vram/memory_array_reg_4_0_i_1_n_0
    RAMB36_X1Y14         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_5_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.468    14.809    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X1Y14         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_5_5/CLKARDCLK
                         clock pessimism              0.180    14.989    
                         clock uncertainty           -0.035    14.954    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.511    draw_pic/vram/memory_array_reg_5_5
  -------------------------------------------------------------------
                         required time                         14.511    
                         arrival time                         -14.355    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.242ns  (required time - arrival time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_3_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.129ns  (logic 0.558ns (6.113%)  route 8.571ns (93.887%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.656     5.177    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.611 f  draw_pic/address_reg/P[17]
                         net (fo=29, routed)          5.211    10.822    draw_pic/vram/P[17]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    10.946 r  draw_pic/vram/memory_array_reg_2_0_i_1/O
                         net (fo=7, routed)           3.359    14.305    draw_pic/vram/memory_array_reg_2_0_i_1_n_0
    RAMB36_X2Y9          RAMB36E1                                     r  draw_pic/vram/memory_array_reg_3_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.497    14.838    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X2Y9          RAMB36E1                                     r  draw_pic/vram/memory_array_reg_3_4/CLKARDCLK
                         clock pessimism              0.188    15.026    
                         clock uncertainty           -0.035    14.990    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.547    draw_pic/vram/memory_array_reg_3_4
  -------------------------------------------------------------------
                         required time                         14.547    
                         arrival time                         -14.305    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_3_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.639ns  (logic 0.558ns (6.459%)  route 8.081ns (93.541%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.656     5.177    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.611 f  draw_pic/address_reg/P[17]
                         net (fo=29, routed)          5.211    10.822    draw_pic/vram/P[17]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    10.946 r  draw_pic/vram/memory_array_reg_2_0_i_1/O
                         net (fo=7, routed)           2.870    13.816    draw_pic/vram/memory_array_reg_2_0_i_1_n_0
    RAMB36_X2Y11         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_3_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.484    14.825    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X2Y11         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_3_2/CLKARDCLK
                         clock pessimism              0.180    15.005    
                         clock uncertainty           -0.035    14.970    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.527    draw_pic/vram/memory_array_reg_3_2
  -------------------------------------------------------------------
                         required time                         14.527    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.881ns  (required time - arrival time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_6_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 0.558ns (6.599%)  route 7.898ns (93.401%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 14.812 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.656     5.177    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.611 r  draw_pic/address_reg/P[17]
                         net (fo=29, routed)          6.048    11.658    draw_pic/vram/P[17]
    SLICE_X47Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.782 r  draw_pic/vram/memory_array_reg_6_3_ENARDEN_cooolgate_en_gate_47_LOPT_REMAP/O
                         net (fo=1, routed)           1.850    13.632    draw_pic/vram/memory_array_reg_6_3_ENARDEN_cooolgate_en_sig_26
    RAMB36_X1Y15         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_6_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.471    14.812    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X1Y15         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_6_3/CLKARDCLK
                         clock pessimism              0.180    14.992    
                         clock uncertainty           -0.035    14.957    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.514    draw_pic/vram/memory_array_reg_6_3
  -------------------------------------------------------------------
                         required time                         14.514    
                         arrival time                         -13.632    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             0.997ns  (required time - arrival time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_6_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.339ns  (logic 0.558ns (6.692%)  route 7.781ns (93.308%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.656     5.177    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.611 r  draw_pic/address_reg/P[17]
                         net (fo=29, routed)          6.049    11.659    draw_pic/vram/P[17]
    SLICE_X47Y36         LUT4 (Prop_lut4_I0_O)        0.124    11.783 r  draw_pic/vram/memory_array_reg_6_1_ENARDEN_cooolgate_en_gate_43_LOPT_REMAP/O
                         net (fo=1, routed)           1.732    13.515    draw_pic/vram/memory_array_reg_6_1_ENARDEN_cooolgate_en_sig_24
    RAMB36_X2Y14         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_6_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.470    14.811    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_6_1/CLKARDCLK
                         clock pessimism              0.180    14.991    
                         clock uncertainty           -0.035    14.956    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.513    draw_pic/vram/memory_array_reg_6_1
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  0.997    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_7_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.166ns  (logic 0.434ns (5.314%)  route 7.732ns (94.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.814ns = ( 14.814 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.656     5.177    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.611 r  draw_pic/address_reg/P[15]
                         net (fo=72, routed)          7.732    13.343    draw_pic/vram/P[15]
    RAMB36_X2Y15         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_7_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.473    14.814    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X2Y15         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_7_1/CLKARDCLK
                         clock pessimism              0.180    14.994    
                         clock uncertainty           -0.035    14.959    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.444    draw_pic/vram/memory_array_reg_7_1
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                         -13.343    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.109ns  (required time - arrival time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_3_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.235ns  (logic 0.558ns (6.776%)  route 7.677ns (93.224%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.819ns = ( 14.819 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.656     5.177    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.611 f  draw_pic/address_reg/P[17]
                         net (fo=29, routed)          5.211    10.822    draw_pic/vram/P[17]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    10.946 r  draw_pic/vram/memory_array_reg_2_0_i_1/O
                         net (fo=7, routed)           2.465    13.411    draw_pic/vram/memory_array_reg_2_0_i_1_n_0
    RAMB36_X1Y12         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_3_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.478    14.819    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X1Y12         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_3_5/CLKARDCLK
                         clock pessimism              0.180    14.999    
                         clock uncertainty           -0.035    14.964    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.521    draw_pic/vram/memory_array_reg_3_5
  -------------------------------------------------------------------
                         required time                         14.521    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  1.109    

Slack (MET) :             1.117ns  (required time - arrival time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_3_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.319ns  (logic 0.558ns (6.708%)  route 7.761ns (93.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.656     5.177    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      0.434     5.611 f  draw_pic/address_reg/P[17]
                         net (fo=29, routed)          5.211    10.822    draw_pic/vram/P[17]
    SLICE_X57Y31         LUT2 (Prop_lut2_I1_O)        0.124    10.946 r  draw_pic/vram/memory_array_reg_2_0_i_1/O
                         net (fo=7, routed)           2.550    13.496    draw_pic/vram/memory_array_reg_2_0_i_1_n_0
    RAMB36_X0Y7          RAMB36E1                                     r  draw_pic/vram/memory_array_reg_3_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.490    14.831    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  draw_pic/vram/memory_array_reg_3_3/CLKARDCLK
                         clock pessimism              0.260    15.091    
                         clock uncertainty           -0.035    15.055    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.612    draw_pic/vram/memory_array_reg_3_3
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                         -13.496    
  -------------------------------------------------------------------
                         slack                                  1.117    

Slack (MET) :             1.318ns  (required time - arrival time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_5_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.018ns  (logic 0.558ns (6.960%)  route 7.460ns (93.040%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.656     5.177    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      0.434     5.611 f  draw_pic/address_reg/P[16]
                         net (fo=29, routed)          3.142     8.752    draw_pic/vram/P[16]
    SLICE_X39Y14         LUT2 (Prop_lut2_I1_O)        0.124     8.876 r  draw_pic/vram/memory_array_reg_4_0_i_1/O
                         net (fo=7, routed)           4.318    13.195    draw_pic/vram/memory_array_reg_4_0_i_1_n_0
    RAMB36_X0Y15         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_5_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.470    14.811    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X0Y15         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_5_3/CLKARDCLK
                         clock pessimism              0.180    14.991    
                         clock uncertainty           -0.035    14.956    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.513    draw_pic/vram/memory_array_reg_5_3
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                         -13.195    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.402ns  (required time - arrival time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_6_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.862ns  (logic 0.434ns (5.520%)  route 7.428ns (94.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 14.811 - 10.000 ) 
    Source Clock Delay      (SCD):    5.177ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.656     5.177    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      0.434     5.611 r  draw_pic/address_reg/P[15]
                         net (fo=72, routed)          7.428    13.038    draw_pic/vram/P[15]
    RAMB36_X2Y14         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_6_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.470    14.811    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X2Y14         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_6_1/CLKARDCLK
                         clock pessimism              0.180    14.991    
                         clock uncertainty           -0.035    14.956    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.441    draw_pic/vram/memory_array_reg_6_1
  -------------------------------------------------------------------
                         required time                         14.441    
                         arrival time                         -13.038    
  -------------------------------------------------------------------
                         slack                                  1.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 draw_pic/colour_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/VGA_Green_waveform_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.553     1.436    draw_pic/CLK_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  draw_pic/colour_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  draw_pic/colour_reg[4]/Q
                         net (fo=1, routed)           0.056     1.633    draw_pic/colour_reg_n_0_[4]
    SLICE_X35Y20         FDRE                                         r  draw_pic/VGA_Green_waveform_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.820     1.947    draw_pic/CLK_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  draw_pic/VGA_Green_waveform_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.075     1.511    draw_pic/VGA_Green_waveform_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 draw_pic/colour_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/VGA_Blue_waveform_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    draw_pic/CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  draw_pic/colour_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  draw_pic/colour_reg[0]/Q
                         net (fo=1, routed)           0.056     1.658    draw_pic/colour_reg_n_0_[0]
    SLICE_X30Y19         FDRE                                         r  draw_pic/VGA_Blue_waveform_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.822     1.949    draw_pic/CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  draw_pic/VGA_Blue_waveform_reg[0]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.060     1.498    draw_pic/VGA_Blue_waveform_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.658    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 draw_pic/colour_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/VGA_Red_waveform_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.783%)  route 0.160ns (53.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.554     1.437    draw_pic/CLK_IBUF_BUFG
    SLICE_X35Y19         FDRE                                         r  draw_pic/colour_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  draw_pic/colour_reg[10]/Q
                         net (fo=1, routed)           0.160     1.739    draw_pic/p_0_in[2]
    SLICE_X30Y19         FDRE                                         r  draw_pic/VGA_Red_waveform_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.822     1.949    draw_pic/CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  draw_pic/VGA_Red_waveform_reg[2]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X30Y19         FDRE (Hold_fdre_C_D)         0.053     1.524    draw_pic/VGA_Red_waveform_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 draw_pic/colour_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/VGA_Blue_waveform_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.164ns (48.273%)  route 0.176ns (51.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    draw_pic/CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  draw_pic/colour_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  draw_pic/colour_reg[2]/Q
                         net (fo=1, routed)           0.176     1.778    draw_pic/colour_reg_n_0_[2]
    SLICE_X29Y19         FDRE                                         r  draw_pic/VGA_Blue_waveform_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.823     1.950    draw_pic/CLK_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  draw_pic/VGA_Blue_waveform_reg[2]/C
                         clock pessimism             -0.478     1.472    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.070     1.542    draw_pic/VGA_Blue_waveform_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 draw_pic/colour_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/VGA_Red_waveform_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.552     1.435    draw_pic/CLK_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  draw_pic/colour_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  draw_pic/colour_reg[8]/Q
                         net (fo=1, routed)           0.176     1.753    draw_pic/p_0_in[0]
    SLICE_X35Y21         FDRE                                         r  draw_pic/VGA_Red_waveform_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.819     1.946    draw_pic/CLK_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  draw_pic/VGA_Red_waveform_reg[0]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.075     1.510    draw_pic/VGA_Red_waveform_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_4_4/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.126ns (19.385%)  route 0.524ns (80.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.653     1.537    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.126     1.663 r  draw_pic/address_reg/P[13]
                         net (fo=48, routed)          0.524     2.187    draw_pic/vram/P[13]
    RAMB36_X0Y10         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_4_4/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.876     2.004    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_4_4/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.943    draw_pic/vram/memory_array_reg_4_4
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_4_4/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.653ns  (logic 0.126ns (19.283%)  route 0.527ns (80.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.653     1.537    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.126     1.663 r  draw_pic/address_reg/P[12]
                         net (fo=48, routed)          0.527     2.190    draw_pic/vram/P[12]
    RAMB36_X0Y10         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_4_4/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.876     2.004    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X0Y10         RAMB36E1                                     r  draw_pic/vram/memory_array_reg_4_4/CLKARDCLK
                         clock pessimism             -0.244     1.760    
    RAMB36_X0Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.943    draw_pic/vram/memory_array_reg_4_4
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 voice_capture/count2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            voice_capture/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.186ns (48.393%)  route 0.198ns (51.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.596     1.479    voice_capture/CLK_IBUF_BUFG
    SLICE_X3Y2           FDRE                                         r  voice_capture/count2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y2           FDRE (Prop_fdre_C_Q)         0.141     1.620 r  voice_capture/count2_reg[5]/Q
                         net (fo=10, routed)          0.198     1.818    voice_capture/count2_reg[5]
    SLICE_X2Y3           LUT6 (Prop_lut6_I0_O)        0.045     1.863 r  voice_capture/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.863    voice_capture/sclk_i_1_n_0
    SLICE_X2Y3           FDRE                                         r  voice_capture/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.866     1.993    voice_capture/CLK_IBUF_BUFG
    SLICE_X2Y3           FDRE                                         r  voice_capture/sclk_reg/C
                         clock pessimism             -0.499     1.494    
    SLICE_X2Y3           FDRE (Hold_fdre_C_D)         0.120     1.614    voice_capture/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_3_3/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.126ns (29.816%)  route 0.297ns (70.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.653     1.537    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[10])
                                                      0.126     1.663 r  draw_pic/address_reg/P[10]
                         net (fo=48, routed)          0.297     1.959    draw_pic/vram/P[10]
    RAMB36_X0Y7          RAMB36E1                                     r  draw_pic/vram/memory_array_reg_3_3/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.876     2.004    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  draw_pic/vram/memory_array_reg_3_3/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.709    draw_pic/vram/memory_array_reg_3_3
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 draw_pic/address_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            draw_pic/vram/memory_array_reg_3_3/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.126ns (29.816%)  route 0.297ns (70.184%))
  Logic Levels:           0  
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.653     1.537    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y15          DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.126     1.663 r  draw_pic/address_reg/P[4]
                         net (fo=48, routed)          0.297     1.959    draw_pic/vram/P[4]
    RAMB36_X0Y7          RAMB36E1                                     r  draw_pic/vram/memory_array_reg_3_3/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.876     2.004    draw_pic/vram/CLK_IBUF_BUFG
    RAMB36_X0Y7          RAMB36E1                                     r  draw_pic/vram/memory_array_reg_3_3/CLKARDCLK
                         clock pessimism             -0.478     1.526    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.709    draw_pic/vram/memory_array_reg_3_3
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y1      draw_pic/vram/memory_array_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y16     draw_pic/vram/memory_array_reg_7_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3      draw_pic/vram/memory_array_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y3      draw_pic/vram/memory_array_reg_7_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y0      draw_pic/vram/memory_array_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y13     draw_pic/vram/memory_array_reg_7_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y4      draw_pic/vram/memory_array_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3      draw_pic/vram/memory_array_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6      draw_pic/vram/memory_array_reg_1_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2      draw_pic/vram/memory_array_reg_1_2/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y11     clock_divider_11/name1/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y11     clock_divider_11/name1/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y11     clock_divider_11/name1/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y11     clock_divider_11/name1/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y12     clock_divider_11/name1/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y12     clock_divider_11/name1/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y12     clock_divider_11/name1/counter_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y12     clock_divider_11/name1/counter_reg[27]/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  display/VGA_CLK_108M/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y43     clock_divider_1/name1/counter_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y43     clock_divider_1/name1/counter_reg[25]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y43     clock_divider_1/name1/counter_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y43     clock_divider_1/name1/counter_reg[27]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y44     clock_divider_1/name1/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y44     clock_divider_1/name1/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y44     clock_divider_1/name1/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X64Y44     clock_divider_1/name1/counter_reg[31]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           58  Failing Endpoints,  Worst Slack       -9.736ns,  Total Violation     -151.177ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -9.736ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.959ns  (logic 11.505ns (60.683%)  route 7.454ns (39.317%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=4 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567     5.088    display/VGA_CONTROL/clk_out1
    SLICE_X12Y39         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  display/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=112, routed)         0.626     6.233    display/VGA_CONTROL/address_reg[2]
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.357 r  display/VGA_CONTROL/VGA_Red_waveform03_i_14/O
                         net (fo=1, routed)           0.000     6.357    display/VGA_CONTROL/VGA_Red_waveform03_i_14_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.889 r  display/VGA_CONTROL/VGA_Red_waveform03_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    display/VGA_CONTROL/VGA_Red_waveform03_i_3_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.223 f  display/VGA_CONTROL/VGA_Red_waveform03_i_8/O[1]
                         net (fo=2, routed)           0.634     7.856    draw_wave_E/VGA_Red_waveform05__0[1]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.303     8.159 r  draw_wave_E/VGA_Red_waveform03_i_10/O
                         net (fo=1, routed)           0.000     8.159    draw_wave_E/VGA_Red_waveform03_i_10_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.692 r  draw_wave_E/VGA_Red_waveform03_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.692    draw_wave_E/VGA_Red_waveform03_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  draw_wave_E/VGA_Red_waveform03_i_1/O[1]
                         net (fo=4, routed)           0.624     9.639    draw_wave_E/VGA_Red_waveform03_i_1_n_6
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    13.857 r  draw_wave_E/VGA_Red_waveform03__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.859    draw_wave_E/VGA_Red_waveform03__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.377 r  draw_wave_E/VGA_Red_waveform03__1/P[0]
                         net (fo=2, routed)           0.842    16.219    draw_wave_E/VGA_Red_waveform03__1_n_105
    SLICE_X12Y45         LUT2 (Prop_lut2_I0_O)        0.124    16.343 r  draw_wave_E/VGA_RED[3]_i_742/O
                         net (fo=1, routed)           0.000    16.343    draw_wave_E/VGA_RED[3]_i_742_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.876 r  draw_wave_E/VGA_RED_reg[3]_i_514/CO[3]
                         net (fo=1, routed)           0.000    16.876    draw_wave_E/VGA_RED_reg[3]_i_514_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.095 r  draw_wave_E/VGA_RED_reg[0]_i_41/O[0]
                         net (fo=1, routed)           0.713    17.808    display/VGA_Red_waveform03__1_1[0]
    SLICE_X11Y48         LUT2 (Prop_lut2_I1_O)        0.295    18.103 r  display/VGA_RED[0]_i_33/O
                         net (fo=1, routed)           0.000    18.103    draw_wave_E/VGA_Red_waveform03__4_2[0]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.635 r  draw_wave_E/VGA_RED_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.635    draw_wave_E/VGA_RED_reg[0]_i_23_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.749 r  draw_wave_E/VGA_RED_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.001    18.749    draw_wave_E/VGA_RED_reg[2]_i_23_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.988 f  draw_wave_E/VGA_GREEN_reg[2]_i_80/O[2]
                         net (fo=1, routed)           0.819    19.807    draw_wave_E/VGA_GREEN_reg[2]_i_80_n_5
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.302    20.109 r  draw_wave_E/VGA_GREEN[2]_i_40/O
                         net (fo=10, routed)          0.505    20.614    draw_wave_E/VGA_GREEN[2]_i_40_n_0
    SLICE_X10Y45         LUT6 (Prop_lut6_I2_O)        0.124    20.738 r  draw_wave_E/VGA_BLUE[2]_i_18/O
                         net (fo=4, routed)           0.547    21.286    draw_wave_E/VGA_BLUE[2]_i_18_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.410 r  draw_wave_E/VGA_BLUE[2]_i_12/O
                         net (fo=3, routed)           0.477    21.886    draw_wave_E/VGA_BLUE[2]_i_12_n_0
    SLICE_X8Y38          LUT2 (Prop_lut2_I1_O)        0.124    22.010 r  draw_wave_E/VGA_RED[2]_i_14/O
                         net (fo=1, routed)           0.796    22.806    draw_wave_E/VGA_RED[2]_i_14_n_0
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124    22.930 r  draw_wave_E/VGA_RED[2]_i_10/O
                         net (fo=1, routed)           0.433    23.363    display/VGA_CONTROL/R_wave_B[2]
    SLICE_X9Y37          LUT6 (Prop_lut6_I1_O)        0.124    23.487 r  display/VGA_CONTROL/VGA_RED[2]_i_4/O
                         net (fo=1, routed)           0.436    23.924    display/VGA_CONTROL/VGA_RED[2]_i_4_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I3_O)        0.124    24.048 r  display/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000    24.048    display/VGA_RED0[2]
    SLICE_X10Y36         FDRE                                         r  display/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.600 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.446    14.047    display/CLK_VGA
    SLICE_X10Y36         FDRE                                         r  display/VGA_RED_reg[2]/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.077    14.311    display/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -24.048    
  -------------------------------------------------------------------
                         slack                                 -9.736    

Slack (VIOLATED) :        -9.700ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.936ns  (logic 11.505ns (60.756%)  route 7.431ns (39.244%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=4 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567     5.088    display/VGA_CONTROL/clk_out1
    SLICE_X12Y39         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  display/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=112, routed)         0.626     6.233    display/VGA_CONTROL/address_reg[2]
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.357 r  display/VGA_CONTROL/VGA_Red_waveform03_i_14/O
                         net (fo=1, routed)           0.000     6.357    display/VGA_CONTROL/VGA_Red_waveform03_i_14_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.889 r  display/VGA_CONTROL/VGA_Red_waveform03_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    display/VGA_CONTROL/VGA_Red_waveform03_i_3_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.223 f  display/VGA_CONTROL/VGA_Red_waveform03_i_8/O[1]
                         net (fo=2, routed)           0.634     7.856    draw_wave_E/VGA_Red_waveform05__0[1]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.303     8.159 r  draw_wave_E/VGA_Red_waveform03_i_10/O
                         net (fo=1, routed)           0.000     8.159    draw_wave_E/VGA_Red_waveform03_i_10_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.692 r  draw_wave_E/VGA_Red_waveform03_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.692    draw_wave_E/VGA_Red_waveform03_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  draw_wave_E/VGA_Red_waveform03_i_1/O[1]
                         net (fo=4, routed)           0.624     9.639    draw_wave_E/VGA_Red_waveform03_i_1_n_6
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    13.857 r  draw_wave_E/VGA_Red_waveform03__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.859    draw_wave_E/VGA_Red_waveform03__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.377 r  draw_wave_E/VGA_Red_waveform03__1/P[0]
                         net (fo=2, routed)           0.842    16.219    draw_wave_E/VGA_Red_waveform03__1_n_105
    SLICE_X12Y45         LUT2 (Prop_lut2_I0_O)        0.124    16.343 r  draw_wave_E/VGA_RED[3]_i_742/O
                         net (fo=1, routed)           0.000    16.343    draw_wave_E/VGA_RED[3]_i_742_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.876 r  draw_wave_E/VGA_RED_reg[3]_i_514/CO[3]
                         net (fo=1, routed)           0.000    16.876    draw_wave_E/VGA_RED_reg[3]_i_514_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.095 r  draw_wave_E/VGA_RED_reg[0]_i_41/O[0]
                         net (fo=1, routed)           0.713    17.808    display/VGA_Red_waveform03__1_1[0]
    SLICE_X11Y48         LUT2 (Prop_lut2_I1_O)        0.295    18.103 r  display/VGA_RED[0]_i_33/O
                         net (fo=1, routed)           0.000    18.103    draw_wave_E/VGA_Red_waveform03__4_2[0]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.635 r  draw_wave_E/VGA_RED_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.635    draw_wave_E/VGA_RED_reg[0]_i_23_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.749 r  draw_wave_E/VGA_RED_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.001    18.749    draw_wave_E/VGA_RED_reg[2]_i_23_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.988 f  draw_wave_E/VGA_GREEN_reg[2]_i_80/O[2]
                         net (fo=1, routed)           0.819    19.807    draw_wave_E/VGA_GREEN_reg[2]_i_80_n_5
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.302    20.109 r  draw_wave_E/VGA_GREEN[2]_i_40/O
                         net (fo=10, routed)          0.575    20.685    draw_wave_E/VGA_GREEN[2]_i_40_n_0
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124    20.809 f  draw_wave_E/VGA_RED[3]_i_161/O
                         net (fo=4, routed)           0.527    21.336    draw_wave_E/VGA_RED[3]_i_161_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I5_O)        0.124    21.460 r  draw_wave_E/VGA_RED[3]_i_53/O
                         net (fo=2, routed)           0.424    21.884    draw_wave_E/VGA_RED[3]_i_53_n_0
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    22.008 r  draw_wave_E/VGA_GREEN[0]_i_9/O
                         net (fo=2, routed)           1.198    23.206    draw_wave_E/VGA_GREEN[0]_i_9_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I4_O)        0.124    23.330 r  draw_wave_E/VGA_RED[0]_i_8/O
                         net (fo=1, routed)           0.282    23.612    display/VGA_CONTROL/R_wave_B[0]
    SLICE_X14Y36         LUT6 (Prop_lut6_I3_O)        0.124    23.736 r  display/VGA_CONTROL/VGA_RED[0]_i_3/O
                         net (fo=1, routed)           0.165    23.901    display/VGA_CONTROL/VGA_RED[0]_i_3_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I2_O)        0.124    24.025 r  display/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000    24.025    display/VGA_RED0[0]
    SLICE_X14Y36         FDRE                                         r  display/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.600 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.445    14.046    display/CLK_VGA
    SLICE_X14Y36         FDRE                                         r  display/VGA_RED_reg[0]/C
                         clock pessimism              0.274    14.320    
                         clock uncertainty           -0.072    14.247    
    SLICE_X14Y36         FDRE (Setup_fdre_C_D)        0.077    14.324    display/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         14.324    
                         arrival time                         -24.025    
  -------------------------------------------------------------------
                         slack                                 -9.700    

Slack (VIOLATED) :        -9.495ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.719ns  (logic 11.505ns (61.462%)  route 7.214ns (38.538%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=3 LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.048 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567     5.088    display/VGA_CONTROL/clk_out1
    SLICE_X12Y39         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  display/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=112, routed)         0.626     6.233    display/VGA_CONTROL/address_reg[2]
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.357 r  display/VGA_CONTROL/VGA_Red_waveform03_i_14/O
                         net (fo=1, routed)           0.000     6.357    display/VGA_CONTROL/VGA_Red_waveform03_i_14_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.889 r  display/VGA_CONTROL/VGA_Red_waveform03_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    display/VGA_CONTROL/VGA_Red_waveform03_i_3_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.223 f  display/VGA_CONTROL/VGA_Red_waveform03_i_8/O[1]
                         net (fo=2, routed)           0.634     7.856    draw_wave_E/VGA_Red_waveform05__0[1]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.303     8.159 r  draw_wave_E/VGA_Red_waveform03_i_10/O
                         net (fo=1, routed)           0.000     8.159    draw_wave_E/VGA_Red_waveform03_i_10_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.692 r  draw_wave_E/VGA_Red_waveform03_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.692    draw_wave_E/VGA_Red_waveform03_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  draw_wave_E/VGA_Red_waveform03_i_1/O[1]
                         net (fo=4, routed)           0.624     9.639    draw_wave_E/VGA_Red_waveform03_i_1_n_6
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    13.857 r  draw_wave_E/VGA_Red_waveform03__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.859    draw_wave_E/VGA_Red_waveform03__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.377 r  draw_wave_E/VGA_Red_waveform03__1/P[0]
                         net (fo=2, routed)           0.842    16.219    draw_wave_E/VGA_Red_waveform03__1_n_105
    SLICE_X12Y45         LUT2 (Prop_lut2_I0_O)        0.124    16.343 r  draw_wave_E/VGA_RED[3]_i_742/O
                         net (fo=1, routed)           0.000    16.343    draw_wave_E/VGA_RED[3]_i_742_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.876 r  draw_wave_E/VGA_RED_reg[3]_i_514/CO[3]
                         net (fo=1, routed)           0.000    16.876    draw_wave_E/VGA_RED_reg[3]_i_514_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.095 r  draw_wave_E/VGA_RED_reg[0]_i_41/O[0]
                         net (fo=1, routed)           0.713    17.808    display/VGA_Red_waveform03__1_1[0]
    SLICE_X11Y48         LUT2 (Prop_lut2_I1_O)        0.295    18.103 r  display/VGA_RED[0]_i_33/O
                         net (fo=1, routed)           0.000    18.103    draw_wave_E/VGA_Red_waveform03__4_2[0]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.635 r  draw_wave_E/VGA_RED_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.635    draw_wave_E/VGA_RED_reg[0]_i_23_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.749 r  draw_wave_E/VGA_RED_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.001    18.749    draw_wave_E/VGA_RED_reg[2]_i_23_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.988 r  draw_wave_E/VGA_GREEN_reg[2]_i_80/O[2]
                         net (fo=1, routed)           0.819    19.807    draw_wave_E/VGA_GREEN_reg[2]_i_80_n_5
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.302    20.109 f  draw_wave_E/VGA_GREEN[2]_i_40/O
                         net (fo=10, routed)          0.400    20.509    draw_wave_E/VGA_GREEN[2]_i_40_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.124    20.633 r  draw_wave_E/VGA_GREEN[2]_i_30/O
                         net (fo=5, routed)           0.810    21.443    draw_wave_E/VGA_GREEN[2]_i_30_n_0
    SLICE_X8Y38          LUT6 (Prop_lut6_I1_O)        0.124    21.567 r  draw_wave_E/VGA_BLUE[3]_i_17/O
                         net (fo=2, routed)           0.676    22.243    draw_wave_E/VGA_BLUE[3]_i_17_n_0
    SLICE_X8Y37          LUT3 (Prop_lut3_I1_O)        0.124    22.367 r  draw_wave_E/VGA_RED[0]_i_11/O
                         net (fo=2, routed)           0.310    22.676    draw_wave_E/VGA_RED[0]_i_11_n_0
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.124    22.800 r  draw_wave_E/VGA_BLUE[0]_i_9/O
                         net (fo=1, routed)           0.307    23.107    display/VGA_CONTROL/B_wave_B[0]
    SLICE_X10Y37         LUT6 (Prop_lut6_I1_O)        0.124    23.231 r  display/VGA_CONTROL/VGA_BLUE[0]_i_3/O
                         net (fo=1, routed)           0.452    23.683    display/VGA_CONTROL/VGA_BLUE[0]_i_3_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I2_O)        0.124    23.807 r  display/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000    23.807    display/VGA_BLUE0[0]
    SLICE_X10Y37         FDRE                                         r  display/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.600 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.447    14.048    display/CLK_VGA
    SLICE_X10Y37         FDRE                                         r  display/VGA_BLUE_reg[0]/C
                         clock pessimism              0.260    14.308    
                         clock uncertainty           -0.072    14.235    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)        0.077    14.312    display/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                         14.312    
                         arrival time                         -23.807    
  -------------------------------------------------------------------
                         slack                                 -9.495    

Slack (VIOLATED) :        -9.482ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.672ns  (logic 11.381ns (60.951%)  route 7.291ns (39.049%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567     5.088    display/VGA_CONTROL/clk_out1
    SLICE_X12Y39         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  display/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=112, routed)         0.626     6.233    display/VGA_CONTROL/address_reg[2]
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.357 r  display/VGA_CONTROL/VGA_Red_waveform03_i_14/O
                         net (fo=1, routed)           0.000     6.357    display/VGA_CONTROL/VGA_Red_waveform03_i_14_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.889 r  display/VGA_CONTROL/VGA_Red_waveform03_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    display/VGA_CONTROL/VGA_Red_waveform03_i_3_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.223 f  display/VGA_CONTROL/VGA_Red_waveform03_i_8/O[1]
                         net (fo=2, routed)           0.634     7.856    draw_wave_E/VGA_Red_waveform05__0[1]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.303     8.159 r  draw_wave_E/VGA_Red_waveform03_i_10/O
                         net (fo=1, routed)           0.000     8.159    draw_wave_E/VGA_Red_waveform03_i_10_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.692 r  draw_wave_E/VGA_Red_waveform03_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.692    draw_wave_E/VGA_Red_waveform03_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  draw_wave_E/VGA_Red_waveform03_i_1/O[1]
                         net (fo=4, routed)           0.624     9.639    draw_wave_E/VGA_Red_waveform03_i_1_n_6
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    13.857 r  draw_wave_E/VGA_Red_waveform03__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.859    draw_wave_E/VGA_Red_waveform03__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.377 r  draw_wave_E/VGA_Red_waveform03__1/P[0]
                         net (fo=2, routed)           0.842    16.219    draw_wave_E/VGA_Red_waveform03__1_n_105
    SLICE_X12Y45         LUT2 (Prop_lut2_I0_O)        0.124    16.343 r  draw_wave_E/VGA_RED[3]_i_742/O
                         net (fo=1, routed)           0.000    16.343    draw_wave_E/VGA_RED[3]_i_742_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.876 r  draw_wave_E/VGA_RED_reg[3]_i_514/CO[3]
                         net (fo=1, routed)           0.000    16.876    draw_wave_E/VGA_RED_reg[3]_i_514_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.095 r  draw_wave_E/VGA_RED_reg[0]_i_41/O[0]
                         net (fo=1, routed)           0.713    17.808    display/VGA_Red_waveform03__1_1[0]
    SLICE_X11Y48         LUT2 (Prop_lut2_I1_O)        0.295    18.103 r  display/VGA_RED[0]_i_33/O
                         net (fo=1, routed)           0.000    18.103    draw_wave_E/VGA_Red_waveform03__4_2[0]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.635 r  draw_wave_E/VGA_RED_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.635    draw_wave_E/VGA_RED_reg[0]_i_23_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.749 r  draw_wave_E/VGA_RED_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.001    18.749    draw_wave_E/VGA_RED_reg[2]_i_23_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.988 f  draw_wave_E/VGA_GREEN_reg[2]_i_80/O[2]
                         net (fo=1, routed)           0.819    19.807    draw_wave_E/VGA_GREEN_reg[2]_i_80_n_5
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.302    20.109 r  draw_wave_E/VGA_GREEN[2]_i_40/O
                         net (fo=10, routed)          0.400    20.509    draw_wave_E/VGA_GREEN[2]_i_40_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.124    20.633 f  draw_wave_E/VGA_GREEN[2]_i_30/O
                         net (fo=5, routed)           0.827    21.460    draw_wave_E/VGA_GREEN[2]_i_30_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I3_O)        0.124    21.584 r  draw_wave_E/VGA_BLUE[3]_i_16/O
                         net (fo=2, routed)           0.785    22.369    draw_wave_E/VGA_BLUE[3]_i_16_n_0
    SLICE_X8Y37          LUT5 (Prop_lut5_I0_O)        0.124    22.493 r  draw_wave_E/VGA_BLUE[3]_i_9/O
                         net (fo=1, routed)           0.616    23.109    display/VGA_CONTROL/Bb_reg[3]_0
    SLICE_X13Y37         LUT6 (Prop_lut6_I0_O)        0.124    23.233 r  display/VGA_CONTROL/VGA_BLUE[3]_i_3/O
                         net (fo=1, routed)           0.404    23.637    display/VGA_CONTROL/VGA_BLUE[3]_i_3_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.761 r  display/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000    23.761    display/VGA_BLUE0[3]
    SLICE_X13Y36         FDRE                                         r  display/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.600 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.445    14.046    display/CLK_VGA
    SLICE_X13Y36         FDRE                                         r  display/VGA_BLUE_reg[3]/C
                         clock pessimism              0.274    14.320    
                         clock uncertainty           -0.072    14.247    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)        0.031    14.278    display/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -23.761    
  -------------------------------------------------------------------
                         slack                                 -9.482    

Slack (VIOLATED) :        -9.479ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.673ns  (logic 11.505ns (61.612%)  route 7.168ns (38.388%))
  Logic Levels:           22  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=3 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567     5.088    display/VGA_CONTROL/clk_out1
    SLICE_X12Y39         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  display/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=112, routed)         0.626     6.233    display/VGA_CONTROL/address_reg[2]
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.357 r  display/VGA_CONTROL/VGA_Red_waveform03_i_14/O
                         net (fo=1, routed)           0.000     6.357    display/VGA_CONTROL/VGA_Red_waveform03_i_14_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.889 r  display/VGA_CONTROL/VGA_Red_waveform03_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    display/VGA_CONTROL/VGA_Red_waveform03_i_3_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.223 f  display/VGA_CONTROL/VGA_Red_waveform03_i_8/O[1]
                         net (fo=2, routed)           0.634     7.856    draw_wave_E/VGA_Red_waveform05__0[1]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.303     8.159 r  draw_wave_E/VGA_Red_waveform03_i_10/O
                         net (fo=1, routed)           0.000     8.159    draw_wave_E/VGA_Red_waveform03_i_10_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.692 r  draw_wave_E/VGA_Red_waveform03_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.692    draw_wave_E/VGA_Red_waveform03_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  draw_wave_E/VGA_Red_waveform03_i_1/O[1]
                         net (fo=4, routed)           0.624     9.639    draw_wave_E/VGA_Red_waveform03_i_1_n_6
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    13.857 r  draw_wave_E/VGA_Red_waveform03__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.859    draw_wave_E/VGA_Red_waveform03__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.377 r  draw_wave_E/VGA_Red_waveform03__1/P[0]
                         net (fo=2, routed)           0.842    16.219    draw_wave_E/VGA_Red_waveform03__1_n_105
    SLICE_X12Y45         LUT2 (Prop_lut2_I0_O)        0.124    16.343 r  draw_wave_E/VGA_RED[3]_i_742/O
                         net (fo=1, routed)           0.000    16.343    draw_wave_E/VGA_RED[3]_i_742_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.876 r  draw_wave_E/VGA_RED_reg[3]_i_514/CO[3]
                         net (fo=1, routed)           0.000    16.876    draw_wave_E/VGA_RED_reg[3]_i_514_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.095 r  draw_wave_E/VGA_RED_reg[0]_i_41/O[0]
                         net (fo=1, routed)           0.713    17.808    display/VGA_Red_waveform03__1_1[0]
    SLICE_X11Y48         LUT2 (Prop_lut2_I1_O)        0.295    18.103 r  display/VGA_RED[0]_i_33/O
                         net (fo=1, routed)           0.000    18.103    draw_wave_E/VGA_Red_waveform03__4_2[0]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.635 r  draw_wave_E/VGA_RED_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.635    draw_wave_E/VGA_RED_reg[0]_i_23_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.749 r  draw_wave_E/VGA_RED_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.001    18.749    draw_wave_E/VGA_RED_reg[2]_i_23_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.988 f  draw_wave_E/VGA_GREEN_reg[2]_i_80/O[2]
                         net (fo=1, routed)           0.819    19.807    draw_wave_E/VGA_GREEN_reg[2]_i_80_n_5
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.302    20.109 r  draw_wave_E/VGA_GREEN[2]_i_40/O
                         net (fo=10, routed)          0.575    20.685    draw_wave_E/VGA_GREEN[2]_i_40_n_0
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124    20.809 f  draw_wave_E/VGA_RED[3]_i_161/O
                         net (fo=4, routed)           0.693    21.502    draw_wave_E/VGA_RED[3]_i_161_n_0
    SLICE_X10Y40         LUT6 (Prop_lut6_I0_O)        0.124    21.626 r  draw_wave_E/VGA_RED[3]_i_50/O
                         net (fo=2, routed)           0.507    22.133    draw_wave_E/VGA_RED[3]_i_50_n_0
    SLICE_X11Y40         LUT4 (Prop_lut4_I3_O)        0.124    22.257 r  draw_wave_E/VGA_RED[1]_i_17/O
                         net (fo=1, routed)           0.442    22.699    draw_wave_E/VGA_RED[1]_i_17_n_0
    SLICE_X12Y40         LUT4 (Prop_lut4_I0_O)        0.124    22.823 r  draw_wave_E/VGA_RED[1]_i_9/O
                         net (fo=1, routed)           0.288    23.111    display/VGA_CONTROL/R_wave_B[1]
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.124    23.235 r  display/VGA_CONTROL/VGA_RED[1]_i_3/O
                         net (fo=1, routed)           0.403    23.638    display/VGA_CONTROL/VGA_RED[1]_i_3_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I2_O)        0.124    23.762 r  display/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000    23.762    display/VGA_RED0[1]
    SLICE_X15Y39         FDRE                                         r  display/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.600 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.448    14.049    display/CLK_VGA
    SLICE_X15Y39         FDRE                                         r  display/VGA_RED_reg[1]/C
                         clock pessimism              0.274    14.323    
                         clock uncertainty           -0.072    14.250    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)        0.032    14.282    display/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                         14.282    
                         arrival time                         -23.762    
  -------------------------------------------------------------------
                         slack                                 -9.479    

Slack (VIOLATED) :        -9.361ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.551ns  (logic 11.381ns (61.350%)  route 7.170ns (38.650%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=3 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.046 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567     5.088    display/VGA_CONTROL/clk_out1
    SLICE_X12Y39         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  display/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=112, routed)         0.626     6.233    display/VGA_CONTROL/address_reg[2]
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.357 r  display/VGA_CONTROL/VGA_Red_waveform03_i_14/O
                         net (fo=1, routed)           0.000     6.357    display/VGA_CONTROL/VGA_Red_waveform03_i_14_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.889 r  display/VGA_CONTROL/VGA_Red_waveform03_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    display/VGA_CONTROL/VGA_Red_waveform03_i_3_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.223 f  display/VGA_CONTROL/VGA_Red_waveform03_i_8/O[1]
                         net (fo=2, routed)           0.634     7.856    draw_wave_E/VGA_Red_waveform05__0[1]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.303     8.159 r  draw_wave_E/VGA_Red_waveform03_i_10/O
                         net (fo=1, routed)           0.000     8.159    draw_wave_E/VGA_Red_waveform03_i_10_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.692 r  draw_wave_E/VGA_Red_waveform03_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.692    draw_wave_E/VGA_Red_waveform03_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  draw_wave_E/VGA_Red_waveform03_i_1/O[1]
                         net (fo=4, routed)           0.624     9.639    draw_wave_E/VGA_Red_waveform03_i_1_n_6
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    13.857 r  draw_wave_E/VGA_Red_waveform03__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.859    draw_wave_E/VGA_Red_waveform03__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.377 r  draw_wave_E/VGA_Red_waveform03__1/P[0]
                         net (fo=2, routed)           0.842    16.219    draw_wave_E/VGA_Red_waveform03__1_n_105
    SLICE_X12Y45         LUT2 (Prop_lut2_I0_O)        0.124    16.343 r  draw_wave_E/VGA_RED[3]_i_742/O
                         net (fo=1, routed)           0.000    16.343    draw_wave_E/VGA_RED[3]_i_742_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.876 r  draw_wave_E/VGA_RED_reg[3]_i_514/CO[3]
                         net (fo=1, routed)           0.000    16.876    draw_wave_E/VGA_RED_reg[3]_i_514_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.095 r  draw_wave_E/VGA_RED_reg[0]_i_41/O[0]
                         net (fo=1, routed)           0.713    17.808    display/VGA_Red_waveform03__1_1[0]
    SLICE_X11Y48         LUT2 (Prop_lut2_I1_O)        0.295    18.103 r  display/VGA_RED[0]_i_33/O
                         net (fo=1, routed)           0.000    18.103    draw_wave_E/VGA_Red_waveform03__4_2[0]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.635 r  draw_wave_E/VGA_RED_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.635    draw_wave_E/VGA_RED_reg[0]_i_23_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.749 r  draw_wave_E/VGA_RED_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.001    18.749    draw_wave_E/VGA_RED_reg[2]_i_23_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.988 f  draw_wave_E/VGA_GREEN_reg[2]_i_80/O[2]
                         net (fo=1, routed)           0.819    19.807    draw_wave_E/VGA_GREEN_reg[2]_i_80_n_5
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.302    20.109 r  draw_wave_E/VGA_GREEN[2]_i_40/O
                         net (fo=10, routed)          0.575    20.685    draw_wave_E/VGA_GREEN[2]_i_40_n_0
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124    20.809 f  draw_wave_E/VGA_RED[3]_i_161/O
                         net (fo=4, routed)           0.632    21.440    draw_wave_E/VGA_RED[3]_i_161_n_0
    SLICE_X8Y41          LUT6 (Prop_lut6_I5_O)        0.124    21.564 r  draw_wave_E/VGA_RED[3]_i_52/O
                         net (fo=2, routed)           1.036    22.600    draw_wave_E/VGA_RED[3]_i_52_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I4_O)        0.124    22.724 r  draw_wave_E/VGA_RED[3]_i_17/O
                         net (fo=1, routed)           0.403    23.127    display/VGA_CONTROL/R_wave_B[3]
    SLICE_X13Y36         LUT6 (Prop_lut6_I1_O)        0.124    23.251 r  display/VGA_CONTROL/VGA_RED[3]_i_4/O
                         net (fo=1, routed)           0.264    23.515    display/VGA_CONTROL/VGA_RED[3]_i_4_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I3_O)        0.124    23.639 r  display/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000    23.639    display/VGA_RED0[3]
    SLICE_X13Y36         FDRE                                         r  display/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.600 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.445    14.046    display/CLK_VGA
    SLICE_X13Y36         FDRE                                         r  display/VGA_RED_reg[3]/C
                         clock pessimism              0.274    14.320    
                         clock uncertainty           -0.072    14.247    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)        0.031    14.278    display/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         14.278    
                         arrival time                         -23.639    
  -------------------------------------------------------------------
                         slack                                 -9.361    

Slack (VIOLATED) :        -9.281ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.504ns  (logic 11.381ns (61.507%)  route 7.123ns (38.493%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=3 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567     5.088    display/VGA_CONTROL/clk_out1
    SLICE_X12Y39         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  display/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=112, routed)         0.626     6.233    display/VGA_CONTROL/address_reg[2]
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.357 r  display/VGA_CONTROL/VGA_Red_waveform03_i_14/O
                         net (fo=1, routed)           0.000     6.357    display/VGA_CONTROL/VGA_Red_waveform03_i_14_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.889 r  display/VGA_CONTROL/VGA_Red_waveform03_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    display/VGA_CONTROL/VGA_Red_waveform03_i_3_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.223 f  display/VGA_CONTROL/VGA_Red_waveform03_i_8/O[1]
                         net (fo=2, routed)           0.634     7.856    draw_wave_E/VGA_Red_waveform05__0[1]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.303     8.159 r  draw_wave_E/VGA_Red_waveform03_i_10/O
                         net (fo=1, routed)           0.000     8.159    draw_wave_E/VGA_Red_waveform03_i_10_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.692 r  draw_wave_E/VGA_Red_waveform03_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.692    draw_wave_E/VGA_Red_waveform03_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  draw_wave_E/VGA_Red_waveform03_i_1/O[1]
                         net (fo=4, routed)           0.624     9.639    draw_wave_E/VGA_Red_waveform03_i_1_n_6
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    13.857 r  draw_wave_E/VGA_Red_waveform03__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.859    draw_wave_E/VGA_Red_waveform03__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.377 r  draw_wave_E/VGA_Red_waveform03__1/P[0]
                         net (fo=2, routed)           0.842    16.219    draw_wave_E/VGA_Red_waveform03__1_n_105
    SLICE_X12Y45         LUT2 (Prop_lut2_I0_O)        0.124    16.343 r  draw_wave_E/VGA_RED[3]_i_742/O
                         net (fo=1, routed)           0.000    16.343    draw_wave_E/VGA_RED[3]_i_742_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.876 r  draw_wave_E/VGA_RED_reg[3]_i_514/CO[3]
                         net (fo=1, routed)           0.000    16.876    draw_wave_E/VGA_RED_reg[3]_i_514_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.095 r  draw_wave_E/VGA_RED_reg[0]_i_41/O[0]
                         net (fo=1, routed)           0.713    17.808    display/VGA_Red_waveform03__1_1[0]
    SLICE_X11Y48         LUT2 (Prop_lut2_I1_O)        0.295    18.103 r  display/VGA_RED[0]_i_33/O
                         net (fo=1, routed)           0.000    18.103    draw_wave_E/VGA_Red_waveform03__4_2[0]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.635 r  draw_wave_E/VGA_RED_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.635    draw_wave_E/VGA_RED_reg[0]_i_23_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.749 r  draw_wave_E/VGA_RED_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.001    18.749    draw_wave_E/VGA_RED_reg[2]_i_23_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.988 f  draw_wave_E/VGA_GREEN_reg[2]_i_80/O[2]
                         net (fo=1, routed)           0.819    19.807    draw_wave_E/VGA_GREEN_reg[2]_i_80_n_5
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.302    20.109 r  draw_wave_E/VGA_GREEN[2]_i_40/O
                         net (fo=10, routed)          0.400    20.509    draw_wave_E/VGA_GREEN[2]_i_40_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.124    20.633 f  draw_wave_E/VGA_GREEN[2]_i_30/O
                         net (fo=5, routed)           0.709    21.342    draw_wave_E/VGA_GREEN[2]_i_30_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124    21.466 r  draw_wave_E/VGA_BLUE[2]_i_14/O
                         net (fo=4, routed)           0.995    22.461    draw_wave_E/VGA_BLUE[2]_i_14_n_0
    SLICE_X8Y35          LUT6 (Prop_lut6_I3_O)        0.124    22.585 r  draw_wave_E/VGA_BLUE[2]_i_8/O
                         net (fo=1, routed)           0.307    22.892    display/VGA_CONTROL/B_wave_B[2]
    SLICE_X10Y35         LUT6 (Prop_lut6_I1_O)        0.124    23.016 r  display/VGA_CONTROL/VGA_BLUE[2]_i_3/O
                         net (fo=1, routed)           0.452    23.468    display/VGA_CONTROL/VGA_BLUE[2]_i_3_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.124    23.592 r  display/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000    23.592    display/VGA_BLUE0[2]
    SLICE_X10Y35         FDRE                                         r  display/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.600 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.446    14.047    display/CLK_VGA
    SLICE_X10Y35         FDRE                                         r  display/VGA_BLUE_reg[2]/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X10Y35         FDRE (Setup_fdre_C_D)        0.077    14.311    display/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         14.311    
                         arrival time                         -23.592    
  -------------------------------------------------------------------
                         slack                                 -9.281    

Slack (VIOLATED) :        -9.260ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.499ns  (logic 11.381ns (61.522%)  route 7.118ns (38.478%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=3 LUT6=6)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567     5.088    display/VGA_CONTROL/clk_out1
    SLICE_X12Y39         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  display/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=112, routed)         0.626     6.233    display/VGA_CONTROL/address_reg[2]
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.357 r  display/VGA_CONTROL/VGA_Red_waveform03_i_14/O
                         net (fo=1, routed)           0.000     6.357    display/VGA_CONTROL/VGA_Red_waveform03_i_14_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.889 r  display/VGA_CONTROL/VGA_Red_waveform03_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    display/VGA_CONTROL/VGA_Red_waveform03_i_3_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.223 f  display/VGA_CONTROL/VGA_Red_waveform03_i_8/O[1]
                         net (fo=2, routed)           0.634     7.856    draw_wave_E/VGA_Red_waveform05__0[1]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.303     8.159 r  draw_wave_E/VGA_Red_waveform03_i_10/O
                         net (fo=1, routed)           0.000     8.159    draw_wave_E/VGA_Red_waveform03_i_10_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.692 r  draw_wave_E/VGA_Red_waveform03_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.692    draw_wave_E/VGA_Red_waveform03_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  draw_wave_E/VGA_Red_waveform03_i_1/O[1]
                         net (fo=4, routed)           0.624     9.639    draw_wave_E/VGA_Red_waveform03_i_1_n_6
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    13.857 r  draw_wave_E/VGA_Red_waveform03__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.859    draw_wave_E/VGA_Red_waveform03__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.377 r  draw_wave_E/VGA_Red_waveform03__1/P[0]
                         net (fo=2, routed)           0.842    16.219    draw_wave_E/VGA_Red_waveform03__1_n_105
    SLICE_X12Y45         LUT2 (Prop_lut2_I0_O)        0.124    16.343 r  draw_wave_E/VGA_RED[3]_i_742/O
                         net (fo=1, routed)           0.000    16.343    draw_wave_E/VGA_RED[3]_i_742_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.876 r  draw_wave_E/VGA_RED_reg[3]_i_514/CO[3]
                         net (fo=1, routed)           0.000    16.876    draw_wave_E/VGA_RED_reg[3]_i_514_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.095 r  draw_wave_E/VGA_RED_reg[0]_i_41/O[0]
                         net (fo=1, routed)           0.713    17.808    display/VGA_Red_waveform03__1_1[0]
    SLICE_X11Y48         LUT2 (Prop_lut2_I1_O)        0.295    18.103 r  display/VGA_RED[0]_i_33/O
                         net (fo=1, routed)           0.000    18.103    draw_wave_E/VGA_Red_waveform03__4_2[0]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.635 r  draw_wave_E/VGA_RED_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.635    draw_wave_E/VGA_RED_reg[0]_i_23_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.749 r  draw_wave_E/VGA_RED_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.001    18.749    draw_wave_E/VGA_RED_reg[2]_i_23_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.988 f  draw_wave_E/VGA_GREEN_reg[2]_i_80/O[2]
                         net (fo=1, routed)           0.819    19.807    draw_wave_E/VGA_GREEN_reg[2]_i_80_n_5
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.302    20.109 r  draw_wave_E/VGA_GREEN[2]_i_40/O
                         net (fo=10, routed)          0.400    20.509    draw_wave_E/VGA_GREEN[2]_i_40_n_0
    SLICE_X8Y48          LUT6 (Prop_lut6_I1_O)        0.124    20.633 f  draw_wave_E/VGA_GREEN[2]_i_30/O
                         net (fo=5, routed)           0.709    21.342    draw_wave_E/VGA_GREEN[2]_i_30_n_0
    SLICE_X9Y41          LUT6 (Prop_lut6_I5_O)        0.124    21.466 r  draw_wave_E/VGA_BLUE[2]_i_14/O
                         net (fo=4, routed)           1.009    22.475    draw_wave_E/VGA_BLUE[2]_i_14_n_0
    SLICE_X12Y40         LUT6 (Prop_lut6_I5_O)        0.124    22.599 r  draw_wave_E/VGA_BLUE[1]_i_13/O
                         net (fo=1, routed)           0.313    22.912    display/VGA_CONTROL/B_wave_B[1]
    SLICE_X12Y39         LUT6 (Prop_lut6_I5_O)        0.124    23.036 r  display/VGA_CONTROL/VGA_BLUE[1]_i_4/O
                         net (fo=1, routed)           0.427    23.463    display/VGA_CONTROL/VGA_BLUE[1]_i_4_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I3_O)        0.124    23.587 r  display/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000    23.587    display/VGA_BLUE0[1]
    SLICE_X12Y37         FDRE                                         r  display/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.600 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.446    14.047    display/CLK_VGA
    SLICE_X12Y37         FDRE                                         r  display/VGA_BLUE_reg[1]/C
                         clock pessimism              0.274    14.321    
                         clock uncertainty           -0.072    14.248    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)        0.079    14.327    display/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         14.327    
                         arrival time                         -23.587    
  -------------------------------------------------------------------
                         slack                                 -9.260    

Slack (VIOLATED) :        -9.185ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.376ns  (logic 11.381ns (61.934%)  route 6.995ns (38.066%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=3 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.049 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567     5.088    display/VGA_CONTROL/clk_out1
    SLICE_X12Y39         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  display/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=112, routed)         0.626     6.233    display/VGA_CONTROL/address_reg[2]
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.357 r  display/VGA_CONTROL/VGA_Red_waveform03_i_14/O
                         net (fo=1, routed)           0.000     6.357    display/VGA_CONTROL/VGA_Red_waveform03_i_14_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.889 r  display/VGA_CONTROL/VGA_Red_waveform03_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    display/VGA_CONTROL/VGA_Red_waveform03_i_3_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.223 f  display/VGA_CONTROL/VGA_Red_waveform03_i_8/O[1]
                         net (fo=2, routed)           0.634     7.856    draw_wave_E/VGA_Red_waveform05__0[1]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.303     8.159 r  draw_wave_E/VGA_Red_waveform03_i_10/O
                         net (fo=1, routed)           0.000     8.159    draw_wave_E/VGA_Red_waveform03_i_10_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.692 r  draw_wave_E/VGA_Red_waveform03_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.692    draw_wave_E/VGA_Red_waveform03_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  draw_wave_E/VGA_Red_waveform03_i_1/O[1]
                         net (fo=4, routed)           0.624     9.639    draw_wave_E/VGA_Red_waveform03_i_1_n_6
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    13.857 r  draw_wave_E/VGA_Red_waveform03__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.859    draw_wave_E/VGA_Red_waveform03__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.377 r  draw_wave_E/VGA_Red_waveform03__1/P[0]
                         net (fo=2, routed)           0.842    16.219    draw_wave_E/VGA_Red_waveform03__1_n_105
    SLICE_X12Y45         LUT2 (Prop_lut2_I0_O)        0.124    16.343 r  draw_wave_E/VGA_RED[3]_i_742/O
                         net (fo=1, routed)           0.000    16.343    draw_wave_E/VGA_RED[3]_i_742_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.876 r  draw_wave_E/VGA_RED_reg[3]_i_514/CO[3]
                         net (fo=1, routed)           0.000    16.876    draw_wave_E/VGA_RED_reg[3]_i_514_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.095 r  draw_wave_E/VGA_RED_reg[0]_i_41/O[0]
                         net (fo=1, routed)           0.713    17.808    display/VGA_Red_waveform03__1_1[0]
    SLICE_X11Y48         LUT2 (Prop_lut2_I1_O)        0.295    18.103 r  display/VGA_RED[0]_i_33/O
                         net (fo=1, routed)           0.000    18.103    draw_wave_E/VGA_Red_waveform03__4_2[0]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.635 r  draw_wave_E/VGA_RED_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.635    draw_wave_E/VGA_RED_reg[0]_i_23_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.749 r  draw_wave_E/VGA_RED_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.001    18.749    draw_wave_E/VGA_RED_reg[2]_i_23_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.988 f  draw_wave_E/VGA_GREEN_reg[2]_i_80/O[2]
                         net (fo=1, routed)           0.819    19.807    draw_wave_E/VGA_GREEN_reg[2]_i_80_n_5
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.302    20.109 r  draw_wave_E/VGA_GREEN[2]_i_40/O
                         net (fo=10, routed)          0.575    20.685    draw_wave_E/VGA_GREEN[2]_i_40_n_0
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124    20.809 f  draw_wave_E/VGA_RED[3]_i_161/O
                         net (fo=4, routed)           0.846    21.654    draw_wave_E/VGA_RED[3]_i_161_n_0
    SLICE_X12Y39         LUT6 (Prop_lut6_I4_O)        0.124    21.778 r  draw_wave_E/VGA_RED[3]_i_51/O
                         net (fo=2, routed)           0.817    22.595    draw_wave_E/VGA_RED[3]_i_51_n_0
    SLICE_X15Y40         LUT6 (Prop_lut6_I3_O)        0.124    22.719 r  draw_wave_E/VGA_GREEN[1]_i_7/O
                         net (fo=1, routed)           0.154    22.874    display/VGA_CONTROL/G_wave_B[0]
    SLICE_X15Y40         LUT6 (Prop_lut6_I0_O)        0.124    22.998 r  display/VGA_CONTROL/VGA_GREEN[1]_i_3/O
                         net (fo=1, routed)           0.343    23.340    display/VGA_CONTROL/VGA_GREEN[1]_i_3_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I2_O)        0.124    23.464 r  display/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000    23.464    display/VGA_GREEN0[1]
    SLICE_X15Y39         FDRE                                         r  display/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.600 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.448    14.049    display/CLK_VGA
    SLICE_X15Y39         FDRE                                         r  display/VGA_GREEN_reg[1]/C
                         clock pessimism              0.274    14.323    
                         clock uncertainty           -0.072    14.250    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)        0.029    14.279    display/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         14.279    
                         arrival time                         -23.464    
  -------------------------------------------------------------------
                         slack                                 -9.185    

Slack (VIOLATED) :        -9.148ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_clk_wiz_0 rise@9.259ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.373ns  (logic 11.381ns (61.945%)  route 6.992ns (38.055%))
  Logic Levels:           21  (CARRY4=9 DSP48E1=2 LUT1=1 LUT2=4 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.047 - 9.259 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575     5.096    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333     1.763 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     3.425    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096     3.521 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567     5.088    display/VGA_CONTROL/clk_out1
    SLICE_X12Y39         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518     5.606 r  display/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=112, routed)         0.626     6.233    display/VGA_CONTROL/address_reg[2]
    SLICE_X13Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.357 r  display/VGA_CONTROL/VGA_Red_waveform03_i_14/O
                         net (fo=1, routed)           0.000     6.357    display/VGA_CONTROL/VGA_Red_waveform03_i_14_n_0
    SLICE_X13Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.889 r  display/VGA_CONTROL/VGA_Red_waveform03_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.889    display/VGA_CONTROL/VGA_Red_waveform03_i_3_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.223 f  display/VGA_CONTROL/VGA_Red_waveform03_i_8/O[1]
                         net (fo=2, routed)           0.634     7.856    draw_wave_E/VGA_Red_waveform05__0[1]
    SLICE_X12Y42         LUT1 (Prop_lut1_I0_O)        0.303     8.159 r  draw_wave_E/VGA_Red_waveform03_i_10/O
                         net (fo=1, routed)           0.000     8.159    draw_wave_E/VGA_Red_waveform03_i_10_n_0
    SLICE_X12Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.692 r  draw_wave_E/VGA_Red_waveform03_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.692    draw_wave_E/VGA_Red_waveform03_i_2_n_0
    SLICE_X12Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.015 r  draw_wave_E/VGA_Red_waveform03_i_1/O[1]
                         net (fo=4, routed)           0.624     9.639    draw_wave_E/VGA_Red_waveform03_i_1_n_6
    DSP48_X0Y16          DSP48E1 (Prop_dsp48e1_A[13]_PCOUT[47])
                                                      4.218    13.857 r  draw_wave_E/VGA_Red_waveform03__0/PCOUT[47]
                         net (fo=1, routed)           0.002    13.859    draw_wave_E/VGA_Red_waveform03__0_n_106
    DSP48_X0Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    15.377 r  draw_wave_E/VGA_Red_waveform03__1/P[0]
                         net (fo=2, routed)           0.842    16.219    draw_wave_E/VGA_Red_waveform03__1_n_105
    SLICE_X12Y45         LUT2 (Prop_lut2_I0_O)        0.124    16.343 r  draw_wave_E/VGA_RED[3]_i_742/O
                         net (fo=1, routed)           0.000    16.343    draw_wave_E/VGA_RED[3]_i_742_n_0
    SLICE_X12Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.876 r  draw_wave_E/VGA_RED_reg[3]_i_514/CO[3]
                         net (fo=1, routed)           0.000    16.876    draw_wave_E/VGA_RED_reg[3]_i_514_n_0
    SLICE_X12Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.095 r  draw_wave_E/VGA_RED_reg[0]_i_41/O[0]
                         net (fo=1, routed)           0.713    17.808    display/VGA_Red_waveform03__1_1[0]
    SLICE_X11Y48         LUT2 (Prop_lut2_I1_O)        0.295    18.103 r  display/VGA_RED[0]_i_33/O
                         net (fo=1, routed)           0.000    18.103    draw_wave_E/VGA_Red_waveform03__4_2[0]
    SLICE_X11Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    18.635 r  draw_wave_E/VGA_RED_reg[0]_i_23/CO[3]
                         net (fo=1, routed)           0.000    18.635    draw_wave_E/VGA_RED_reg[0]_i_23_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    18.749 r  draw_wave_E/VGA_RED_reg[2]_i_23/CO[3]
                         net (fo=1, routed)           0.001    18.749    draw_wave_E/VGA_RED_reg[2]_i_23_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.988 f  draw_wave_E/VGA_GREEN_reg[2]_i_80/O[2]
                         net (fo=1, routed)           0.819    19.807    draw_wave_E/VGA_GREEN_reg[2]_i_80_n_5
    SLICE_X10Y48         LUT6 (Prop_lut6_I4_O)        0.302    20.109 r  draw_wave_E/VGA_GREEN[2]_i_40/O
                         net (fo=10, routed)          0.575    20.685    draw_wave_E/VGA_GREEN[2]_i_40_n_0
    SLICE_X8Y47          LUT5 (Prop_lut5_I1_O)        0.124    20.809 f  draw_wave_E/VGA_RED[3]_i_161/O
                         net (fo=4, routed)           0.527    21.336    draw_wave_E/VGA_RED[3]_i_161_n_0
    SLICE_X9Y39          LUT6 (Prop_lut6_I5_O)        0.124    21.460 r  draw_wave_E/VGA_RED[3]_i_53/O
                         net (fo=2, routed)           0.424    21.884    draw_wave_E/VGA_RED[3]_i_53_n_0
    SLICE_X11Y40         LUT2 (Prop_lut2_I0_O)        0.124    22.008 r  draw_wave_E/VGA_GREEN[0]_i_9/O
                         net (fo=2, routed)           0.731    22.738    draw_wave_E/VGA_GREEN[0]_i_9_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I0_O)        0.124    22.862 r  draw_wave_E/VGA_GREEN[0]_i_3/O
                         net (fo=1, routed)           0.475    23.337    display/VGA_CONTROL/counter_reg[1]_1
    SLICE_X10Y36         LUT6 (Prop_lut6_I2_O)        0.124    23.461 r  display/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000    23.461    display/VGA_GREEN0[0]
    SLICE_X10Y36         FDRE                                         r  display/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      9.259     9.259 r  
    W5                                                0.000     9.259 r  CLK (IN)
                         net (fo=0)                   0.000     9.259    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    10.647 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.509    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    12.600 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457    14.058    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    10.928 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    12.509    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    12.600 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.446    14.047    display/CLK_VGA
    SLICE_X10Y36         FDRE                                         r  display/VGA_GREEN_reg[0]/C
                         clock pessimism              0.260    14.307    
                         clock uncertainty           -0.072    14.234    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.079    14.313    display/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         14.313    
                         arrival time                         -23.461    
  -------------------------------------------------------------------
                         slack                                 -9.148    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.345ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_CONTROL/h_cntr_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.251ns (35.374%)  route 0.459ns (64.626%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.563     1.446    display/VGA_CONTROL/clk_out1
    SLICE_X44Y51         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/Q
                         net (fo=125, routed)         0.459     2.046    display/VGA_CONTROL/address_reg_1[1]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.156 r  display/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[1]
                         net (fo=13, routed)          0.000     2.156    display/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_6
    SLICE_X28Y53         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/VGA_CONTROL/clk_out1
    SLICE_X28Y53         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[5]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.102     1.811    display/VGA_CONTROL/h_cntr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.345    

Slack (MET) :             0.385ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_CONTROL/h_cntr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.256ns (52.519%)  route 0.231ns (47.481%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.561     1.444    display/VGA_CONTROL/clk_out1
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=112, routed)         0.231     1.817    display/VGA_CONTROL/out[8]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.932 r  display/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=3, routed)           0.000     1.932    display/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/VGA_CONTROL/clk_out1
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[8]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.102     1.546    display/VGA_CONTROL/h_cntr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.385    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.256ns (36.512%)  route 0.445ns (63.488%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.561     1.444    display/VGA_CONTROL/clk_out1
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=112, routed)         0.231     1.817    display/VGA_CONTROL/out[8]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.932 r  display/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[0]
                         net (fo=3, routed)           0.214     2.145    display/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_7
    SLICE_X13Y49         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.837     1.964    display/VGA_CONTROL/clk_out1
    SLICE_X13Y49         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0/C
                         clock pessimism             -0.244     1.720    
    SLICE_X13Y49         FDRE (Hold_fdre_C_D)         0.008     1.728    display/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_CONTROL/h_cntr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.252ns (48.235%)  route 0.270ns (51.765%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.561     1.444    display/VGA_CONTROL/clk_out1
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=170, routed)         0.270     1.856    display/VGA_CONTROL/out[10]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.967 r  display/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.967    display/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_5
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/VGA_CONTROL/clk_out1
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[10]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.105     1.549    display/VGA_CONTROL/h_cntr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_CONTROL/h_cntr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.292ns (55.784%)  route 0.231ns (44.216%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.561     1.444    display/VGA_CONTROL/clk_out1
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/VGA_CONTROL/h_cntr_reg_reg[8]/Q
                         net (fo=112, routed)         0.231     1.817    display/VGA_CONTROL/out[8]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.968 r  display/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.968    display/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_6
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/VGA_CONTROL/clk_out1
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[9]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.105     1.549    display/VGA_CONTROL/h_cntr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.968    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/v_sync_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.164ns (32.871%)  route 0.335ns (67.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.583     1.466    display/VGA_CONTROL/clk_out1
    SLICE_X6Y27          FDRE                                         r  display/VGA_CONTROL/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y27          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  display/VGA_CONTROL/v_sync_reg_reg/Q
                         net (fo=1, routed)           0.335     1.965    display/v_sync_reg
    SLICE_X6Y28          FDRE                                         r  display/VGA_VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.852     1.979    display/CLK_VGA
    SLICE_X6Y28          FDRE                                         r  display/VGA_VS_reg/C
                         clock pessimism             -0.499     1.480    
    SLICE_X6Y28          FDRE (Hold_fdre_C_D)         0.059     1.539    display/VGA_VS_reg
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_CONTROL/h_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.338ns (42.432%)  route 0.459ns (57.568%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.563     1.446    display/VGA_CONTROL/clk_out1
    SLICE_X44Y51         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/Q
                         net (fo=125, routed)         0.459     2.046    display/VGA_CONTROL/address_reg_1[1]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     2.243 r  display/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=5, routed)           0.000     2.243    display/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_5
    SLICE_X28Y53         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/VGA_CONTROL/clk_out1
    SLICE_X28Y53         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[6]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.102     1.811    display/VGA_CONTROL/h_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_CONTROL/h_cntr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.249ns (45.726%)  route 0.296ns (54.274%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.561     1.444    display/VGA_CONTROL/clk_out1
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=81, routed)          0.296     1.881    display/VGA_CONTROL/out[11]
    SLICE_X28Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.989 r  display/VGA_CONTROL/h_cntr_reg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.989    display/VGA_CONTROL/h_cntr_reg_reg[8]_i_1_n_4
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/VGA_CONTROL/clk_out1
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[11]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X28Y54         FDRE (Hold_fdre_C_D)         0.105     1.549    display/VGA_CONTROL/h_cntr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.452ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_CONTROL/h_cntr_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.358ns (43.842%)  route 0.459ns (56.158%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.563     1.446    display/VGA_CONTROL/clk_out1
    SLICE_X44Y51         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y51         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__0/Q
                         net (fo=125, routed)         0.459     2.046    display/VGA_CONTROL/address_reg_1[1]
    SLICE_X28Y53         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.217     2.263 r  display/VGA_CONTROL/h_cntr_reg_reg[4]_i_1/O[3]
                         net (fo=5, routed)           0.000     2.263    display/VGA_CONTROL/h_cntr_reg_reg[4]_i_1_n_4
    SLICE_X28Y53         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/VGA_CONTROL/clk_out1
    SLICE_X28Y53         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[7]/C
                         clock pessimism             -0.249     1.709    
    SLICE_X28Y53         FDRE (Hold_fdre_C_D)         0.102     1.811    display/VGA_CONTROL/h_cntr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.452    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            display/VGA_CONTROL/h_cntr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.249ns (36.432%)  route 0.434ns (63.568%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.562     1.445    display/VGA_CONTROL/clk_out1
    SLICE_X28Y52         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  display/VGA_CONTROL/h_cntr_reg_reg[3]/Q
                         net (fo=2156, routed)        0.434     2.021    display/VGA_CONTROL/out[3]
    SLICE_X28Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.129 r  display/VGA_CONTROL/h_cntr_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.129    display/VGA_CONTROL/h_cntr_reg_reg[0]_i_2_n_4
    SLICE_X28Y52         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.832     1.959    display/VGA_CONTROL/clk_out1
    SLICE_X28Y52         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[3]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X28Y52         FDRE (Hold_fdre_C_D)         0.105     1.550    display/VGA_CONTROL/h_cntr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.578    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.259       7.104      BUFGCTRL_X0Y5    display/VGA_CLK_108M/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      MMCME2_ADV_X1Y0  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y37     display/VGA_BLUE_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X12Y37     display/VGA_BLUE_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X10Y35     display/VGA_BLUE_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y36     display/VGA_BLUE_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X28Y52     display/VGA_CONTROL/h_cntr_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X13Y49     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X29Y39     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         9.259       8.259      SLICE_X12Y56     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       9.259       204.101    MMCME2_ADV_X1Y0  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y76     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y45     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__15/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y81     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__22/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y45     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__7/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X47Y45     display/VGA_CONTROL/h_cntr_reg_reg[1]_rep__1/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y76     display/VGA_CONTROL/h_cntr_reg_reg[1]_rep__24/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X40Y81     display/VGA_CONTROL/h_cntr_reg_reg[1]_rep__3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y76     display/VGA_CONTROL/h_cntr_reg_reg[1]_rep__33/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X13Y40     display/VGA_CONTROL/h_cntr_reg_reg[1]_rep__4/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X48Y76     display/VGA_CONTROL/h_cntr_reg_reg[2]_rep__12/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X28Y52     display/VGA_CONTROL/h_cntr_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y56     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X10Y30     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y75     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X15Y75     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y66     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X36Y66     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X30Y21     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__0_replica_7/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X29Y102    display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.630       4.130      SLICE_X12Y56     display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__12/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { display/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y9    display/VGA_CLK_108M/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  display/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  display/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  display/VGA_CLK_108M/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  display/VGA_CLK_108M/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :           24  Failing Endpoints,  Worst Slack       -4.994ns,  Total Violation      -95.529ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.994ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/A[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        1.440ns  (logic 0.456ns (31.674%)  route 0.984ns (68.326%))
  Logic Levels:           0  
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 134.879 - 130.000 ) 
    Source Clock Delay      (SCD):    5.091ns = ( 134.721 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLK (IN)
                         net (fo=0)                   0.000   129.630    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   133.150 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.570   134.721    display/VGA_CONTROL/clk_out1
    SLICE_X13Y47         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y47         FDRE (Prop_fdre_C_Q)         0.456   135.177 r  display/VGA_CONTROL/v_cntr_reg_reg[8]/Q
                         net (fo=109, routed)         0.984   136.161    draw_pic/VGA_VERT_COORD[8]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/A[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLK (IN)
                         net (fo=0)                   0.000   130.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.538   134.879    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism              0.180   135.059    
                         clock uncertainty           -0.170   134.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[8])
                                                     -3.722   131.167    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                        131.167    
                         arrival time                        -136.161    
  -------------------------------------------------------------------
                         slack                                 -4.994    

Slack (VIOLATED) :        -4.931ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        1.379ns  (logic 0.518ns (37.565%)  route 0.861ns (62.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 134.879 - 130.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 134.719 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLK (IN)
                         net (fo=0)                   0.000   129.630    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   133.150 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.568   134.719    display/VGA_CONTROL/clk_out1
    SLICE_X12Y42         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.518   135.237 r  display/VGA_CONTROL/v_cntr_reg_reg[9]/Q
                         net (fo=114, routed)         0.861   136.098    draw_pic/VGA_VERT_COORD[9]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLK (IN)
                         net (fo=0)                   0.000   130.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.538   134.879    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism              0.180   135.059    
                         clock uncertainty           -0.170   134.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -3.722   131.167    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                        131.167    
                         arrival time                        -136.098    
  -------------------------------------------------------------------
                         slack                                 -4.931    

Slack (VIOLATED) :        -4.930ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        1.378ns  (logic 0.518ns (37.591%)  route 0.860ns (62.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 134.879 - 130.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 134.719 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLK (IN)
                         net (fo=0)                   0.000   129.630    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   133.150 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.568   134.719    display/VGA_CONTROL/clk_out1
    SLICE_X12Y42         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.518   135.237 r  display/VGA_CONTROL/v_cntr_reg_reg[11]/Q
                         net (fo=96, routed)          0.860   136.097    draw_pic/VGA_VERT_COORD[11]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLK (IN)
                         net (fo=0)                   0.000   130.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.538   134.879    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism              0.180   135.059    
                         clock uncertainty           -0.170   134.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -3.722   131.167    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                        131.167    
                         arrival time                        -136.097    
  -------------------------------------------------------------------
                         slack                                 -4.930    

Slack (VIOLATED) :        -4.929ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        1.377ns  (logic 0.518ns (37.615%)  route 0.859ns (62.385%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 134.879 - 130.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 134.719 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLK (IN)
                         net (fo=0)                   0.000   129.630    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   133.150 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.568   134.719    display/VGA_CONTROL/clk_out1
    SLICE_X12Y42         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.518   135.237 r  display/VGA_CONTROL/v_cntr_reg_reg[7]/Q
                         net (fo=100, routed)         0.859   136.096    draw_pic/VGA_VERT_COORD[7]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLK (IN)
                         net (fo=0)                   0.000   130.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.538   134.879    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism              0.180   135.059    
                         clock uncertainty           -0.170   134.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -3.722   131.167    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                        131.167    
                         arrival time                        -136.096    
  -------------------------------------------------------------------
                         slack                                 -4.929    

Slack (VIOLATED) :        -4.825ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/A[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        1.272ns  (logic 0.456ns (35.860%)  route 0.816ns (64.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 134.879 - 130.000 ) 
    Source Clock Delay      (SCD):    5.090ns = ( 134.720 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLK (IN)
                         net (fo=0)                   0.000   129.630    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   133.150 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.569   134.720    display/VGA_CONTROL/clk_out1
    SLICE_X13Y45         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDRE (Prop_fdre_C_Q)         0.456   135.176 r  display/VGA_CONTROL/v_cntr_reg_reg[10]/Q
                         net (fo=98, routed)          0.816   135.992    draw_pic/VGA_VERT_COORD[10]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLK (IN)
                         net (fo=0)                   0.000   130.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.538   134.879    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism              0.180   135.059    
                         clock uncertainty           -0.170   134.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[10])
                                                     -3.722   131.167    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                        131.167    
                         arrival time                        -135.992    
  -------------------------------------------------------------------
                         slack                                 -4.825    

Slack (VIOLATED) :        -4.824ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        1.273ns  (logic 0.456ns (35.813%)  route 0.817ns (64.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 134.879 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLK (IN)
                         net (fo=0)                   0.000   129.630    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   133.150 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567   134.718    display/VGA_CONTROL/clk_out1
    SLICE_X11Y40         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456   135.174 r  display/VGA_CONTROL/v_cntr_reg_reg[1]_rep/Q
                         net (fo=150, routed)         0.817   135.991    draw_pic/VGA_VERT_COORD[1]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLK (IN)
                         net (fo=0)                   0.000   130.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.538   134.879    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism              0.180   135.059    
                         clock uncertainty           -0.170   134.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -3.722   131.167    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                        131.167    
                         arrival time                        -135.991    
  -------------------------------------------------------------------
                         slack                                 -4.824    

Slack (VIOLATED) :        -4.824ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        1.273ns  (logic 0.456ns (35.833%)  route 0.817ns (64.167%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 134.879 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLK (IN)
                         net (fo=0)                   0.000   129.630    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   133.150 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567   134.718    display/VGA_CONTROL/clk_out1
    SLICE_X11Y40         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.456   135.174 r  display/VGA_CONTROL/v_cntr_reg_reg[3]/Q
                         net (fo=128, routed)         0.817   135.990    draw_pic/VGA_VERT_COORD[3]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLK (IN)
                         net (fo=0)                   0.000   130.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.538   134.879    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism              0.180   135.059    
                         clock uncertainty           -0.170   134.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -3.722   131.167    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                        131.167    
                         arrival time                        -135.990    
  -------------------------------------------------------------------
                         slack                                 -4.824    

Slack (VIOLATED) :        -4.805ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        1.253ns  (logic 0.518ns (41.337%)  route 0.735ns (58.663%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 134.879 - 130.000 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 134.719 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLK (IN)
                         net (fo=0)                   0.000   129.630    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   133.150 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.568   134.719    display/VGA_CONTROL/clk_out1
    SLICE_X12Y42         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y42         FDRE (Prop_fdre_C_Q)         0.518   135.237 r  display/VGA_CONTROL/v_cntr_reg_reg[6]/Q
                         net (fo=113, routed)         0.735   135.972    draw_pic/VGA_VERT_COORD[6]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLK (IN)
                         net (fo=0)                   0.000   130.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.538   134.879    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism              0.180   135.059    
                         clock uncertainty           -0.170   134.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -3.722   131.167    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                        131.167    
                         arrival time                        -135.972    
  -------------------------------------------------------------------
                         slack                                 -4.805    

Slack (VIOLATED) :        -4.765ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        1.214ns  (logic 0.518ns (42.672%)  route 0.696ns (57.328%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 134.879 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLK (IN)
                         net (fo=0)                   0.000   129.630    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   133.150 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567   134.718    display/VGA_CONTROL/clk_out1
    SLICE_X12Y39         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518   135.236 r  display/VGA_CONTROL/v_cntr_reg_reg[2]/Q
                         net (fo=112, routed)         0.696   135.932    draw_pic/VGA_VERT_COORD[2]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLK (IN)
                         net (fo=0)                   0.000   130.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.538   134.879    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism              0.180   135.059    
                         clock uncertainty           -0.170   134.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -3.722   131.167    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                        131.167    
                         arrival time                        -135.932    
  -------------------------------------------------------------------
                         slack                                 -4.765    

Slack (VIOLATED) :        -4.755ns  (required time - arrival time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (sys_clk_pin rise@130.000ns - clk_out1_clk_wiz_0 rise@129.630ns)
  Data Path Delay:        1.204ns  (logic 0.518ns (43.035%)  route 0.686ns (56.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 134.879 - 130.000 ) 
    Source Clock Delay      (SCD):    5.088ns = ( 134.718 - 129.630 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    129.630   129.630 r  
    W5                                                0.000   129.630 r  CLK (IN)
                         net (fo=0)                   0.000   129.630    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   131.088 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   133.055    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   133.150 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.575   134.726    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333   131.393 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661   133.055    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096   133.150 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.567   134.718    display/VGA_CONTROL/clk_out1
    SLICE_X12Y39         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDRE (Prop_fdre_C_Q)         0.518   135.236 r  display/VGA_CONTROL/v_cntr_reg_reg[0]_rep/Q
                         net (fo=89, routed)          0.686   135.922    draw_pic/VGA_VERT_COORD[0]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    130.000   130.000 r  
    W5                                                0.000   130.000 r  CLK (IN)
                         net (fo=0)                   0.000   130.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   131.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   133.250    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   133.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.538   134.879    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism              0.180   135.059    
                         clock uncertainty           -0.170   134.889    
    DSP48_X0Y15          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -3.722   131.167    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                        131.167    
                         arrival time                        -135.922    
  -------------------------------------------------------------------
                         slack                                 -4.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[7]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/C[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.141ns (25.212%)  route 0.418ns (74.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.566     1.449    display/VGA_CONTROL/clk_out1
    SLICE_X13Y43         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[7]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  display/VGA_CONTROL/h_cntr_reg_reg[7]_rep__1/Q
                         net (fo=79, routed)          0.418     2.008    draw_pic/VGA_Red_waveform15[2]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/C[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.923     2.051    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism             -0.244     1.807    
                         clock uncertainty            0.170     1.976    
    DSP48_X0Y15          DSP48E1 (Hold_dsp48e1_CLK_C[7])
                                                     -0.156     1.820    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/C[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.952%)  route 0.424ns (75.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.562     1.445    display/VGA_CONTROL/clk_out1
    SLICE_X13Y35         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  display/VGA_CONTROL/h_cntr_reg_reg[5]_rep__2/Q
                         net (fo=121, routed)         0.424     2.010    draw_pic/VGA_Red_waveform15[0]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/C[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.923     2.051    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism             -0.244     1.807    
                         clock uncertainty            0.170     1.976    
    DSP48_X0Y15          DSP48E1 (Hold_dsp48e1_CLK_C[5])
                                                     -0.156     1.820    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.126%)  route 0.496ns (77.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.567     1.450    display/VGA_CONTROL/clk_out1
    SLICE_X13Y49         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  display/VGA_CONTROL/h_cntr_reg_reg[6]_rep__0/Q
                         net (fo=96, routed)          0.496     2.087    draw_pic/VGA_Red_waveform15[1]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.923     2.051    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism             -0.244     1.807    
                         clock uncertainty            0.170     1.976    
    DSP48_X0Y15          DSP48E1 (Hold_dsp48e1_CLK_C[6])
                                                     -0.156     1.820    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/C[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.667ns  (logic 0.141ns (21.133%)  route 0.526ns (78.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.567     1.450    display/VGA_CONTROL/clk_out1
    SLICE_X13Y49         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  display/VGA_CONTROL/h_cntr_reg_reg[8]_rep__0/Q
                         net (fo=108, routed)         0.526     2.117    draw_pic/VGA_Red_waveform15[3]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/C[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.923     2.051    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism             -0.244     1.807    
                         clock uncertainty            0.170     1.976    
    DSP48_X0Y15          DSP48E1 (Hold_dsp48e1_CLK_C[8])
                                                     -0.156     1.820    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/C[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.745ns  (logic 0.141ns (18.931%)  route 0.604ns (81.069%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.561     1.444    display/VGA_CONTROL/clk_out1
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/VGA_CONTROL/h_cntr_reg_reg[10]/Q
                         net (fo=170, routed)         0.604     2.189    draw_pic/out[2]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/C[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.923     2.051    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism             -0.244     1.807    
                         clock uncertainty            0.170     1.976    
    DSP48_X0Y15          DSP48E1 (Hold_dsp48e1_CLK_C[10])
                                                     -0.156     1.820    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.387ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/C[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.141ns (18.477%)  route 0.622ns (81.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.561     1.444    display/VGA_CONTROL/clk_out1
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/VGA_CONTROL/h_cntr_reg_reg[11]/Q
                         net (fo=81, routed)          0.622     2.207    draw_pic/out[3]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/C[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.923     2.051    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism             -0.244     1.807    
                         clock uncertainty            0.170     1.976    
    DSP48_X0Y15          DSP48E1 (Hold_dsp48e1_CLK_C[11])
                                                     -0.156     1.820    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.207    
  -------------------------------------------------------------------
                         slack                                  0.387    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/C[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.141ns (18.329%)  route 0.628ns (81.671%))
  Logic Levels:           0  
  Clock Path Skew:        0.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.561     1.444    display/VGA_CONTROL/clk_out1
    SLICE_X28Y54         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y54         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  display/VGA_CONTROL/h_cntr_reg_reg[9]/Q
                         net (fo=190, routed)         0.628     2.213    draw_pic/out[1]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/C[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.923     2.051    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism             -0.244     1.807    
                         clock uncertainty            0.170     1.976    
    DSP48_X0Y15          DSP48E1 (Hold_dsp48e1_CLK_C[9])
                                                     -0.156     1.820    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/v_cntr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/A[5]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.728%)  route 0.350ns (71.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.565     1.448    display/VGA_CONTROL/clk_out1
    SLICE_X11Y40         FDRE                                         r  display/VGA_CONTROL/v_cntr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y40         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  display/VGA_CONTROL/v_cntr_reg_reg[5]/Q
                         net (fo=114, routed)         0.350     1.939    draw_pic/VGA_VERT_COORD[5]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/A[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.923     2.051    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism             -0.244     1.807    
                         clock uncertainty            0.170     1.976    
    DSP48_X0Y15          DSP48E1 (Hold_dsp48e1_CLK_A[5])
                                                     -0.455     1.521    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                         -1.521    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[2]_rep__19/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.141ns (17.372%)  route 0.671ns (82.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.557     1.440    display/VGA_CONTROL/clk_out1
    SLICE_X36Y32         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[2]_rep__19/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  display/VGA_CONTROL/h_cntr_reg_reg[2]_rep__19/Q
                         net (fo=125, routed)         0.671     2.252    draw_pic/ADDRB[2]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.923     2.051    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism             -0.244     1.807    
                         clock uncertainty            0.170     1.976    
    DSP48_X0Y15          DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                     -0.156     1.820    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__17/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            draw_pic/address_reg/C[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.831ns  (logic 0.141ns (16.966%)  route 0.690ns (83.034%))
  Logic Levels:           0  
  Clock Path Skew:        0.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.549     1.432    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061     0.372 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     0.858    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.884 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.553     1.436    display/VGA_CONTROL/clk_out1
    SLICE_X31Y28         FDRE                                         r  display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__17/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  display/VGA_CONTROL/h_cntr_reg_reg[0]_rep__17/Q
                         net (fo=123, routed)         0.690     2.267    draw_pic/ADDRB[0]
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/C[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.923     2.051    draw_pic/CLK_IBUF_BUFG
    DSP48_X0Y15          DSP48E1                                      r  draw_pic/address_reg/CLK
                         clock pessimism             -0.244     1.807    
                         clock uncertainty            0.170     1.976    
    DSP48_X0Y15          DSP48E1 (Hold_dsp48e1_CLK_C[0])
                                                     -0.156     1.820    draw_pic/address_reg
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_out1_clk_wiz_0

Setup :           12  Failing Endpoints,  Worst Slack       -3.546ns,  Total Violation      -37.576ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.546ns  (required time - arrival time)
  Source:                 draw_pic/VGA_Blue_waveform_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_BLUE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.717ns  (logic 0.897ns (24.132%)  route 2.820ns (75.868%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 125.159 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    draw_pic/CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  draw_pic/VGA_Blue_waveform_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478   125.552 r  draw_pic/VGA_Blue_waveform_reg[0]/Q
                         net (fo=1, routed)           0.817   126.369    display/VGA_CONTROL/VGA_Blue_waveform_reg[3][0]
    SLICE_X29Y19         LUT5 (Prop_lut5_I3_O)        0.295   126.664 f  display/VGA_CONTROL/VGA_BLUE[0]_i_6/O
                         net (fo=1, routed)           2.003   128.667    display/VGA_CONTROL/VGA_BLUE[0]_i_6_n_0
    SLICE_X10Y37         LUT6 (Prop_lut6_I5_O)        0.124   128.791 r  display/VGA_CONTROL/VGA_BLUE[0]_i_1/O
                         net (fo=1, routed)           0.000   128.791    display/VGA_BLUE0[0]
    SLICE_X10Y37         FDRE                                         r  display/VGA_BLUE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   123.711 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.447   125.159    display/CLK_VGA
    SLICE_X10Y37         FDRE                                         r  display/VGA_BLUE_reg[0]/C
                         clock pessimism              0.180   125.339    
                         clock uncertainty           -0.170   125.169    
    SLICE_X10Y37         FDRE (Setup_fdre_C_D)        0.077   125.246    display/VGA_BLUE_reg[0]
  -------------------------------------------------------------------
                         required time                        125.246    
                         arrival time                        -128.791    
  -------------------------------------------------------------------
                         slack                                 -3.546    

Slack (VIOLATED) :        -3.462ns  (required time - arrival time)
  Source:                 draw_pic/VGA_Red_waveform_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.633ns  (logic 0.903ns (24.858%)  route 2.730ns (75.142%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 125.158 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    draw_pic/CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  draw_pic/VGA_Red_waveform_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478   125.552 r  draw_pic/VGA_Red_waveform_reg[2]/Q
                         net (fo=1, routed)           0.812   126.364    display/VGA_CONTROL/VGA_Red_waveform_reg[3][2]
    SLICE_X29Y19         LUT5 (Prop_lut5_I3_O)        0.301   126.665 f  display/VGA_CONTROL/VGA_RED[2]_i_6/O
                         net (fo=1, routed)           1.918   128.583    display/VGA_CONTROL/VGA_RED[2]_i_6_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124   128.707 r  display/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000   128.707    display/VGA_RED0[2]
    SLICE_X10Y36         FDRE                                         r  display/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   123.711 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.446   125.158    display/CLK_VGA
    SLICE_X10Y36         FDRE                                         r  display/VGA_RED_reg[2]/C
                         clock pessimism              0.180   125.338    
                         clock uncertainty           -0.170   125.168    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.077   125.245    display/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                        125.245    
                         arrival time                        -128.707    
  -------------------------------------------------------------------
                         slack                                 -3.462    

Slack (VIOLATED) :        -3.456ns  (required time - arrival time)
  Source:                 draw_pic/VGA_Green_waveform_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.629ns  (logic 0.704ns (19.397%)  route 2.925ns (80.603%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 125.158 - 120.370 ) 
    Source Clock Delay      (SCD):    5.075ns = ( 125.075 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.554   125.075    draw_pic/CLK_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  draw_pic/VGA_Green_waveform_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.456   125.531 r  draw_pic/VGA_Green_waveform_reg[2]/Q
                         net (fo=1, routed)           0.855   126.387    display/VGA_CONTROL/VGA_Green_waveform_reg[3][2]
    SLICE_X29Y19         LUT5 (Prop_lut5_I3_O)        0.124   126.511 f  display/VGA_CONTROL/VGA_GREEN[2]_i_6/O
                         net (fo=1, routed)           2.070   128.581    display/VGA_CONTROL/VGA_GREEN[2]_i_6_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124   128.705 r  display/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000   128.705    display/VGA_GREEN0[2]
    SLICE_X12Y37         FDRE                                         r  display/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   123.711 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.446   125.158    display/CLK_VGA
    SLICE_X12Y37         FDRE                                         r  display/VGA_GREEN_reg[2]/C
                         clock pessimism              0.180   125.338    
                         clock uncertainty           -0.170   125.168    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)        0.081   125.249    display/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                        125.249    
                         arrival time                        -128.705    
  -------------------------------------------------------------------
                         slack                                 -3.456    

Slack (VIOLATED) :        -3.376ns  (required time - arrival time)
  Source:                 draw_pic/VGA_Green_waveform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.504ns  (logic 0.766ns (21.862%)  route 2.738ns (78.138%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 125.160 - 120.370 ) 
    Source Clock Delay      (SCD):    5.071ns = ( 125.071 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.550   125.071    draw_pic/CLK_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  draw_pic/VGA_Green_waveform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.518   125.589 r  draw_pic/VGA_Green_waveform_reg[1]/Q
                         net (fo=1, routed)           0.810   126.399    display/VGA_CONTROL/VGA_Green_waveform_reg[3][1]
    SLICE_X34Y21         LUT5 (Prop_lut5_I3_O)        0.124   126.523 f  display/VGA_CONTROL/VGA_GREEN[1]_i_5/O
                         net (fo=1, routed)           1.928   128.451    display/VGA_CONTROL/VGA_GREEN[1]_i_5_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.124   128.575 r  display/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000   128.575    display/VGA_GREEN0[1]
    SLICE_X15Y39         FDRE                                         r  display/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   123.711 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.448   125.160    display/CLK_VGA
    SLICE_X15Y39         FDRE                                         r  display/VGA_GREEN_reg[1]/C
                         clock pessimism              0.180   125.340    
                         clock uncertainty           -0.170   125.170    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)        0.029   125.199    display/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                        125.199    
                         arrival time                        -128.575    
  -------------------------------------------------------------------
                         slack                                 -3.376    

Slack (VIOLATED) :        -3.325ns  (required time - arrival time)
  Source:                 draw_pic/VGA_Red_waveform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_RED_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.459ns  (logic 0.704ns (20.355%)  route 2.755ns (79.646%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 125.160 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.547   125.068    draw_pic/CLK_IBUF_BUFG
    SLICE_X32Y26         FDRE                                         r  draw_pic/VGA_Red_waveform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y26         FDRE (Prop_fdre_C_Q)         0.456   125.524 r  draw_pic/VGA_Red_waveform_reg[1]/Q
                         net (fo=1, routed)           0.828   126.352    display/VGA_CONTROL/VGA_Red_waveform_reg[3][1]
    SLICE_X29Y26         LUT5 (Prop_lut5_I3_O)        0.124   126.476 f  display/VGA_CONTROL/VGA_RED[1]_i_6/O
                         net (fo=1, routed)           1.927   128.403    display/VGA_CONTROL/VGA_RED[1]_i_6_n_0
    SLICE_X15Y39         LUT6 (Prop_lut6_I5_O)        0.124   128.527 r  display/VGA_CONTROL/VGA_RED[1]_i_1/O
                         net (fo=1, routed)           0.000   128.527    display/VGA_RED0[1]
    SLICE_X15Y39         FDRE                                         r  display/VGA_RED_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   123.711 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.448   125.160    display/CLK_VGA
    SLICE_X15Y39         FDRE                                         r  display/VGA_RED_reg[1]/C
                         clock pessimism              0.180   125.340    
                         clock uncertainty           -0.170   125.170    
    SLICE_X15Y39         FDRE (Setup_fdre_C_D)        0.032   125.202    display/VGA_RED_reg[1]
  -------------------------------------------------------------------
                         required time                        125.202    
                         arrival time                        -128.527    
  -------------------------------------------------------------------
                         slack                                 -3.325    

Slack (VIOLATED) :        -3.224ns  (required time - arrival time)
  Source:                 draw_pic/VGA_Green_waveform_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.398ns  (logic 0.842ns (24.778%)  route 2.556ns (75.222%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 125.158 - 120.370 ) 
    Source Clock Delay      (SCD):    5.072ns = ( 125.072 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.551   125.072    draw_pic/CLK_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  draw_pic/VGA_Green_waveform_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.419   125.491 r  draw_pic/VGA_Green_waveform_reg[0]/Q
                         net (fo=1, routed)           0.800   126.291    display/VGA_CONTROL/VGA_Green_waveform_reg[3][0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I3_O)        0.299   126.590 f  display/VGA_CONTROL/VGA_GREEN[0]_i_6/O
                         net (fo=1, routed)           1.756   128.346    display/VGA_CONTROL/VGA_GREEN[0]_i_6_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.124   128.470 r  display/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000   128.470    display/VGA_GREEN0[0]
    SLICE_X10Y36         FDRE                                         r  display/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   123.711 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.446   125.158    display/CLK_VGA
    SLICE_X10Y36         FDRE                                         r  display/VGA_GREEN_reg[0]/C
                         clock pessimism              0.180   125.338    
                         clock uncertainty           -0.170   125.168    
    SLICE_X10Y36         FDRE (Setup_fdre_C_D)        0.079   125.247    display/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                        125.247    
                         arrival time                        -128.470    
  -------------------------------------------------------------------
                         slack                                 -3.224    

Slack (VIOLATED) :        -3.172ns  (required time - arrival time)
  Source:                 draw_pic/VGA_Red_waveform_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.295ns  (logic 0.898ns (27.250%)  route 2.397ns (72.750%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 125.157 - 120.370 ) 
    Source Clock Delay      (SCD):    5.074ns = ( 125.074 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.553   125.074    draw_pic/CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  draw_pic/VGA_Red_waveform_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.478   125.552 r  draw_pic/VGA_Red_waveform_reg[3]/Q
                         net (fo=1, routed)           0.835   126.387    display/VGA_CONTROL/VGA_Red_waveform_reg[3][3]
    SLICE_X30Y20         LUT5 (Prop_lut5_I3_O)        0.296   126.683 f  display/VGA_CONTROL/VGA_RED[3]_i_6/O
                         net (fo=1, routed)           1.563   128.246    display/VGA_CONTROL/VGA_RED[3]_i_6_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124   128.370 r  display/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000   128.370    display/VGA_RED0[3]
    SLICE_X13Y36         FDRE                                         r  display/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   123.711 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.445   125.157    display/CLK_VGA
    SLICE_X13Y36         FDRE                                         r  display/VGA_RED_reg[3]/C
                         clock pessimism              0.180   125.337    
                         clock uncertainty           -0.170   125.167    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)        0.031   125.198    display/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                        125.198    
                         arrival time                        -128.370    
  -------------------------------------------------------------------
                         slack                                 -3.172    

Slack (VIOLATED) :        -2.990ns  (required time - arrival time)
  Source:                 draw_pic/VGA_Green_waveform_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.125ns  (logic 0.704ns (22.530%)  route 2.421ns (77.470%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 125.159 - 120.370 ) 
    Source Clock Delay      (SCD):    5.066ns = ( 125.066 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.545   125.066    draw_pic/CLK_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  draw_pic/VGA_Green_waveform_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.456   125.522 r  draw_pic/VGA_Green_waveform_reg[3]/Q
                         net (fo=1, routed)           1.140   126.662    display/VGA_CONTROL/VGA_Green_waveform_reg[3][3]
    SLICE_X33Y26         LUT5 (Prop_lut5_I3_O)        0.124   126.786 f  display/VGA_CONTROL/VGA_GREEN[3]_i_6/O
                         net (fo=1, routed)           1.281   128.067    display/VGA_CONTROL/VGA_GREEN[3]_i_6_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.124   128.191 r  display/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000   128.191    display/VGA_GREEN0[3]
    SLICE_X11Y37         FDRE                                         r  display/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   123.711 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.447   125.159    display/CLK_VGA
    SLICE_X11Y37         FDRE                                         r  display/VGA_GREEN_reg[3]/C
                         clock pessimism              0.180   125.339    
                         clock uncertainty           -0.170   125.169    
    SLICE_X11Y37         FDRE (Setup_fdre_C_D)        0.032   125.201    display/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                        125.201    
                         arrival time                        -128.191    
  -------------------------------------------------------------------
                         slack                                 -2.990    

Slack (VIOLATED) :        -2.948ns  (required time - arrival time)
  Source:                 draw_pic/VGA_Blue_waveform_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.072ns  (logic 0.704ns (22.916%)  route 2.368ns (77.084%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 125.157 - 120.370 ) 
    Source Clock Delay      (SCD):    5.073ns = ( 125.073 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.552   125.073    draw_pic/CLK_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  draw_pic/VGA_Blue_waveform_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.456   125.529 r  draw_pic/VGA_Blue_waveform_reg[3]/Q
                         net (fo=1, routed)           0.808   126.337    display/VGA_CONTROL/VGA_Blue_waveform_reg[3][3]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.124   126.461 f  display/VGA_CONTROL/VGA_BLUE[3]_i_6/O
                         net (fo=1, routed)           1.560   128.021    display/VGA_CONTROL/VGA_BLUE[3]_i_6_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.124   128.145 r  display/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000   128.145    display/VGA_BLUE0[3]
    SLICE_X13Y36         FDRE                                         r  display/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   123.711 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.445   125.157    display/CLK_VGA
    SLICE_X13Y36         FDRE                                         r  display/VGA_BLUE_reg[3]/C
                         clock pessimism              0.180   125.337    
                         clock uncertainty           -0.170   125.167    
    SLICE_X13Y36         FDRE (Setup_fdre_C_D)        0.031   125.198    display/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                        125.198    
                         arrival time                        -128.145    
  -------------------------------------------------------------------
                         slack                                 -2.948    

Slack (VIOLATED) :        -2.893ns  (required time - arrival time)
  Source:                 draw_pic/VGA_Blue_waveform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.370ns  (clk_out1_clk_wiz_0 rise@120.370ns - sys_clk_pin rise@120.000ns)
  Data Path Delay:        3.071ns  (logic 0.704ns (22.922%)  route 2.367ns (77.078%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 125.158 - 120.370 ) 
    Source Clock Delay      (SCD):    5.068ns = ( 125.068 - 120.000 ) 
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    120.000   120.000 r  
    W5                                                0.000   120.000 r  CLK (IN)
                         net (fo=0)                   0.000   120.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458   121.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967   123.425    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096   123.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.547   125.068    draw_pic/CLK_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  draw_pic/VGA_Blue_waveform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.456   125.524 r  draw_pic/VGA_Blue_waveform_reg[1]/Q
                         net (fo=1, routed)           0.554   126.078    display/VGA_CONTROL/VGA_Blue_waveform_reg[3][1]
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.124   126.202 f  display/VGA_CONTROL/VGA_BLUE[1]_i_6/O
                         net (fo=1, routed)           1.814   128.016    display/VGA_CONTROL/VGA_BLUE[1]_i_6_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.124   128.140 r  display/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000   128.140    display/VGA_BLUE0[1]
    SLICE_X12Y37         FDRE                                         r  display/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    120.370   120.370 r  
    W5                                                0.000   120.370 r  CLK (IN)
                         net (fo=0)                   0.000   120.370    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388   121.758 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862   123.620    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   123.711 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         1.457   125.169    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129   122.039 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581   123.620    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091   123.711 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         1.446   125.158    display/CLK_VGA
    SLICE_X12Y37         FDRE                                         r  display/VGA_BLUE_reg[1]/C
                         clock pessimism              0.180   125.338    
                         clock uncertainty           -0.170   125.168    
    SLICE_X12Y37         FDRE (Setup_fdre_C_D)        0.079   125.247    display/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                        125.247    
                         arrival time                        -128.140    
  -------------------------------------------------------------------
                         slack                                 -2.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 draw_pic/VGA_Blue_waveform_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_BLUE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.990ns  (logic 0.231ns (23.336%)  route 0.759ns (76.664%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    draw_pic/CLK_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  draw_pic/VGA_Blue_waveform_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  draw_pic/VGA_Blue_waveform_reg[2]/Q
                         net (fo=1, routed)           0.158     1.737    display/VGA_CONTROL/VGA_Blue_waveform_reg[3][2]
    SLICE_X29Y19         LUT5 (Prop_lut5_I3_O)        0.045     1.782 f  display/VGA_CONTROL/VGA_BLUE[2]_i_6/O
                         net (fo=1, routed)           0.601     2.383    display/VGA_CONTROL/VGA_BLUE[2]_i_6_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I5_O)        0.045     2.428 r  display/VGA_CONTROL/VGA_BLUE[2]_i_1/O
                         net (fo=1, routed)           0.000     2.428    display/VGA_BLUE0[2]
    SLICE_X10Y35         FDRE                                         r  display/VGA_BLUE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/CLK_VGA
    SLICE_X10Y35         FDRE                                         r  display/VGA_BLUE_reg[2]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X10Y35         FDRE (Hold_fdre_C_D)         0.120     2.004    display/VGA_BLUE_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.575ns  (arrival time - required time)
  Source:                 draw_pic/VGA_Blue_waveform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_BLUE_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.231ns (20.152%)  route 0.915ns (79.848%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.552     1.435    draw_pic/CLK_IBUF_BUFG
    SLICE_X35Y22         FDRE                                         r  draw_pic/VGA_Blue_waveform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  draw_pic/VGA_Blue_waveform_reg[1]/Q
                         net (fo=1, routed)           0.196     1.772    display/VGA_CONTROL/VGA_Blue_waveform_reg[3][1]
    SLICE_X33Y22         LUT5 (Prop_lut5_I3_O)        0.045     1.817 f  display/VGA_CONTROL/VGA_BLUE[1]_i_6/O
                         net (fo=1, routed)           0.720     2.536    display/VGA_CONTROL/VGA_BLUE[1]_i_6_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.581 r  display/VGA_CONTROL/VGA_BLUE[1]_i_1/O
                         net (fo=1, routed)           0.000     2.581    display/VGA_BLUE0[1]
    SLICE_X12Y37         FDRE                                         r  display/VGA_BLUE_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.832     1.959    display/CLK_VGA
    SLICE_X12Y37         FDRE                                         r  display/VGA_BLUE_reg[1]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.121     2.006    display/VGA_BLUE_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.581    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.582ns  (arrival time - required time)
  Source:                 draw_pic/VGA_Red_waveform_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_RED_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.151ns  (logic 0.272ns (23.641%)  route 0.879ns (76.359%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.552     1.435    draw_pic/CLK_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  draw_pic/VGA_Red_waveform_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.128     1.563 r  draw_pic/VGA_Red_waveform_reg[0]/Q
                         net (fo=1, routed)           0.203     1.766    display/VGA_CONTROL/VGA_Red_waveform_reg[3][0]
    SLICE_X31Y21         LUT5 (Prop_lut5_I3_O)        0.099     1.865 f  display/VGA_CONTROL/VGA_RED[0]_i_5/O
                         net (fo=1, routed)           0.675     2.541    display/VGA_CONTROL/VGA_RED[0]_i_5_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.045     2.586 r  display/VGA_CONTROL/VGA_RED[0]_i_1/O
                         net (fo=1, routed)           0.000     2.586    display/VGA_RED0[0]
    SLICE_X14Y36         FDRE                                         r  display/VGA_RED_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/CLK_VGA
    SLICE_X14Y36         FDRE                                         r  display/VGA_RED_reg[0]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X14Y36         FDRE (Hold_fdre_C_D)         0.120     2.004    display/VGA_RED_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.654ns  (arrival time - required time)
  Source:                 draw_pic/VGA_Blue_waveform_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_BLUE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.231ns (19.362%)  route 0.962ns (80.638%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.554     1.437    draw_pic/CLK_IBUF_BUFG
    SLICE_X31Y20         FDRE                                         r  draw_pic/VGA_Blue_waveform_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y20         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  draw_pic/VGA_Blue_waveform_reg[3]/Q
                         net (fo=1, routed)           0.275     1.853    display/VGA_CONTROL/VGA_Blue_waveform_reg[3][3]
    SLICE_X31Y20         LUT5 (Prop_lut5_I3_O)        0.045     1.898 f  display/VGA_CONTROL/VGA_BLUE[3]_i_6/O
                         net (fo=1, routed)           0.687     2.585    display/VGA_CONTROL/VGA_BLUE[3]_i_6_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.045     2.630 r  display/VGA_CONTROL/VGA_BLUE[3]_i_1/O
                         net (fo=1, routed)           0.000     2.630    display/VGA_BLUE0[3]
    SLICE_X13Y36         FDRE                                         r  display/VGA_BLUE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/CLK_VGA
    SLICE_X13Y36         FDRE                                         r  display/VGA_BLUE_reg[3]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.092     1.976    display/VGA_BLUE_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.654    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 draw_pic/VGA_Green_waveform_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_GREEN_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.231ns (19.207%)  route 0.972ns (80.793%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.550     1.433    draw_pic/CLK_IBUF_BUFG
    SLICE_X37Y24         FDRE                                         r  draw_pic/VGA_Green_waveform_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  draw_pic/VGA_Green_waveform_reg[3]/Q
                         net (fo=1, routed)           0.430     2.004    display/VGA_CONTROL/VGA_Green_waveform_reg[3][3]
    SLICE_X33Y26         LUT5 (Prop_lut5_I3_O)        0.045     2.049 f  display/VGA_CONTROL/VGA_GREEN[3]_i_6/O
                         net (fo=1, routed)           0.542     2.591    display/VGA_CONTROL/VGA_GREEN[3]_i_6_n_0
    SLICE_X11Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.636 r  display/VGA_CONTROL/VGA_GREEN[3]_i_1/O
                         net (fo=1, routed)           0.000     2.636    display/VGA_GREEN0[3]
    SLICE_X11Y37         FDRE                                         r  display/VGA_GREEN_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.832     1.959    display/CLK_VGA
    SLICE_X11Y37         FDRE                                         r  display/VGA_GREEN_reg[3]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X11Y37         FDRE (Hold_fdre_C_D)         0.092     1.977    display/VGA_GREEN_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.977    
                         arrival time                           2.636    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 draw_pic/VGA_Red_waveform_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_RED_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.291ns (23.593%)  route 0.942ns (76.407%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    draw_pic/CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  draw_pic/VGA_Red_waveform_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.148     1.586 r  draw_pic/VGA_Red_waveform_reg[3]/Q
                         net (fo=1, routed)           0.254     1.840    display/VGA_CONTROL/VGA_Red_waveform_reg[3][3]
    SLICE_X30Y20         LUT5 (Prop_lut5_I3_O)        0.098     1.938 f  display/VGA_CONTROL/VGA_RED[3]_i_6/O
                         net (fo=1, routed)           0.689     2.627    display/VGA_CONTROL/VGA_RED[3]_i_6_n_0
    SLICE_X13Y36         LUT6 (Prop_lut6_I5_O)        0.045     2.672 r  display/VGA_CONTROL/VGA_RED[3]_i_1/O
                         net (fo=1, routed)           0.000     2.672    display/VGA_RED0[3]
    SLICE_X13Y36         FDRE                                         r  display/VGA_RED_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/CLK_VGA
    SLICE_X13Y36         FDRE                                         r  display/VGA_RED_reg[3]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X13Y36         FDRE (Hold_fdre_C_D)         0.092     1.976    display/VGA_RED_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 draw_pic/VGA_Green_waveform_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_GREEN_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.282ns  (logic 0.272ns (21.215%)  route 1.010ns (78.785%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.553     1.436    draw_pic/CLK_IBUF_BUFG
    SLICE_X35Y20         FDRE                                         r  draw_pic/VGA_Green_waveform_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y20         FDRE (Prop_fdre_C_Q)         0.128     1.564 r  draw_pic/VGA_Green_waveform_reg[0]/Q
                         net (fo=1, routed)           0.281     1.845    display/VGA_CONTROL/VGA_Green_waveform_reg[3][0]
    SLICE_X34Y21         LUT5 (Prop_lut5_I3_O)        0.099     1.944 f  display/VGA_CONTROL/VGA_GREEN[0]_i_6/O
                         net (fo=1, routed)           0.729     2.673    display/VGA_CONTROL/VGA_GREEN[0]_i_6_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.045     2.718 r  display/VGA_CONTROL/VGA_GREEN[0]_i_1/O
                         net (fo=1, routed)           0.000     2.718    display/VGA_GREEN0[0]
    SLICE_X10Y36         FDRE                                         r  display/VGA_GREEN_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/CLK_VGA
    SLICE_X10Y36         FDRE                                         r  display/VGA_GREEN_reg[0]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.121     2.005    display/VGA_GREEN_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.718    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 draw_pic/VGA_Green_waveform_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_GREEN_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.307ns  (logic 0.254ns (19.438%)  route 1.053ns (80.562%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.552     1.435    draw_pic/CLK_IBUF_BUFG
    SLICE_X34Y21         FDRE                                         r  draw_pic/VGA_Green_waveform_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y21         FDRE (Prop_fdre_C_Q)         0.164     1.599 r  draw_pic/VGA_Green_waveform_reg[1]/Q
                         net (fo=1, routed)           0.244     1.843    display/VGA_CONTROL/VGA_Green_waveform_reg[3][1]
    SLICE_X34Y21         LUT5 (Prop_lut5_I3_O)        0.045     1.888 f  display/VGA_CONTROL/VGA_GREEN[1]_i_5/O
                         net (fo=1, routed)           0.809     2.697    display/VGA_CONTROL/VGA_GREEN[1]_i_5_n_0
    SLICE_X15Y39         LUT5 (Prop_lut5_I4_O)        0.045     2.742 r  display/VGA_CONTROL/VGA_GREEN[1]_i_1/O
                         net (fo=1, routed)           0.000     2.742    display/VGA_GREEN0[1]
    SLICE_X15Y39         FDRE                                         r  display/VGA_GREEN_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.834     1.961    display/CLK_VGA
    SLICE_X15Y39         FDRE                                         r  display/VGA_GREEN_reg[1]/C
                         clock pessimism             -0.244     1.717    
                         clock uncertainty            0.170     1.887    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.091     1.978    display/VGA_GREEN_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.742    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.804ns  (arrival time - required time)
  Source:                 draw_pic/VGA_Green_waveform_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_GREEN_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.371ns  (logic 0.231ns (16.843%)  route 1.140ns (83.157%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    draw_pic/CLK_IBUF_BUFG
    SLICE_X29Y19         FDRE                                         r  draw_pic/VGA_Green_waveform_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  draw_pic/VGA_Green_waveform_reg[2]/Q
                         net (fo=1, routed)           0.282     1.862    display/VGA_CONTROL/VGA_Green_waveform_reg[3][2]
    SLICE_X29Y19         LUT5 (Prop_lut5_I3_O)        0.045     1.907 f  display/VGA_CONTROL/VGA_GREEN[2]_i_6/O
                         net (fo=1, routed)           0.858     2.765    display/VGA_CONTROL/VGA_GREEN[2]_i_6_n_0
    SLICE_X12Y37         LUT6 (Prop_lut6_I5_O)        0.045     2.810 r  display/VGA_CONTROL/VGA_GREEN[2]_i_1/O
                         net (fo=1, routed)           0.000     2.810    display/VGA_GREEN0[2]
    SLICE_X12Y37         FDRE                                         r  display/VGA_GREEN_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.832     1.959    display/CLK_VGA
    SLICE_X12Y37         FDRE                                         r  display/VGA_GREEN_reg[2]/C
                         clock pessimism             -0.244     1.715    
                         clock uncertainty            0.170     1.885    
    SLICE_X12Y37         FDRE (Hold_fdre_C_D)         0.121     2.006    display/VGA_GREEN_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.006    
                         arrival time                           2.810    
  -------------------------------------------------------------------
                         slack                                  0.804    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 draw_pic/VGA_Red_waveform_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/VGA_RED_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.292ns (21.103%)  route 1.092ns (78.897%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.555     1.438    draw_pic/CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  draw_pic/VGA_Red_waveform_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.148     1.586 r  draw_pic/VGA_Red_waveform_reg[2]/Q
                         net (fo=1, routed)           0.284     1.870    display/VGA_CONTROL/VGA_Red_waveform_reg[3][2]
    SLICE_X29Y19         LUT5 (Prop_lut5_I3_O)        0.099     1.969 f  display/VGA_CONTROL/VGA_RED[2]_i_6/O
                         net (fo=1, routed)           0.808     2.777    display/VGA_CONTROL/VGA_RED[2]_i_6_n_0
    SLICE_X10Y36         LUT6 (Prop_lut6_I5_O)        0.045     2.822 r  display/VGA_CONTROL/VGA_RED[2]_i_1/O
                         net (fo=1, routed)           0.000     2.822    display/VGA_RED0[2]
    SLICE_X10Y36         FDRE                                         r  display/VGA_RED_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=506, routed)         0.817     1.944    display/VGA_CLK_108M/CLK_IBUF_BUFG
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375     0.569 r  display/VGA_CLK_108M/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     1.099    display/VGA_CLK_108M/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     1.128 r  display/VGA_CLK_108M/clkout1_buf/O
                         net (fo=189, routed)         0.831     1.958    display/CLK_VGA
    SLICE_X10Y36         FDRE                                         r  display/VGA_RED_reg[2]/C
                         clock pessimism             -0.244     1.714    
                         clock uncertainty            0.170     1.884    
    SLICE_X10Y36         FDRE (Hold_fdre_C_D)         0.120     2.004    display/VGA_RED_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.818    





