# Galaxyâ€‘Detect: Real-Time FPGA + ARM Cortex Accelerator for Radio Astronomy

**Author:** Eliot Abramo, Mathias Rainaldi

**Target Platforms:** PYNQ-Z2 (FPGA), Zynq UltraScale+ Cortex-A53 (host)

---

```mermaid
graph TD
    subgraph Host
        RA[radioastro.cpp]
        SP[signal_processing.cpp]
        CLI[CLI --mode sw/hw]
    end

    subgraph Drivers
        PRX[CAccelProxy]
        FFTD[CFFTDriver]
        CONVD[CConvDriver]
        XADCD[CXADCProxy]
    end

    subgraph FPGA_Kernels
        FFTK[fft_hw.xo]
        CONVK[xconv2d.xo]
    end

    subgraph Peripheral
        XADC[XADC]
    end

    RA --> PRX
    SP --> PRX
    CLI --> RA
    PRX --> FFTD --> FFTK
    PRX --> CONVD --> CONVK
    PRX --> XADCD --> XADC

```

---

## ğŸš€ Key Highlights

| Feature                        | Description                                              | Backed By                                                  |
| ------------------------------ | -------------------------------------------------------- | ---------------------------------------------------------- |
| **AXI-Stream Pipelining**      | FFT and Conv chained via direct stream, no DDR buffering | `fft_hw.cpp`, `xconv2d.cpp` îˆ€fileciteîˆ‚turn19file7îˆ         |
| **Host NEON Optimization**     | Cortex-A53 targeted flags (`-O3 -march=armv8-a+simd`)    | `Makefile` îˆ€fileciteîˆ‚turn18file0îˆ                          |
| **Single-Source Multivariant** | One codebase supports multiple FFT sizes and Conv styles | `FFT_HW.h` templates îˆ€fileciteîˆ‚turn19file2îˆ                |
| **Driver Polymorphism**        | All accelerators inherit from `CAccelDriver`             | `CAccelProxy.cpp`, `CFFTDriver.cpp` îˆ€fileciteîˆ‚turn19file3îˆ |
| **Reproducible DSE**           | `sol1` â†’ `sol15` = stepwise, tagged optimisation log     | Repo structure, slide deck îˆ€fileciteîˆ‚turn18file0îˆ          |

---

## ğŸ”¬ Representative Code Snippets

### Cortex-A53 Optimised Build Flags

```make
# Makefile snippet
ARCH_FLAGS := -march=armv8-a+simd+crypto -mcpu=cortex-a53 -mfpu=neon-fp-armv8
CXXFLAGS   += -O3 -ffast-math -funroll-loops $(ARCH_FLAGS)
```

*65-build sweep â†’ O3 + NEON wins on both latency and energy.*

### Parametric FFT Kernel (Size-Aware)

```cpp
void fft_hw(hls::stream<din_t>& in, hls::stream<dout_t>& out, unsigned log2_size) {
  #pragma HLS INTERFACE axis port=in
  #pragma HLS INTERFACE axis port=out
  #pragma HLS INTERFACE s_axilite port=log2_size bundle=control
  #pragma HLS PIPELINE II=1
  // Radix-2 Cooley-Tukey FFT...
}
```

### Non-blocking Accelerator Dispatch

```cpp
void CFFTDriver::enqueue(xrt::bo& src, xrt::bo& dst, uint32_t lgN) {
  krnl.write_register(LOG2_SIZE_REG, lgN);
  src.sync(XCL_BO_SYNC_BO_TO_DEVICE);
  run = krnl(src, dst, lgN); // returns async handle
}
```

*Fully overlapped host, DMA, and compute.*

---

## ğŸ“ˆ Performance Metrics (Frame = 1024 samples)

| Mode                                                                                |   Latency |    Energy | Flexibility |
| ----------------------------------------------------------------------------------- | --------: | --------: | ----------: |
| Software Only                                                                       |   714.3 s |  1039.4 J |       100 % |
| Early HLS                                                                           |     5â€“8 s |   \~5â€“8 J |        40 % |
| Final (Sol15)                                                                       | **2â€“4 s** | **2â€“4 J** |        60 % |
| â†’ Derived from in-repo experiments and presentation summary îˆ€fileciteîˆ‚turn18file0îˆ. |           |           |             |

---

## ğŸ›  Build & Run

```bash
# Setup
source /opt/xilinx/Vitis/2023.1/settings64.sh

# Compile kernels
cd sol15/vitis_kernels
vitis -c fft_hw.cpp -o fft_hw.xo --target hw --platform xilinx_u200_xdma_201830_2
vitis -c xconv2d.cpp -o xconv2d.xo --target hw --platform xilinx_u200_xdma_201830_2
v++ -l -o ../binary_container_1.xclbin fft_hw.xo xconv2d.xo \
     --platform xilinx_u200_xdma_201830_2

# Build host & run
cd ../radioastro_SW_power_ranger
make
./run_all.sh --mode hw
```

\*Use `--mode sw` for fallback emulation (CI or debugging).

---

## ğŸ“‚ Directory Map

```
lab_hw_sw_final-main/
â”œâ”€ sol1 â€¦ sol15/                 # Step-by-step checkpoints
â”‚  â”œâ”€ vitis_kernels/            # HLS code
â”‚  â”œâ”€ radioastro_SW_power_ranger/  # Host app & drivers
â”‚  â””â”€ *.png / *.tcl / *.xdc     # Reports + constraints
â”œâ”€ data_bin/                     # Sample telescope inputs
â”œâ”€ Cost.ods                      # Project budget & effort
â””â”€ Eliot_Mathias.pdf             # Project summary slides
```

---

## ğŸ§­ Solution Evolution Timeline

| Sol | Innovation                   | Result                                         |
| --: | ---------------------------- | ---------------------------------------------- |
| 1â€“4 | Pure-CPU pipeline            | Baseline latency (17Ã— too slow)                |
|   5 | Initial FFT HLS              | Functional, failed timing                      |
|   6 | Stream depth tweaks          | Hit 250 MHz                                    |
|   7 | Proxy abstraction            | Hostâ€“kernel decoupling  îˆ€fileciteîˆ‚turn19file5îˆ |
|  10 | Added XADC & DMA chain       | Real-time acquisition  îˆ€fileciteîˆ‚turn19file8îˆ  |
|  12 | Unrolled convolution         | 2.4Ã— latency gain                              |
|  14 | Clock gating, BRAM dual-port | 275 MHz @ 61 W                                 |
|  15 | DSP retiming, final polish   | Production overlay                             |

---

