<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Fennix Kernel: CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</title>
<link href="../../tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../jquery.js"></script>
<script type="text/javascript" src="../../dynsections.js"></script>
<link href="../../navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../resize.js"></script>
<script type="text/javascript" src="../../navtreedata.js"></script>
<script type="text/javascript" src="../../navtree.js"></script>
<link href="../../search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="../../search/searchdata.js"></script>
<script type="text/javascript" src="../../search/search.js"></script>
<link href="../../doxygen.css" rel="stylesheet" type="text/css" />
<link href="../../doxygen-awesome.css" rel="stylesheet" type="text/css"/>
<link href="../../custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Fennix Kernel
   &#160;<span id="projectnumber">1.0.0</span>
   </div>
   <div id="projectbrief">Opeating System from scratch made in C and C++</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "../../search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="../../menudata.js"></script>
<script type="text/javascript" src="../../menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('../../',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html','../../'); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">CPU::x86::Intel::CPUID0x00000007_1 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Extended feature flags enumeration.  
 <a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:ab0d38682975fe2c41d978d660ddf2c97"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab0d38682975fe2c41d978d660ddf2c97">Get</a> ()</td></tr>
<tr class="separator:ab0d38682975fe2c41d978d660ddf2c97"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aff83075d4d293786f11585aede97f641"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:ac281b5e0c6026244852d12111efc121e"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a8534a210881a5a8b4a4e56a43943968f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 3</td></tr>
<tr class="separator:a8534a210881a5a8b4a4e56a43943968f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6dfe8f26ec09c97111c2abc83b010f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>RAO_INT</b>: 1</td></tr>
<tr class="memdesc:ab6dfe8f26ec09c97111c2abc83b010f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RAO-INT.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#ab6dfe8f26ec09c97111c2abc83b010f1">More...</a><br /></td></tr>
<tr class="separator:ab6dfe8f26ec09c97111c2abc83b010f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9c2c7a8ec188ad0fe969697c6100a54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI</b>: 1</td></tr>
<tr class="memdesc:ac9c2c7a8ec188ad0fe969697c6100a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX Vector Neural Network Instructions (XNNI) (VEX encoded)  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#ac9c2c7a8ec188ad0fe969697c6100a54">More...</a><br /></td></tr>
<tr class="separator:ac9c2c7a8ec188ad0fe969697c6100a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea03d5edd19213cf75abbcdca5d4e057"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX512_BF16</b>: 1</td></tr>
<tr class="memdesc:aea03d5edd19213cf75abbcdca5d4e057"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX-512 instructions for bfloat16 numbers.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#aea03d5edd19213cf75abbcdca5d4e057">More...</a><br /></td></tr>
<tr class="separator:aea03d5edd19213cf75abbcdca5d4e057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81088aa83e7a3adf438c734eab510a3f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 1</td></tr>
<tr class="memdesc:a81088aa83e7a3adf438c734eab510a3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#a81088aa83e7a3adf438c734eab510a3f">More...</a><br /></td></tr>
<tr class="separator:a81088aa83e7a3adf438c734eab510a3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f9726a206c121af10f2f63b4fb0c73"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>CMPCCXADD</b>: 1</td></tr>
<tr class="memdesc:a65f9726a206c121af10f2f63b4fb0c73"><td class="mdescLeft">&#160;</td><td class="mdescRight">CMPccXADD.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#a65f9726a206c121af10f2f63b4fb0c73">More...</a><br /></td></tr>
<tr class="separator:a65f9726a206c121af10f2f63b4fb0c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4375338a006d6ef9d6bc61de735e3c2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>ARCHPERFMONEXT</b>: 1</td></tr>
<tr class="memdesc:ad4375338a006d6ef9d6bc61de735e3c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Architectural Performance Monitoring Extended Leaf (EAX=23h)  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#ad4375338a006d6ef9d6bc61de735e3c2">More...</a><br /></td></tr>
<tr class="separator:ad4375338a006d6ef9d6bc61de735e3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72bd2b10d31f51cb5a7c317b807b9d6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 1</td></tr>
<tr class="memdesc:ad72bd2b10d31f51cb5a7c317b807b9d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#ad72bd2b10d31f51cb5a7c317b807b9d6">More...</a><br /></td></tr>
<tr class="separator:ad72bd2b10d31f51cb5a7c317b807b9d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a858e33c5005b44df1a67e805879a1a87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_ZERO_REP_MOVSB</b>: 1</td></tr>
<tr class="memdesc:a858e33c5005b44df1a67e805879a1a87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length MOVSB.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#a858e33c5005b44df1a67e805879a1a87">More...</a><br /></td></tr>
<tr class="separator:a858e33c5005b44df1a67e805879a1a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2a3d7a218e60ec35eb70c4d93481afc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_STOSB</b>: 1</td></tr>
<tr class="memdesc:ad2a3d7a218e60ec35eb70c4d93481afc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length STOSB.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#ad2a3d7a218e60ec35eb70c4d93481afc">More...</a><br /></td></tr>
<tr class="separator:ad2a3d7a218e60ec35eb70c4d93481afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606326a17882ba3073d132c70c7b085f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FAST_SHORT_REP_CMPSB_SCASB</b>: 1</td></tr>
<tr class="memdesc:a606326a17882ba3073d132c70c7b085f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast zero-length CMPSB and SCASB.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#a606326a17882ba3073d132c70c7b085f">More...</a><br /></td></tr>
<tr class="separator:a606326a17882ba3073d132c70c7b085f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a796e76f2dc1798b35cb492f85663e22a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved3</b>: 4</td></tr>
<tr class="memdesc:a796e76f2dc1798b35cb492f85663e22a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#a796e76f2dc1798b35cb492f85663e22a">More...</a><br /></td></tr>
<tr class="separator:a796e76f2dc1798b35cb492f85663e22a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a94fd4753dfd15f37c45aa5081c777"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>FRED</b>: 1</td></tr>
<tr class="memdesc:a41a94fd4753dfd15f37c45aa5081c777"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flexible Return and Event Delivery.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#a41a94fd4753dfd15f37c45aa5081c777">More...</a><br /></td></tr>
<tr class="separator:a41a94fd4753dfd15f37c45aa5081c777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699b81210a944808b72bf8d969c5e35a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LKGS</b>: 1</td></tr>
<tr class="memdesc:a699b81210a944808b72bf8d969c5e35a"><td class="mdescLeft">&#160;</td><td class="mdescRight">LKGS Instruction.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#a699b81210a944808b72bf8d969c5e35a">More...</a><br /></td></tr>
<tr class="separator:a699b81210a944808b72bf8d969c5e35a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c602f87af621a3e9419b82039075a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>WRMSRNS</b>: 1</td></tr>
<tr class="memdesc:ad5c602f87af621a3e9419b82039075a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">WRMSRNS instruction.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#ad5c602f87af621a3e9419b82039075a0">More...</a><br /></td></tr>
<tr class="separator:ad5c602f87af621a3e9419b82039075a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb84d004314cb2babd3d3aea0efc9efc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved4</b>: 1</td></tr>
<tr class="memdesc:abb84d004314cb2babd3d3aea0efc9efc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#abb84d004314cb2babd3d3aea0efc9efc">More...</a><br /></td></tr>
<tr class="separator:abb84d004314cb2babd3d3aea0efc9efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2476665f2fd4450ecb37826608f78c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AMX_FP16</b>: 1</td></tr>
<tr class="memdesc:ab2476665f2fd4450ecb37826608f78c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AMX instructions for FP16 numbers.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#ab2476665f2fd4450ecb37826608f78c8">More...</a><br /></td></tr>
<tr class="separator:ab2476665f2fd4450ecb37826608f78c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad00f20fdd0f17d306f892bb7654dd858"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>HRESET</b>: 1</td></tr>
<tr class="memdesc:ad00f20fdd0f17d306f892bb7654dd858"><td class="mdescLeft">&#160;</td><td class="mdescRight">HRESET instruction, IA32_HRESET_ENABLE MSR, and Processor History Reset Leaf (EAX=20h)  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#ad00f20fdd0f17d306f892bb7654dd858">More...</a><br /></td></tr>
<tr class="separator:ad00f20fdd0f17d306f892bb7654dd858"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4ff1dc7ececc50ae6b7fd47cbe969a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_IFMA</b>: 1</td></tr>
<tr class="memdesc:af4ff1dc7ececc50ae6b7fd47cbe969a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX IFMA instructions.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#af4ff1dc7ececc50ae6b7fd47cbe969a0">More...</a><br /></td></tr>
<tr class="separator:af4ff1dc7ececc50ae6b7fd47cbe969a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71e2c0d2cf0b90aa3920a2b7ec64366c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved5</b>: 2</td></tr>
<tr class="memdesc:a71e2c0d2cf0b90aa3920a2b7ec64366c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#a71e2c0d2cf0b90aa3920a2b7ec64366c">More...</a><br /></td></tr>
<tr class="separator:a71e2c0d2cf0b90aa3920a2b7ec64366c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22ae3ddbccf0ce91948014cfc83436d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>LAM</b>: 1</td></tr>
<tr class="memdesc:a22ae3ddbccf0ce91948014cfc83436d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Linear Address Masking.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#a22ae3ddbccf0ce91948014cfc83436d0">More...</a><br /></td></tr>
<tr class="separator:a22ae3ddbccf0ce91948014cfc83436d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdec3d883cead15363fc293ff465fc36"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>MSRLIST</b>: 1</td></tr>
<tr class="memdesc:afdec3d883cead15363fc293ff465fc36"><td class="mdescLeft">&#160;</td><td class="mdescRight">RDMSRLIST and WRMSRLIST instructions, and the IA32_BARRIER MSR.  <a href="../../d8/def/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d478_1_1_0d489.html#afdec3d883cead15363fc293ff465fc36">More...</a><br /></td></tr>
<tr class="separator:afdec3d883cead15363fc293ff465fc36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac281b5e0c6026244852d12111efc121e"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:ac281b5e0c6026244852d12111efc121e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d6b11f887f85240e6757c59a5f7a406"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a5d6b11f887f85240e6757c59a5f7a406"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff83075d4d293786f11585aede97f641"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aff83075d4d293786f11585aede97f641">EAX</a></td></tr>
<tr class="separator:aff83075d4d293786f11585aede97f641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9cb32df3d75a9924b6120e2473cec4"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adcbbebf5507322b0e482fd2854977487"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a438024e306adb9d0d8543a95bd8e980b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PPIN</b>: 1</td></tr>
<tr class="memdesc:a438024e306adb9d0d8543a95bd8e980b"><td class="mdescLeft">&#160;</td><td class="mdescRight">IA32_PPIN and IA32_PPIN_CTL MSRs.  <a href="../../da/d7d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d482_1_1_0d511.html#a438024e306adb9d0d8543a95bd8e980b">More...</a><br /></td></tr>
<tr class="separator:a438024e306adb9d0d8543a95bd8e980b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1728015553017317d867fe878e1e9f76"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 31</td></tr>
<tr class="memdesc:a1728015553017317d867fe878e1e9f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d7d/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d482_1_1_0d511.html#a1728015553017317d867fe878e1e9f76">More...</a><br /></td></tr>
<tr class="separator:a1728015553017317d867fe878e1e9f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adcbbebf5507322b0e482fd2854977487"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adcbbebf5507322b0e482fd2854977487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5119da964dc35437e1f642d2b3ab385e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a5119da964dc35437e1f642d2b3ab385e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d9cb32df3d75a9924b6120e2473cec4"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3d9cb32df3d75a9924b6120e2473cec4">EBX</a></td></tr>
<tr class="separator:a3d9cb32df3d75a9924b6120e2473cec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4cb4f42d0d3a8752a42708dbe919946"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:adf5fa6f38d16ffc1b3e4d166fa7f6a84"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a79e4cf014d04f0e3d1ade86759f0b403"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved</b>: 32</td></tr>
<tr class="memdesc:a79e4cf014d04f0e3d1ade86759f0b403"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../db/db1/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d484_1_1_0d518.html#a79e4cf014d04f0e3d1ade86759f0b403">More...</a><br /></td></tr>
<tr class="separator:a79e4cf014d04f0e3d1ade86759f0b403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf5fa6f38d16ffc1b3e4d166fa7f6a84"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:adf5fa6f38d16ffc1b3e4d166fa7f6a84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c1a602b933ad30ac8dea464f04a7cc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:a0c1a602b933ad30ac8dea464f04a7cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4cb4f42d0d3a8752a42708dbe919946"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab4cb4f42d0d3a8752a42708dbe919946">ECX</a></td></tr>
<tr class="separator:ab4cb4f42d0d3a8752a42708dbe919946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00982f7e310fdede9bad444bd4fb88af"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0054417af4eb846c561180075e2d5221"><td class="memItemLeft" >&#160;&#160;&#160;struct {</td></tr>
<tr class="memitem:a76f46b4096664212e87218395ec03503"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved0</b>: 4</td></tr>
<tr class="memdesc:a76f46b4096664212e87218395ec03503"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d485_1_1_0d524.html#a76f46b4096664212e87218395ec03503">More...</a><br /></td></tr>
<tr class="separator:a76f46b4096664212e87218395ec03503"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dfba34de0f62627ac8e6af9ec86582d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_VNNI_INT8</b>: 1</td></tr>
<tr class="memdesc:a9dfba34de0f62627ac8e6af9ec86582d"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX VNNI INT8 instructions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d485_1_1_0d524.html#a9dfba34de0f62627ac8e6af9ec86582d">More...</a><br /></td></tr>
<tr class="separator:a9dfba34de0f62627ac8e6af9ec86582d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad618324b5fb2bfd8be9ee4ffacbd9add"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>AVX_NE_CONVERT</b>: 1</td></tr>
<tr class="memdesc:ad618324b5fb2bfd8be9ee4ffacbd9add"><td class="mdescLeft">&#160;</td><td class="mdescRight">AVX NE CONVERT instructions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d485_1_1_0d524.html#ad618324b5fb2bfd8be9ee4ffacbd9add">More...</a><br /></td></tr>
<tr class="separator:ad618324b5fb2bfd8be9ee4ffacbd9add"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e7882262729f8daebc9b8d2ebd70a9c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved1</b>: 8</td></tr>
<tr class="memdesc:a1e7882262729f8daebc9b8d2ebd70a9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d485_1_1_0d524.html#a1e7882262729f8daebc9b8d2ebd70a9c">More...</a><br /></td></tr>
<tr class="separator:a1e7882262729f8daebc9b8d2ebd70a9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b406dfb61f1f41f154f170a7ccb2fbe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>PREFETCHIT</b>: 1</td></tr>
<tr class="memdesc:a0b406dfb61f1f41f154f170a7ccb2fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">PREFETCHIT0 and PREFETCHIT1 instructions.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d485_1_1_0d524.html#a0b406dfb61f1f41f154f170a7ccb2fbe">More...</a><br /></td></tr>
<tr class="separator:a0b406dfb61f1f41f154f170a7ccb2fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bf82e9083c233547065f4d0e8045a4b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d0/d18/ArithmeticOperations_8c.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>Reserved2</b>: 17</td></tr>
<tr class="memdesc:a7bf82e9083c233547065f4d0e8045a4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved.  <a href="../../da/d51/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_1_1_0d485_1_1_0d524.html#a7bf82e9083c233547065f4d0e8045a4b">More...</a><br /></td></tr>
<tr class="separator:a7bf82e9083c233547065f4d0e8045a4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0054417af4eb846c561180075e2d5221"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0054417af4eb846c561180075e2d5221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58c08408a14fd290e022d2ecec08ca3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="../../d7/d48/cpuid__amd_8hpp.html#a21fd4735acfa92806734ecf28ef975c5">cpuid_t</a>&#160;</td><td class="memItemRight" valign="bottom"><b>raw</b></td></tr>
<tr class="separator:ae58c08408a14fd290e022d2ecec08ca3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00982f7e310fdede9bad444bd4fb88af"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a00982f7e310fdede9bad444bd4fb88af">EDX</a></td></tr>
<tr class="separator:a00982f7e310fdede9bad444bd4fb88af"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Extended feature flags enumeration. </p>

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00721">721</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="ab0d38682975fe2c41d978d660ddf2c97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0d38682975fe2c41d978d660ddf2c97">&#9670;&nbsp;</a></span>Get()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="../../d6/de6/include_2types_8h.html#a6034e8cd4bcd5bacfd060abd01bbd8a8">__always_inline</a> void CPU::x86::Intel::CPUID0x00000007_1::Get </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">723</a> of file <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a>.</p>
<div class="fragment"><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;                {</div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="preprocessor">#if defined(a86)</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;                    <a class="code" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a>(<span class="stringliteral">&quot;cpuid&quot;</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;                         : <span class="stringliteral">&quot;=a&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aff83075d4d293786f11585aede97f641">EAX</a>.raw), <span class="stringliteral">&quot;=b&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3d9cb32df3d75a9924b6120e2473cec4">EBX</a>.raw), <span class="stringliteral">&quot;=c&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab4cb4f42d0d3a8752a42708dbe919946">ECX</a>.raw), <span class="stringliteral">&quot;=d&quot;</span>(<a class="code" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a00982f7e310fdede9bad444bd4fb88af">EDX</a>.raw)</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;                         : <span class="stringliteral">&quot;a&quot;</span>(0x7), <span class="stringliteral">&quot;c&quot;</span>(0x1)); <span class="comment">/* FIXME */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="preprocessor">#endif </span><span class="comment">// a64 || a32</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;                }</div>
<div class="ttc" id="aMultiboot64bitMap_8cpp_html_ab17ab6407b8950c89ba3ff3b4919200b"><div class="ttname"><a href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv</a></div><div class="ttdeci">asmv(&quot;invlpg (%0)&quot; ::&quot;r&quot;(VirtualAddress) :&quot;memory&quot;)</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a00982f7e310fdede9bad444bd4fb88af"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a00982f7e310fdede9bad444bd4fb88af">CPU::x86::Intel::CPUID0x00000007_1::EDX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@485 EDX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_a3d9cb32df3d75a9924b6120e2473cec4"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3d9cb32df3d75a9924b6120e2473cec4">CPU::x86::Intel::CPUID0x00000007_1::EBX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@482 EBX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_ab4cb4f42d0d3a8752a42708dbe919946"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab4cb4f42d0d3a8752a42708dbe919946">CPU::x86::Intel::CPUID0x00000007_1::ECX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@484 ECX</div></div>
<div class="ttc" id="astructCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1_html_aff83075d4d293786f11585aede97f641"><div class="ttname"><a href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aff83075d4d293786f11585aede97f641">CPU::x86::Intel::CPUID0x00000007_1::EAX</a></div><div class="ttdeci">union CPU::x86::Intel::CPUID0x00000007_1::@478 EAX</div></div>
</div><!-- fragment -->
<p class="reference">References <a class="el" href="../../d7/dfa/Multiboot64bitMap_8cpp.html#ab17ab6407b8950c89ba3ff3b4919200b">asmv()</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#aff83075d4d293786f11585aede97f641">EAX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a3d9cb32df3d75a9924b6120e2473cec4">EBX</a>, <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#ab4cb4f42d0d3a8752a42708dbe919946">ECX</a>, and <a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html#a00982f7e310fdede9bad444bd4fb88af">EDX</a>.</p>

</div>
</div>
<h2 class="groupheader">Field Documentation</h2>
<a id="aff83075d4d293786f11585aede97f641"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff83075d4d293786f11585aede97f641">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EAX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a3d9cb32df3d75a9924b6120e2473cec4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d9cb32df3d75a9924b6120e2473cec4">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EBX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="ab4cb4f42d0d3a8752a42708dbe919946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4cb4f42d0d3a8752a42708dbe919946">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::ECX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<a id="a00982f7e310fdede9bad444bd4fb88af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00982f7e310fdede9bad444bd4fb88af">&#9670;&nbsp;</a></span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... }  CPU::x86::Intel::CPUID0x00000007_1::EDX</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html#l00723">Get()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Kernel/include/cpu/x86/<a class="el" href="../../d5/d4f/cpuid__intel_8hpp_source.html">cpuid_intel.hpp</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="../../d7/dfa/namespaceCPU.html">CPU</a></li><li class="navelem"><a class="el" href="../../d7/df8/namespaceCPU_1_1x86.html">x86</a></li><li class="navelem"><a class="el" href="../../d0/db7/namespaceCPU_1_1x86_1_1Intel.html">Intel</a></li><li class="navelem"><a class="el" href="../../d0/d9b/structCPU_1_1x86_1_1Intel_1_1CPUID0x00000007__1.html">CPUID0x00000007_1</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="../../doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
