-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
-- Date        : Wed May 16 15:36:19 2018
-- Host        : ux305 running 64-bit Debian GNU/Linux testing/unstable
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_
--               demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0_sim_netlist.vhdl
-- Design      : demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_100 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_100 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_100;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_100 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_104 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_104 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_104;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_104 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_108 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_108 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_108;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_108 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_112 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_112 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_112;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_112 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_116 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_116 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_116;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_116 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_120 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_120 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_120;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_120 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_124 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_124 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_124;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_124 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_128 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_128 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_128;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_128 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_132 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_132 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_132;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_132 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_136 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_136 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_136;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_136 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_140 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_140 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_140;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_140 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_144 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_144 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_144;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_144 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_148 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_148 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_148;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_148 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_152 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_152 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_152;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_152 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_156 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_156 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_156;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_156 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_160 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_160 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_160;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_160 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_164 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_164 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_164;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_164 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_168 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_168 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_168;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_168 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_172 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_172 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_172;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_172 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_176 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_176 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_176;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_176 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_180 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_180 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_180;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_180 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_184 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_184 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_184;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_184 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_188 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_188 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_188;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_188 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_192 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_192 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_192;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_192 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_196 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_196 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_196;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_196 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_200 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_200 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_200;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_200 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_204 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_204 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_204;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_204 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_208 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_208 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_208;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_208 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_212 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_212 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_212;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_212 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_216 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_216 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_216;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_216 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_220 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_220 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_220;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_220 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_224 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    bit_tab_s : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_224 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_224;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_224 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => bit_tab_s,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_228 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_228 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_228;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_228 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_232 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_232 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_232;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_232 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_236 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_236 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_236;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_236 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_240 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_240 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_240;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_240 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_244 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_244 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_244;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_244 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_248 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_248 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_248;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_248 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_252 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_252 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_252;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_252 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_256 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_256 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_256;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_256 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_260 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_260 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_260;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_260 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_264 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_264 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_264;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_264 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_268 is
  port (
    bit_tab_s : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    reset_store3_s : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_268 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_268;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_268 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => reset_store3_s,
      Q => bit_tab_s,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_56 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_56 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_56;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_56 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_60 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_60 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_60;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_60 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_64 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_64 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_64;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_64 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_68 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_68 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_68;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_68 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_72 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_72 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_72;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_72 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_76 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_76 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_76;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_76 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_80 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_80 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_80;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_80 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_84 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_84 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_84;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_84 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_88 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_88 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_88;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_88 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_92 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_92 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_92;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_92 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_96 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]_0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_96 : entity is "fir16OITM_bit_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_96;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_96 is
begin
\bit_tab_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \bit_tab_s_reg[0]_0\,
      Q => reset_accum_in_s_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_cpt is
  port (
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    cpt_overflow_next : out STD_LOGIC;
    data_rst_i : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    data_en_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_cpt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_cpt is
  signal cpt_val_next : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cpt_val_s : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \cpt_val_s[1]_i_2_n_0\ : STD_LOGIC;
  signal \cpt_val_s[5]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpt_val_s[3]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \cpt_val_s[5]_i_2\ : label is "soft_lutpair3";
begin
\cpt_val2_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => cpt_val_next(0),
      Q => Q(0),
      R => '0'
    );
\cpt_val2_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => cpt_val_next(1),
      Q => Q(1),
      R => '0'
    );
\cpt_val2_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => cpt_val_next(2),
      Q => Q(2),
      R => '0'
    );
\cpt_val2_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => cpt_val_next(3),
      Q => Q(3),
      R => '0'
    );
\cpt_val2_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => cpt_val_next(4),
      Q => Q(4),
      R => '0'
    );
\cpt_val2_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => cpt_val_next(5),
      Q => Q(5),
      R => '0'
    );
\cpt_val_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFBFFF0000"
    )
        port map (
      I0 => \cpt_val_s[1]_i_2_n_0\,
      I1 => cpt_val_s(2),
      I2 => cpt_val_s(4),
      I3 => cpt_val_s(1),
      I4 => data_en_i,
      I5 => cpt_val_s(0),
      O => cpt_val_next(0)
    );
\cpt_val_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555AAAAFF7F0000"
    )
        port map (
      I0 => data_en_i,
      I1 => cpt_val_s(4),
      I2 => cpt_val_s(2),
      I3 => \cpt_val_s[1]_i_2_n_0\,
      I4 => cpt_val_s(1),
      I5 => cpt_val_s(0),
      O => cpt_val_next(1)
    );
\cpt_val_s[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cpt_val_s(3),
      I1 => cpt_val_s(5),
      O => \cpt_val_s[1]_i_2_n_0\
    );
\cpt_val_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA5555FBFF0000"
    )
        port map (
      I0 => \cpt_val_s[5]_i_2_n_0\,
      I1 => cpt_val_s(5),
      I2 => cpt_val_s(3),
      I3 => cpt_val_s(4),
      I4 => cpt_val_s(2),
      I5 => cpt_val_s(0),
      O => cpt_val_next(2)
    );
\cpt_val_s[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => cpt_val_s(0),
      I1 => data_en_i,
      I2 => cpt_val_s(1),
      I3 => cpt_val_s(2),
      I4 => cpt_val_s(3),
      O => cpt_val_next(3)
    );
\cpt_val_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA68AAAAAA6AAAAA"
    )
        port map (
      I0 => cpt_val_s(4),
      I1 => cpt_val_s(3),
      I2 => cpt_val_s(0),
      I3 => \cpt_val_s[5]_i_2_n_0\,
      I4 => cpt_val_s(2),
      I5 => cpt_val_s(5),
      O => cpt_val_next(4)
    );
\cpt_val_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF40FF00FF00BF00"
    )
        port map (
      I0 => \cpt_val_s[5]_i_2_n_0\,
      I1 => cpt_val_s(2),
      I2 => cpt_val_s(4),
      I3 => cpt_val_s(5),
      I4 => cpt_val_s(0),
      I5 => cpt_val_s(3),
      O => cpt_val_next(5)
    );
\cpt_val_s[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cpt_val_s(1),
      I1 => data_en_i,
      O => \cpt_val_s[5]_i_2_n_0\
    );
\cpt_val_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => cpt_val_next(0),
      Q => cpt_val_s(0),
      R => data_rst_i
    );
\cpt_val_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => cpt_val_next(1),
      Q => cpt_val_s(1),
      R => data_rst_i
    );
\cpt_val_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => cpt_val_next(2),
      Q => cpt_val_s(2),
      R => data_rst_i
    );
\cpt_val_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => cpt_val_next(3),
      Q => cpt_val_s(3),
      R => data_rst_i
    );
\cpt_val_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => cpt_val_next(4),
      Q => cpt_val_s(4),
      R => data_rst_i
    );
\cpt_val_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => cpt_val_next(5),
      Q => cpt_val_s(5),
      R => data_rst_i
    );
reset_store3_s_reg_srl3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => cpt_val_s(0),
      I1 => \cpt_val_s[5]_i_2_n_0\,
      I2 => cpt_val_s(3),
      I3 => cpt_val_s(5),
      I4 => cpt_val_s(2),
      I5 => cpt_val_s(4),
      O => cpt_overflow_next
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_101 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_101 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_101;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_101 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_105 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_105 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_105;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_105 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_109 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_109 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_109;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_109 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_113 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_113 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_113;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_113 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_117 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_117 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_117;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_117 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep__0\(27),
      A(28) => \data3_s_reg[27]_rep__0\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_121 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_121 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_121;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_121 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep__0\(27),
      A(28) => \data3_s_reg[27]_rep__0\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_125 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_125 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_125;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_125 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep__0\(27),
      A(28) => \data3_s_reg[27]_rep__0\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_129 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_129 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_129;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_129 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_133 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_133 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_133;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_133 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_137 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_137 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_137;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_137 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_141 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_141 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_141;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_141 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_145 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_145 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_145;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_145 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_149 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_149 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_149;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_149 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_153 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_153 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_153;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_153 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_157 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_157 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_157;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_157 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_161 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_161 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_161;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_161 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_165 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_165 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_165;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_165 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_169 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_169 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_169;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_169 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep__0\(27),
      A(28) => \data3_s_reg[27]_rep__0\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_173 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_173 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_173;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_173 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep__0\(27),
      A(28) => \data3_s_reg[27]_rep__0\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_177 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_177 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_177;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_177 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep__0\(27),
      A(28) => \data3_s_reg[27]_rep__0\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_181 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_181 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_181;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_181 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_185 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_185 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_185;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_185 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep__0\(27),
      A(28) => \data3_s_reg[27]_rep__0\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_189 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_189 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_189;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_189 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep__0\(27),
      A(28) => \data3_s_reg[27]_rep__0\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_193 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_193 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_193;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_193 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep__0\(27),
      A(28) => \data3_s_reg[27]_rep__0\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_197 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_197 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_197;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_197 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep\(27),
      A(28) => \data3_s_reg[27]_rep\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s_reg_rep,
      CEA2 => data_en_s_reg_rep,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s_reg_rep,
      CEB2 => data_en_s_reg_rep,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => pcen_reg_rep,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_201 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_201 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_201;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_201 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep\(27),
      A(28) => \data3_s_reg[27]_rep\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s_reg_rep,
      CEA2 => data_en_s_reg_rep,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s_reg_rep,
      CEB2 => data_en_s_reg_rep,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => pcen_reg_rep,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_205 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_205 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_205;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_205 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep\(27),
      A(28) => \data3_s_reg[27]_rep\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s_reg_rep,
      CEA2 => data_en_s_reg_rep,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s_reg_rep,
      CEB2 => data_en_s_reg_rep,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => pcen_reg_rep,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_209 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_209 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_209;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_209 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep\(27),
      A(28) => \data3_s_reg[27]_rep\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s_reg_rep,
      CEA2 => data_en_s_reg_rep,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s_reg_rep,
      CEB2 => data_en_s_reg_rep,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => pcen_reg_rep,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_213 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_213 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_213;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_213 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep\(27),
      A(28) => \data3_s_reg[27]_rep\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s_reg_rep,
      CEA2 => data_en_s_reg_rep,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s_reg_rep,
      CEB2 => data_en_s_reg_rep,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => pcen_reg_rep,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_217 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_217 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_217;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_217 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep\(27),
      A(28) => \data3_s_reg[27]_rep\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s_reg_rep,
      CEA2 => data_en_s_reg_rep,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s_reg_rep,
      CEB2 => data_en_s_reg_rep,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => pcen_reg_rep,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_221 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_221 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_221;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_221 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep\(27),
      A(28) => \data3_s_reg[27]_rep\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s_reg_rep,
      CEA2 => data_en_s_reg_rep,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s_reg_rep,
      CEB2 => data_en_s_reg_rep,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => pcen_reg_rep,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_225 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_225 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_225;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_225 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_229 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_229 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_229;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_229 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep\(27),
      A(28) => \data3_s_reg[27]_rep\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s_reg_rep,
      CEA2 => data_en_s_reg_rep,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s_reg_rep,
      CEB2 => data_en_s_reg_rep,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => pcen_reg_rep,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_233 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_233 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_233;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_233 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep\(27),
      A(28) => \data3_s_reg[27]_rep\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s_reg_rep,
      CEA2 => data_en_s_reg_rep,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s_reg_rep,
      CEB2 => data_en_s_reg_rep,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => pcen_reg_rep,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_237 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_237 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_237;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_237 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_241 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_241 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_241;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_241 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_245 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_245 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_245;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_245 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_249 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_249 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_249;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_249 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_253 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_253 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_253;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_253 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_257 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_257 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_257;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_257 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_261 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_261 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_261;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_261 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_265 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_265 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_265;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_265 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_269 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    DSP48E1_inst_0 : out STD_LOGIC;
    CEP : out STD_LOGIC;
    DSP48E1_inst_1 : out STD_LOGIC;
    data_en_s : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_s_reg_rep : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_269 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_269;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_269 is
  signal \^dsp48e1_inst_0\ : STD_LOGIC;
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of pcen_reg : label is "pcen_reg";
  attribute ORIG_CELL_NAME of pcen_reg_rep : label is "pcen_reg";
  attribute ORIG_CELL_NAME of \pcen_reg_rep__0\ : label is "pcen_reg";
begin
  DSP48E1_inst_0 <= \^dsp48e1_inst_0\;
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \^dsp48e1_inst_0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => OPMODE(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
pcen_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => data_en_s_reg_rep,
      Q => CEP,
      R => '0'
    );
pcen_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => data_en_s_reg_rep,
      Q => DSP48E1_inst_1,
      R => '0'
    );
\pcen_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => data_en_s,
      Q => \^dsp48e1_inst_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_57 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_57 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_57;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_57 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_61 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_61 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_61;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_61 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_65 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_65 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_65;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_65 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_69 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_69 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_69;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_69 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_73 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_73 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_73;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_73 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \data3_s_reg[27]_rep\(27),
      A(28) => \data3_s_reg[27]_rep\(27),
      A(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s_reg_rep,
      CEA2 => data_en_s_reg_rep,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s_reg_rep,
      CEB2 => data_en_s_reg_rep,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => pcen_reg_rep,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_77 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_77 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_77;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_77 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_81 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_81 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_81;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_81 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_85 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_85 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_85;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_85 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_89 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_89 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_89;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_89 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_93 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_93 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_93;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_93 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => data_en_s,
      CEA2 => data_en_s,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => data_en_s,
      CEB2 => data_en_s,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => \pcen_reg_rep__0\,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_97 is
  port (
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_97 : entity is "fir16OITM_multiplier";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_97;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_97 is
  signal NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_DSP48E1_inst_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_DSP48E1_inst_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_DSP48E1_inst_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 14 );
  signal NLW_DSP48E1_inst_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute box_type : string;
  attribute box_type of DSP48E1_inst : label is "PRIMITIVE";
begin
DSP48E1_inst: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      IS_ALUMODE_INVERTED => B"0000",
      IS_CARRYIN_INVERTED => '0',
      IS_CLK_INVERTED => '0',
      IS_INMODE_INVERTED => B"00000",
      IS_OPMODE_INVERTED => B"0000000",
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => A(27),
      A(28) => A(27),
      A(27 downto 0) => A(27 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_DSP48E1_inst_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => Q(15),
      B(16) => Q(15),
      B(15 downto 0) => Q(15 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_DSP48E1_inst_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_DSP48E1_inst_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_DSP48E1_inst_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => \data_en_s_reg_rep__0\,
      CEA2 => \data_en_s_reg_rep__0\,
      CEAD => '0',
      CEALUMODE => '1',
      CEB1 => \data_en_s_reg_rep__0\,
      CEB2 => \data_en_s_reg_rep__0\,
      CEC => '0',
      CECARRYIN => '1',
      CECTRL => '1',
      CED => '0',
      CEINMODE => '1',
      CEM => '0',
      CEP => CEP,
      CLK => data_clk_i,
      D(24 downto 0) => B"1111111111111111111111111",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_DSP48E1_inst_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6) => '0',
      OPMODE(5) => reset_accum_in_s_reg(0),
      OPMODE(4 downto 0) => B"00101",
      OVERFLOW => NLW_DSP48E1_inst_OVERFLOW_UNCONNECTED,
      P(47 downto 14) => NLW_DSP48E1_inst_P_UNCONNECTED(47 downto 14),
      P(13 downto 0) => D(13 downto 0),
      PATTERNBDETECT => NLW_DSP48E1_inst_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_DSP48E1_inst_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_DSP48E1_inst_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_DSP48E1_inst_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_102 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_102 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_102;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_102 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_106 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_106 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_106;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_106 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_110 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_110 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_110;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_110 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_114 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_114 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_114;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_114 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_118 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_118 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_118;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_118 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_122 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_122 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_122;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_122 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_126 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_126 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_126;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_126 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_130 is
  port (
    \coeff_s_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    \data_tab_s_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_130 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_130;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_130 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(0),
      Q => \coeff_s_reg[15]\(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(10),
      Q => \coeff_s_reg[15]\(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(11),
      Q => \coeff_s_reg[15]\(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(12),
      Q => \coeff_s_reg[15]\(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(13),
      Q => \coeff_s_reg[15]\(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(14),
      Q => \coeff_s_reg[15]\(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(15),
      Q => \coeff_s_reg[15]\(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(1),
      Q => \coeff_s_reg[15]\(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(2),
      Q => \coeff_s_reg[15]\(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(3),
      Q => \coeff_s_reg[15]\(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(4),
      Q => \coeff_s_reg[15]\(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(5),
      Q => \coeff_s_reg[15]\(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(6),
      Q => \coeff_s_reg[15]\(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(7),
      Q => \coeff_s_reg[15]\(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(8),
      Q => \coeff_s_reg[15]\(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(9),
      Q => \coeff_s_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_134 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_134 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_134;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_134 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_138 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_138 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_138;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_138 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_142 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_142 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_142;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_142 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_146 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_146 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_146;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_146 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_150 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_150 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_150;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_150 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_154 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_154 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_154;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_154 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_158 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_158 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_158;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_158 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_162 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_162 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_162;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_162 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_166 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_166 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_166;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_166 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_170 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_170 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_170;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_170 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_174 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_174 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_174;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_174 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_178 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_178 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_178;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_178 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_182 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_182 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_182;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_182 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_186 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_186 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_186;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_186 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_190 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_190 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_190;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_190 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_194 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_194 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_194;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_194 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_198 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_198 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_198;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_198 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_202 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_202 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_202;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_202 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_206 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_206 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_206;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_206 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_210 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_210 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_210;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_210 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_214 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_214 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_214;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_214 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_218 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_218 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_218;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_218 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_222 is
  port (
    \coeff_s_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_222 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_222;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_222 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => \coeff_s_reg[15]\(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => \coeff_s_reg[15]\(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => \coeff_s_reg[15]\(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => \coeff_s_reg[15]\(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => \coeff_s_reg[15]\(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => \coeff_s_reg[15]\(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => \coeff_s_reg[15]\(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => \coeff_s_reg[15]\(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => \coeff_s_reg[15]\(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => \coeff_s_reg[15]\(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => \coeff_s_reg[15]\(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => \coeff_s_reg[15]\(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => \coeff_s_reg[15]\(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => \coeff_s_reg[15]\(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => \coeff_s_reg[15]\(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => \coeff_s_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_226 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_226 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_226;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_226 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_230 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_230 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_230;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_230 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_234 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_234 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_234;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_234 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_238 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_238 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_238;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_238 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_242 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_242 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_242;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_242 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_246 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_246 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_246;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_246 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_250 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_250 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_250;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_250 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_254 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_254 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_254;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_254 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_258 is
  port (
    \coeff_s_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_258 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_258;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_258 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => \coeff_s_reg[15]\(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => \coeff_s_reg[15]\(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => \coeff_s_reg[15]\(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => \coeff_s_reg[15]\(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => \coeff_s_reg[15]\(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => \coeff_s_reg[15]\(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => \coeff_s_reg[15]\(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => \coeff_s_reg[15]\(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => \coeff_s_reg[15]\(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => \coeff_s_reg[15]\(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => \coeff_s_reg[15]\(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => \coeff_s_reg[15]\(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => \coeff_s_reg[15]\(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => \coeff_s_reg[15]\(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => \coeff_s_reg[15]\(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => \coeff_s_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_262 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    \data_tab_s_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_262 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_262;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_262 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => \data_tab_s_reg[0][15]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_266 is
  port (
    \coeff_s_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_266 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_266;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_266 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => \coeff_s_reg[15]\(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => \coeff_s_reg[15]\(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => \coeff_s_reg[15]\(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => \coeff_s_reg[15]\(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => \coeff_s_reg[15]\(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => \coeff_s_reg[15]\(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => \coeff_s_reg[15]\(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => \coeff_s_reg[15]\(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => \coeff_s_reg[15]\(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => \coeff_s_reg[15]\(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => \coeff_s_reg[15]\(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => \coeff_s_reg[15]\(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => \coeff_s_reg[15]\(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => \coeff_s_reg[15]\(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => \coeff_s_reg[15]\(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => \coeff_s_reg[15]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_54 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_54 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_54;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_54 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_58 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_58 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_58;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_58 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_62 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_62 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_62;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_62 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_66 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_66 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_66;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_66 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_70 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_70 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_70;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_70 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_74 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_74 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_74;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_74 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_78 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_78 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_78;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_78 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_82 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_82 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_82;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_82 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_86 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_86 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_86;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_86 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_90 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_90 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_90;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_90 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_94 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_94 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_94;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_94 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_98 is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    enable_s : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    data_clk_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_98 : entity is "fir16OITM_reg_delay";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_98;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_98 is
begin
\data_tab_s_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(0),
      Q => Q(0),
      R => '0'
    );
\data_tab_s_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(10),
      Q => Q(10),
      R => '0'
    );
\data_tab_s_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(11),
      Q => Q(11),
      R => '0'
    );
\data_tab_s_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(12),
      Q => Q(12),
      R => '0'
    );
\data_tab_s_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(13),
      Q => Q(13),
      R => '0'
    );
\data_tab_s_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(14),
      Q => Q(14),
      R => '0'
    );
\data_tab_s_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(15),
      Q => Q(15),
      R => '0'
    );
\data_tab_s_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(1),
      Q => Q(1),
      R => '0'
    );
\data_tab_s_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(2),
      Q => Q(2),
      R => '0'
    );
\data_tab_s_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(3),
      Q => Q(3),
      R => '0'
    );
\data_tab_s_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(4),
      Q => Q(4),
      R => '0'
    );
\data_tab_s_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(5),
      Q => Q(5),
      R => '0'
    );
\data_tab_s_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(6),
      Q => Q(6),
      R => '0'
    );
\data_tab_s_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(7),
      Q => Q(7),
      R => '0'
    );
\data_tab_s_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(8),
      Q => Q(8),
      R => '0'
    );
\data_tab_s_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => enable_s,
      D => D(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_v1_0_S00_AXI is
  port (
    s00_axi_rvalid : out STD_LOGIC;
    coeff_en_i : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ramb_bl.ramb18_dp_bl.ram18_bl\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \ramb_bl.ramb18_dp_bl.ram18_bl_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_reset : in STD_LOGIC;
    axi_arready_reg : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \axi_araddr_reg[3]\ : in STD_LOGIC;
    addr_s : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    axi_wready_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_v1_0_S00_AXI;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_v1_0_S00_AXI is
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \coeff_addr_uns_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \coeff_addr_uns_s[8]_i_2_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \readdata_s[0]_i_1_n_0\ : STD_LOGIC;
  signal \readdata_s[30]_i_1_n_0\ : STD_LOGIC;
  signal \^s00_axi_rdata\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \coeff_addr_uns_s[1]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \coeff_addr_uns_s[2]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \coeff_addr_uns_s[3]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \coeff_addr_uns_s[4]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \coeff_addr_uns_s[7]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \coeff_addr_uns_s[8]_i_1\ : label is "soft_lutpair1";
begin
  Q(8 downto 0) <= \^q\(8 downto 0);
  s00_axi_rdata(1 downto 0) <= \^s00_axi_rdata\(1 downto 0);
\coeff_addr_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => D(0),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl_0\(0),
      R => s00_axi_reset
    );
\coeff_addr_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => D(1),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl_0\(1),
      R => s00_axi_reset
    );
\coeff_addr_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => D(2),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl_0\(2),
      R => s00_axi_reset
    );
\coeff_addr_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => D(3),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl_0\(3),
      R => s00_axi_reset
    );
\coeff_addr_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => D(4),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl_0\(4),
      R => s00_axi_reset
    );
\coeff_addr_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => D(5),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl_0\(5),
      R => s00_axi_reset
    );
\coeff_addr_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => D(6),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl_0\(6),
      R => s00_axi_reset
    );
\coeff_addr_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => D(7),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl_0\(7),
      R => s00_axi_reset
    );
\coeff_addr_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_wready_reg(0),
      D => D(8),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl_0\(8),
      R => s00_axi_reset
    );
\coeff_addr_uns_s[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \coeff_addr_uns_s[0]_i_1_n_0\
    );
\coeff_addr_uns_s[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => p_0_in(1)
    );
\coeff_addr_uns_s[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => p_0_in(2)
    );
\coeff_addr_uns_s[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => p_0_in(3)
    );
\coeff_addr_uns_s[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => p_0_in(4)
    );
\coeff_addr_uns_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^q\(5),
      O => p_0_in(5)
    );
\coeff_addr_uns_s[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \coeff_addr_uns_s[8]_i_2_n_0\,
      I1 => \^q\(6),
      O => p_0_in(6)
    );
\coeff_addr_uns_s[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \coeff_addr_uns_s[8]_i_2_n_0\,
      I1 => \^q\(6),
      I2 => \^q\(7),
      O => p_0_in(7)
    );
\coeff_addr_uns_s[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(6),
      I1 => \coeff_addr_uns_s[8]_i_2_n_0\,
      I2 => \^q\(7),
      I3 => \^q\(8),
      O => p_0_in(8)
    );
\coeff_addr_uns_s[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \coeff_addr_uns_s[8]_i_2_n_0\
    );
\coeff_addr_uns_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \coeff_addr_uns_s[0]_i_1_n_0\,
      Q => \^q\(0),
      R => s00_axi_reset
    );
\coeff_addr_uns_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_0_in(1),
      Q => \^q\(1),
      R => s00_axi_reset
    );
\coeff_addr_uns_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_0_in(2),
      Q => \^q\(2),
      R => s00_axi_reset
    );
\coeff_addr_uns_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_0_in(3),
      Q => \^q\(3),
      R => s00_axi_reset
    );
\coeff_addr_uns_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_0_in(4),
      Q => \^q\(4),
      R => s00_axi_reset
    );
\coeff_addr_uns_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_0_in(5),
      Q => \^q\(5),
      R => s00_axi_reset
    );
\coeff_addr_uns_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_0_in(6),
      Q => \^q\(6),
      R => s00_axi_reset
    );
\coeff_addr_uns_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_0_in(7),
      Q => \^q\(7),
      R => s00_axi_reset
    );
\coeff_addr_uns_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => p_0_in(8),
      Q => \^q\(8),
      R => s00_axi_reset
    );
coeff_en_s_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr_reg[3]\,
      Q => coeff_en_i,
      R => '0'
    );
\coeff_val_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(0),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(0),
      R => s00_axi_reset
    );
\coeff_val_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(10),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(10),
      R => s00_axi_reset
    );
\coeff_val_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(11),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(11),
      R => s00_axi_reset
    );
\coeff_val_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(12),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(12),
      R => s00_axi_reset
    );
\coeff_val_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(13),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(13),
      R => s00_axi_reset
    );
\coeff_val_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(14),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(14),
      R => s00_axi_reset
    );
\coeff_val_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(15),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(15),
      R => s00_axi_reset
    );
\coeff_val_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(1),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(1),
      R => s00_axi_reset
    );
\coeff_val_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(2),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(2),
      R => s00_axi_reset
    );
\coeff_val_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(3),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(3),
      R => s00_axi_reset
    );
\coeff_val_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(4),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(4),
      R => s00_axi_reset
    );
\coeff_val_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(5),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(5),
      R => s00_axi_reset
    );
\coeff_val_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(6),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(6),
      R => s00_axi_reset
    );
\coeff_val_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(7),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(7),
      R => s00_axi_reset
    );
\coeff_val_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(8),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(8),
      R => s00_axi_reset
    );
\coeff_val_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => s00_axi_wdata(9),
      Q => \ramb_bl.ramb18_dp_bl.ram18_bl\(9),
      R => s00_axi_reset
    );
read_ack_o_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_reg,
      Q => s00_axi_rvalid,
      R => s00_axi_reset
    );
\readdata_s[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"010F0100"
    )
        port map (
      I0 => addr_s(0),
      I1 => addr_s(1),
      I2 => s00_axi_reset,
      I3 => axi_arready_reg,
      I4 => \^s00_axi_rdata\(0),
      O => \readdata_s[0]_i_1_n_0\
    );
\readdata_s[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FC00AA"
    )
        port map (
      I0 => \^s00_axi_rdata\(1),
      I1 => addr_s(0),
      I2 => addr_s(1),
      I3 => s00_axi_reset,
      I4 => axi_arready_reg,
      O => \readdata_s[30]_i_1_n_0\
    );
\readdata_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \readdata_s[0]_i_1_n_0\,
      Q => \^s00_axi_rdata\(0),
      R => '0'
    );
\readdata_s_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \readdata_s[30]_i_1_n_0\,
      Q => \^s00_axi_rdata\(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_v1_0_handCom is
  port (
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    addr_s : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_addr_s_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    read_ack_o_reg : out STD_LOGIC;
    coeff_en_s_reg : out STD_LOGIC;
    s00_axi_reset : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_v1_0_handCom;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_v1_0_handCom is
  signal addr_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \^addr_s\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \axi_araddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_araddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_arready_i_1_n_0 : STD_LOGIC;
  signal \axi_awaddr[2]_i_1_n_0\ : STD_LOGIC;
  signal \axi_awaddr[3]_i_1_n_0\ : STD_LOGIC;
  signal axi_awready_i_1_n_0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_reg_n_0 : STD_LOGIC;
  signal axi_wready_i_1_n_0 : STD_LOGIC;
  signal \^read_ack_o_reg\ : STD_LOGIC;
  signal read_addr_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal write_addr_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr_reg[1]_i_2\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_araddr[2]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of axi_arready_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \axi_awaddr[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of axi_awready_i_1 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of axi_rvalid_i_1 : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \coeff_addr_s[0]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \coeff_addr_s[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \coeff_addr_s[2]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \coeff_addr_s[3]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \coeff_addr_s[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \coeff_addr_s[5]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \coeff_addr_s[6]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \coeff_addr_s[7]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \coeff_addr_s[8]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \coeff_addr_s[8]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of coeff_en_s_i_1 : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of read_ack_o_i_1 : label is "soft_lutpair12";
begin
  addr_s(1 downto 0) <= \^addr_s\(1 downto 0);
  read_ack_o_reg <= \^read_ack_o_reg\;
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
\addr_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => read_addr_s(0),
      I1 => \^read_ack_o_reg\,
      I2 => addr_reg(0),
      I3 => \addr_reg[1]_i_2_n_0\,
      I4 => write_addr_s(0),
      O => \^addr_s\(0)
    );
\addr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => read_addr_s(1),
      I1 => \^read_ack_o_reg\,
      I2 => addr_reg(1),
      I3 => \addr_reg[1]_i_2_n_0\,
      I4 => write_addr_s(1),
      O => \^addr_s\(1)
    );
\addr_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      O => \addr_reg[1]_i_2_n_0\
    );
\addr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^addr_s\(0),
      Q => addr_reg(0),
      R => '0'
    );
\addr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \^addr_s\(1),
      Q => addr_reg(1),
      R => '0'
    );
\axi_araddr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(0),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => read_addr_s(0),
      O => \axi_araddr[2]_i_1_n_0\
    );
\axi_araddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s00_axi_araddr(1),
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_arready\,
      I3 => read_addr_s(1),
      O => \axi_araddr[3]_i_1_n_0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[2]_i_1_n_0\,
      Q => read_addr_s(0),
      S => s00_axi_reset
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_araddr[3]_i_1_n_0\,
      Q => read_addr_s(1),
      S => s00_axi_reset
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready_i_1_n_0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready_i_1_n_0,
      Q => \^s00_axi_arready\,
      R => s00_axi_reset
    );
\axi_awaddr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(0),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_awready\,
      I4 => write_addr_s(0),
      O => \axi_awaddr[2]_i_1_n_0\
    );
\axi_awaddr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => s00_axi_awaddr(1),
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^s00_axi_awready\,
      I4 => write_addr_s(1),
      O => \axi_awaddr[3]_i_1_n_0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[2]_i_1_n_0\,
      Q => write_addr_s(0),
      R => s00_axi_reset
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \axi_awaddr[3]_i_1_n_0\,
      Q => write_addr_s(1),
      R => s00_axi_reset
    );
axi_awready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      O => axi_awready_i_1_n_0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready_i_1_n_0,
      Q => \^s00_axi_awready\,
      R => s00_axi_reset
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => s00_axi_reset
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => axi_rvalid_reg_n_0,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => axi_rvalid_reg_n_0,
      R => s00_axi_reset
    );
axi_wready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => s00_axi_awvalid,
      I2 => \^s00_axi_wready\,
      O => axi_wready_i_1_n_0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready_i_1_n_0,
      Q => \^s00_axi_wready\,
      R => s00_axi_reset
    );
\coeff_addr_s[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_s\(0),
      I1 => Q(0),
      O => D(0)
    );
\coeff_addr_s[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_s\(0),
      I1 => Q(1),
      O => D(1)
    );
\coeff_addr_s[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_s\(0),
      I1 => Q(2),
      O => D(2)
    );
\coeff_addr_s[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_s\(0),
      I1 => Q(3),
      O => D(3)
    );
\coeff_addr_s[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_s\(0),
      I1 => Q(4),
      O => D(4)
    );
\coeff_addr_s[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_s\(0),
      I1 => Q(5),
      O => D(5)
    );
\coeff_addr_s[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_s\(0),
      I1 => Q(6),
      O => D(6)
    );
\coeff_addr_s[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_s\(0),
      I1 => Q(7),
      O => D(7)
    );
\coeff_addr_s[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      I4 => \^addr_s\(1),
      O => \coeff_addr_s_reg[8]\(0)
    );
\coeff_addr_s[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^addr_s\(0),
      I1 => Q(8),
      O => D(8)
    );
coeff_en_s_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^addr_s\(1),
      I1 => \^addr_s\(0),
      I2 => \addr_reg[1]_i_2_n_0\,
      I3 => s00_axi_reset,
      O => coeff_en_s_reg
    );
\coeff_val_s[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \^addr_s\(1),
      I1 => \^addr_s\(0),
      I2 => \^s00_axi_wready\,
      I3 => \^s00_axi_awready\,
      I4 => s00_axi_awvalid,
      I5 => s00_axi_wvalid,
      O => E(0)
    );
read_ack_o_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      I2 => axi_rvalid_reg_n_0,
      O => \^read_ack_o_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_unimacro_BRAM_TDP_MACRO is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    data_rst_i : in STD_LOGIC;
    \coeff_addr_s_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \coeff_val_s_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coeff_en_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_unimacro_BRAM_TDP_MACRO;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_unimacro_BRAM_TDP_MACRO is
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_0\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_1\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_10\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_11\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_12\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_13\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_14\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_15\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_2\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_3\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_4\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_5\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_6\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_7\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_8\ : STD_LOGIC;
  signal \ramb_bl.ramb18_dp_bl.ram18_bl_n_9\ : STD_LOGIC;
  signal \NLW_ramb_bl.ramb18_dp_bl.ram18_bl_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_ramb_bl.ramb18_dp_bl.ram18_bl_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \ramb_bl.ramb18_dp_bl.ram18_bl\ : label is "INDEPENDENT";
  attribute box_type : string;
  attribute box_type of \ramb_bl.ramb18_dp_bl.ram18_bl\ : label is "PRIMITIVE";
begin
\ramb_bl.ramb18_dp_bl.ram18_bl\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13) => '0',
      ADDRARDADDR(12 downto 4) => \coeff_addr_s_reg[8]\(8 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 10) => B"0000",
      ADDRBWRADDR(9 downto 4) => Q(5 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => s00_axi_aclk,
      CLKBWRCLK => data_clk_i,
      DIADI(15 downto 0) => \coeff_val_s_reg[15]\(15 downto 0),
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_0\,
      DOADO(14) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_1\,
      DOADO(13) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_2\,
      DOADO(12) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_3\,
      DOADO(11) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_4\,
      DOADO(10) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_5\,
      DOADO(9) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_6\,
      DOADO(8) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_7\,
      DOADO(7) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_8\,
      DOADO(6) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_9\,
      DOADO(5) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_10\,
      DOADO(4) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_11\,
      DOADO(3) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_12\,
      DOADO(2) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_13\,
      DOADO(1) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_14\,
      DOADO(0) => \ramb_bl.ramb18_dp_bl.ram18_bl_n_15\,
      DOBDO(15 downto 0) => D(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_ramb_bl.ramb18_dp_bl.ram18_bl_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_ramb_bl.ramb18_dp_bl.ram18_bl_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => data_rst_i,
      RSTRAMB => data_rst_i,
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => coeff_en_i,
      WEA(0) => coeff_en_i,
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_103 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_103 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_103;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_103 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_105
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_107 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_107 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_107;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_107 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_109
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_111 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_111 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_111;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_111 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_113
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_115 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_115 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_115;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_115 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_117
     port map (
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_119 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_119 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_119;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_119 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_121
     port map (
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_123 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_123 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_123;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_123 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_125
     port map (
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_127 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_127 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_127;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_127 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_129
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_131 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_tab_s_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_131 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_131;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_131 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_133
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => Q(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => Q(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => Q(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => Q(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => Q(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => Q(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => Q(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => Q(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => Q(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => Q(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => Q(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => Q(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => Q(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_135 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_135 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_135;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_135 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_137
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_139 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_139 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_139;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_139 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_141
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_143 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_143 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_143;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_143 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_145
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_147 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_147 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_147;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_147 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_149
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_151 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_151 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_151;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_151 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_153
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_155 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_155 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_155;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_155 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_157
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_159 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_159 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_159;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_159 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_161
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_163 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_163 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_163;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_163 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_165
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_167 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_167 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_167;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_167 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_169
     port map (
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_171 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_171 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_171;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_171 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_173
     port map (
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_175 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_175 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_175;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_175 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_177
     port map (
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_179 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_179 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_179;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_179 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_181
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_183 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_183 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_183;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_183 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_185
     port map (
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_187 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_187 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_187;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_187 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_189
     port map (
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_191 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_191 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_191;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_191 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_193
     port map (
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_195 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_195 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_195;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_195 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_197
     port map (
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => data_en_s_reg_rep,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_199 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_199 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_199;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_199 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_201
     port map (
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => data_en_s_reg_rep,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_203 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_203 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_203;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_203 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_205
     port map (
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => data_en_s_reg_rep,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_207 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_207 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_207;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_207 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_209
     port map (
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => data_en_s_reg_rep,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_211 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_211 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_211;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_211 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_213
     port map (
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => data_en_s_reg_rep,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_215 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_215 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_215;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_215 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_217
     port map (
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => data_en_s_reg_rep,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_219 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_219 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_219;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_219 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_221
     port map (
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => data_en_s_reg_rep,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_223 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_tab_s_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_223 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_223;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_223 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_225
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => Q(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => Q(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => Q(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => Q(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => Q(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => Q(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => Q(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => Q(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => Q(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => Q(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => Q(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => Q(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => Q(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_227 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_227 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_227;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_227 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_229
     port map (
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => data_en_s_reg_rep,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_231 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_231 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_231;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_231 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_233
     port map (
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => data_en_s_reg_rep,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_235 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_235 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_235;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_235 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_237
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_239 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_239 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_239;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_239 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_241
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_243 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_243 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_243;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_243 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_245
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_247 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_247 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_247;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_247 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_249
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_251 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_251 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_251;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_251 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_253
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_255 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_255 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_255;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_255 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_257
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_259 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_tab_s_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_259 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_259;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_259 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_261
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => Q(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => Q(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => Q(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => Q(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => Q(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => Q(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => Q(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => Q(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => Q(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => Q(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => Q(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => Q(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => Q(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_263 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_263 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_263;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_263 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_265
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_267 is
  port (
    DSP48E1_inst : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 27 downto 0 );
    CEP : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP48E1_inst_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP48E1_inst_1 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DSP48E1_inst_2 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DSP48E1_inst_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP48E1_inst_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    bit_tab_s : in STD_LOGIC;
    \data_s_reg[27]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    \data_tab_s_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_267 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_267;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_267 is
  signal \^a\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \data3_s_reg[0]\ : label is "data3_s_reg[0]";
  attribute ORIG_CELL_NAME of \data3_s_reg[0]_rep\ : label is "data3_s_reg[0]";
  attribute ORIG_CELL_NAME of \data3_s_reg[0]_rep__0\ : label is "data3_s_reg[0]";
  attribute ORIG_CELL_NAME of \data3_s_reg[10]\ : label is "data3_s_reg[10]";
  attribute ORIG_CELL_NAME of \data3_s_reg[10]_rep\ : label is "data3_s_reg[10]";
  attribute ORIG_CELL_NAME of \data3_s_reg[10]_rep__0\ : label is "data3_s_reg[10]";
  attribute ORIG_CELL_NAME of \data3_s_reg[11]\ : label is "data3_s_reg[11]";
  attribute ORIG_CELL_NAME of \data3_s_reg[11]_rep\ : label is "data3_s_reg[11]";
  attribute ORIG_CELL_NAME of \data3_s_reg[11]_rep__0\ : label is "data3_s_reg[11]";
  attribute ORIG_CELL_NAME of \data3_s_reg[12]\ : label is "data3_s_reg[12]";
  attribute ORIG_CELL_NAME of \data3_s_reg[12]_rep\ : label is "data3_s_reg[12]";
  attribute ORIG_CELL_NAME of \data3_s_reg[12]_rep__0\ : label is "data3_s_reg[12]";
  attribute ORIG_CELL_NAME of \data3_s_reg[13]\ : label is "data3_s_reg[13]";
  attribute ORIG_CELL_NAME of \data3_s_reg[13]_rep\ : label is "data3_s_reg[13]";
  attribute ORIG_CELL_NAME of \data3_s_reg[13]_rep__0\ : label is "data3_s_reg[13]";
  attribute ORIG_CELL_NAME of \data3_s_reg[14]\ : label is "data3_s_reg[14]";
  attribute ORIG_CELL_NAME of \data3_s_reg[14]_rep\ : label is "data3_s_reg[14]";
  attribute ORIG_CELL_NAME of \data3_s_reg[14]_rep__0\ : label is "data3_s_reg[14]";
  attribute ORIG_CELL_NAME of \data3_s_reg[15]\ : label is "data3_s_reg[15]";
  attribute ORIG_CELL_NAME of \data3_s_reg[15]_rep\ : label is "data3_s_reg[15]";
  attribute ORIG_CELL_NAME of \data3_s_reg[15]_rep__0\ : label is "data3_s_reg[15]";
  attribute ORIG_CELL_NAME of \data3_s_reg[16]\ : label is "data3_s_reg[16]";
  attribute ORIG_CELL_NAME of \data3_s_reg[16]_rep\ : label is "data3_s_reg[16]";
  attribute ORIG_CELL_NAME of \data3_s_reg[16]_rep__0\ : label is "data3_s_reg[16]";
  attribute ORIG_CELL_NAME of \data3_s_reg[17]\ : label is "data3_s_reg[17]";
  attribute ORIG_CELL_NAME of \data3_s_reg[17]_rep\ : label is "data3_s_reg[17]";
  attribute ORIG_CELL_NAME of \data3_s_reg[17]_rep__0\ : label is "data3_s_reg[17]";
  attribute ORIG_CELL_NAME of \data3_s_reg[18]\ : label is "data3_s_reg[18]";
  attribute ORIG_CELL_NAME of \data3_s_reg[18]_rep\ : label is "data3_s_reg[18]";
  attribute ORIG_CELL_NAME of \data3_s_reg[18]_rep__0\ : label is "data3_s_reg[18]";
  attribute ORIG_CELL_NAME of \data3_s_reg[19]\ : label is "data3_s_reg[19]";
  attribute ORIG_CELL_NAME of \data3_s_reg[19]_rep\ : label is "data3_s_reg[19]";
  attribute ORIG_CELL_NAME of \data3_s_reg[19]_rep__0\ : label is "data3_s_reg[19]";
  attribute ORIG_CELL_NAME of \data3_s_reg[1]\ : label is "data3_s_reg[1]";
  attribute ORIG_CELL_NAME of \data3_s_reg[1]_rep\ : label is "data3_s_reg[1]";
  attribute ORIG_CELL_NAME of \data3_s_reg[1]_rep__0\ : label is "data3_s_reg[1]";
  attribute ORIG_CELL_NAME of \data3_s_reg[20]\ : label is "data3_s_reg[20]";
  attribute ORIG_CELL_NAME of \data3_s_reg[20]_rep\ : label is "data3_s_reg[20]";
  attribute ORIG_CELL_NAME of \data3_s_reg[20]_rep__0\ : label is "data3_s_reg[20]";
  attribute ORIG_CELL_NAME of \data3_s_reg[21]\ : label is "data3_s_reg[21]";
  attribute ORIG_CELL_NAME of \data3_s_reg[21]_rep\ : label is "data3_s_reg[21]";
  attribute ORIG_CELL_NAME of \data3_s_reg[21]_rep__0\ : label is "data3_s_reg[21]";
  attribute ORIG_CELL_NAME of \data3_s_reg[22]\ : label is "data3_s_reg[22]";
  attribute ORIG_CELL_NAME of \data3_s_reg[22]_rep\ : label is "data3_s_reg[22]";
  attribute ORIG_CELL_NAME of \data3_s_reg[22]_rep__0\ : label is "data3_s_reg[22]";
  attribute ORIG_CELL_NAME of \data3_s_reg[23]\ : label is "data3_s_reg[23]";
  attribute ORIG_CELL_NAME of \data3_s_reg[23]_rep\ : label is "data3_s_reg[23]";
  attribute ORIG_CELL_NAME of \data3_s_reg[23]_rep__0\ : label is "data3_s_reg[23]";
  attribute ORIG_CELL_NAME of \data3_s_reg[24]\ : label is "data3_s_reg[24]";
  attribute ORIG_CELL_NAME of \data3_s_reg[24]_rep\ : label is "data3_s_reg[24]";
  attribute ORIG_CELL_NAME of \data3_s_reg[24]_rep__0\ : label is "data3_s_reg[24]";
  attribute ORIG_CELL_NAME of \data3_s_reg[25]\ : label is "data3_s_reg[25]";
  attribute ORIG_CELL_NAME of \data3_s_reg[25]_rep\ : label is "data3_s_reg[25]";
  attribute ORIG_CELL_NAME of \data3_s_reg[25]_rep__0\ : label is "data3_s_reg[25]";
  attribute ORIG_CELL_NAME of \data3_s_reg[26]\ : label is "data3_s_reg[26]";
  attribute ORIG_CELL_NAME of \data3_s_reg[26]_rep\ : label is "data3_s_reg[26]";
  attribute ORIG_CELL_NAME of \data3_s_reg[26]_rep__0\ : label is "data3_s_reg[26]";
  attribute ORIG_CELL_NAME of \data3_s_reg[27]\ : label is "data3_s_reg[27]";
  attribute ORIG_CELL_NAME of \data3_s_reg[27]_rep\ : label is "data3_s_reg[27]";
  attribute ORIG_CELL_NAME of \data3_s_reg[27]_rep__0\ : label is "data3_s_reg[27]";
  attribute ORIG_CELL_NAME of \data3_s_reg[27]_rep__1\ : label is "data3_s_reg[27]";
  attribute ORIG_CELL_NAME of \data3_s_reg[27]_rep_rep\ : label is "data3_s_reg[27]";
  attribute ORIG_CELL_NAME of \data3_s_reg[27]_rep_rep__0\ : label is "data3_s_reg[27]";
  attribute ORIG_CELL_NAME of \data3_s_reg[2]\ : label is "data3_s_reg[2]";
  attribute ORIG_CELL_NAME of \data3_s_reg[2]_rep\ : label is "data3_s_reg[2]";
  attribute ORIG_CELL_NAME of \data3_s_reg[2]_rep__0\ : label is "data3_s_reg[2]";
  attribute ORIG_CELL_NAME of \data3_s_reg[3]\ : label is "data3_s_reg[3]";
  attribute ORIG_CELL_NAME of \data3_s_reg[3]_rep\ : label is "data3_s_reg[3]";
  attribute ORIG_CELL_NAME of \data3_s_reg[3]_rep__0\ : label is "data3_s_reg[3]";
  attribute ORIG_CELL_NAME of \data3_s_reg[4]\ : label is "data3_s_reg[4]";
  attribute ORIG_CELL_NAME of \data3_s_reg[4]_rep\ : label is "data3_s_reg[4]";
  attribute ORIG_CELL_NAME of \data3_s_reg[4]_rep__0\ : label is "data3_s_reg[4]";
  attribute ORIG_CELL_NAME of \data3_s_reg[5]\ : label is "data3_s_reg[5]";
  attribute ORIG_CELL_NAME of \data3_s_reg[5]_rep\ : label is "data3_s_reg[5]";
  attribute ORIG_CELL_NAME of \data3_s_reg[5]_rep__0\ : label is "data3_s_reg[5]";
  attribute ORIG_CELL_NAME of \data3_s_reg[6]\ : label is "data3_s_reg[6]";
  attribute ORIG_CELL_NAME of \data3_s_reg[6]_rep\ : label is "data3_s_reg[6]";
  attribute ORIG_CELL_NAME of \data3_s_reg[6]_rep__0\ : label is "data3_s_reg[6]";
  attribute ORIG_CELL_NAME of \data3_s_reg[7]\ : label is "data3_s_reg[7]";
  attribute ORIG_CELL_NAME of \data3_s_reg[7]_rep\ : label is "data3_s_reg[7]";
  attribute ORIG_CELL_NAME of \data3_s_reg[7]_rep__0\ : label is "data3_s_reg[7]";
  attribute ORIG_CELL_NAME of \data3_s_reg[8]\ : label is "data3_s_reg[8]";
  attribute ORIG_CELL_NAME of \data3_s_reg[8]_rep\ : label is "data3_s_reg[8]";
  attribute ORIG_CELL_NAME of \data3_s_reg[8]_rep__0\ : label is "data3_s_reg[8]";
  attribute ORIG_CELL_NAME of \data3_s_reg[9]\ : label is "data3_s_reg[9]";
  attribute ORIG_CELL_NAME of \data3_s_reg[9]_rep\ : label is "data3_s_reg[9]";
  attribute ORIG_CELL_NAME of \data3_s_reg[9]_rep__0\ : label is "data3_s_reg[9]";
begin
  A(27 downto 0) <= \^a\(27 downto 0);
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_tab_s_reg[0][15]\(9),
      Q => coeff_s(9),
      R => '0'
    );
\data3_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(0),
      Q => \^a\(0),
      R => '0'
    );
\data3_s_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(0),
      Q => DSP48E1_inst_1(0),
      R => '0'
    );
\data3_s_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(0),
      Q => DSP48E1_inst_2(0),
      R => '0'
    );
\data3_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(10),
      Q => \^a\(10),
      R => '0'
    );
\data3_s_reg[10]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(10),
      Q => DSP48E1_inst_1(10),
      R => '0'
    );
\data3_s_reg[10]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(10),
      Q => DSP48E1_inst_2(10),
      R => '0'
    );
\data3_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(11),
      Q => \^a\(11),
      R => '0'
    );
\data3_s_reg[11]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(11),
      Q => DSP48E1_inst_1(11),
      R => '0'
    );
\data3_s_reg[11]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(11),
      Q => DSP48E1_inst_2(11),
      R => '0'
    );
\data3_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(12),
      Q => \^a\(12),
      R => '0'
    );
\data3_s_reg[12]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(12),
      Q => DSP48E1_inst_1(12),
      R => '0'
    );
\data3_s_reg[12]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(12),
      Q => DSP48E1_inst_2(12),
      R => '0'
    );
\data3_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(13),
      Q => \^a\(13),
      R => '0'
    );
\data3_s_reg[13]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(13),
      Q => DSP48E1_inst_1(13),
      R => '0'
    );
\data3_s_reg[13]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(13),
      Q => DSP48E1_inst_2(13),
      R => '0'
    );
\data3_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(14),
      Q => \^a\(14),
      R => '0'
    );
\data3_s_reg[14]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(14),
      Q => DSP48E1_inst_1(14),
      R => '0'
    );
\data3_s_reg[14]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(14),
      Q => DSP48E1_inst_2(14),
      R => '0'
    );
\data3_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(15),
      Q => \^a\(15),
      R => '0'
    );
\data3_s_reg[15]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(15),
      Q => DSP48E1_inst_1(15),
      R => '0'
    );
\data3_s_reg[15]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(15),
      Q => DSP48E1_inst_2(15),
      R => '0'
    );
\data3_s_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(16),
      Q => \^a\(16),
      R => '0'
    );
\data3_s_reg[16]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(16),
      Q => DSP48E1_inst_1(16),
      R => '0'
    );
\data3_s_reg[16]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(16),
      Q => DSP48E1_inst_2(16),
      R => '0'
    );
\data3_s_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(17),
      Q => \^a\(17),
      R => '0'
    );
\data3_s_reg[17]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(17),
      Q => DSP48E1_inst_1(17),
      R => '0'
    );
\data3_s_reg[17]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(17),
      Q => DSP48E1_inst_2(17),
      R => '0'
    );
\data3_s_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(18),
      Q => \^a\(18),
      R => '0'
    );
\data3_s_reg[18]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(18),
      Q => DSP48E1_inst_1(18),
      R => '0'
    );
\data3_s_reg[18]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(18),
      Q => DSP48E1_inst_2(18),
      R => '0'
    );
\data3_s_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(19),
      Q => \^a\(19),
      R => '0'
    );
\data3_s_reg[19]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(19),
      Q => DSP48E1_inst_1(19),
      R => '0'
    );
\data3_s_reg[19]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(19),
      Q => DSP48E1_inst_2(19),
      R => '0'
    );
\data3_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(1),
      Q => \^a\(1),
      R => '0'
    );
\data3_s_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(1),
      Q => DSP48E1_inst_1(1),
      R => '0'
    );
\data3_s_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(1),
      Q => DSP48E1_inst_2(1),
      R => '0'
    );
\data3_s_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(20),
      Q => \^a\(20),
      R => '0'
    );
\data3_s_reg[20]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(20),
      Q => DSP48E1_inst_1(20),
      R => '0'
    );
\data3_s_reg[20]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(20),
      Q => DSP48E1_inst_2(20),
      R => '0'
    );
\data3_s_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(21),
      Q => \^a\(21),
      R => '0'
    );
\data3_s_reg[21]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(21),
      Q => DSP48E1_inst_1(21),
      R => '0'
    );
\data3_s_reg[21]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(21),
      Q => DSP48E1_inst_2(21),
      R => '0'
    );
\data3_s_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(22),
      Q => \^a\(22),
      R => '0'
    );
\data3_s_reg[22]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(22),
      Q => DSP48E1_inst_1(22),
      R => '0'
    );
\data3_s_reg[22]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(22),
      Q => DSP48E1_inst_2(22),
      R => '0'
    );
\data3_s_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(23),
      Q => \^a\(23),
      R => '0'
    );
\data3_s_reg[23]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(23),
      Q => DSP48E1_inst_1(23),
      R => '0'
    );
\data3_s_reg[23]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(23),
      Q => DSP48E1_inst_2(23),
      R => '0'
    );
\data3_s_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(24),
      Q => \^a\(24),
      R => '0'
    );
\data3_s_reg[24]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(24),
      Q => DSP48E1_inst_1(24),
      R => '0'
    );
\data3_s_reg[24]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(24),
      Q => DSP48E1_inst_2(24),
      R => '0'
    );
\data3_s_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(25),
      Q => \^a\(25),
      R => '0'
    );
\data3_s_reg[25]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(25),
      Q => DSP48E1_inst_1(25),
      R => '0'
    );
\data3_s_reg[25]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(25),
      Q => DSP48E1_inst_2(25),
      R => '0'
    );
\data3_s_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(26),
      Q => \^a\(26),
      R => '0'
    );
\data3_s_reg[26]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(26),
      Q => DSP48E1_inst_1(26),
      R => '0'
    );
\data3_s_reg[26]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(26),
      Q => DSP48E1_inst_2(26),
      R => '0'
    );
\data3_s_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(27),
      Q => Q(0),
      R => '0'
    );
\data3_s_reg[27]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(27),
      Q => DSP48E1_inst_1(27),
      R => '0'
    );
\data3_s_reg[27]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(27),
      Q => DSP48E1_inst_2(27),
      R => '0'
    );
\data3_s_reg[27]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(27),
      Q => \^a\(27),
      R => '0'
    );
\data3_s_reg[27]_rep_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(27),
      Q => DSP48E1_inst_3(0),
      R => '0'
    );
\data3_s_reg[27]_rep_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(27),
      Q => DSP48E1_inst_4(0),
      R => '0'
    );
\data3_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(2),
      Q => \^a\(2),
      R => '0'
    );
\data3_s_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(2),
      Q => DSP48E1_inst_1(2),
      R => '0'
    );
\data3_s_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(2),
      Q => DSP48E1_inst_2(2),
      R => '0'
    );
\data3_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(3),
      Q => \^a\(3),
      R => '0'
    );
\data3_s_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(3),
      Q => DSP48E1_inst_1(3),
      R => '0'
    );
\data3_s_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(3),
      Q => DSP48E1_inst_2(3),
      R => '0'
    );
\data3_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(4),
      Q => \^a\(4),
      R => '0'
    );
\data3_s_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(4),
      Q => DSP48E1_inst_1(4),
      R => '0'
    );
\data3_s_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(4),
      Q => DSP48E1_inst_2(4),
      R => '0'
    );
\data3_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(5),
      Q => \^a\(5),
      R => '0'
    );
\data3_s_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(5),
      Q => DSP48E1_inst_1(5),
      R => '0'
    );
\data3_s_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(5),
      Q => DSP48E1_inst_2(5),
      R => '0'
    );
\data3_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(6),
      Q => \^a\(6),
      R => '0'
    );
\data3_s_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(6),
      Q => DSP48E1_inst_1(6),
      R => '0'
    );
\data3_s_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(6),
      Q => DSP48E1_inst_2(6),
      R => '0'
    );
\data3_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(7),
      Q => \^a\(7),
      R => '0'
    );
\data3_s_reg[7]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(7),
      Q => DSP48E1_inst_1(7),
      R => '0'
    );
\data3_s_reg[7]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(7),
      Q => DSP48E1_inst_2(7),
      R => '0'
    );
\data3_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(8),
      Q => \^a\(8),
      R => '0'
    );
\data3_s_reg[8]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(8),
      Q => DSP48E1_inst_1(8),
      R => '0'
    );
\data3_s_reg[8]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(8),
      Q => DSP48E1_inst_2(8),
      R => '0'
    );
\data3_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(9),
      Q => \^a\(9),
      R => '0'
    );
\data3_s_reg[9]_rep\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(9),
      Q => DSP48E1_inst_1(9),
      R => '0'
    );
\data3_s_reg[9]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \data_s_reg[27]\(9),
      Q => DSP48E1_inst_2(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_269
     port map (
      A(27 downto 0) => \^a\(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      DSP48E1_inst_0 => DSP48E1_inst,
      DSP48E1_inst_1 => DSP48E1_inst_0,
      OPMODE(0) => OPMODE(0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      data_en_s_reg_rep => data_en_s_reg_rep
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => bit_tab_s,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_55 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_55 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_55;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_55 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_57
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_59 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_59 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_59;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_59 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_61
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_63 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_63 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_63;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_63 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_65
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_67 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_67 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_67;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_67 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_69
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_71 is
  port (
    DSP48E1_inst : out STD_LOGIC;
    data_en_s : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP48E1_inst_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_71 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_71;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_71 is
  signal \^dsp48e1_inst\ : STD_LOGIC;
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of data_en_s_reg : label is "data_en_s_reg";
  attribute ORIG_CELL_NAME of data_en_s_reg_rep : label is "data_en_s_reg";
  attribute ORIG_CELL_NAME of \data_en_s_reg_rep__0\ : label is "data_en_s_reg";
begin
  DSP48E1_inst <= \^dsp48e1_inst\;
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => D(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
data_en_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => enable_s,
      Q => data_en_s,
      R => '0'
    );
data_en_s_reg_rep: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => enable_s,
      Q => \^dsp48e1_inst\,
      R => '0'
    );
\data_en_s_reg_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => enable_s,
      Q => DSP48E1_inst_0,
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_73
     port map (
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => \^dsp48e1_inst\,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => Q(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => Q(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => Q(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => Q(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => Q(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => Q(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => Q(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => Q(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => Q(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => Q(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => Q(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => Q(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => Q(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_75 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_75 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_75;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_75 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_77
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_79 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_79 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_79;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_79 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_81
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_83 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_83 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_83;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_83 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_85
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_87 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_87 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_87;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_87 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_89
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_91 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_91 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_91;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_91 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_93
     port map (
      A(27 downto 0) => A(27 downto 0),
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_s => data_en_s,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_95 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_95 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_95;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_95 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_97
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_99 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_99 : entity is "fir16OITM_proc";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_99;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_99 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal coeff_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  E(0) <= \^e\(0);
\coeff_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(0),
      Q => coeff_s(0),
      R => '0'
    );
\coeff_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(10),
      Q => coeff_s(10),
      R => '0'
    );
\coeff_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(11),
      Q => coeff_s(11),
      R => '0'
    );
\coeff_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(12),
      Q => coeff_s(12),
      R => '0'
    );
\coeff_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(13),
      Q => coeff_s(13),
      R => '0'
    );
\coeff_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(14),
      Q => coeff_s(14),
      R => '0'
    );
\coeff_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(15),
      Q => coeff_s(15),
      R => '0'
    );
\coeff_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(1),
      Q => coeff_s(1),
      R => '0'
    );
\coeff_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(2),
      Q => coeff_s(2),
      R => '0'
    );
\coeff_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(3),
      Q => coeff_s(3),
      R => '0'
    );
\coeff_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(4),
      Q => coeff_s(4),
      R => '0'
    );
\coeff_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(5),
      Q => coeff_s(5),
      R => '0'
    );
\coeff_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(6),
      Q => coeff_s(6),
      R => '0'
    );
\coeff_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(7),
      Q => coeff_s(7),
      R => '0'
    );
\coeff_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(8),
      Q => coeff_s(8),
      R => '0'
    );
\coeff_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => Q(9),
      Q => coeff_s(9),
      R => '0'
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \^e\(0),
      Q => data_en_o_reg_0(0),
      R => '0'
    );
multiplier_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_multiplier_101
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      D(13 downto 0) => result(13 downto 0),
      Q(15 downto 0) => coeff_s(15 downto 0),
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_0(0)
    );
reset_accum_in_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => \bit_tab_s_reg[0]\,
      Q => \^e\(0),
      R => '0'
    );
\result_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(0),
      Q => \data_out_s_reg[13]\(0),
      R => '0'
    );
\result_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(10),
      Q => \data_out_s_reg[13]\(10),
      R => '0'
    );
\result_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(11),
      Q => \data_out_s_reg[13]\(11),
      R => '0'
    );
\result_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(12),
      Q => \data_out_s_reg[13]\(12),
      R => '0'
    );
\result_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(13),
      Q => \data_out_s_reg[13]\(13),
      R => '0'
    );
\result_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(1),
      Q => \data_out_s_reg[13]\(1),
      R => '0'
    );
\result_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(2),
      Q => \data_out_s_reg[13]\(2),
      R => '0'
    );
\result_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(3),
      Q => \data_out_s_reg[13]\(3),
      R => '0'
    );
\result_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(4),
      Q => \data_out_s_reg[13]\(4),
      R => '0'
    );
\result_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(5),
      Q => \data_out_s_reg[13]\(5),
      R => '0'
    );
\result_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(6),
      Q => \data_out_s_reg[13]\(6),
      R => '0'
    );
\result_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(7),
      Q => \data_out_s_reg[13]\(7),
      R => '0'
    );
\result_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(8),
      Q => \data_out_s_reg[13]\(8),
      R => '0'
    );
\result_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => \^e\(0),
      D => result(9),
      Q => \data_out_s_reg[13]\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_ram is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    data_rst_i : in STD_LOGIC;
    \coeff_addr_s_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \coeff_val_s_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coeff_en_i : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_ram;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_ram is
begin
BRAM_TDP_MACRO_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_unimacro_BRAM_TDP_MACRO
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      \coeff_addr_s_reg[8]\(8 downto 0) => \coeff_addr_s_reg[8]\(8 downto 0),
      coeff_en_i => coeff_en_i,
      \coeff_val_s_reg[15]\(15 downto 0) => \coeff_val_s_reg[15]\(15 downto 0),
      data_clk_i => data_clk_i,
      data_rst_i => data_rst_i,
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global is
  port (
    DSP48E1_inst : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 27 downto 0 );
    CEP : out STD_LOGIC;
    bit_tab_s : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    result_en_s : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP48E1_inst_0 : out STD_LOGIC;
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP48E1_inst_1 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DSP48E1_inst_2 : out STD_LOGIC_VECTOR ( 27 downto 0 );
    DSP48E1_inst_3 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP48E1_inst_4 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \coeff_s_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    enable_s : in STD_LOGIC;
    reset_store3_s : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_en_o_reg_0 : in STD_LOGIC;
    \data_s_reg[27]\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global is
  signal \^bit_tab_s\ : STD_LOGIC;
  signal \^coeff_s_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_31 : STD_LOGIC;
  signal \^result_en_s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal result_s : STD_LOGIC_VECTOR ( 13 downto 0 );
begin
  bit_tab_s <= \^bit_tab_s\;
  \coeff_s_reg[15]\(15 downto 0) <= \^coeff_s_reg[15]\(15 downto 0);
  result_en_s(0) <= \^result_en_s\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_266
     port map (
      D(15 downto 0) => D(15 downto 0),
      \coeff_s_reg[15]\(15 downto 0) => \^coeff_s_reg[15]\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_31,
      Q => \^result_en_s\(0),
      R => '0'
    );
\data_out_s[13]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^result_en_s\(0),
      I1 => sel0(2),
      I2 => sel0(3),
      I3 => data_en_o_reg_0,
      I4 => sel0(1),
      I5 => sel0(0),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(0),
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(10),
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(11),
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(12),
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(13),
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(1),
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(2),
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(3),
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(4),
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(5),
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(6),
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(7),
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(8),
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_31,
      D => result_s(9),
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_267
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      DSP48E1_inst => DSP48E1_inst,
      DSP48E1_inst_0 => DSP48E1_inst_0,
      DSP48E1_inst_1(27 downto 0) => DSP48E1_inst_1(27 downto 0),
      DSP48E1_inst_2(27 downto 0) => DSP48E1_inst_2(27 downto 0),
      DSP48E1_inst_3(0) => DSP48E1_inst_3(0),
      DSP48E1_inst_4(0) => DSP48E1_inst_4(0),
      E(0) => E(0),
      OPMODE(0) => OPMODE(0),
      Q(0) => Q(0),
      bit_tab_s => \^bit_tab_s\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_31,
      data_en_s => data_en_s,
      data_en_s_reg_rep => data_en_s_reg_rep,
      \data_out_s_reg[13]\(13 downto 0) => result_s(13 downto 0),
      \data_s_reg[27]\(27 downto 0) => \data_s_reg[27]\(27 downto 0),
      \data_tab_s_reg[0][15]\(15 downto 0) => \^coeff_s_reg[15]\(15 downto 0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_268
     port map (
      bit_tab_s => \^bit_tab_s\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_store3_s => reset_store3_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_0 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_tab_s_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_0 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_262
     port map (
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      \data_tab_s_reg[0][15]_0\(15 downto 0) => \data_tab_s_reg[0][15]\(15 downto 0),
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => sel0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_263
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_264
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_1 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC;
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[0]_1\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    \coeff_s_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    data_en_o_reg_2 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_1 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_1 is
  signal \^coeff_s_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s[13]_i_13_n_0\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of data_en_o_i_13 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \data_out_s[13]_i_13\ : label is "soft_lutpair4";
begin
  \coeff_s_reg[15]\(15 downto 0) <= \^coeff_s_reg[15]\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_258
     port map (
      D(15 downto 0) => D(15 downto 0),
      \coeff_s_reg[15]\(15 downto 0) => \^coeff_s_reg[15]\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(2),
      I2 => data_en_o_reg_1(3),
      O => data_en_o_reg_0
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => Q(0),
      I2 => \data_out_s_reg[13]_1\(0),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[0]_1\
    );
\data_out_s[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => Q(10),
      I2 => \data_out_s_reg[13]_1\(10),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => Q(11),
      I2 => \data_out_s_reg[13]_1\(11),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => Q(12),
      I2 => \data_out_s_reg[13]_1\(12),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(2),
      I2 => data_en_o_reg_1(0),
      I3 => data_en_o_reg_1(1),
      O => \data_out_s[13]_i_13_n_0\
    );
\data_out_s[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_s[13]_i_13_n_0\,
      I1 => data_en_o_reg_1(5),
      I2 => data_en_o_reg_1(6),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_1(4),
      I5 => data_en_o_reg_2,
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[13]_i_57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => Q(13),
      I2 => \data_out_s_reg[13]_1\(13),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => Q(1),
      I2 => \data_out_s_reg[13]_1\(1),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => Q(2),
      I2 => \data_out_s_reg[13]_1\(2),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => Q(3),
      I2 => \data_out_s_reg[13]_1\(3),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => Q(4),
      I2 => \data_out_s_reg[13]_1\(4),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => Q(5),
      I2 => \data_out_s_reg[13]_1\(5),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => Q(6),
      I2 => \data_out_s_reg[13]_1\(6),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => Q(7),
      I2 => \data_out_s_reg[13]_1\(7),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => Q(8),
      I2 => \data_out_s_reg[13]_1\(8),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => Q(9),
      I2 => \data_out_s_reg[13]_1\(9),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_259
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(13) => fir_proc_inst_n_2,
      Q(12) => fir_proc_inst_n_3,
      Q(11) => fir_proc_inst_n_4,
      Q(10) => fir_proc_inst_n_5,
      Q(9) => fir_proc_inst_n_6,
      Q(8) => fir_proc_inst_n_7,
      Q(7) => fir_proc_inst_n_8,
      Q(6) => fir_proc_inst_n_9,
      Q(5) => fir_proc_inst_n_10,
      Q(4) => fir_proc_inst_n_11,
      Q(3) => fir_proc_inst_n_12,
      Q(2) => fir_proc_inst_n_13,
      Q(1) => fir_proc_inst_n_14,
      Q(0) => fir_proc_inst_n_15,
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_tab_s_reg[0][15]\(15 downto 0) => \^coeff_s_reg[15]\(15 downto 0),
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_260
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_10 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC;
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    \coeff_s_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    bit_tab_s : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_en_o_reg_2 : in STD_LOGIC;
    data_en_o_reg_3 : in STD_LOGIC;
    result_en_s : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_10 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_10 is
  signal \^coeff_s_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_en_o_i_11_n_0 : STD_LOGIC;
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  \coeff_s_reg[15]\(15 downto 0) <= \^coeff_s_reg[15]\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_222
     port map (
      D(15 downto 0) => D(15 downto 0),
      \coeff_s_reg[15]\(15 downto 0) => \^coeff_s_reg[15]\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => result_en_s(0),
      I2 => data_en_o_reg_1(1),
      I3 => data_en_o_reg_1(0),
      O => data_en_o_i_11_n_0
    );
data_en_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => data_en_o_i_11_n_0,
      I1 => data_en_o_reg_1(3),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(4),
      I4 => data_en_o_reg_2,
      I5 => data_en_o_reg_3,
      O => data_en_o_reg_0
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[0]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[0]\,
      I2 => \data_out_s_reg[13]_1\(0),
      I3 => data_en_o_reg_1(0),
      I4 => Q(0),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[10]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[10]\,
      I2 => \data_out_s_reg[13]_1\(10),
      I3 => data_en_o_reg_1(0),
      I4 => Q(10),
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[11]\,
      I2 => \data_out_s_reg[13]_1\(11),
      I3 => data_en_o_reg_1(0),
      I4 => Q(11),
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[12]\,
      I2 => \data_out_s_reg[13]_1\(12),
      I3 => data_en_o_reg_1(0),
      I4 => Q(12),
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[13]\,
      I2 => \data_out_s_reg[13]_1\(13),
      I3 => data_en_o_reg_1(0),
      I4 => Q(13),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[1]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[1]\,
      I2 => \data_out_s_reg[13]_1\(1),
      I3 => data_en_o_reg_1(0),
      I4 => Q(1),
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[2]\,
      I2 => \data_out_s_reg[13]_1\(2),
      I3 => data_en_o_reg_1(0),
      I4 => Q(2),
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[3]\,
      I2 => \data_out_s_reg[13]_1\(3),
      I3 => data_en_o_reg_1(0),
      I4 => Q(3),
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[4]\,
      I2 => \data_out_s_reg[13]_1\(4),
      I3 => data_en_o_reg_1(0),
      I4 => Q(4),
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[5]\,
      I2 => \data_out_s_reg[13]_1\(5),
      I3 => data_en_o_reg_1(0),
      I4 => Q(5),
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[6]\,
      I2 => \data_out_s_reg[13]_1\(6),
      I3 => data_en_o_reg_1(0),
      I4 => Q(6),
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[7]\,
      I2 => \data_out_s_reg[13]_1\(7),
      I3 => data_en_o_reg_1(0),
      I4 => Q(7),
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[8]\,
      I2 => \data_out_s_reg[13]_1\(8),
      I3 => data_en_o_reg_1(0),
      I4 => Q(8),
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD800D8"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => \data_out_s_reg_n_0_[9]\,
      I2 => \data_out_s_reg[13]_1\(9),
      I3 => data_en_o_reg_1(0),
      I4 => Q(9),
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_223
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(13) => fir_proc_inst_n_2,
      Q(12) => fir_proc_inst_n_3,
      Q(11) => fir_proc_inst_n_4,
      Q(10) => fir_proc_inst_n_5,
      Q(9) => fir_proc_inst_n_6,
      Q(8) => fir_proc_inst_n_7,
      Q(7) => fir_proc_inst_n_8,
      Q(6) => fir_proc_inst_n_9,
      Q(5) => fir_proc_inst_n_10,
      Q(4) => fir_proc_inst_n_11,
      Q(3) => fir_proc_inst_n_12,
      Q(2) => fir_proc_inst_n_13,
      Q(1) => fir_proc_inst_n_14,
      Q(0) => fir_proc_inst_n_15,
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_tab_s_reg[0][15]\(15 downto 0) => \^coeff_s_reg[15]\(15 downto 0),
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_224
     port map (
      bit_tab_s => bit_tab_s,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_11 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]_1\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_3\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    sel0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_11 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_11 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_out_s_reg[13]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \data_out_s_reg[13]_0\(0) <= \^data_out_s_reg[13]_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_218
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_2\(0),
      I2 => \data_out_s_reg[13]_3\(0),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_2\(10),
      I2 => \data_out_s_reg[13]_3\(10),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_2\(11),
      I2 => \data_out_s_reg[13]_3\(11),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_2\(12),
      I2 => \data_out_s_reg[13]_3\(12),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_2\(13),
      I2 => \data_out_s_reg[13]_3\(13),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[13]_1\
    );
\data_out_s[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_2\(1),
      I2 => \data_out_s_reg[13]_3\(1),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_2\(2),
      I2 => \data_out_s_reg[13]_3\(2),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_2\(3),
      I2 => \data_out_s_reg[13]_3\(3),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_2\(4),
      I2 => \data_out_s_reg[13]_3\(4),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_2\(5),
      I2 => \data_out_s_reg[13]_3\(5),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_2\(6),
      I2 => \data_out_s_reg[13]_3\(6),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_2\(7),
      I2 => \data_out_s_reg[13]_3\(7),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_2\(8),
      I2 => \data_out_s_reg[13]_3\(8),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0CCF000"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_2\(9),
      I2 => \data_out_s_reg[13]_3\(9),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^data_out_s_reg[13]_0\(0),
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_219
     port map (
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s_reg_rep => data_en_s_reg_rep,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_220
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_12 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    data_en_o_reg_2 : in STD_LOGIC;
    data_en_o_reg_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_12 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_12 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_en_o_i_14_n_0 : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_214
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(0),
      I2 => data_en_o_reg_1(1),
      I3 => data_en_o_reg_1(2),
      O => data_en_o_i_14_n_0
    );
data_en_o_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => data_en_o_i_14_n_0,
      I1 => data_en_o_reg_1(3),
      I2 => data_en_o_reg_1(4),
      I3 => data_en_o_reg_1(5),
      I4 => data_en_o_reg_2,
      I5 => data_en_o_reg_3,
      O => data_en_o_reg_0
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_215
     port map (
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s_reg_rep => data_en_s_reg_rep,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_216
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_13 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_1\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_1\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[0]_2\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_2\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    data_en_o_reg_0 : in STD_LOGIC;
    \data_out_s_reg[13]_3\ : in STD_LOGIC;
    \data_out_s_reg[13]_4\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC;
    \data_out_s_reg[13]_5\ : in STD_LOGIC;
    \data_out_s_reg[12]_1\ : in STD_LOGIC;
    \data_out_s_reg[12]_2\ : in STD_LOGIC;
    \data_out_s_reg[12]_3\ : in STD_LOGIC;
    \data_out_s_reg[11]_1\ : in STD_LOGIC;
    \data_out_s_reg[11]_2\ : in STD_LOGIC;
    \data_out_s_reg[11]_3\ : in STD_LOGIC;
    \data_out_s_reg[10]_1\ : in STD_LOGIC;
    \data_out_s_reg[10]_2\ : in STD_LOGIC;
    \data_out_s_reg[10]_3\ : in STD_LOGIC;
    \data_out_s_reg[9]_1\ : in STD_LOGIC;
    \data_out_s_reg[9]_2\ : in STD_LOGIC;
    \data_out_s_reg[9]_3\ : in STD_LOGIC;
    \data_out_s_reg[8]_1\ : in STD_LOGIC;
    \data_out_s_reg[8]_2\ : in STD_LOGIC;
    \data_out_s_reg[8]_3\ : in STD_LOGIC;
    \data_out_s_reg[7]_1\ : in STD_LOGIC;
    \data_out_s_reg[7]_2\ : in STD_LOGIC;
    \data_out_s_reg[7]_3\ : in STD_LOGIC;
    \data_out_s_reg[6]_1\ : in STD_LOGIC;
    \data_out_s_reg[6]_2\ : in STD_LOGIC;
    \data_out_s_reg[6]_3\ : in STD_LOGIC;
    \data_out_s_reg[5]_1\ : in STD_LOGIC;
    \data_out_s_reg[5]_2\ : in STD_LOGIC;
    \data_out_s_reg[5]_3\ : in STD_LOGIC;
    \data_out_s_reg[4]_1\ : in STD_LOGIC;
    \data_out_s_reg[4]_2\ : in STD_LOGIC;
    \data_out_s_reg[4]_3\ : in STD_LOGIC;
    \data_out_s_reg[3]_1\ : in STD_LOGIC;
    \data_out_s_reg[3]_2\ : in STD_LOGIC;
    \data_out_s_reg[3]_3\ : in STD_LOGIC;
    \data_out_s_reg[2]_1\ : in STD_LOGIC;
    \data_out_s_reg[2]_2\ : in STD_LOGIC;
    \data_out_s_reg[2]_3\ : in STD_LOGIC;
    \data_out_s_reg[1]_1\ : in STD_LOGIC;
    \data_out_s_reg[1]_2\ : in STD_LOGIC;
    \data_out_s_reg[1]_3\ : in STD_LOGIC;
    \data_out_s_reg[0]_3\ : in STD_LOGIC;
    \data_out_s_reg[0]_4\ : in STD_LOGIC;
    \data_out_s_reg[0]_5\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_13 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_13 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s[13]_i_33_n_0\ : STD_LOGIC;
  signal \^data_out_s_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_out_s_reg[13]_1\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_out_s[13]_i_12\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \data_out_s[13]_i_33\ : label is "soft_lutpair6";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \data_out_s_reg[0]_0\(0) <= \^data_out_s_reg[0]_0\(0);
  \data_out_s_reg[13]_1\ <= \^data_out_s_reg[13]_1\;
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_210
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_out_s_reg[0]_0\(0),
      R => '0'
    );
\data_out_s[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[0]_3\,
      I1 => \data_out_s_reg[0]_4\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[0]_5\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[0]_2\
    );
\data_out_s[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[10]_1\,
      I1 => \data_out_s_reg[10]_2\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[10]_3\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[11]_1\,
      I1 => \data_out_s_reg[11]_2\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[11]_3\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[12]_1\,
      I1 => \data_out_s_reg[12]_2\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[12]_3\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[13]_3\,
      I1 => \data_out_s_reg[13]_4\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[13]_5\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[13]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^data_out_s_reg[0]_0\(0),
      I1 => sel0(3),
      I2 => sel0(5),
      I3 => sel0(4),
      I4 => data_en_o_reg_0,
      O => \data_out_s_reg[0]_1\
    );
\data_out_s[13]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \data_out_s[13]_i_33_n_0\,
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => data_en_o_reg_1,
      O => \^data_out_s_reg[13]_1\
    );
\data_out_s[13]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^data_out_s_reg[0]_0\(0),
      I1 => sel0(3),
      I2 => sel0(4),
      O => \data_out_s[13]_i_33_n_0\
    );
\data_out_s[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[1]_1\,
      I1 => \data_out_s_reg[1]_2\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[1]_3\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[2]_1\,
      I1 => \data_out_s_reg[2]_2\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[2]_3\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[3]_1\,
      I1 => \data_out_s_reg[3]_2\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[3]_3\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[4]_1\,
      I1 => \data_out_s_reg[4]_2\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[4]_3\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[5]_1\,
      I1 => \data_out_s_reg[5]_2\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[5]_3\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[6]_1\,
      I1 => \data_out_s_reg[6]_2\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[6]_3\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[7]_1\,
      I1 => \data_out_s_reg[7]_2\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[7]_3\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[8]_1\,
      I1 => \data_out_s_reg[8]_2\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[8]_3\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFAAAE00000000"
    )
        port map (
      I0 => \data_out_s_reg[9]_1\,
      I1 => \data_out_s_reg[9]_2\,
      I2 => \data_out_s[13]_i_33_n_0\,
      I3 => data_en_o_reg_1,
      I4 => \data_out_s_reg[9]_3\,
      I5 => \^data_out_s_reg[13]_1\,
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_2\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_2\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_2\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_2\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_2\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_2\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_2\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_2\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_2\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_2\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_2\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_2\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_2\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_2\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_211
     port map (
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s_reg_rep => data_en_s_reg_rep,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_212
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_14 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_out_s_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_o_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_14 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_14 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_206
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_1\(0),
      I2 => \data_out_s_reg[13]_2\(0),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_1\(10),
      I2 => \data_out_s_reg[13]_2\(10),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_1\(11),
      I2 => \data_out_s_reg[13]_2\(11),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_1\(12),
      I2 => \data_out_s_reg[13]_2\(12),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_1\(13),
      I2 => \data_out_s_reg[13]_2\(13),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_1\(1),
      I2 => \data_out_s_reg[13]_2\(1),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_1\(2),
      I2 => \data_out_s_reg[13]_2\(2),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_1\(3),
      I2 => \data_out_s_reg[13]_2\(3),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_1\(4),
      I2 => \data_out_s_reg[13]_2\(4),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_1\(5),
      I2 => \data_out_s_reg[13]_2\(5),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_1\(6),
      I2 => \data_out_s_reg[13]_2\(6),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_1\(7),
      I2 => \data_out_s_reg[13]_2\(7),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_1\(8),
      I2 => \data_out_s_reg[13]_2\(8),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_1\(9),
      I2 => \data_out_s_reg[13]_2\(9),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_207
     port map (
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s_reg_rep => data_en_s_reg_rep,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_208
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_15 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_15 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_202
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => sel0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_203
     port map (
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s_reg_rep => data_en_s_reg_rep,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_204
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_16 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_1\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_16 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_16 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_en_o_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  data_en_o_reg_0(0) <= \^data_en_o_reg_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_198
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_en_o_reg_0\(0),
      R => '0'
    );
\data_out_s[13]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^data_en_o_reg_0\(0),
      I1 => data_en_o_reg_1(0),
      I2 => data_en_o_reg_1(1),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_1\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_1\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_1\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_1\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_1\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_1\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_1\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_1\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_1\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_1\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_1\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_1\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_1\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_1\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_199
     port map (
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s_reg_rep => data_en_s_reg_rep,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_200
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_17 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_out_s_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_o_reg_1 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_17 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_17 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_en_o_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  data_en_o_reg_0(0) <= \^data_en_o_reg_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_194
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_en_o_reg_0\(0),
      R => '0'
    );
\data_out_s[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_1\(0),
      I2 => \data_out_s_reg[13]_2\(0),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_1\(10),
      I2 => \data_out_s_reg[13]_2\(10),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_1\(11),
      I2 => \data_out_s_reg[13]_2\(11),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_1\(12),
      I2 => \data_out_s_reg[13]_2\(12),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_1\(13),
      I2 => \data_out_s_reg[13]_2\(13),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_1\(1),
      I2 => \data_out_s_reg[13]_2\(1),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_1\(2),
      I2 => \data_out_s_reg[13]_2\(2),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_1\(3),
      I2 => \data_out_s_reg[13]_2\(3),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_1\(4),
      I2 => \data_out_s_reg[13]_2\(4),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_1\(5),
      I2 => \data_out_s_reg[13]_2\(5),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_1\(6),
      I2 => \data_out_s_reg[13]_2\(6),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_1\(7),
      I2 => \data_out_s_reg[13]_2\(7),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_1\(8),
      I2 => \data_out_s_reg[13]_2\(8),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_1\(9),
      I2 => \data_out_s_reg[13]_2\(9),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_195
     port map (
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s_reg_rep => data_en_s_reg_rep,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_196
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_18 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    data_en_o_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_18 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_18 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_en_o_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_s[13]_i_11_n_0\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  data_en_o_reg_0(0) <= \^data_en_o_reg_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_190
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_en_o_reg_0\(0),
      R => '0'
    );
\data_out_s[13]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^data_en_o_reg_0\(0),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \data_out_s[13]_i_11_n_0\
    );
\data_out_s[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_s[13]_i_11_n_0\,
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => data_en_o_reg_1,
      O => \data_out_s_reg[0]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_191
     port map (
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_192
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_19 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_1\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_19 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_19 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_186
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[13]_i_50\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_0(0),
      I2 => data_en_o_reg_0(1),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_1\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_1\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_1\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_1\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_1\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_1\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_1\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_1\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_1\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_1\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_1\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_1\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_1\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_1\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_187
     port map (
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_188
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_2 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_2 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_254
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \data_out_s_reg[0]_0\(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_255
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_256
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_20 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_out_s_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    sel0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_20 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_20 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_en_o_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  data_en_o_reg_0(0) <= \^data_en_o_reg_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_182
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_en_o_reg_0\(0),
      R => '0'
    );
\data_out_s[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_1\(0),
      I2 => \data_out_s_reg[13]_2\(0),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_1\(10),
      I2 => \data_out_s_reg[13]_2\(10),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_1\(11),
      I2 => \data_out_s_reg[13]_2\(11),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_1\(12),
      I2 => \data_out_s_reg[13]_2\(12),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_1\(13),
      I2 => \data_out_s_reg[13]_2\(13),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_1\(1),
      I2 => \data_out_s_reg[13]_2\(1),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_1\(2),
      I2 => \data_out_s_reg[13]_2\(2),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_1\(3),
      I2 => \data_out_s_reg[13]_2\(3),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_1\(4),
      I2 => \data_out_s_reg[13]_2\(4),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_1\(5),
      I2 => \data_out_s_reg[13]_2\(5),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_1\(6),
      I2 => \data_out_s_reg[13]_2\(6),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_1\(7),
      I2 => \data_out_s_reg[13]_2\(7),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_1\(8),
      I2 => \data_out_s_reg[13]_2\(8),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_1\(9),
      I2 => \data_out_s_reg[13]_2\(9),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_183
     port map (
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_184
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_21 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_21 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_21 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_178
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => data_en_o_reg_0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_179
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_180
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_22 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_22 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_22 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_174
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(0),
      O => data_en_o_reg_0
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_175
     port map (
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_176
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_23 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_23 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_23 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_170
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \data_out_s_reg[0]_0\(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_171
     port map (
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_172
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_24 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[0]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_out_s_reg[13]_1\ : in STD_LOGIC;
    \data_out_s_reg[13]_2\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC;
    data_en_o_reg_2 : in STD_LOGIC;
    \data_out_s_reg[12]_1\ : in STD_LOGIC;
    \data_out_s_reg[12]_2\ : in STD_LOGIC;
    \data_out_s_reg[11]_1\ : in STD_LOGIC;
    \data_out_s_reg[11]_2\ : in STD_LOGIC;
    \data_out_s_reg[10]_1\ : in STD_LOGIC;
    \data_out_s_reg[10]_2\ : in STD_LOGIC;
    \data_out_s_reg[9]_1\ : in STD_LOGIC;
    \data_out_s_reg[9]_2\ : in STD_LOGIC;
    \data_out_s_reg[8]_1\ : in STD_LOGIC;
    \data_out_s_reg[8]_2\ : in STD_LOGIC;
    \data_out_s_reg[7]_1\ : in STD_LOGIC;
    \data_out_s_reg[7]_2\ : in STD_LOGIC;
    \data_out_s_reg[6]_1\ : in STD_LOGIC;
    \data_out_s_reg[6]_2\ : in STD_LOGIC;
    \data_out_s_reg[5]_1\ : in STD_LOGIC;
    \data_out_s_reg[5]_2\ : in STD_LOGIC;
    \data_out_s_reg[4]_1\ : in STD_LOGIC;
    \data_out_s_reg[4]_2\ : in STD_LOGIC;
    \data_out_s_reg[3]_1\ : in STD_LOGIC;
    \data_out_s_reg[3]_2\ : in STD_LOGIC;
    \data_out_s_reg[2]_1\ : in STD_LOGIC;
    \data_out_s_reg[2]_2\ : in STD_LOGIC;
    \data_out_s_reg[1]_1\ : in STD_LOGIC;
    \data_out_s_reg[1]_2\ : in STD_LOGIC;
    \data_out_s_reg[0]_2\ : in STD_LOGIC;
    \data_out_s_reg[0]_3\ : in STD_LOGIC;
    \data_out_s_reg[13]_3\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_4\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_24 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_24 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s[0]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s[10]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s[11]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s[12]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s[13]_i_41_n_0\ : STD_LOGIC;
  signal \data_out_s[13]_i_49_n_0\ : STD_LOGIC;
  signal \data_out_s[1]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s[2]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s[3]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s[4]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s[5]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s[6]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s[7]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s[8]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s[9]_i_20_n_0\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_166
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_3\(0),
      I2 => \data_out_s_reg[13]_4\(0),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[0]_i_20_n_0\
    );
\data_out_s[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[0]_2\,
      I1 => \data_out_s_reg[0]_3\,
      I2 => \data_out_s[0]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_3\(10),
      I2 => \data_out_s_reg[13]_4\(10),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[10]_i_20_n_0\
    );
\data_out_s[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[10]_1\,
      I1 => \data_out_s_reg[10]_2\,
      I2 => \data_out_s[10]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_3\(11),
      I2 => \data_out_s_reg[13]_4\(11),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[11]_i_20_n_0\
    );
\data_out_s[11]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[11]_1\,
      I1 => \data_out_s_reg[11]_2\,
      I2 => \data_out_s[11]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_3\(12),
      I2 => \data_out_s_reg[13]_4\(12),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[12]_i_20_n_0\
    );
\data_out_s[12]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[12]_1\,
      I1 => \data_out_s_reg[12]_2\,
      I2 => \data_out_s[12]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \data_out_s[13]_i_41_n_0\,
      I1 => data_en_o_reg_0(1),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(2),
      I4 => data_en_o_reg_1,
      O => \data_out_s_reg[0]_1\
    );
\data_out_s[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[13]_1\,
      I1 => \data_out_s_reg[13]_2\,
      I2 => \data_out_s[13]_i_49_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[13]_i_41\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_0(4),
      I2 => data_en_o_reg_0(3),
      O => \data_out_s[13]_i_41_n_0\
    );
\data_out_s[13]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_3\(13),
      I2 => \data_out_s_reg[13]_4\(13),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[13]_i_49_n_0\
    );
\data_out_s[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_3\(1),
      I2 => \data_out_s_reg[13]_4\(1),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[1]_i_20_n_0\
    );
\data_out_s[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[1]_1\,
      I1 => \data_out_s_reg[1]_2\,
      I2 => \data_out_s[1]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_3\(2),
      I2 => \data_out_s_reg[13]_4\(2),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[2]_i_20_n_0\
    );
\data_out_s[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[2]_1\,
      I1 => \data_out_s_reg[2]_2\,
      I2 => \data_out_s[2]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_3\(3),
      I2 => \data_out_s_reg[13]_4\(3),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[3]_i_20_n_0\
    );
\data_out_s[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[3]_1\,
      I1 => \data_out_s_reg[3]_2\,
      I2 => \data_out_s[3]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_3\(4),
      I2 => \data_out_s_reg[13]_4\(4),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[4]_i_20_n_0\
    );
\data_out_s[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[4]_1\,
      I1 => \data_out_s_reg[4]_2\,
      I2 => \data_out_s[4]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_3\(5),
      I2 => \data_out_s_reg[13]_4\(5),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[5]_i_20_n_0\
    );
\data_out_s[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[5]_1\,
      I1 => \data_out_s_reg[5]_2\,
      I2 => \data_out_s[5]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_3\(6),
      I2 => \data_out_s_reg[13]_4\(6),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[6]_i_20_n_0\
    );
\data_out_s[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[6]_1\,
      I1 => \data_out_s_reg[6]_2\,
      I2 => \data_out_s[6]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_3\(7),
      I2 => \data_out_s_reg[13]_4\(7),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[7]_i_20_n_0\
    );
\data_out_s[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[7]_1\,
      I1 => \data_out_s_reg[7]_2\,
      I2 => \data_out_s[7]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_3\(8),
      I2 => \data_out_s_reg[13]_4\(8),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[8]_i_20_n_0\
    );
\data_out_s[8]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[8]_1\,
      I1 => \data_out_s_reg[8]_2\,
      I2 => \data_out_s[8]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAF0F0CC00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_3\(9),
      I2 => \data_out_s_reg[13]_4\(9),
      I3 => data_en_o_reg_0(3),
      I4 => data_en_o_reg_0(4),
      I5 => \^sel0\(0),
      O => \data_out_s[9]_i_20_n_0\
    );
\data_out_s[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAAAFAAAFEAA00"
    )
        port map (
      I0 => \data_out_s_reg[9]_1\,
      I1 => \data_out_s_reg[9]_2\,
      I2 => \data_out_s[9]_i_20_n_0\,
      I3 => data_en_o_reg_1,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_41_n_0\,
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_167
     port map (
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_168
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_25 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_25 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_25 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_162
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => sel0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_163
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_164
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_26 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_next : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_1\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_0 : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC;
    data_en_o_reg_2 : in STD_LOGIC;
    data_en_o_reg_3 : in STD_LOGIC;
    data_en_o_reg_4 : in STD_LOGIC;
    data_en_o_reg_5 : in STD_LOGIC;
    data_en_o_reg_6 : in STD_LOGIC;
    data_en_o_reg_7 : in STD_LOGIC;
    data_en_o_reg_8 : in STD_LOGIC;
    data_en_o_reg_9 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_en_o_reg_10 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_26 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_26 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_en_next\ : STD_LOGIC;
  signal data_en_o_i_2_n_0 : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  data_en_next <= \^data_en_next\;
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_158
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => data_en_o_i_2_n_0,
      I1 => data_en_o_reg_4,
      I2 => data_en_o_reg_5,
      I3 => data_en_o_reg_6,
      I4 => data_en_o_reg_7,
      I5 => data_en_o_reg_8,
      O => \^data_en_next\
    );
data_en_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_9(2),
      I2 => data_en_o_reg_9(3),
      I3 => data_en_o_reg_10,
      I4 => data_en_o_reg_9(0),
      I5 => data_en_o_reg_9(1),
      O => data_en_o_i_2_n_0
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => \^data_en_next\,
      I1 => data_en_o_reg_0,
      I2 => data_en_o_reg_1,
      I3 => data_en_o_reg_2,
      I4 => data_en_o_reg_3,
      O => \data_out_s_reg[0]_0\(0)
    );
\data_out_s[13]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_9(3),
      I2 => data_en_o_reg_9(4),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_1\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_1\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_1\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_1\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_1\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_1\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_1\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_1\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_1\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_1\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_1\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_1\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_1\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_1\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_159
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_160
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_27 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[0]_1\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_s_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_27 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_27 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_en_o_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  data_en_o_reg_0(0) <= \^data_en_o_reg_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_154
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_en_o_reg_0\(0),
      R => '0'
    );
\data_out_s[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_1\(0),
      I2 => \data_out_s_reg[13]_2\(0),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[0]_1\
    );
\data_out_s[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_1\(10),
      I2 => \data_out_s_reg[13]_2\(10),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_1\(11),
      I2 => \data_out_s_reg[13]_2\(11),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_1\(12),
      I2 => \data_out_s_reg[13]_2\(12),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^data_en_o_reg_0\(0),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[13]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_1\(13),
      I2 => \data_out_s_reg[13]_2\(13),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_1\(1),
      I2 => \data_out_s_reg[13]_2\(1),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_1\(2),
      I2 => \data_out_s_reg[13]_2\(2),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_1\(3),
      I2 => \data_out_s_reg[13]_2\(3),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_1\(4),
      I2 => \data_out_s_reg[13]_2\(4),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_1\(5),
      I2 => \data_out_s_reg[13]_2\(5),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_1\(6),
      I2 => \data_out_s_reg[13]_2\(6),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_1\(7),
      I2 => \data_out_s_reg[13]_2\(7),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_1\(8),
      I2 => \data_out_s_reg[13]_2\(8),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_1\(9),
      I2 => \data_out_s_reg[13]_2\(9),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_155
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_156
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_28 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_28 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_28 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_150
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => sel0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_151
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_152
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_29 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_29 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_29 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_146
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => sel0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_147
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_148
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_3 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_1\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_en_o_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_3 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s[13]_i_60_n_0\ : STD_LOGIC;
  signal \^data_out_s_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \data_out_s_reg[0]_0\(0) <= \^data_out_s_reg[0]_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_250
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_out_s_reg[0]_0\(0),
      R => '0'
    );
\data_out_s[13]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \data_out_s[13]_i_60_n_0\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => data_en_o_reg_0,
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[13]_i_60\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^data_out_s_reg[0]_0\(0),
      I1 => sel0(3),
      I2 => sel0(4),
      O => \data_out_s[13]_i_60_n_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_1\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_1\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_1\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_1\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_1\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_1\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_1\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_1\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_1\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_1\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_1\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_1\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_1\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_1\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_251
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_252
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_30 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    data_en_o_reg_0 : out STD_LOGIC;
    \data_out_s_reg[0]_1\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_en_o_reg_2 : in STD_LOGIC;
    \data_out_s_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_30 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_30 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of data_en_o_i_9 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_out_s[13]_i_17\ : label is "soft_lutpair7";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_142
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(1),
      O => data_en_o_reg_0
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_1\(0),
      I2 => \data_out_s_reg[13]_2\(0),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[0]_1\
    );
\data_out_s[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_1\(10),
      I2 => \data_out_s_reg[13]_2\(10),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_1\(11),
      I2 => \data_out_s_reg[13]_2\(11),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_1\(12),
      I2 => \data_out_s_reg[13]_2\(12),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(1),
      I2 => data_en_o_reg_1(3),
      I3 => data_en_o_reg_1(2),
      I4 => data_en_o_reg_2,
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[13]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_1\(13),
      I2 => \data_out_s_reg[13]_2\(13),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_1\(1),
      I2 => \data_out_s_reg[13]_2\(1),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_1\(2),
      I2 => \data_out_s_reg[13]_2\(2),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_1\(3),
      I2 => \data_out_s_reg[13]_2\(3),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_1\(4),
      I2 => \data_out_s_reg[13]_2\(4),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_1\(5),
      I2 => \data_out_s_reg[13]_2\(5),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_1\(6),
      I2 => \data_out_s_reg[13]_2\(6),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_1\(7),
      I2 => \data_out_s_reg[13]_2\(7),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_1\(8),
      I2 => \data_out_s_reg[13]_2\(8),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_1\(9),
      I2 => \data_out_s_reg[13]_2\(9),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(0),
      I5 => data_en_o_reg_1(1),
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_143
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_144
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_31 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_31 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_31 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_138
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => data_en_o_reg_0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_139
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_140
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_32 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_32 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_32;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_32 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_out_s_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \data_out_s_reg[0]_0\(0) <= \^data_out_s_reg[0]_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_134
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_out_s_reg[0]_0\(0),
      R => '0'
    );
\data_out_s[13]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^data_out_s_reg[0]_0\(0),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \data_out_s_reg[0]_1\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_135
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_136
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_33 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \coeff_s_reg[15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_out_s_reg[13]_1\ : in STD_LOGIC;
    \data_out_s_reg[13]_2\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_o_reg_1 : in STD_LOGIC;
    \data_out_s_reg[13]_3\ : in STD_LOGIC;
    \data_out_s_reg[13]_4\ : in STD_LOGIC;
    data_en_o_reg_2 : in STD_LOGIC;
    \data_out_s_reg[13]_5\ : in STD_LOGIC;
    \data_out_s_reg[12]_0\ : in STD_LOGIC;
    \data_out_s_reg[12]_1\ : in STD_LOGIC;
    data_en_o_reg_3 : in STD_LOGIC;
    \data_out_s_reg[12]_2\ : in STD_LOGIC;
    \data_out_s_reg[12]_3\ : in STD_LOGIC;
    \data_out_s_reg[12]_4\ : in STD_LOGIC;
    \data_out_s_reg[11]_0\ : in STD_LOGIC;
    \data_out_s_reg[11]_1\ : in STD_LOGIC;
    data_en_o_reg_4 : in STD_LOGIC;
    \data_out_s_reg[11]_2\ : in STD_LOGIC;
    \data_out_s_reg[11]_3\ : in STD_LOGIC;
    \data_out_s_reg[11]_4\ : in STD_LOGIC;
    \data_out_s_reg[10]_0\ : in STD_LOGIC;
    \data_out_s_reg[10]_1\ : in STD_LOGIC;
    data_en_o_reg_5 : in STD_LOGIC;
    \data_out_s_reg[10]_2\ : in STD_LOGIC;
    \data_out_s_reg[10]_3\ : in STD_LOGIC;
    \data_out_s_reg[10]_4\ : in STD_LOGIC;
    \data_out_s_reg[9]_0\ : in STD_LOGIC;
    \data_out_s_reg[9]_1\ : in STD_LOGIC;
    data_en_o_reg_6 : in STD_LOGIC;
    \data_out_s_reg[9]_2\ : in STD_LOGIC;
    \data_out_s_reg[9]_3\ : in STD_LOGIC;
    \data_out_s_reg[9]_4\ : in STD_LOGIC;
    \data_out_s_reg[8]_0\ : in STD_LOGIC;
    \data_out_s_reg[8]_1\ : in STD_LOGIC;
    data_en_o_reg_7 : in STD_LOGIC;
    \data_out_s_reg[8]_2\ : in STD_LOGIC;
    \data_out_s_reg[8]_3\ : in STD_LOGIC;
    \data_out_s_reg[8]_4\ : in STD_LOGIC;
    \data_out_s_reg[7]_0\ : in STD_LOGIC;
    \data_out_s_reg[7]_1\ : in STD_LOGIC;
    data_en_o_reg_8 : in STD_LOGIC;
    \data_out_s_reg[7]_2\ : in STD_LOGIC;
    \data_out_s_reg[7]_3\ : in STD_LOGIC;
    \data_out_s_reg[7]_4\ : in STD_LOGIC;
    \data_out_s_reg[6]_0\ : in STD_LOGIC;
    \data_out_s_reg[6]_1\ : in STD_LOGIC;
    data_en_o_reg_9 : in STD_LOGIC;
    \data_out_s_reg[6]_2\ : in STD_LOGIC;
    \data_out_s_reg[6]_3\ : in STD_LOGIC;
    \data_out_s_reg[6]_4\ : in STD_LOGIC;
    \data_out_s_reg[5]_0\ : in STD_LOGIC;
    \data_out_s_reg[5]_1\ : in STD_LOGIC;
    data_en_o_reg_10 : in STD_LOGIC;
    \data_out_s_reg[5]_2\ : in STD_LOGIC;
    \data_out_s_reg[5]_3\ : in STD_LOGIC;
    \data_out_s_reg[5]_4\ : in STD_LOGIC;
    \data_out_s_reg[4]_0\ : in STD_LOGIC;
    \data_out_s_reg[4]_1\ : in STD_LOGIC;
    data_en_o_reg_11 : in STD_LOGIC;
    \data_out_s_reg[4]_2\ : in STD_LOGIC;
    \data_out_s_reg[4]_3\ : in STD_LOGIC;
    \data_out_s_reg[4]_4\ : in STD_LOGIC;
    \data_out_s_reg[3]_0\ : in STD_LOGIC;
    \data_out_s_reg[3]_1\ : in STD_LOGIC;
    data_en_o_reg_12 : in STD_LOGIC;
    \data_out_s_reg[3]_2\ : in STD_LOGIC;
    \data_out_s_reg[3]_3\ : in STD_LOGIC;
    \data_out_s_reg[3]_4\ : in STD_LOGIC;
    \data_out_s_reg[2]_0\ : in STD_LOGIC;
    \data_out_s_reg[2]_1\ : in STD_LOGIC;
    data_en_o_reg_13 : in STD_LOGIC;
    \data_out_s_reg[2]_2\ : in STD_LOGIC;
    \data_out_s_reg[2]_3\ : in STD_LOGIC;
    \data_out_s_reg[2]_4\ : in STD_LOGIC;
    \data_out_s_reg[1]_0\ : in STD_LOGIC;
    \data_out_s_reg[1]_1\ : in STD_LOGIC;
    data_en_o_reg_14 : in STD_LOGIC;
    \data_out_s_reg[1]_2\ : in STD_LOGIC;
    \data_out_s_reg[1]_3\ : in STD_LOGIC;
    \data_out_s_reg[1]_4\ : in STD_LOGIC;
    \data_out_s_reg[0]_0\ : in STD_LOGIC;
    \data_out_s_reg[0]_1\ : in STD_LOGIC;
    data_en_o_reg_15 : in STD_LOGIC;
    \data_out_s_reg[0]_2\ : in STD_LOGIC;
    \data_out_s_reg[0]_3\ : in STD_LOGIC;
    \data_out_s_reg[0]_4\ : in STD_LOGIC;
    data_en_o_reg_16 : in STD_LOGIC;
    data_en_o_reg_17 : in STD_LOGIC;
    \data_tab_s_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_33 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_33;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_33 is
  signal \^coeff_s_reg[15]\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_en_o_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_s[0]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_s[10]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_s[11]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_s[12]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_s[13]_i_18_n_0\ : STD_LOGIC;
  signal \data_out_s[13]_i_39_n_0\ : STD_LOGIC;
  signal \data_out_s[13]_i_7_n_0\ : STD_LOGIC;
  signal \data_out_s[13]_i_8_n_0\ : STD_LOGIC;
  signal \data_out_s[1]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_s[2]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_s[3]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_s[4]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_s[5]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_s[6]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_s[7]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_s[8]_i_2_n_0\ : STD_LOGIC;
  signal \data_out_s[9]_i_2_n_0\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  \coeff_s_reg[15]\(15 downto 0) <= \^coeff_s_reg[15]\(15 downto 0);
  data_en_o_reg_0(0) <= \^data_en_o_reg_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_130
     port map (
      \coeff_s_reg[15]\(15 downto 0) => \^coeff_s_reg[15]\(15 downto 0),
      data_clk_i => data_clk_i,
      \data_tab_s_reg[0][15]_0\(15 downto 0) => \data_tab_s_reg[0][15]\(15 downto 0),
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_en_o_reg_0\(0),
      R => '0'
    );
\data_out_s[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[0]_i_2_n_0\,
      I2 => \data_out_s_reg[0]_0\,
      I3 => \data_out_s_reg[0]_1\,
      I4 => sel0(5),
      I5 => Q(0),
      O => D(0)
    );
\data_out_s[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_15,
      I2 => \data_out_s_reg[0]_2\,
      I3 => \data_out_s_reg[0]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[0]_4\,
      O => \data_out_s[0]_i_2_n_0\
    );
\data_out_s[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[10]_i_2_n_0\,
      I2 => \data_out_s_reg[10]_0\,
      I3 => \data_out_s_reg[10]_1\,
      I4 => sel0(5),
      I5 => Q(10),
      O => D(10)
    );
\data_out_s[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_5,
      I2 => \data_out_s_reg[10]_2\,
      I3 => \data_out_s_reg[10]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[10]_4\,
      O => \data_out_s[10]_i_2_n_0\
    );
\data_out_s[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[11]_i_2_n_0\,
      I2 => \data_out_s_reg[11]_0\,
      I3 => \data_out_s_reg[11]_1\,
      I4 => sel0(5),
      I5 => Q(11),
      O => D(11)
    );
\data_out_s[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_4,
      I2 => \data_out_s_reg[11]_2\,
      I3 => \data_out_s_reg[11]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[11]_4\,
      O => \data_out_s[11]_i_2_n_0\
    );
\data_out_s[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[12]_i_2_n_0\,
      I2 => \data_out_s_reg[12]_0\,
      I3 => \data_out_s_reg[12]_1\,
      I4 => sel0(5),
      I5 => Q(12),
      O => D(12)
    );
\data_out_s[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_3,
      I2 => \data_out_s_reg[12]_2\,
      I3 => \data_out_s_reg[12]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[12]_4\,
      O => \data_out_s[12]_i_2_n_0\
    );
\data_out_s[13]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \data_out_s[13]_i_39_n_0\,
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => sel0(2),
      I4 => data_en_o_reg_17,
      O => \data_out_s[13]_i_18_n_0\
    );
\data_out_s[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[13]_i_8_n_0\,
      I2 => \data_out_s_reg[13]_1\,
      I3 => \data_out_s_reg[13]_2\,
      I4 => sel0(5),
      I5 => Q(13),
      O => D(13)
    );
\data_out_s[13]_i_39\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^data_en_o_reg_0\(0),
      I1 => sel0(3),
      I2 => sel0(4),
      O => \data_out_s[13]_i_39_n_0\
    );
\data_out_s[13]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_16,
      I2 => data_en_o_reg_2,
      O => \data_out_s[13]_i_7_n_0\
    );
\data_out_s[13]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_1,
      I2 => \data_out_s_reg[13]_3\,
      I3 => \data_out_s_reg[13]_4\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[13]_5\,
      O => \data_out_s[13]_i_8_n_0\
    );
\data_out_s[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[1]_i_2_n_0\,
      I2 => \data_out_s_reg[1]_0\,
      I3 => \data_out_s_reg[1]_1\,
      I4 => sel0(5),
      I5 => Q(1),
      O => D(1)
    );
\data_out_s[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_14,
      I2 => \data_out_s_reg[1]_2\,
      I3 => \data_out_s_reg[1]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[1]_4\,
      O => \data_out_s[1]_i_2_n_0\
    );
\data_out_s[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[2]_i_2_n_0\,
      I2 => \data_out_s_reg[2]_0\,
      I3 => \data_out_s_reg[2]_1\,
      I4 => sel0(5),
      I5 => Q(2),
      O => D(2)
    );
\data_out_s[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_13,
      I2 => \data_out_s_reg[2]_2\,
      I3 => \data_out_s_reg[2]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[2]_4\,
      O => \data_out_s[2]_i_2_n_0\
    );
\data_out_s[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[3]_i_2_n_0\,
      I2 => \data_out_s_reg[3]_0\,
      I3 => \data_out_s_reg[3]_1\,
      I4 => sel0(5),
      I5 => Q(3),
      O => D(3)
    );
\data_out_s[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_12,
      I2 => \data_out_s_reg[3]_2\,
      I3 => \data_out_s_reg[3]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[3]_4\,
      O => \data_out_s[3]_i_2_n_0\
    );
\data_out_s[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[4]_i_2_n_0\,
      I2 => \data_out_s_reg[4]_0\,
      I3 => \data_out_s_reg[4]_1\,
      I4 => sel0(5),
      I5 => Q(4),
      O => D(4)
    );
\data_out_s[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_11,
      I2 => \data_out_s_reg[4]_2\,
      I3 => \data_out_s_reg[4]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[4]_4\,
      O => \data_out_s[4]_i_2_n_0\
    );
\data_out_s[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[5]_i_2_n_0\,
      I2 => \data_out_s_reg[5]_0\,
      I3 => \data_out_s_reg[5]_1\,
      I4 => sel0(5),
      I5 => Q(5),
      O => D(5)
    );
\data_out_s[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_10,
      I2 => \data_out_s_reg[5]_2\,
      I3 => \data_out_s_reg[5]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[5]_4\,
      O => \data_out_s[5]_i_2_n_0\
    );
\data_out_s[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[6]_i_2_n_0\,
      I2 => \data_out_s_reg[6]_0\,
      I3 => \data_out_s_reg[6]_1\,
      I4 => sel0(5),
      I5 => Q(6),
      O => D(6)
    );
\data_out_s[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_9,
      I2 => \data_out_s_reg[6]_2\,
      I3 => \data_out_s_reg[6]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[6]_4\,
      O => \data_out_s[6]_i_2_n_0\
    );
\data_out_s[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[7]_i_2_n_0\,
      I2 => \data_out_s_reg[7]_0\,
      I3 => \data_out_s_reg[7]_1\,
      I4 => sel0(5),
      I5 => Q(7),
      O => D(7)
    );
\data_out_s[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_8,
      I2 => \data_out_s_reg[7]_2\,
      I3 => \data_out_s_reg[7]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[7]_4\,
      O => \data_out_s[7]_i_2_n_0\
    );
\data_out_s[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[8]_i_2_n_0\,
      I2 => \data_out_s_reg[8]_0\,
      I3 => \data_out_s_reg[8]_1\,
      I4 => sel0(5),
      I5 => Q(8),
      O => D(8)
    );
\data_out_s[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_7,
      I2 => \data_out_s_reg[8]_2\,
      I3 => \data_out_s_reg[8]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[8]_4\,
      O => \data_out_s[8]_i_2_n_0\
    );
\data_out_s[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDD80000DDD8"
    )
        port map (
      I0 => \data_out_s[13]_i_7_n_0\,
      I1 => \data_out_s[9]_i_2_n_0\,
      I2 => \data_out_s_reg[9]_0\,
      I3 => \data_out_s_reg[9]_1\,
      I4 => sel0(5),
      I5 => Q(9),
      O => D(9)
    );
\data_out_s[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDA80000FDA8"
    )
        port map (
      I0 => \data_out_s[13]_i_18_n_0\,
      I1 => data_en_o_reg_6,
      I2 => \data_out_s_reg[9]_2\,
      I3 => \data_out_s_reg[9]_3\,
      I4 => data_en_o_reg_2,
      I5 => \data_out_s_reg[9]_4\,
      O => \data_out_s[9]_i_2_n_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_131
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(13) => fir_proc_inst_n_2,
      Q(12) => fir_proc_inst_n_3,
      Q(11) => fir_proc_inst_n_4,
      Q(10) => fir_proc_inst_n_5,
      Q(9) => fir_proc_inst_n_6,
      Q(8) => fir_proc_inst_n_7,
      Q(7) => fir_proc_inst_n_8,
      Q(6) => fir_proc_inst_n_9,
      Q(5) => fir_proc_inst_n_10,
      Q(4) => fir_proc_inst_n_11,
      Q(3) => fir_proc_inst_n_12,
      Q(2) => fir_proc_inst_n_13,
      Q(1) => fir_proc_inst_n_14,
      Q(0) => fir_proc_inst_n_15,
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_tab_s_reg[0][15]\(15 downto 0) => \^coeff_s_reg[15]\(15 downto 0),
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_132
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_34 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    data_en_o_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_out_s_reg[13]_1\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    data_en_o_reg_2 : in STD_LOGIC;
    \data_out_s_reg[12]_1\ : in STD_LOGIC;
    \data_out_s_reg[11]_1\ : in STD_LOGIC;
    \data_out_s_reg[10]_1\ : in STD_LOGIC;
    \data_out_s_reg[9]_1\ : in STD_LOGIC;
    \data_out_s_reg[8]_1\ : in STD_LOGIC;
    \data_out_s_reg[7]_1\ : in STD_LOGIC;
    \data_out_s_reg[6]_1\ : in STD_LOGIC;
    \data_out_s_reg[5]_1\ : in STD_LOGIC;
    \data_out_s_reg[4]_1\ : in STD_LOGIC;
    \data_out_s_reg[3]_1\ : in STD_LOGIC;
    \data_out_s_reg[2]_1\ : in STD_LOGIC;
    \data_out_s_reg[1]_1\ : in STD_LOGIC;
    \data_out_s_reg[0]_1\ : in STD_LOGIC;
    data_en_o_reg_3 : in STD_LOGIC;
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_3\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_34 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_34;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_34 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s[0]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s[10]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s[11]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s[12]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s[13]_i_46_n_0\ : STD_LOGIC;
  signal \data_out_s[1]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s[2]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s[3]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s[4]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s[5]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s[6]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s[7]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s[8]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s[9]_i_17_n_0\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_126
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(3),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_3,
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(0),
      O => data_en_o_reg_0
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_2\(0),
      I2 => \data_out_s_reg[13]_3\(0),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[0]_i_17_n_0\
    );
\data_out_s[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[0]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[0]_i_17_n_0\,
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_2\(10),
      I2 => \data_out_s_reg[13]_3\(10),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[10]_i_17_n_0\
    );
\data_out_s[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[10]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[10]_i_17_n_0\,
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_2\(11),
      I2 => \data_out_s_reg[13]_3\(11),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[11]_i_17_n_0\
    );
\data_out_s[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[11]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[11]_i_17_n_0\,
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_2\(12),
      I2 => \data_out_s_reg[13]_3\(12),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[12]_i_17_n_0\
    );
\data_out_s[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[12]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[12]_i_17_n_0\,
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[13]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[13]_i_46_n_0\,
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[13]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_2\(13),
      I2 => \data_out_s_reg[13]_3\(13),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[13]_i_46_n_0\
    );
\data_out_s[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_2\(1),
      I2 => \data_out_s_reg[13]_3\(1),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[1]_i_17_n_0\
    );
\data_out_s[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[1]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[1]_i_17_n_0\,
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_2\(2),
      I2 => \data_out_s_reg[13]_3\(2),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[2]_i_17_n_0\
    );
\data_out_s[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[2]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[2]_i_17_n_0\,
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_2\(3),
      I2 => \data_out_s_reg[13]_3\(3),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[3]_i_17_n_0\
    );
\data_out_s[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[3]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[3]_i_17_n_0\,
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_2\(4),
      I2 => \data_out_s_reg[13]_3\(4),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[4]_i_17_n_0\
    );
\data_out_s[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[4]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[4]_i_17_n_0\,
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_2\(5),
      I2 => \data_out_s_reg[13]_3\(5),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[5]_i_17_n_0\
    );
\data_out_s[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[5]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[5]_i_17_n_0\,
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_2\(6),
      I2 => \data_out_s_reg[13]_3\(6),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[6]_i_17_n_0\
    );
\data_out_s[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[6]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[6]_i_17_n_0\,
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_2\(7),
      I2 => \data_out_s_reg[13]_3\(7),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[7]_i_17_n_0\
    );
\data_out_s[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[7]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[7]_i_17_n_0\,
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_2\(8),
      I2 => \data_out_s_reg[13]_3\(8),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[8]_i_17_n_0\
    );
\data_out_s[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[8]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[8]_i_17_n_0\,
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_2\(9),
      I2 => \data_out_s_reg[13]_3\(9),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(2),
      I5 => data_en_o_reg_1(3),
      O => \data_out_s[9]_i_17_n_0\
    );
\data_out_s[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[9]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      I4 => data_en_o_reg_2,
      I5 => \data_out_s[9]_i_17_n_0\,
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_127
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_128
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_35 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC_VECTOR ( 5 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_35 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_35;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_35 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data_en_o_i_10_n_0 : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_122
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(0),
      O => data_en_o_i_10_n_0
    );
data_en_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => data_en_o_i_10_n_0,
      I1 => data_en_o_reg_1(1),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(5),
      I4 => data_en_o_reg_1(3),
      I5 => data_en_o_reg_1(4),
      O => data_en_o_reg_0
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_123
     port map (
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_124
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_36 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    \data_out_s_reg[0]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_1\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    data_en_o_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_36 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_36;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_36 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s[13]_i_16_n_0\ : STD_LOGIC;
  signal \^data_out_s_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_out_s[13]_i_16\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_out_s[13]_i_40\ : label is "soft_lutpair8";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \data_out_s_reg[0]_0\(0) <= \^data_out_s_reg[0]_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_118
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_out_s_reg[0]_0\(0),
      R => '0'
    );
\data_out_s[13]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^data_out_s_reg[0]_0\(0),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      O => \data_out_s[13]_i_16_n_0\
    );
\data_out_s[13]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^data_out_s_reg[0]_0\(0),
      I1 => sel0(1),
      I2 => sel0(2),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \data_out_s[13]_i_16_n_0\,
      I1 => sel0(5),
      I2 => sel0(6),
      I3 => sel0(3),
      I4 => sel0(4),
      I5 => data_en_o_reg_0,
      O => \data_out_s_reg[0]_1\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_1\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_1\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_1\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_1\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_1\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_1\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_1\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_1\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_1\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_1\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_1\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_1\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_1\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_1\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_119
     port map (
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_120
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_37 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep__0\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_out_s_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_o_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_37 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_37;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_37 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_114
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_1\(0),
      I2 => \data_out_s_reg[13]_2\(0),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_1\(10),
      I2 => \data_out_s_reg[13]_2\(10),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_1\(11),
      I2 => \data_out_s_reg[13]_2\(11),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_1\(12),
      I2 => \data_out_s_reg[13]_2\(12),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_1\(13),
      I2 => \data_out_s_reg[13]_2\(13),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_1\(1),
      I2 => \data_out_s_reg[13]_2\(1),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_1\(2),
      I2 => \data_out_s_reg[13]_2\(2),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_1\(3),
      I2 => \data_out_s_reg[13]_2\(3),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_1\(4),
      I2 => \data_out_s_reg[13]_2\(4),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_1\(5),
      I2 => \data_out_s_reg[13]_2\(5),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_1\(6),
      I2 => \data_out_s_reg[13]_2\(6),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_1\(7),
      I2 => \data_out_s_reg[13]_2\(7),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_1\(8),
      I2 => \data_out_s_reg[13]_2\(8),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_1\(9),
      I2 => \data_out_s_reg[13]_2\(9),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_115
     port map (
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep__0\(27 downto 0) => \data3_s_reg[27]_rep__0\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_116
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_38 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_38 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_38;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_38 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_110
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => sel0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_111
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_112
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_39 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_39 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_39;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_39 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_106
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => sel0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_107
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_108
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_4 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_out_s_reg[0]_1\ : in STD_LOGIC;
    data_en_o_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_en_o_reg_1 : in STD_LOGIC;
    \data_out_s_reg[1]_1\ : in STD_LOGIC;
    \data_out_s_reg[2]_1\ : in STD_LOGIC;
    \data_out_s_reg[3]_1\ : in STD_LOGIC;
    \data_out_s_reg[4]_1\ : in STD_LOGIC;
    \data_out_s_reg[5]_1\ : in STD_LOGIC;
    \data_out_s_reg[6]_1\ : in STD_LOGIC;
    \data_out_s_reg[7]_1\ : in STD_LOGIC;
    \data_out_s_reg[8]_1\ : in STD_LOGIC;
    \data_out_s_reg[9]_1\ : in STD_LOGIC;
    \data_out_s_reg[10]_1\ : in STD_LOGIC;
    \data_out_s_reg[11]_1\ : in STD_LOGIC;
    \data_out_s_reg[12]_1\ : in STD_LOGIC;
    \data_out_s_reg[13]_1\ : in STD_LOGIC;
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_3\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_4 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_4 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s[0]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s[10]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s[11]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s[12]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s[13]_i_59_n_0\ : STD_LOGIC;
  signal \data_out_s[1]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s[2]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s[3]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s[4]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s[5]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s[6]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s[7]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s[8]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s[9]_i_27_n_0\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_246
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[0]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[0]_i_27_n_0\,
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_2\(0),
      I2 => \data_out_s_reg[13]_3\(0),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[0]_i_27_n_0\
    );
\data_out_s[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[10]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[10]_i_27_n_0\,
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_2\(10),
      I2 => \data_out_s_reg[13]_3\(10),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[10]_i_27_n_0\
    );
\data_out_s[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[11]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[11]_i_27_n_0\,
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_2\(11),
      I2 => \data_out_s_reg[13]_3\(11),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[11]_i_27_n_0\
    );
\data_out_s[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[12]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[12]_i_27_n_0\,
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_2\(12),
      I2 => \data_out_s_reg[13]_3\(12),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[12]_i_27_n_0\
    );
\data_out_s[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[13]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[13]_i_59_n_0\,
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[13]_i_59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_2\(13),
      I2 => \data_out_s_reg[13]_3\(13),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[13]_i_59_n_0\
    );
\data_out_s[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[1]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[1]_i_27_n_0\,
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_2\(1),
      I2 => \data_out_s_reg[13]_3\(1),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[1]_i_27_n_0\
    );
\data_out_s[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[2]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[2]_i_27_n_0\,
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_2\(2),
      I2 => \data_out_s_reg[13]_3\(2),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[2]_i_27_n_0\
    );
\data_out_s[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[3]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[3]_i_27_n_0\,
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_2\(3),
      I2 => \data_out_s_reg[13]_3\(3),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[3]_i_27_n_0\
    );
\data_out_s[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[4]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[4]_i_27_n_0\,
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_2\(4),
      I2 => \data_out_s_reg[13]_3\(4),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[4]_i_27_n_0\
    );
\data_out_s[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[5]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[5]_i_27_n_0\,
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_2\(5),
      I2 => \data_out_s_reg[13]_3\(5),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[5]_i_27_n_0\
    );
\data_out_s[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[6]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[6]_i_27_n_0\,
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_2\(6),
      I2 => \data_out_s_reg[13]_3\(6),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[6]_i_27_n_0\
    );
\data_out_s[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[7]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[7]_i_27_n_0\,
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_2\(7),
      I2 => \data_out_s_reg[13]_3\(7),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[7]_i_27_n_0\
    );
\data_out_s[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[8]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[8]_i_27_n_0\,
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_2\(8),
      I2 => \data_out_s_reg[13]_3\(8),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[8]_i_27_n_0\
    );
\data_out_s[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => \data_out_s_reg[9]_1\,
      I1 => \^sel0\(0),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(1),
      I4 => data_en_o_reg_1,
      I5 => \data_out_s[9]_i_27_n_0\,
      O => \data_out_s_reg[9]_0\
    );
\data_out_s[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_2\(9),
      I2 => \data_out_s_reg[13]_3\(9),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s[9]_i_27_n_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_247
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_248
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_40 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    \data_out_s_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_o_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_40 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_40;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_40 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_102
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_1\(0),
      I2 => \data_out_s_reg[13]_2\(0),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_1\(10),
      I2 => \data_out_s_reg[13]_2\(10),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_1\(11),
      I2 => \data_out_s_reg[13]_2\(11),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_1\(12),
      I2 => \data_out_s_reg[13]_2\(12),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_1\(13),
      I2 => \data_out_s_reg[13]_2\(13),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_1\(1),
      I2 => \data_out_s_reg[13]_2\(1),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_1\(2),
      I2 => \data_out_s_reg[13]_2\(2),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_1\(3),
      I2 => \data_out_s_reg[13]_2\(3),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_1\(4),
      I2 => \data_out_s_reg[13]_2\(4),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_1\(5),
      I2 => \data_out_s_reg[13]_2\(5),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_1\(6),
      I2 => \data_out_s_reg[13]_2\(6),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_1\(7),
      I2 => \data_out_s_reg[13]_2\(7),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_1\(8),
      I2 => \data_out_s_reg[13]_2\(8),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_1\(9),
      I2 => \data_out_s_reg[13]_2\(9),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_0(0),
      I5 => data_en_o_reg_0(1),
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_103
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_104
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_41 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_41 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_41;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_41 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_98
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => sel0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_99
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_100
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_42 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_2\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    data_en_o_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_42 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_42;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_42 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_out_s_reg[13]_1\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \data_out_s_reg[13]_1\ <= \^data_out_s_reg[13]_1\;
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_94
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[13]_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^data_out_s_reg[13]_1\,
      I1 => data_en_o_reg_0(1),
      I2 => data_en_o_reg_0(0),
      I3 => data_en_o_reg_0(2),
      I4 => data_en_o_reg_1,
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[13]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_0(3),
      I2 => data_en_o_reg_0(4),
      O => \^data_out_s_reg[13]_1\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_2\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_2\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_2\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_2\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_2\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_2\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_2\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_2\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_2\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_2\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_2\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_2\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_2\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_2\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_95
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_96
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_43 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_43 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_43;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_43 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_90
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => sel0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_91
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_92
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_44 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[0]_1\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_en_o_reg_1 : in STD_LOGIC;
    data_en_o_reg_2 : in STD_LOGIC;
    \data_out_s_reg[0]_2\ : in STD_LOGIC;
    \data_out_s_reg[0]_3\ : in STD_LOGIC;
    \data_out_s_reg[1]_1\ : in STD_LOGIC;
    \data_out_s_reg[1]_2\ : in STD_LOGIC;
    \data_out_s_reg[2]_1\ : in STD_LOGIC;
    \data_out_s_reg[2]_2\ : in STD_LOGIC;
    \data_out_s_reg[3]_1\ : in STD_LOGIC;
    \data_out_s_reg[3]_2\ : in STD_LOGIC;
    \data_out_s_reg[4]_1\ : in STD_LOGIC;
    \data_out_s_reg[4]_2\ : in STD_LOGIC;
    \data_out_s_reg[5]_1\ : in STD_LOGIC;
    \data_out_s_reg[5]_2\ : in STD_LOGIC;
    \data_out_s_reg[6]_1\ : in STD_LOGIC;
    \data_out_s_reg[6]_2\ : in STD_LOGIC;
    \data_out_s_reg[7]_1\ : in STD_LOGIC;
    \data_out_s_reg[7]_2\ : in STD_LOGIC;
    \data_out_s_reg[8]_1\ : in STD_LOGIC;
    \data_out_s_reg[8]_2\ : in STD_LOGIC;
    \data_out_s_reg[9]_1\ : in STD_LOGIC;
    \data_out_s_reg[9]_2\ : in STD_LOGIC;
    \data_out_s_reg[10]_1\ : in STD_LOGIC;
    \data_out_s_reg[10]_2\ : in STD_LOGIC;
    \data_out_s_reg[11]_1\ : in STD_LOGIC;
    \data_out_s_reg[11]_2\ : in STD_LOGIC;
    \data_out_s_reg[12]_1\ : in STD_LOGIC;
    \data_out_s_reg[12]_2\ : in STD_LOGIC;
    \data_out_s_reg[13]_1\ : in STD_LOGIC;
    \data_out_s_reg[13]_2\ : in STD_LOGIC;
    \data_out_s_reg[13]_3\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_4\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_44 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_44;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_44 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_en_o_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_s[0]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s[10]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s[11]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s[12]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s[13]_i_51_n_0\ : STD_LOGIC;
  signal \data_out_s[1]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s[2]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s[3]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s[4]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s[5]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s[6]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s[7]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s[8]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s[9]_i_21_n_0\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  data_en_o_reg_0(0) <= \^data_en_o_reg_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_86
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_en_o_reg_0\(0),
      R => '0'
    );
\data_out_s[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_3\(0),
      I2 => \data_out_s_reg[13]_4\(0),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[0]_i_21_n_0\
    );
\data_out_s[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[0]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[0]_2\,
      I4 => \data_out_s_reg[0]_3\,
      O => \data_out_s_reg[0]_1\
    );
\data_out_s[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_3\(10),
      I2 => \data_out_s_reg[13]_4\(10),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[10]_i_21_n_0\
    );
\data_out_s[10]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[10]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[10]_1\,
      I4 => \data_out_s_reg[10]_2\,
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_3\(11),
      I2 => \data_out_s_reg[13]_4\(11),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[11]_i_21_n_0\
    );
\data_out_s[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[11]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[11]_1\,
      I4 => \data_out_s_reg[11]_2\,
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_3\(12),
      I2 => \data_out_s_reg[13]_4\(12),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[12]_i_21_n_0\
    );
\data_out_s[12]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[12]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[12]_1\,
      I4 => \data_out_s_reg[12]_2\,
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^data_en_o_reg_0\(0),
      I1 => sel0(1),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[13]_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[13]_i_51_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[13]_1\,
      I4 => \data_out_s_reg[13]_2\,
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[13]_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_3\(13),
      I2 => \data_out_s_reg[13]_4\(13),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[13]_i_51_n_0\
    );
\data_out_s[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_3\(1),
      I2 => \data_out_s_reg[13]_4\(1),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[1]_i_21_n_0\
    );
\data_out_s[1]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[1]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[1]_1\,
      I4 => \data_out_s_reg[1]_2\,
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_3\(2),
      I2 => \data_out_s_reg[13]_4\(2),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[2]_i_21_n_0\
    );
\data_out_s[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[2]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[2]_1\,
      I4 => \data_out_s_reg[2]_2\,
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_3\(3),
      I2 => \data_out_s_reg[13]_4\(3),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[3]_i_21_n_0\
    );
\data_out_s[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[3]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[3]_1\,
      I4 => \data_out_s_reg[3]_2\,
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_3\(4),
      I2 => \data_out_s_reg[13]_4\(4),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[4]_i_21_n_0\
    );
\data_out_s[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[4]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[4]_1\,
      I4 => \data_out_s_reg[4]_2\,
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_3\(5),
      I2 => \data_out_s_reg[13]_4\(5),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[5]_i_21_n_0\
    );
\data_out_s[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[5]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[5]_1\,
      I4 => \data_out_s_reg[5]_2\,
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_3\(6),
      I2 => \data_out_s_reg[13]_4\(6),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[6]_i_21_n_0\
    );
\data_out_s[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[6]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[6]_1\,
      I4 => \data_out_s_reg[6]_2\,
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_3\(7),
      I2 => \data_out_s_reg[13]_4\(7),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[7]_i_21_n_0\
    );
\data_out_s[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[7]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[7]_1\,
      I4 => \data_out_s_reg[7]_2\,
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_3\(8),
      I2 => \data_out_s_reg[13]_4\(8),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[8]_i_21_n_0\
    );
\data_out_s[8]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[8]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[8]_1\,
      I4 => \data_out_s_reg[8]_2\,
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_3\(9),
      I2 => \data_out_s_reg[13]_4\(9),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[9]_i_21_n_0\
    );
\data_out_s[9]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2322"
    )
        port map (
      I0 => \data_out_s[9]_i_21_n_0\,
      I1 => data_en_o_reg_1,
      I2 => data_en_o_reg_2,
      I3 => \data_out_s_reg[9]_1\,
      I4 => \data_out_s_reg[9]_2\,
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_87
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_88
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_45 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_45 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_45;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_45 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_82
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => sel0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_83
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_84
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_46 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_46 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_46;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_46 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_78
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[13]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_0(0),
      I2 => data_en_o_reg_0(1),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_79
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_80
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_47 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_1 : out STD_LOGIC;
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_en_s_reg_rep__0\ : in STD_LOGIC;
    CEP : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \data_out_s_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_47 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_47;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_47 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_en_o_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  data_en_o_reg_0(0) <= \^data_en_o_reg_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_74
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^data_en_o_reg_0\(0),
      I1 => sel0(3),
      I2 => sel0(4),
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => sel0(2),
      O => data_en_o_reg_1
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_en_o_reg_0\(0),
      R => '0'
    );
\data_out_s[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_1\(0),
      I2 => \data_out_s_reg[13]_2\(0),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_1\(10),
      I2 => \data_out_s_reg[13]_2\(10),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_1\(11),
      I2 => \data_out_s_reg[13]_2\(11),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_1\(12),
      I2 => \data_out_s_reg[13]_2\(12),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_1\(13),
      I2 => \data_out_s_reg[13]_2\(13),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_1\(1),
      I2 => \data_out_s_reg[13]_2\(1),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_1\(2),
      I2 => \data_out_s_reg[13]_2\(2),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_1\(3),
      I2 => \data_out_s_reg[13]_2\(3),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_1\(4),
      I2 => \data_out_s_reg[13]_2\(4),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_1\(5),
      I2 => \data_out_s_reg[13]_2\(5),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_1\(6),
      I2 => \data_out_s_reg[13]_2\(6),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_1\(7),
      I2 => \data_out_s_reg[13]_2\(7),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_1\(8),
      I2 => \data_out_s_reg[13]_2\(8),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_1\(9),
      I2 => \data_out_s_reg[13]_2\(9),
      I3 => \^data_en_o_reg_0\(0),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_75
     port map (
      A(27 downto 0) => A(27 downto 0),
      CEP => CEP,
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      \data_en_s_reg_rep__0\ => \data_en_s_reg_rep__0\,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_76
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_48 is
  port (
    DSP48E1_inst : out STD_LOGIC;
    data_en_s : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DSP48E1_inst_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 13 downto 0 );
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_48 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_48;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_48 is
  signal coeff_reg_delay_n_0 : STD_LOGIC;
  signal coeff_reg_delay_n_1 : STD_LOGIC;
  signal coeff_reg_delay_n_10 : STD_LOGIC;
  signal coeff_reg_delay_n_11 : STD_LOGIC;
  signal coeff_reg_delay_n_12 : STD_LOGIC;
  signal coeff_reg_delay_n_13 : STD_LOGIC;
  signal coeff_reg_delay_n_14 : STD_LOGIC;
  signal coeff_reg_delay_n_15 : STD_LOGIC;
  signal coeff_reg_delay_n_2 : STD_LOGIC;
  signal coeff_reg_delay_n_3 : STD_LOGIC;
  signal coeff_reg_delay_n_4 : STD_LOGIC;
  signal coeff_reg_delay_n_5 : STD_LOGIC;
  signal coeff_reg_delay_n_6 : STD_LOGIC;
  signal coeff_reg_delay_n_7 : STD_LOGIC;
  signal coeff_reg_delay_n_8 : STD_LOGIC;
  signal coeff_reg_delay_n_9 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_16 : STD_LOGIC;
  signal fir_proc_inst_n_17 : STD_LOGIC;
  signal fir_proc_inst_n_18 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal reset_delay_n_0 : STD_LOGIC;
begin
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_70
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15) => coeff_reg_delay_n_0,
      Q(14) => coeff_reg_delay_n_1,
      Q(13) => coeff_reg_delay_n_2,
      Q(12) => coeff_reg_delay_n_3,
      Q(11) => coeff_reg_delay_n_4,
      Q(10) => coeff_reg_delay_n_5,
      Q(9) => coeff_reg_delay_n_6,
      Q(8) => coeff_reg_delay_n_7,
      Q(7) => coeff_reg_delay_n_8,
      Q(6) => coeff_reg_delay_n_9,
      Q(5) => coeff_reg_delay_n_10,
      Q(4) => coeff_reg_delay_n_11,
      Q(3) => coeff_reg_delay_n_12,
      Q(2) => coeff_reg_delay_n_13,
      Q(1) => coeff_reg_delay_n_14,
      Q(0) => coeff_reg_delay_n_15,
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_3,
      Q => sel0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_18,
      Q => Q(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_8,
      Q => Q(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_7,
      Q => Q(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_6,
      Q => Q(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_5,
      Q => Q(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_17,
      Q => Q(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_16,
      Q => Q(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_15,
      Q => Q(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_14,
      Q => Q(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_13,
      Q => Q(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_12,
      Q => Q(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_11,
      Q => Q(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_10,
      Q => Q(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_3,
      D => fir_proc_inst_n_9,
      Q => Q(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_71
     port map (
      D(15) => coeff_reg_delay_n_0,
      D(14) => coeff_reg_delay_n_1,
      D(13) => coeff_reg_delay_n_2,
      D(12) => coeff_reg_delay_n_3,
      D(11) => coeff_reg_delay_n_4,
      D(10) => coeff_reg_delay_n_5,
      D(9) => coeff_reg_delay_n_6,
      D(8) => coeff_reg_delay_n_7,
      D(7) => coeff_reg_delay_n_8,
      D(6) => coeff_reg_delay_n_9,
      D(5) => coeff_reg_delay_n_10,
      D(4) => coeff_reg_delay_n_11,
      D(3) => coeff_reg_delay_n_12,
      D(2) => coeff_reg_delay_n_13,
      D(1) => coeff_reg_delay_n_14,
      D(0) => coeff_reg_delay_n_15,
      DSP48E1_inst => DSP48E1_inst,
      DSP48E1_inst_0 => DSP48E1_inst_0,
      E(0) => E(0),
      Q(13) => fir_proc_inst_n_5,
      Q(12) => fir_proc_inst_n_6,
      Q(11) => fir_proc_inst_n_7,
      Q(10) => fir_proc_inst_n_8,
      Q(9) => fir_proc_inst_n_9,
      Q(8) => fir_proc_inst_n_10,
      Q(7) => fir_proc_inst_n_11,
      Q(6) => fir_proc_inst_n_12,
      Q(5) => fir_proc_inst_n_13,
      Q(4) => fir_proc_inst_n_14,
      Q(3) => fir_proc_inst_n_15,
      Q(2) => fir_proc_inst_n_16,
      Q(1) => fir_proc_inst_n_17,
      Q(0) => fir_proc_inst_n_18,
      \bit_tab_s_reg[0]\ => reset_delay_n_0,
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_3,
      data_en_s => data_en_s,
      enable_s => enable_s,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_72
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => reset_delay_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_49 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC;
    data_en_o_reg_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_en_o_reg_3 : in STD_LOGIC;
    data_en_o_reg_4 : in STD_LOGIC;
    data_en_o_reg_5 : in STD_LOGIC;
    data_en_o_reg_6 : in STD_LOGIC;
    data_en_o_reg_7 : in STD_LOGIC;
    data_en_o_reg_8 : in STD_LOGIC;
    data_en_o_reg_9 : in STD_LOGIC;
    data_en_o_reg_10 : in STD_LOGIC;
    data_en_o_reg_11 : in STD_LOGIC;
    data_en_o_reg_12 : in STD_LOGIC;
    data_en_o_reg_13 : in STD_LOGIC;
    data_en_o_reg_14 : in STD_LOGIC;
    data_en_o_reg_15 : in STD_LOGIC;
    data_en_o_reg_16 : in STD_LOGIC;
    \data_out_s_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_49 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_49;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_49 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_en_o_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_s[0]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[10]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[11]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[12]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[13]_i_56_n_0\ : STD_LOGIC;
  signal \data_out_s[1]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[2]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[3]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[4]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[5]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[6]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[7]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[8]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[9]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  data_en_o_reg_0(0) <= \^data_en_o_reg_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_66
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_en_o_reg_0\(0),
      R => '0'
    );
\data_out_s[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_1,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[0]_i_25_n_0\,
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_1\(0),
      I2 => \data_out_s_reg[13]_2\(0),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[0]_i_25_n_0\
    );
\data_out_s[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_13,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[10]_i_25_n_0\,
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_1\(10),
      I2 => \data_out_s_reg[13]_2\(10),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[10]_i_25_n_0\
    );
\data_out_s[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_14,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[11]_i_25_n_0\,
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_1\(11),
      I2 => \data_out_s_reg[13]_2\(11),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[11]_i_25_n_0\
    );
\data_out_s[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_15,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[12]_i_25_n_0\,
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_1\(12),
      I2 => \data_out_s_reg[13]_2\(12),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[12]_i_25_n_0\
    );
\data_out_s[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_16,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[13]_i_56_n_0\,
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[13]_i_56\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_1\(13),
      I2 => \data_out_s_reg[13]_2\(13),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[13]_i_56_n_0\
    );
\data_out_s[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_4,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[1]_i_25_n_0\,
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_1\(1),
      I2 => \data_out_s_reg[13]_2\(1),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[1]_i_25_n_0\
    );
\data_out_s[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_5,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[2]_i_25_n_0\,
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_1\(2),
      I2 => \data_out_s_reg[13]_2\(2),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[2]_i_25_n_0\
    );
\data_out_s[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_6,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[3]_i_25_n_0\,
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_1\(3),
      I2 => \data_out_s_reg[13]_2\(3),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[3]_i_25_n_0\
    );
\data_out_s[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_7,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[4]_i_25_n_0\,
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_1\(4),
      I2 => \data_out_s_reg[13]_2\(4),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[4]_i_25_n_0\
    );
\data_out_s[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_8,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[5]_i_25_n_0\,
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_1\(5),
      I2 => \data_out_s_reg[13]_2\(5),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[5]_i_25_n_0\
    );
\data_out_s[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_9,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[6]_i_25_n_0\,
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_1\(6),
      I2 => \data_out_s_reg[13]_2\(6),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[6]_i_25_n_0\
    );
\data_out_s[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_10,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[7]_i_25_n_0\,
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_1\(7),
      I2 => \data_out_s_reg[13]_2\(7),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[7]_i_25_n_0\
    );
\data_out_s[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_11,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[8]_i_25_n_0\,
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_1\(8),
      I2 => \data_out_s_reg[13]_2\(8),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[8]_i_25_n_0\
    );
\data_out_s[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF00000002"
    )
        port map (
      I0 => data_en_o_reg_12,
      I1 => \^data_en_o_reg_0\(0),
      I2 => data_en_o_reg_2(0),
      I3 => data_en_o_reg_2(1),
      I4 => data_en_o_reg_3,
      I5 => \data_out_s[9]_i_25_n_0\,
      O => \data_out_s_reg[9]_0\
    );
\data_out_s[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_1\(9),
      I2 => \data_out_s_reg[13]_2\(9),
      I3 => \^data_en_o_reg_0\(0),
      I4 => data_en_o_reg_2(0),
      I5 => data_en_o_reg_2(1),
      O => \data_out_s[9]_i_25_n_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_67
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_68
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_5 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_5 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_5 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_242
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \data_out_s_reg[0]_0\(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_243
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_244
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_50 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    data_en_o_reg_1 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_50 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_50;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_50 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_en_o_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  data_en_o_reg_0(0) <= \^data_en_o_reg_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_62
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_en_o_reg_0\(0),
      R => '0'
    );
\data_out_s[13]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^data_en_o_reg_0\(0),
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => data_en_o_reg_1,
      O => \data_out_s_reg[0]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_63
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_64
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_51 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC;
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_51 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_51;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_51 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of data_en_o_i_12 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_out_s[13]_i_55\ : label is "soft_lutpair9";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_58
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(1),
      I2 => data_en_o_reg_1(2),
      I3 => data_en_o_reg_1(3),
      O => data_en_o_reg_0
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[13]_i_55\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(0),
      I2 => data_en_o_reg_1(1),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_59
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_60
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_52 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[0]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_0 : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC;
    \data_out_s_reg[13]_1\ : in STD_LOGIC;
    data_en_o_reg_2 : in STD_LOGIC;
    data_en_o_reg_3 : in STD_LOGIC;
    data_en_o_reg_4 : in STD_LOGIC;
    \data_out_s_reg[12]_1\ : in STD_LOGIC;
    data_en_o_reg_5 : in STD_LOGIC;
    data_en_o_reg_6 : in STD_LOGIC;
    \data_out_s_reg[11]_1\ : in STD_LOGIC;
    data_en_o_reg_7 : in STD_LOGIC;
    data_en_o_reg_8 : in STD_LOGIC;
    \data_out_s_reg[10]_1\ : in STD_LOGIC;
    data_en_o_reg_9 : in STD_LOGIC;
    data_en_o_reg_10 : in STD_LOGIC;
    \data_out_s_reg[9]_1\ : in STD_LOGIC;
    data_en_o_reg_11 : in STD_LOGIC;
    data_en_o_reg_12 : in STD_LOGIC;
    \data_out_s_reg[8]_1\ : in STD_LOGIC;
    data_en_o_reg_13 : in STD_LOGIC;
    data_en_o_reg_14 : in STD_LOGIC;
    \data_out_s_reg[7]_1\ : in STD_LOGIC;
    data_en_o_reg_15 : in STD_LOGIC;
    data_en_o_reg_16 : in STD_LOGIC;
    \data_out_s_reg[6]_1\ : in STD_LOGIC;
    data_en_o_reg_17 : in STD_LOGIC;
    data_en_o_reg_18 : in STD_LOGIC;
    \data_out_s_reg[5]_1\ : in STD_LOGIC;
    data_en_o_reg_19 : in STD_LOGIC;
    data_en_o_reg_20 : in STD_LOGIC;
    \data_out_s_reg[4]_1\ : in STD_LOGIC;
    data_en_o_reg_21 : in STD_LOGIC;
    data_en_o_reg_22 : in STD_LOGIC;
    \data_out_s_reg[3]_1\ : in STD_LOGIC;
    data_en_o_reg_23 : in STD_LOGIC;
    data_en_o_reg_24 : in STD_LOGIC;
    \data_out_s_reg[2]_1\ : in STD_LOGIC;
    data_en_o_reg_25 : in STD_LOGIC;
    data_en_o_reg_26 : in STD_LOGIC;
    \data_out_s_reg[1]_1\ : in STD_LOGIC;
    data_en_o_reg_27 : in STD_LOGIC;
    data_en_o_reg_28 : in STD_LOGIC;
    \data_out_s_reg[0]_2\ : in STD_LOGIC;
    data_en_o_reg_29 : in STD_LOGIC;
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_3\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    sel0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_52 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_52;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_52 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s[0]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_s[10]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_s[11]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_s[12]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_s[13]_i_25_n_0\ : STD_LOGIC;
  signal \data_out_s[1]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_s[2]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_s[3]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_s[4]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_s[5]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_s[6]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_s[7]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_s[8]_i_9_n_0\ : STD_LOGIC;
  signal \data_out_s[9]_i_9_n_0\ : STD_LOGIC;
  signal \^data_out_s_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \data_out_s_reg[0]_0\(0) <= \^data_out_s_reg[0]_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_54
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_out_s_reg[0]_0\(0),
      R => '0'
    );
\data_out_s[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[0]_i_9_n_0\,
      I1 => data_en_o_reg_28,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[0]_2\,
      I4 => data_en_o_reg_29,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[0]_1\
    );
\data_out_s[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_2\(0),
      I2 => \data_out_s_reg[13]_3\(0),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[0]_i_9_n_0\
    );
\data_out_s[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[10]_i_9_n_0\,
      I1 => data_en_o_reg_8,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[10]_1\,
      I4 => data_en_o_reg_9,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_2\(10),
      I2 => \data_out_s_reg[13]_3\(10),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[10]_i_9_n_0\
    );
\data_out_s[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[11]_i_9_n_0\,
      I1 => data_en_o_reg_6,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[11]_1\,
      I4 => data_en_o_reg_7,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_2\(11),
      I2 => \data_out_s_reg[13]_3\(11),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[11]_i_9_n_0\
    );
\data_out_s[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[12]_i_9_n_0\,
      I1 => data_en_o_reg_4,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[12]_1\,
      I4 => data_en_o_reg_5,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_2\(12),
      I2 => \data_out_s_reg[13]_3\(12),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[12]_i_9_n_0\
    );
\data_out_s[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_2\(13),
      I2 => \data_out_s_reg[13]_3\(13),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[13]_i_25_n_0\
    );
\data_out_s[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[13]_i_25_n_0\,
      I1 => data_en_o_reg_0,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[13]_1\,
      I4 => data_en_o_reg_2,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[1]_i_9_n_0\,
      I1 => data_en_o_reg_26,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[1]_1\,
      I4 => data_en_o_reg_27,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_2\(1),
      I2 => \data_out_s_reg[13]_3\(1),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[1]_i_9_n_0\
    );
\data_out_s[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[2]_i_9_n_0\,
      I1 => data_en_o_reg_24,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[2]_1\,
      I4 => data_en_o_reg_25,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_2\(2),
      I2 => \data_out_s_reg[13]_3\(2),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[2]_i_9_n_0\
    );
\data_out_s[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[3]_i_9_n_0\,
      I1 => data_en_o_reg_22,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[3]_1\,
      I4 => data_en_o_reg_23,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_2\(3),
      I2 => \data_out_s_reg[13]_3\(3),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[3]_i_9_n_0\
    );
\data_out_s[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[4]_i_9_n_0\,
      I1 => data_en_o_reg_20,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[4]_1\,
      I4 => data_en_o_reg_21,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_2\(4),
      I2 => \data_out_s_reg[13]_3\(4),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[4]_i_9_n_0\
    );
\data_out_s[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[5]_i_9_n_0\,
      I1 => data_en_o_reg_18,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[5]_1\,
      I4 => data_en_o_reg_19,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_2\(5),
      I2 => \data_out_s_reg[13]_3\(5),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[5]_i_9_n_0\
    );
\data_out_s[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[6]_i_9_n_0\,
      I1 => data_en_o_reg_16,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[6]_1\,
      I4 => data_en_o_reg_17,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_2\(6),
      I2 => \data_out_s_reg[13]_3\(6),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[6]_i_9_n_0\
    );
\data_out_s[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[7]_i_9_n_0\,
      I1 => data_en_o_reg_14,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[7]_1\,
      I4 => data_en_o_reg_15,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_2\(7),
      I2 => \data_out_s_reg[13]_3\(7),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[7]_i_9_n_0\
    );
\data_out_s[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[8]_i_9_n_0\,
      I1 => data_en_o_reg_12,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[8]_1\,
      I4 => data_en_o_reg_13,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_2\(8),
      I2 => \data_out_s_reg[13]_3\(8),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[8]_i_9_n_0\
    );
\data_out_s[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F0F000E0E0E0E"
    )
        port map (
      I0 => \data_out_s[9]_i_9_n_0\,
      I1 => data_en_o_reg_10,
      I2 => data_en_o_reg_1,
      I3 => \data_out_s_reg[9]_1\,
      I4 => data_en_o_reg_11,
      I5 => data_en_o_reg_3,
      O => \data_out_s_reg[9]_0\
    );
\data_out_s[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_2\(9),
      I2 => \data_out_s_reg[13]_3\(9),
      I3 => \^data_out_s_reg[0]_0\(0),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \data_out_s[9]_i_9_n_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_55
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_56
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_53 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_53 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_53;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_53 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => data_en_o_reg_0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_6 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_1\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    sel0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_6 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^data_out_s_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \data_out_s_reg[0]_0\(0) <= \^data_out_s_reg[0]_0\(0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_238
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^data_out_s_reg[0]_0\(0),
      R => '0'
    );
\data_out_s[13]_i_58\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^data_out_s_reg[0]_0\(0),
      I1 => sel0(0),
      I2 => sel0(1),
      O => \data_out_s_reg[0]_1\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_239
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_240
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_7 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o_reg_0 : out STD_LOGIC;
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    \data_out_s_reg[1]_0\ : out STD_LOGIC;
    \data_out_s_reg[2]_0\ : out STD_LOGIC;
    \data_out_s_reg[3]_0\ : out STD_LOGIC;
    \data_out_s_reg[4]_0\ : out STD_LOGIC;
    \data_out_s_reg[5]_0\ : out STD_LOGIC;
    \data_out_s_reg[6]_0\ : out STD_LOGIC;
    \data_out_s_reg[7]_0\ : out STD_LOGIC;
    \data_out_s_reg[8]_0\ : out STD_LOGIC;
    \data_out_s_reg[9]_0\ : out STD_LOGIC;
    \data_out_s_reg[10]_0\ : out STD_LOGIC;
    \data_out_s_reg[11]_0\ : out STD_LOGIC;
    \data_out_s_reg[12]_0\ : out STD_LOGIC;
    \data_out_s_reg[13]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    data_en_s : in STD_LOGIC;
    \pcen_reg_rep__0\ : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    A : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \data_out_s_reg[13]_1\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \data_out_s_reg[13]_2\ : in STD_LOGIC_VECTOR ( 13 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_7 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_7 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \data_out_s_reg_n_0_[0]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[10]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[11]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[12]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[13]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[1]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[2]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[3]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[4]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[5]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[6]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[7]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[8]\ : STD_LOGIC;
  signal \data_out_s_reg_n_0_[9]\ : STD_LOGIC;
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_234
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(2),
      I2 => data_en_o_reg_1(1),
      I3 => data_en_o_reg_1(0),
      O => data_en_o_reg_0
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[0]\,
      I1 => \data_out_s_reg[13]_1\(0),
      I2 => \data_out_s_reg[13]_2\(0),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[10]\,
      I1 => \data_out_s_reg[13]_1\(10),
      I2 => \data_out_s_reg[13]_2\(10),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[10]_0\
    );
\data_out_s[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[11]\,
      I1 => \data_out_s_reg[13]_1\(11),
      I2 => \data_out_s_reg[13]_2\(11),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[11]_0\
    );
\data_out_s[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[12]\,
      I1 => \data_out_s_reg[13]_1\(12),
      I2 => \data_out_s_reg[13]_2\(12),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[12]_0\
    );
\data_out_s[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[13]\,
      I1 => \data_out_s_reg[13]_1\(13),
      I2 => \data_out_s_reg[13]_2\(13),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[13]_0\
    );
\data_out_s[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[1]\,
      I1 => \data_out_s_reg[13]_1\(1),
      I2 => \data_out_s_reg[13]_2\(1),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[1]_0\
    );
\data_out_s[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[2]\,
      I1 => \data_out_s_reg[13]_1\(2),
      I2 => \data_out_s_reg[13]_2\(2),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[2]_0\
    );
\data_out_s[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[3]\,
      I1 => \data_out_s_reg[13]_1\(3),
      I2 => \data_out_s_reg[13]_2\(3),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[3]_0\
    );
\data_out_s[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[4]\,
      I1 => \data_out_s_reg[13]_1\(4),
      I2 => \data_out_s_reg[13]_2\(4),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[4]_0\
    );
\data_out_s[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[5]\,
      I1 => \data_out_s_reg[13]_1\(5),
      I2 => \data_out_s_reg[13]_2\(5),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[5]_0\
    );
\data_out_s[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[6]\,
      I1 => \data_out_s_reg[13]_1\(6),
      I2 => \data_out_s_reg[13]_2\(6),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[6]_0\
    );
\data_out_s[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[7]\,
      I1 => \data_out_s_reg[13]_1\(7),
      I2 => \data_out_s_reg[13]_2\(7),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[7]_0\
    );
\data_out_s[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[8]\,
      I1 => \data_out_s_reg[13]_1\(8),
      I2 => \data_out_s_reg[13]_2\(8),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[8]_0\
    );
\data_out_s[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAF0AAF0AACCAA00"
    )
        port map (
      I0 => \data_out_s_reg_n_0_[9]\,
      I1 => \data_out_s_reg[13]_1\(9),
      I2 => \data_out_s_reg[13]_2\(9),
      I3 => \^sel0\(0),
      I4 => data_en_o_reg_1(1),
      I5 => data_en_o_reg_1(2),
      O => \data_out_s_reg[9]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg_n_0_[0]\,
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg_n_0_[10]\,
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg_n_0_[11]\,
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg_n_0_[12]\,
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg_n_0_[13]\,
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg_n_0_[1]\,
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg_n_0_[2]\,
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg_n_0_[3]\,
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg_n_0_[4]\,
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg_n_0_[5]\,
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg_n_0_[6]\,
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg_n_0_[7]\,
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg_n_0_[8]\,
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg_n_0_[9]\,
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_235
     port map (
      A(27 downto 0) => A(27 downto 0),
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s => data_en_s,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      \pcen_reg_rep__0\ => \pcen_reg_rep__0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_236
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_8 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_8 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_230
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => sel0(0),
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_231
     port map (
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s_reg_rep => data_en_s_reg_rep,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_232
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_9 is
  port (
    reset_accum_in_s_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_out_s_reg[0]_0\ : out STD_LOGIC;
    data_en_o_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \data_out_s_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_s_reg_rep : in STD_LOGIC;
    pcen_reg_rep : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    \data3_s_reg[27]_rep\ : in STD_LOGIC_VECTOR ( 27 downto 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enable_s : in STD_LOGIC;
    \bit_tab_s_reg[0]\ : in STD_LOGIC;
    data_en_o_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_9 : entity is "fir16OITM_global";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_9 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal fir_proc_inst_n_1 : STD_LOGIC;
  signal fir_proc_inst_n_10 : STD_LOGIC;
  signal fir_proc_inst_n_11 : STD_LOGIC;
  signal fir_proc_inst_n_12 : STD_LOGIC;
  signal fir_proc_inst_n_13 : STD_LOGIC;
  signal fir_proc_inst_n_14 : STD_LOGIC;
  signal fir_proc_inst_n_15 : STD_LOGIC;
  signal fir_proc_inst_n_2 : STD_LOGIC;
  signal fir_proc_inst_n_3 : STD_LOGIC;
  signal fir_proc_inst_n_4 : STD_LOGIC;
  signal fir_proc_inst_n_5 : STD_LOGIC;
  signal fir_proc_inst_n_6 : STD_LOGIC;
  signal fir_proc_inst_n_7 : STD_LOGIC;
  signal fir_proc_inst_n_8 : STD_LOGIC;
  signal fir_proc_inst_n_9 : STD_LOGIC;
  signal \^reset_accum_in_s_reg\ : STD_LOGIC;
  signal \^sel0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of data_en_o_i_15 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \data_out_s[13]_i_36\ : label is "soft_lutpair5";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  reset_accum_in_s_reg <= \^reset_accum_in_s_reg\;
  sel0(0) <= \^sel0\(0);
coeff_reg_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_reg_delay_226
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(15 downto 0) => \^q\(15 downto 0),
      data_clk_i => data_clk_i,
      enable_s => enable_s
    );
data_en_o_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(1),
      I2 => data_en_o_reg_1(2),
      O => data_en_o_reg_0
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => fir_proc_inst_n_1,
      Q => \^sel0\(0),
      R => '0'
    );
\data_out_s[13]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^sel0\(0),
      I1 => data_en_o_reg_1(2),
      I2 => data_en_o_reg_1(0),
      I3 => data_en_o_reg_1(1),
      O => \data_out_s_reg[0]_0\
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_15,
      Q => \data_out_s_reg[13]_0\(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_5,
      Q => \data_out_s_reg[13]_0\(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_4,
      Q => \data_out_s_reg[13]_0\(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_3,
      Q => \data_out_s_reg[13]_0\(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_2,
      Q => \data_out_s_reg[13]_0\(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_14,
      Q => \data_out_s_reg[13]_0\(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_13,
      Q => \data_out_s_reg[13]_0\(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_12,
      Q => \data_out_s_reg[13]_0\(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_11,
      Q => \data_out_s_reg[13]_0\(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_10,
      Q => \data_out_s_reg[13]_0\(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_9,
      Q => \data_out_s_reg[13]_0\(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_8,
      Q => \data_out_s_reg[13]_0\(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_7,
      Q => \data_out_s_reg[13]_0\(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => fir_proc_inst_n_1,
      D => fir_proc_inst_n_6,
      Q => \data_out_s_reg[13]_0\(9),
      R => '0'
    );
fir_proc_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_proc_227
     port map (
      E(0) => E(0),
      Q(15 downto 0) => \^q\(15 downto 0),
      \bit_tab_s_reg[0]\ => \^reset_accum_in_s_reg\,
      \data3_s_reg[27]_rep\(27 downto 0) => \data3_s_reg[27]_rep\(27 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => fir_proc_inst_n_1,
      data_en_s_reg_rep => data_en_s_reg_rep,
      \data_out_s_reg[13]\(13) => fir_proc_inst_n_2,
      \data_out_s_reg[13]\(12) => fir_proc_inst_n_3,
      \data_out_s_reg[13]\(11) => fir_proc_inst_n_4,
      \data_out_s_reg[13]\(10) => fir_proc_inst_n_5,
      \data_out_s_reg[13]\(9) => fir_proc_inst_n_6,
      \data_out_s_reg[13]\(8) => fir_proc_inst_n_7,
      \data_out_s_reg[13]\(7) => fir_proc_inst_n_8,
      \data_out_s_reg[13]\(6) => fir_proc_inst_n_9,
      \data_out_s_reg[13]\(5) => fir_proc_inst_n_10,
      \data_out_s_reg[13]\(4) => fir_proc_inst_n_11,
      \data_out_s_reg[13]\(3) => fir_proc_inst_n_12,
      \data_out_s_reg[13]\(2) => fir_proc_inst_n_13,
      \data_out_s_reg[13]\(1) => fir_proc_inst_n_14,
      \data_out_s_reg[13]\(0) => fir_proc_inst_n_15,
      pcen_reg_rep => pcen_reg_rep,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
reset_delay: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_bit_delay_228
     port map (
      \bit_tab_s_reg[0]_0\ => \bit_tab_s_reg[0]\,
      data_clk_i => data_clk_i,
      enable_s => enable_s,
      reset_accum_in_s_reg => \^reset_accum_in_s_reg\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_ng_top is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_10\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_11\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_12\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_13\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_14\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_15\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_16\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_17\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_18\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_19\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_20\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_21\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_22\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_23\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_24\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_25\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_26\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_27\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_28\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_29\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_30\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_31\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_32\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_33\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_34\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_35\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_36\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_37\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_38\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_39\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_40\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_41\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_42\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_43\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_44\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_45\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_46\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_47\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_48\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_49\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_50\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_51\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \result_s_reg[0]_52\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_o : out STD_LOGIC;
    data_o : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_clk_i : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    data_rst_i : in STD_LOGIC;
    \coeff_addr_s_reg[8]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \coeff_val_s_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    coeff_en_i : in STD_LOGIC;
    OPMODE : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_3 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_6 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_7 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_8 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_9 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_10 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_11 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_12 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_14 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_15 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_16 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_17 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_18 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_19 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_20 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_21 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_22 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_23 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_24 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_25 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_26 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_27 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_28 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_29 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_30 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_32 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_33 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_34 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_35 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_36 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_37 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_38 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_39 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_40 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_41 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_42 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_43 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_44 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_45 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_46 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_47 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_48 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_49 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_50 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_51 : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset_accum_in_s_reg_52 : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_en_i : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 27 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_ng_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_ng_top is
  signal bit_tab_s : STD_LOGIC;
  signal counter_ram_s : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal cpt_overflow_next : STD_LOGIC;
  signal data_en_next : STD_LOGIC;
  signal data_out_s : STD_LOGIC;
  signal data_s : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \data_tab_s_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal enable_s : STD_LOGIC;
  signal \fir_proc_inst/data3_s\ : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \fir_proc_inst/data_en_s\ : STD_LOGIC;
  signal \fir_proc_inst/multiplier_i/CEP\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_1\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_110\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_111\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_112\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_113\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_114\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_115\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_116\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_117\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_118\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_119\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_120\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_121\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_122\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_123\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_34\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_36\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_37\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_38\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_39\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_40\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_41\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_42\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_43\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_44\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_45\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_46\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_47\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_48\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_49\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_50\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_51\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_52\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_53\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_54\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_55\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_56\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_57\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_58\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_59\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_60\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_61\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_62\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_63\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_64\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_65\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_66\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_67\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_68\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_69\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_70\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_71\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_72\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_73\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_74\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_75\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_76\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_77\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_78\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_79\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_80\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_81\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_82\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_83\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_84\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_85\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_86\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_87\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_88\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_89\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_90\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_91\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_92\ : STD_LOGIC;
  signal \generate_fir[0].fir_glob_inst_n_93\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_34\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_34\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_34\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_35\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_36\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_37\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_38\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_39\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_40\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_41\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_42\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_43\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_44\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_45\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_46\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_47\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_48\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_34\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_35\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_34\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_34\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_35\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_36\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_37\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_38\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_39\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_40\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_41\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_42\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_43\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_44\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_45\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_46\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_34\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_34\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_33\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_34\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst_n_9\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_0\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_10\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_11\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_12\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_13\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_14\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_15\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_16\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_17\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_18\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_19\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_20\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_21\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_22\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_23\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_24\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_25\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_26\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_27\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_28\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_29\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_3\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_30\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_31\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_32\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_4\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_5\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_6\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_7\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_8\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst_n_9\ : STD_LOGIC;
  signal ram_val_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal reset_store3_s : STD_LOGIC;
  signal result_en_s : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sel0 : STD_LOGIC_VECTOR ( 53 downto 0 );
  attribute srl_name : string;
  attribute srl_name of reset_store3_s_reg_srl3 : label is "\U0/fir_top_inst/reset_store3_s_reg_srl3 ";
begin
cpt_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_cpt
     port map (
      Q(5 downto 0) => counter_ram_s(5 downto 0),
      cpt_overflow_next => cpt_overflow_next,
      data_clk_i => data_clk_i,
      data_en_i => data_en_i,
      data_rst_i => data_rst_i
    );
data_en_o_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => data_en_next,
      Q => data_en_o,
      R => '0'
    );
\data_out_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_16\,
      Q => data_o(0),
      R => '0'
    );
\data_out_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_6\,
      Q => data_o(10),
      R => '0'
    );
\data_out_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_5\,
      Q => data_o(11),
      R => '0'
    );
\data_out_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_4\,
      Q => data_o(12),
      R => '0'
    );
\data_out_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_3\,
      Q => data_o(13),
      R => '0'
    );
\data_out_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_15\,
      Q => data_o(1),
      R => '0'
    );
\data_out_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_14\,
      Q => data_o(2),
      R => '0'
    );
\data_out_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_13\,
      Q => data_o(3),
      R => '0'
    );
\data_out_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_12\,
      Q => data_o(4),
      R => '0'
    );
\data_out_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_11\,
      Q => data_o(5),
      R => '0'
    );
\data_out_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_10\,
      Q => data_o(6),
      R => '0'
    );
\data_out_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_9\,
      Q => data_o(7),
      R => '0'
    );
\data_out_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_8\,
      Q => data_o(8),
      R => '0'
    );
\data_out_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_out_s,
      D => \generate_fir[40].fir_glob_inst_n_7\,
      Q => data_o(9),
      R => '0'
    );
\data_s_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(0),
      Q => data_s(0),
      R => '0'
    );
\data_s_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(10),
      Q => data_s(10),
      R => '0'
    );
\data_s_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(11),
      Q => data_s(11),
      R => '0'
    );
\data_s_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(12),
      Q => data_s(12),
      R => '0'
    );
\data_s_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(13),
      Q => data_s(13),
      R => '0'
    );
\data_s_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(14),
      Q => data_s(14),
      R => '0'
    );
\data_s_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(15),
      Q => data_s(15),
      R => '0'
    );
\data_s_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(16),
      Q => data_s(16),
      R => '0'
    );
\data_s_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(17),
      Q => data_s(17),
      R => '0'
    );
\data_s_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(18),
      Q => data_s(18),
      R => '0'
    );
\data_s_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(19),
      Q => data_s(19),
      R => '0'
    );
\data_s_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(1),
      Q => data_s(1),
      R => '0'
    );
\data_s_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(20),
      Q => data_s(20),
      R => '0'
    );
\data_s_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(21),
      Q => data_s(21),
      R => '0'
    );
\data_s_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(22),
      Q => data_s(22),
      R => '0'
    );
\data_s_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(23),
      Q => data_s(23),
      R => '0'
    );
\data_s_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(24),
      Q => data_s(24),
      R => '0'
    );
\data_s_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(25),
      Q => data_s(25),
      R => '0'
    );
\data_s_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(26),
      Q => data_s(26),
      R => '0'
    );
\data_s_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(27),
      Q => data_s(27),
      R => '0'
    );
\data_s_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(2),
      Q => data_s(2),
      R => '0'
    );
\data_s_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(3),
      Q => data_s(3),
      R => '0'
    );
\data_s_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(4),
      Q => data_s(4),
      R => '0'
    );
\data_s_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(5),
      Q => data_s(5),
      R => '0'
    );
\data_s_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(6),
      Q => data_s(6),
      R => '0'
    );
\data_s_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(7),
      Q => data_s(7),
      R => '0'
    );
\data_s_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(8),
      Q => data_s(8),
      R => '0'
    );
\data_s_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => data_en_i,
      D => data_i(9),
      Q => data_s(9),
      R => '0'
    );
enable_s_reg: unisim.vcomponents.FDRE
     port map (
      C => data_clk_i,
      CE => '1',
      D => data_en_i,
      Q => enable_s,
      R => '0'
    );
\generate_fir[0].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_1\,
      A(26 downto 0) => \fir_proc_inst/data3_s\(26 downto 0),
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15 downto 0) => ram_val_s(15 downto 0),
      DSP48E1_inst => \generate_fir[0].fir_glob_inst_n_0\,
      DSP48E1_inst_0 => \generate_fir[0].fir_glob_inst_n_33\,
      DSP48E1_inst_1(27) => \generate_fir[0].fir_glob_inst_n_36\,
      DSP48E1_inst_1(26) => \generate_fir[0].fir_glob_inst_n_37\,
      DSP48E1_inst_1(25) => \generate_fir[0].fir_glob_inst_n_38\,
      DSP48E1_inst_1(24) => \generate_fir[0].fir_glob_inst_n_39\,
      DSP48E1_inst_1(23) => \generate_fir[0].fir_glob_inst_n_40\,
      DSP48E1_inst_1(22) => \generate_fir[0].fir_glob_inst_n_41\,
      DSP48E1_inst_1(21) => \generate_fir[0].fir_glob_inst_n_42\,
      DSP48E1_inst_1(20) => \generate_fir[0].fir_glob_inst_n_43\,
      DSP48E1_inst_1(19) => \generate_fir[0].fir_glob_inst_n_44\,
      DSP48E1_inst_1(18) => \generate_fir[0].fir_glob_inst_n_45\,
      DSP48E1_inst_1(17) => \generate_fir[0].fir_glob_inst_n_46\,
      DSP48E1_inst_1(16) => \generate_fir[0].fir_glob_inst_n_47\,
      DSP48E1_inst_1(15) => \generate_fir[0].fir_glob_inst_n_48\,
      DSP48E1_inst_1(14) => \generate_fir[0].fir_glob_inst_n_49\,
      DSP48E1_inst_1(13) => \generate_fir[0].fir_glob_inst_n_50\,
      DSP48E1_inst_1(12) => \generate_fir[0].fir_glob_inst_n_51\,
      DSP48E1_inst_1(11) => \generate_fir[0].fir_glob_inst_n_52\,
      DSP48E1_inst_1(10) => \generate_fir[0].fir_glob_inst_n_53\,
      DSP48E1_inst_1(9) => \generate_fir[0].fir_glob_inst_n_54\,
      DSP48E1_inst_1(8) => \generate_fir[0].fir_glob_inst_n_55\,
      DSP48E1_inst_1(7) => \generate_fir[0].fir_glob_inst_n_56\,
      DSP48E1_inst_1(6) => \generate_fir[0].fir_glob_inst_n_57\,
      DSP48E1_inst_1(5) => \generate_fir[0].fir_glob_inst_n_58\,
      DSP48E1_inst_1(4) => \generate_fir[0].fir_glob_inst_n_59\,
      DSP48E1_inst_1(3) => \generate_fir[0].fir_glob_inst_n_60\,
      DSP48E1_inst_1(2) => \generate_fir[0].fir_glob_inst_n_61\,
      DSP48E1_inst_1(1) => \generate_fir[0].fir_glob_inst_n_62\,
      DSP48E1_inst_1(0) => \generate_fir[0].fir_glob_inst_n_63\,
      DSP48E1_inst_2(27) => \generate_fir[0].fir_glob_inst_n_64\,
      DSP48E1_inst_2(26) => \generate_fir[0].fir_glob_inst_n_65\,
      DSP48E1_inst_2(25) => \generate_fir[0].fir_glob_inst_n_66\,
      DSP48E1_inst_2(24) => \generate_fir[0].fir_glob_inst_n_67\,
      DSP48E1_inst_2(23) => \generate_fir[0].fir_glob_inst_n_68\,
      DSP48E1_inst_2(22) => \generate_fir[0].fir_glob_inst_n_69\,
      DSP48E1_inst_2(21) => \generate_fir[0].fir_glob_inst_n_70\,
      DSP48E1_inst_2(20) => \generate_fir[0].fir_glob_inst_n_71\,
      DSP48E1_inst_2(19) => \generate_fir[0].fir_glob_inst_n_72\,
      DSP48E1_inst_2(18) => \generate_fir[0].fir_glob_inst_n_73\,
      DSP48E1_inst_2(17) => \generate_fir[0].fir_glob_inst_n_74\,
      DSP48E1_inst_2(16) => \generate_fir[0].fir_glob_inst_n_75\,
      DSP48E1_inst_2(15) => \generate_fir[0].fir_glob_inst_n_76\,
      DSP48E1_inst_2(14) => \generate_fir[0].fir_glob_inst_n_77\,
      DSP48E1_inst_2(13) => \generate_fir[0].fir_glob_inst_n_78\,
      DSP48E1_inst_2(12) => \generate_fir[0].fir_glob_inst_n_79\,
      DSP48E1_inst_2(11) => \generate_fir[0].fir_glob_inst_n_80\,
      DSP48E1_inst_2(10) => \generate_fir[0].fir_glob_inst_n_81\,
      DSP48E1_inst_2(9) => \generate_fir[0].fir_glob_inst_n_82\,
      DSP48E1_inst_2(8) => \generate_fir[0].fir_glob_inst_n_83\,
      DSP48E1_inst_2(7) => \generate_fir[0].fir_glob_inst_n_84\,
      DSP48E1_inst_2(6) => \generate_fir[0].fir_glob_inst_n_85\,
      DSP48E1_inst_2(5) => \generate_fir[0].fir_glob_inst_n_86\,
      DSP48E1_inst_2(4) => \generate_fir[0].fir_glob_inst_n_87\,
      DSP48E1_inst_2(3) => \generate_fir[0].fir_glob_inst_n_88\,
      DSP48E1_inst_2(2) => \generate_fir[0].fir_glob_inst_n_89\,
      DSP48E1_inst_2(1) => \generate_fir[0].fir_glob_inst_n_90\,
      DSP48E1_inst_2(0) => \generate_fir[0].fir_glob_inst_n_91\,
      DSP48E1_inst_3(0) => \generate_fir[0].fir_glob_inst_n_92\,
      DSP48E1_inst_4(0) => \generate_fir[0].fir_glob_inst_n_93\,
      E(0) => E(0),
      OPMODE(0) => OPMODE(0),
      Q(0) => \fir_proc_inst/data3_s\(27),
      bit_tab_s => bit_tab_s,
      \coeff_s_reg[15]\(15 downto 0) => \data_tab_s_reg[0]_0\(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[50].fir_glob_inst_n_3\,
      data_en_s => \fir_proc_inst/data_en_s\,
      data_en_s_reg_rep => \generate_fir[54].fir_glob_inst_n_0\,
      \data_out_s_reg[0]_0\ => \generate_fir[0].fir_glob_inst_n_34\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[0].fir_glob_inst_n_110\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[0].fir_glob_inst_n_111\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[0].fir_glob_inst_n_112\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[0].fir_glob_inst_n_113\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[0].fir_glob_inst_n_114\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[0].fir_glob_inst_n_115\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[0].fir_glob_inst_n_116\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[0].fir_glob_inst_n_117\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[0].fir_glob_inst_n_118\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[0].fir_glob_inst_n_119\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[0].fir_glob_inst_n_120\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[0].fir_glob_inst_n_121\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[0].fir_glob_inst_n_122\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[0].fir_glob_inst_n_123\,
      \data_s_reg[27]\(27 downto 0) => data_s(27 downto 0),
      enable_s => enable_s,
      reset_store3_s => reset_store3_s,
      result_en_s(0) => result_en_s(0),
      sel0(3 downto 0) => sel0(53 downto 50)
    );
\generate_fir[10].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_0
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_1\,
      A(26 downto 0) => \fir_proc_inst/data3_s\(26 downto 0),
      E(0) => \result_s_reg[0]_8\(0),
      Q(15) => \generate_fir[10].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[10].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[10].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[10].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[10].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[10].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[10].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[10].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[10].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[10].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[10].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[10].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[10].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[10].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[10].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[10].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[9].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[10].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[10].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[10].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[10].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[10].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[10].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[10].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[10].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[10].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[10].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[10].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[10].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[10].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[10].fir_glob_inst_n_32\,
      \data_tab_s_reg[0][15]\(15) => \generate_fir[9].fir_glob_inst_n_3\,
      \data_tab_s_reg[0][15]\(14) => \generate_fir[9].fir_glob_inst_n_4\,
      \data_tab_s_reg[0][15]\(13) => \generate_fir[9].fir_glob_inst_n_5\,
      \data_tab_s_reg[0][15]\(12) => \generate_fir[9].fir_glob_inst_n_6\,
      \data_tab_s_reg[0][15]\(11) => \generate_fir[9].fir_glob_inst_n_7\,
      \data_tab_s_reg[0][15]\(10) => \generate_fir[9].fir_glob_inst_n_8\,
      \data_tab_s_reg[0][15]\(9) => \generate_fir[9].fir_glob_inst_n_9\,
      \data_tab_s_reg[0][15]\(8) => \generate_fir[9].fir_glob_inst_n_10\,
      \data_tab_s_reg[0][15]\(7) => \generate_fir[9].fir_glob_inst_n_11\,
      \data_tab_s_reg[0][15]\(6) => \generate_fir[9].fir_glob_inst_n_12\,
      \data_tab_s_reg[0][15]\(5) => \generate_fir[9].fir_glob_inst_n_13\,
      \data_tab_s_reg[0][15]\(4) => \generate_fir[9].fir_glob_inst_n_14\,
      \data_tab_s_reg[0][15]\(3) => \generate_fir[9].fir_glob_inst_n_15\,
      \data_tab_s_reg[0][15]\(2) => \generate_fir[9].fir_glob_inst_n_16\,
      \data_tab_s_reg[0][15]\(1) => \generate_fir[9].fir_glob_inst_n_17\,
      \data_tab_s_reg[0][15]\(0) => \generate_fir[9].fir_glob_inst_n_18\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[10].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_8(0),
      sel0(0) => sel0(9)
    );
\generate_fir[11].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_1
     port map (
      A(27 downto 0) => \fir_proc_inst/data3_s\(27 downto 0),
      D(15) => \generate_fir[10].fir_glob_inst_n_3\,
      D(14) => \generate_fir[10].fir_glob_inst_n_4\,
      D(13) => \generate_fir[10].fir_glob_inst_n_5\,
      D(12) => \generate_fir[10].fir_glob_inst_n_6\,
      D(11) => \generate_fir[10].fir_glob_inst_n_7\,
      D(10) => \generate_fir[10].fir_glob_inst_n_8\,
      D(9) => \generate_fir[10].fir_glob_inst_n_9\,
      D(8) => \generate_fir[10].fir_glob_inst_n_10\,
      D(7) => \generate_fir[10].fir_glob_inst_n_11\,
      D(6) => \generate_fir[10].fir_glob_inst_n_12\,
      D(5) => \generate_fir[10].fir_glob_inst_n_13\,
      D(4) => \generate_fir[10].fir_glob_inst_n_14\,
      D(3) => \generate_fir[10].fir_glob_inst_n_15\,
      D(2) => \generate_fir[10].fir_glob_inst_n_16\,
      D(1) => \generate_fir[10].fir_glob_inst_n_17\,
      D(0) => \generate_fir[10].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_9\(0),
      Q(13) => \generate_fir[9].fir_glob_inst_n_19\,
      Q(12) => \generate_fir[9].fir_glob_inst_n_20\,
      Q(11) => \generate_fir[9].fir_glob_inst_n_21\,
      Q(10) => \generate_fir[9].fir_glob_inst_n_22\,
      Q(9) => \generate_fir[9].fir_glob_inst_n_23\,
      Q(8) => \generate_fir[9].fir_glob_inst_n_24\,
      Q(7) => \generate_fir[9].fir_glob_inst_n_25\,
      Q(6) => \generate_fir[9].fir_glob_inst_n_26\,
      Q(5) => \generate_fir[9].fir_glob_inst_n_27\,
      Q(4) => \generate_fir[9].fir_glob_inst_n_28\,
      Q(3) => \generate_fir[9].fir_glob_inst_n_29\,
      Q(2) => \generate_fir[9].fir_glob_inst_n_30\,
      Q(1) => \generate_fir[9].fir_glob_inst_n_31\,
      Q(0) => \generate_fir[9].fir_glob_inst_n_32\,
      \bit_tab_s_reg[0]\ => \generate_fir[10].fir_glob_inst_n_0\,
      \coeff_s_reg[15]\(15) => \generate_fir[11].fir_glob_inst_n_19\,
      \coeff_s_reg[15]\(14) => \generate_fir[11].fir_glob_inst_n_20\,
      \coeff_s_reg[15]\(13) => \generate_fir[11].fir_glob_inst_n_21\,
      \coeff_s_reg[15]\(12) => \generate_fir[11].fir_glob_inst_n_22\,
      \coeff_s_reg[15]\(11) => \generate_fir[11].fir_glob_inst_n_23\,
      \coeff_s_reg[15]\(10) => \generate_fir[11].fir_glob_inst_n_24\,
      \coeff_s_reg[15]\(9) => \generate_fir[11].fir_glob_inst_n_25\,
      \coeff_s_reg[15]\(8) => \generate_fir[11].fir_glob_inst_n_26\,
      \coeff_s_reg[15]\(7) => \generate_fir[11].fir_glob_inst_n_27\,
      \coeff_s_reg[15]\(6) => \generate_fir[11].fir_glob_inst_n_28\,
      \coeff_s_reg[15]\(5) => \generate_fir[11].fir_glob_inst_n_29\,
      \coeff_s_reg[15]\(4) => \generate_fir[11].fir_glob_inst_n_30\,
      \coeff_s_reg[15]\(3) => \generate_fir[11].fir_glob_inst_n_31\,
      \coeff_s_reg[15]\(2) => \generate_fir[11].fir_glob_inst_n_32\,
      \coeff_s_reg[15]\(1) => \generate_fir[11].fir_glob_inst_n_33\,
      \coeff_s_reg[15]\(0) => \generate_fir[11].fir_glob_inst_n_34\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[11].fir_glob_inst_n_3\,
      data_en_o_reg_1(6 downto 2) => sel0(15 downto 11),
      data_en_o_reg_1(1 downto 0) => sel0(9 downto 8),
      data_en_o_reg_2 => \generate_fir[6].fir_glob_inst_n_3\,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\ => \generate_fir[11].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_1\ => \generate_fir[11].fir_glob_inst_n_5\,
      \data_out_s_reg[10]_0\ => \generate_fir[11].fir_glob_inst_n_15\,
      \data_out_s_reg[11]_0\ => \generate_fir[11].fir_glob_inst_n_16\,
      \data_out_s_reg[12]_0\ => \generate_fir[11].fir_glob_inst_n_17\,
      \data_out_s_reg[13]_0\ => \generate_fir[11].fir_glob_inst_n_18\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[10].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[10].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[10].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[10].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[10].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[10].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[10].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[10].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[10].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[10].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[10].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[10].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[10].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[10].fir_glob_inst_n_32\,
      \data_out_s_reg[1]_0\ => \generate_fir[11].fir_glob_inst_n_6\,
      \data_out_s_reg[2]_0\ => \generate_fir[11].fir_glob_inst_n_7\,
      \data_out_s_reg[3]_0\ => \generate_fir[11].fir_glob_inst_n_8\,
      \data_out_s_reg[4]_0\ => \generate_fir[11].fir_glob_inst_n_9\,
      \data_out_s_reg[5]_0\ => \generate_fir[11].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_0\ => \generate_fir[11].fir_glob_inst_n_11\,
      \data_out_s_reg[7]_0\ => \generate_fir[11].fir_glob_inst_n_12\,
      \data_out_s_reg[8]_0\ => \generate_fir[11].fir_glob_inst_n_13\,
      \data_out_s_reg[9]_0\ => \generate_fir[11].fir_glob_inst_n_14\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[11].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_9(0),
      sel0(0) => sel0(10)
    );
\generate_fir[12].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_2
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_1\,
      A(26 downto 0) => \fir_proc_inst/data3_s\(26 downto 0),
      D(15) => \generate_fir[11].fir_glob_inst_n_19\,
      D(14) => \generate_fir[11].fir_glob_inst_n_20\,
      D(13) => \generate_fir[11].fir_glob_inst_n_21\,
      D(12) => \generate_fir[11].fir_glob_inst_n_22\,
      D(11) => \generate_fir[11].fir_glob_inst_n_23\,
      D(10) => \generate_fir[11].fir_glob_inst_n_24\,
      D(9) => \generate_fir[11].fir_glob_inst_n_25\,
      D(8) => \generate_fir[11].fir_glob_inst_n_26\,
      D(7) => \generate_fir[11].fir_glob_inst_n_27\,
      D(6) => \generate_fir[11].fir_glob_inst_n_28\,
      D(5) => \generate_fir[11].fir_glob_inst_n_29\,
      D(4) => \generate_fir[11].fir_glob_inst_n_30\,
      D(3) => \generate_fir[11].fir_glob_inst_n_31\,
      D(2) => \generate_fir[11].fir_glob_inst_n_32\,
      D(1) => \generate_fir[11].fir_glob_inst_n_33\,
      D(0) => \generate_fir[11].fir_glob_inst_n_34\,
      E(0) => \result_s_reg[0]_10\(0),
      Q(15) => \generate_fir[12].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[12].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[12].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[12].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[12].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[12].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[12].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[12].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[12].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[12].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[12].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[12].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[12].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[12].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[12].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[12].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[11].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\(0) => sel0(11),
      \data_out_s_reg[13]_0\(13) => \generate_fir[12].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[12].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[12].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[12].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[12].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[12].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[12].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[12].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[12].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[12].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[12].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[12].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[12].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[12].fir_glob_inst_n_32\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[12].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_10(0)
    );
\generate_fir[13].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_3
     port map (
      A(27 downto 0) => \fir_proc_inst/data3_s\(27 downto 0),
      D(15) => \generate_fir[12].fir_glob_inst_n_3\,
      D(14) => \generate_fir[12].fir_glob_inst_n_4\,
      D(13) => \generate_fir[12].fir_glob_inst_n_5\,
      D(12) => \generate_fir[12].fir_glob_inst_n_6\,
      D(11) => \generate_fir[12].fir_glob_inst_n_7\,
      D(10) => \generate_fir[12].fir_glob_inst_n_8\,
      D(9) => \generate_fir[12].fir_glob_inst_n_9\,
      D(8) => \generate_fir[12].fir_glob_inst_n_10\,
      D(7) => \generate_fir[12].fir_glob_inst_n_11\,
      D(6) => \generate_fir[12].fir_glob_inst_n_12\,
      D(5) => \generate_fir[12].fir_glob_inst_n_13\,
      D(4) => \generate_fir[12].fir_glob_inst_n_14\,
      D(3) => \generate_fir[12].fir_glob_inst_n_15\,
      D(2) => \generate_fir[12].fir_glob_inst_n_16\,
      D(1) => \generate_fir[12].fir_glob_inst_n_17\,
      D(0) => \generate_fir[12].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_11\(0),
      Q(15) => \generate_fir[13].fir_glob_inst_n_4\,
      Q(14) => \generate_fir[13].fir_glob_inst_n_5\,
      Q(13) => \generate_fir[13].fir_glob_inst_n_6\,
      Q(12) => \generate_fir[13].fir_glob_inst_n_7\,
      Q(11) => \generate_fir[13].fir_glob_inst_n_8\,
      Q(10) => \generate_fir[13].fir_glob_inst_n_9\,
      Q(9) => \generate_fir[13].fir_glob_inst_n_10\,
      Q(8) => \generate_fir[13].fir_glob_inst_n_11\,
      Q(7) => \generate_fir[13].fir_glob_inst_n_12\,
      Q(6) => \generate_fir[13].fir_glob_inst_n_13\,
      Q(5) => \generate_fir[13].fir_glob_inst_n_14\,
      Q(4) => \generate_fir[13].fir_glob_inst_n_15\,
      Q(3) => \generate_fir[13].fir_glob_inst_n_16\,
      Q(2) => \generate_fir[13].fir_glob_inst_n_17\,
      Q(1) => \generate_fir[13].fir_glob_inst_n_18\,
      Q(0) => \generate_fir[13].fir_glob_inst_n_19\,
      \bit_tab_s_reg[0]\ => \generate_fir[12].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[16].fir_glob_inst_n_3\,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\(0) => sel0(12),
      \data_out_s_reg[13]_0\ => \generate_fir[13].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[13].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[13].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[13].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[13].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[13].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[13].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[13].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[13].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[13].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[13].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[13].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[13].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[13].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[13].fir_glob_inst_n_33\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[13].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_11(0),
      sel0(4) => sel0(13),
      sel0(3 downto 0) => sel0(11 downto 8)
    );
\generate_fir[14].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_4
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_1\,
      A(26 downto 0) => \fir_proc_inst/data3_s\(26 downto 0),
      D(15) => \generate_fir[13].fir_glob_inst_n_4\,
      D(14) => \generate_fir[13].fir_glob_inst_n_5\,
      D(13) => \generate_fir[13].fir_glob_inst_n_6\,
      D(12) => \generate_fir[13].fir_glob_inst_n_7\,
      D(11) => \generate_fir[13].fir_glob_inst_n_8\,
      D(10) => \generate_fir[13].fir_glob_inst_n_9\,
      D(9) => \generate_fir[13].fir_glob_inst_n_10\,
      D(8) => \generate_fir[13].fir_glob_inst_n_11\,
      D(7) => \generate_fir[13].fir_glob_inst_n_12\,
      D(6) => \generate_fir[13].fir_glob_inst_n_13\,
      D(5) => \generate_fir[13].fir_glob_inst_n_14\,
      D(4) => \generate_fir[13].fir_glob_inst_n_15\,
      D(3) => \generate_fir[13].fir_glob_inst_n_16\,
      D(2) => \generate_fir[13].fir_glob_inst_n_17\,
      D(1) => \generate_fir[13].fir_glob_inst_n_18\,
      D(0) => \generate_fir[13].fir_glob_inst_n_19\,
      E(0) => \result_s_reg[0]_12\(0),
      Q(15) => \generate_fir[14].fir_glob_inst_n_17\,
      Q(14) => \generate_fir[14].fir_glob_inst_n_18\,
      Q(13) => \generate_fir[14].fir_glob_inst_n_19\,
      Q(12) => \generate_fir[14].fir_glob_inst_n_20\,
      Q(11) => \generate_fir[14].fir_glob_inst_n_21\,
      Q(10) => \generate_fir[14].fir_glob_inst_n_22\,
      Q(9) => \generate_fir[14].fir_glob_inst_n_23\,
      Q(8) => \generate_fir[14].fir_glob_inst_n_24\,
      Q(7) => \generate_fir[14].fir_glob_inst_n_25\,
      Q(6) => \generate_fir[14].fir_glob_inst_n_26\,
      Q(5) => \generate_fir[14].fir_glob_inst_n_27\,
      Q(4) => \generate_fir[14].fir_glob_inst_n_28\,
      Q(3) => \generate_fir[14].fir_glob_inst_n_29\,
      Q(2) => \generate_fir[14].fir_glob_inst_n_30\,
      Q(1) => \generate_fir[14].fir_glob_inst_n_31\,
      Q(0) => \generate_fir[14].fir_glob_inst_n_32\,
      \bit_tab_s_reg[0]\ => \generate_fir[13].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(1 downto 0) => sel0(12 downto 11),
      data_en_o_reg_1 => \generate_fir[16].fir_glob_inst_n_3\,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\ => \generate_fir[14].fir_glob_inst_n_3\,
      \data_out_s_reg[0]_1\ => \generate_fir[11].fir_glob_inst_n_5\,
      \data_out_s_reg[10]_0\ => \generate_fir[14].fir_glob_inst_n_13\,
      \data_out_s_reg[10]_1\ => \generate_fir[11].fir_glob_inst_n_15\,
      \data_out_s_reg[11]_0\ => \generate_fir[14].fir_glob_inst_n_14\,
      \data_out_s_reg[11]_1\ => \generate_fir[11].fir_glob_inst_n_16\,
      \data_out_s_reg[12]_0\ => \generate_fir[14].fir_glob_inst_n_15\,
      \data_out_s_reg[12]_1\ => \generate_fir[11].fir_glob_inst_n_17\,
      \data_out_s_reg[13]_0\ => \generate_fir[14].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_1\ => \generate_fir[11].fir_glob_inst_n_18\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[12].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[12].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[12].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[12].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[12].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[12].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[12].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[12].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[12].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[12].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[12].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[12].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[12].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[12].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_3\(13) => \generate_fir[13].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_3\(12) => \generate_fir[13].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_3\(11) => \generate_fir[13].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_3\(10) => \generate_fir[13].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_3\(9) => \generate_fir[13].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_3\(8) => \generate_fir[13].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_3\(7) => \generate_fir[13].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_3\(6) => \generate_fir[13].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_3\(5) => \generate_fir[13].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_3\(4) => \generate_fir[13].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_3\(3) => \generate_fir[13].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_3\(2) => \generate_fir[13].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_3\(1) => \generate_fir[13].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_3\(0) => \generate_fir[13].fir_glob_inst_n_33\,
      \data_out_s_reg[1]_0\ => \generate_fir[14].fir_glob_inst_n_4\,
      \data_out_s_reg[1]_1\ => \generate_fir[11].fir_glob_inst_n_6\,
      \data_out_s_reg[2]_0\ => \generate_fir[14].fir_glob_inst_n_5\,
      \data_out_s_reg[2]_1\ => \generate_fir[11].fir_glob_inst_n_7\,
      \data_out_s_reg[3]_0\ => \generate_fir[14].fir_glob_inst_n_6\,
      \data_out_s_reg[3]_1\ => \generate_fir[11].fir_glob_inst_n_8\,
      \data_out_s_reg[4]_0\ => \generate_fir[14].fir_glob_inst_n_7\,
      \data_out_s_reg[4]_1\ => \generate_fir[11].fir_glob_inst_n_9\,
      \data_out_s_reg[5]_0\ => \generate_fir[14].fir_glob_inst_n_8\,
      \data_out_s_reg[5]_1\ => \generate_fir[11].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_0\ => \generate_fir[14].fir_glob_inst_n_9\,
      \data_out_s_reg[6]_1\ => \generate_fir[11].fir_glob_inst_n_11\,
      \data_out_s_reg[7]_0\ => \generate_fir[14].fir_glob_inst_n_10\,
      \data_out_s_reg[7]_1\ => \generate_fir[11].fir_glob_inst_n_12\,
      \data_out_s_reg[8]_0\ => \generate_fir[14].fir_glob_inst_n_11\,
      \data_out_s_reg[8]_1\ => \generate_fir[11].fir_glob_inst_n_13\,
      \data_out_s_reg[9]_0\ => \generate_fir[14].fir_glob_inst_n_12\,
      \data_out_s_reg[9]_1\ => \generate_fir[11].fir_glob_inst_n_14\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[14].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_12(0),
      sel0(0) => sel0(13)
    );
\generate_fir[15].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_5
     port map (
      A(27 downto 0) => \fir_proc_inst/data3_s\(27 downto 0),
      D(15) => \generate_fir[14].fir_glob_inst_n_17\,
      D(14) => \generate_fir[14].fir_glob_inst_n_18\,
      D(13) => \generate_fir[14].fir_glob_inst_n_19\,
      D(12) => \generate_fir[14].fir_glob_inst_n_20\,
      D(11) => \generate_fir[14].fir_glob_inst_n_21\,
      D(10) => \generate_fir[14].fir_glob_inst_n_22\,
      D(9) => \generate_fir[14].fir_glob_inst_n_23\,
      D(8) => \generate_fir[14].fir_glob_inst_n_24\,
      D(7) => \generate_fir[14].fir_glob_inst_n_25\,
      D(6) => \generate_fir[14].fir_glob_inst_n_26\,
      D(5) => \generate_fir[14].fir_glob_inst_n_27\,
      D(4) => \generate_fir[14].fir_glob_inst_n_28\,
      D(3) => \generate_fir[14].fir_glob_inst_n_29\,
      D(2) => \generate_fir[14].fir_glob_inst_n_30\,
      D(1) => \generate_fir[14].fir_glob_inst_n_31\,
      D(0) => \generate_fir[14].fir_glob_inst_n_32\,
      E(0) => \result_s_reg[0]_13\(0),
      Q(15) => \generate_fir[15].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[15].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[15].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[15].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[15].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[15].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[15].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[15].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[15].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[15].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[15].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[15].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[15].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[15].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[15].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[15].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[14].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\(0) => sel0(14),
      \data_out_s_reg[13]_0\(13) => \generate_fir[15].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[15].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[15].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[15].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[15].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[15].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[15].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[15].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[15].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[15].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[15].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[15].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[15].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[15].fir_glob_inst_n_32\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[15].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_13(0)
    );
\generate_fir[16].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_6
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_1\,
      A(26 downto 0) => \fir_proc_inst/data3_s\(26 downto 0),
      D(15) => \generate_fir[15].fir_glob_inst_n_3\,
      D(14) => \generate_fir[15].fir_glob_inst_n_4\,
      D(13) => \generate_fir[15].fir_glob_inst_n_5\,
      D(12) => \generate_fir[15].fir_glob_inst_n_6\,
      D(11) => \generate_fir[15].fir_glob_inst_n_7\,
      D(10) => \generate_fir[15].fir_glob_inst_n_8\,
      D(9) => \generate_fir[15].fir_glob_inst_n_9\,
      D(8) => \generate_fir[15].fir_glob_inst_n_10\,
      D(7) => \generate_fir[15].fir_glob_inst_n_11\,
      D(6) => \generate_fir[15].fir_glob_inst_n_12\,
      D(5) => \generate_fir[15].fir_glob_inst_n_13\,
      D(4) => \generate_fir[15].fir_glob_inst_n_14\,
      D(3) => \generate_fir[15].fir_glob_inst_n_15\,
      D(2) => \generate_fir[15].fir_glob_inst_n_16\,
      D(1) => \generate_fir[15].fir_glob_inst_n_17\,
      D(0) => \generate_fir[15].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_14\(0),
      Q(15) => \generate_fir[16].fir_glob_inst_n_4\,
      Q(14) => \generate_fir[16].fir_glob_inst_n_5\,
      Q(13) => \generate_fir[16].fir_glob_inst_n_6\,
      Q(12) => \generate_fir[16].fir_glob_inst_n_7\,
      Q(11) => \generate_fir[16].fir_glob_inst_n_8\,
      Q(10) => \generate_fir[16].fir_glob_inst_n_9\,
      Q(9) => \generate_fir[16].fir_glob_inst_n_10\,
      Q(8) => \generate_fir[16].fir_glob_inst_n_11\,
      Q(7) => \generate_fir[16].fir_glob_inst_n_12\,
      Q(6) => \generate_fir[16].fir_glob_inst_n_13\,
      Q(5) => \generate_fir[16].fir_glob_inst_n_14\,
      Q(4) => \generate_fir[16].fir_glob_inst_n_15\,
      Q(3) => \generate_fir[16].fir_glob_inst_n_16\,
      Q(2) => \generate_fir[16].fir_glob_inst_n_17\,
      Q(1) => \generate_fir[16].fir_glob_inst_n_18\,
      Q(0) => \generate_fir[16].fir_glob_inst_n_19\,
      \bit_tab_s_reg[0]\ => \generate_fir[15].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\(0) => sel0(15),
      \data_out_s_reg[0]_1\ => \generate_fir[16].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[16].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[16].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[16].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[16].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[16].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[16].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[16].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[16].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[16].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[16].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[16].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[16].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[16].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[16].fir_glob_inst_n_33\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[16].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_14(0),
      sel0(1) => sel0(16),
      sel0(0) => sel0(14)
    );
\generate_fir[17].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_7
     port map (
      A(27 downto 0) => \fir_proc_inst/data3_s\(27 downto 0),
      D(15) => \generate_fir[16].fir_glob_inst_n_4\,
      D(14) => \generate_fir[16].fir_glob_inst_n_5\,
      D(13) => \generate_fir[16].fir_glob_inst_n_6\,
      D(12) => \generate_fir[16].fir_glob_inst_n_7\,
      D(11) => \generate_fir[16].fir_glob_inst_n_8\,
      D(10) => \generate_fir[16].fir_glob_inst_n_9\,
      D(9) => \generate_fir[16].fir_glob_inst_n_10\,
      D(8) => \generate_fir[16].fir_glob_inst_n_11\,
      D(7) => \generate_fir[16].fir_glob_inst_n_12\,
      D(6) => \generate_fir[16].fir_glob_inst_n_13\,
      D(5) => \generate_fir[16].fir_glob_inst_n_14\,
      D(4) => \generate_fir[16].fir_glob_inst_n_15\,
      D(3) => \generate_fir[16].fir_glob_inst_n_16\,
      D(2) => \generate_fir[16].fir_glob_inst_n_17\,
      D(1) => \generate_fir[16].fir_glob_inst_n_18\,
      D(0) => \generate_fir[16].fir_glob_inst_n_19\,
      E(0) => \result_s_reg[0]_15\(0),
      Q(15) => \generate_fir[17].fir_glob_inst_n_18\,
      Q(14) => \generate_fir[17].fir_glob_inst_n_19\,
      Q(13) => \generate_fir[17].fir_glob_inst_n_20\,
      Q(12) => \generate_fir[17].fir_glob_inst_n_21\,
      Q(11) => \generate_fir[17].fir_glob_inst_n_22\,
      Q(10) => \generate_fir[17].fir_glob_inst_n_23\,
      Q(9) => \generate_fir[17].fir_glob_inst_n_24\,
      Q(8) => \generate_fir[17].fir_glob_inst_n_25\,
      Q(7) => \generate_fir[17].fir_glob_inst_n_26\,
      Q(6) => \generate_fir[17].fir_glob_inst_n_27\,
      Q(5) => \generate_fir[17].fir_glob_inst_n_28\,
      Q(4) => \generate_fir[17].fir_glob_inst_n_29\,
      Q(3) => \generate_fir[17].fir_glob_inst_n_30\,
      Q(2) => \generate_fir[17].fir_glob_inst_n_31\,
      Q(1) => \generate_fir[17].fir_glob_inst_n_32\,
      Q(0) => \generate_fir[17].fir_glob_inst_n_33\,
      \bit_tab_s_reg[0]\ => \generate_fir[16].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[17].fir_glob_inst_n_3\,
      data_en_o_reg_1(2 downto 0) => sel0(15 downto 13),
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\ => \generate_fir[17].fir_glob_inst_n_4\,
      \data_out_s_reg[10]_0\ => \generate_fir[17].fir_glob_inst_n_14\,
      \data_out_s_reg[11]_0\ => \generate_fir[17].fir_glob_inst_n_15\,
      \data_out_s_reg[12]_0\ => \generate_fir[17].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_0\ => \generate_fir[17].fir_glob_inst_n_17\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[15].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[15].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[15].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[15].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[15].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[15].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[15].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[15].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[15].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[15].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[15].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[15].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[15].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[15].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[16].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[16].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[16].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[16].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[16].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[16].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[16].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[16].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[16].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[16].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[16].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[16].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[16].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[16].fir_glob_inst_n_33\,
      \data_out_s_reg[1]_0\ => \generate_fir[17].fir_glob_inst_n_5\,
      \data_out_s_reg[2]_0\ => \generate_fir[17].fir_glob_inst_n_6\,
      \data_out_s_reg[3]_0\ => \generate_fir[17].fir_glob_inst_n_7\,
      \data_out_s_reg[4]_0\ => \generate_fir[17].fir_glob_inst_n_8\,
      \data_out_s_reg[5]_0\ => \generate_fir[17].fir_glob_inst_n_9\,
      \data_out_s_reg[6]_0\ => \generate_fir[17].fir_glob_inst_n_10\,
      \data_out_s_reg[7]_0\ => \generate_fir[17].fir_glob_inst_n_11\,
      \data_out_s_reg[8]_0\ => \generate_fir[17].fir_glob_inst_n_12\,
      \data_out_s_reg[9]_0\ => \generate_fir[17].fir_glob_inst_n_13\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[17].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_15(0),
      sel0(0) => sel0(16)
    );
\generate_fir[18].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_8
     port map (
      D(15) => \generate_fir[17].fir_glob_inst_n_18\,
      D(14) => \generate_fir[17].fir_glob_inst_n_19\,
      D(13) => \generate_fir[17].fir_glob_inst_n_20\,
      D(12) => \generate_fir[17].fir_glob_inst_n_21\,
      D(11) => \generate_fir[17].fir_glob_inst_n_22\,
      D(10) => \generate_fir[17].fir_glob_inst_n_23\,
      D(9) => \generate_fir[17].fir_glob_inst_n_24\,
      D(8) => \generate_fir[17].fir_glob_inst_n_25\,
      D(7) => \generate_fir[17].fir_glob_inst_n_26\,
      D(6) => \generate_fir[17].fir_glob_inst_n_27\,
      D(5) => \generate_fir[17].fir_glob_inst_n_28\,
      D(4) => \generate_fir[17].fir_glob_inst_n_29\,
      D(3) => \generate_fir[17].fir_glob_inst_n_30\,
      D(2) => \generate_fir[17].fir_glob_inst_n_31\,
      D(1) => \generate_fir[17].fir_glob_inst_n_32\,
      D(0) => \generate_fir[17].fir_glob_inst_n_33\,
      E(0) => \result_s_reg[0]_16\(0),
      Q(15) => \generate_fir[18].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[18].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[18].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[18].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[18].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[18].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[18].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[18].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[18].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[18].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[18].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[18].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[18].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[18].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[18].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[18].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[17].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep\(27) => \generate_fir[0].fir_glob_inst_n_36\,
      \data3_s_reg[27]_rep\(26) => \generate_fir[0].fir_glob_inst_n_37\,
      \data3_s_reg[27]_rep\(25) => \generate_fir[0].fir_glob_inst_n_38\,
      \data3_s_reg[27]_rep\(24) => \generate_fir[0].fir_glob_inst_n_39\,
      \data3_s_reg[27]_rep\(23) => \generate_fir[0].fir_glob_inst_n_40\,
      \data3_s_reg[27]_rep\(22) => \generate_fir[0].fir_glob_inst_n_41\,
      \data3_s_reg[27]_rep\(21) => \generate_fir[0].fir_glob_inst_n_42\,
      \data3_s_reg[27]_rep\(20) => \generate_fir[0].fir_glob_inst_n_43\,
      \data3_s_reg[27]_rep\(19) => \generate_fir[0].fir_glob_inst_n_44\,
      \data3_s_reg[27]_rep\(18) => \generate_fir[0].fir_glob_inst_n_45\,
      \data3_s_reg[27]_rep\(17) => \generate_fir[0].fir_glob_inst_n_46\,
      \data3_s_reg[27]_rep\(16) => \generate_fir[0].fir_glob_inst_n_47\,
      \data3_s_reg[27]_rep\(15) => \generate_fir[0].fir_glob_inst_n_48\,
      \data3_s_reg[27]_rep\(14) => \generate_fir[0].fir_glob_inst_n_49\,
      \data3_s_reg[27]_rep\(13) => \generate_fir[0].fir_glob_inst_n_50\,
      \data3_s_reg[27]_rep\(12) => \generate_fir[0].fir_glob_inst_n_51\,
      \data3_s_reg[27]_rep\(11) => \generate_fir[0].fir_glob_inst_n_52\,
      \data3_s_reg[27]_rep\(10) => \generate_fir[0].fir_glob_inst_n_53\,
      \data3_s_reg[27]_rep\(9) => \generate_fir[0].fir_glob_inst_n_54\,
      \data3_s_reg[27]_rep\(8) => \generate_fir[0].fir_glob_inst_n_55\,
      \data3_s_reg[27]_rep\(7) => \generate_fir[0].fir_glob_inst_n_56\,
      \data3_s_reg[27]_rep\(6) => \generate_fir[0].fir_glob_inst_n_57\,
      \data3_s_reg[27]_rep\(5) => \generate_fir[0].fir_glob_inst_n_58\,
      \data3_s_reg[27]_rep\(4) => \generate_fir[0].fir_glob_inst_n_59\,
      \data3_s_reg[27]_rep\(3) => \generate_fir[0].fir_glob_inst_n_60\,
      \data3_s_reg[27]_rep\(2) => \generate_fir[0].fir_glob_inst_n_61\,
      \data3_s_reg[27]_rep\(1) => \generate_fir[0].fir_glob_inst_n_62\,
      \data3_s_reg[27]_rep\(0) => \generate_fir[0].fir_glob_inst_n_63\,
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => \generate_fir[54].fir_glob_inst_n_0\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[18].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[18].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[18].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[18].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[18].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[18].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[18].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[18].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[18].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[18].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[18].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[18].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[18].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[18].fir_glob_inst_n_32\,
      enable_s => enable_s,
      pcen_reg_rep => \generate_fir[0].fir_glob_inst_n_33\,
      reset_accum_in_s_reg => \generate_fir[18].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_16(0),
      sel0(0) => sel0(17)
    );
\generate_fir[19].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_9
     port map (
      D(15) => \generate_fir[18].fir_glob_inst_n_3\,
      D(14) => \generate_fir[18].fir_glob_inst_n_4\,
      D(13) => \generate_fir[18].fir_glob_inst_n_5\,
      D(12) => \generate_fir[18].fir_glob_inst_n_6\,
      D(11) => \generate_fir[18].fir_glob_inst_n_7\,
      D(10) => \generate_fir[18].fir_glob_inst_n_8\,
      D(9) => \generate_fir[18].fir_glob_inst_n_9\,
      D(8) => \generate_fir[18].fir_glob_inst_n_10\,
      D(7) => \generate_fir[18].fir_glob_inst_n_11\,
      D(6) => \generate_fir[18].fir_glob_inst_n_12\,
      D(5) => \generate_fir[18].fir_glob_inst_n_13\,
      D(4) => \generate_fir[18].fir_glob_inst_n_14\,
      D(3) => \generate_fir[18].fir_glob_inst_n_15\,
      D(2) => \generate_fir[18].fir_glob_inst_n_16\,
      D(1) => \generate_fir[18].fir_glob_inst_n_17\,
      D(0) => \generate_fir[18].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_17\(0),
      Q(15) => \generate_fir[19].fir_glob_inst_n_5\,
      Q(14) => \generate_fir[19].fir_glob_inst_n_6\,
      Q(13) => \generate_fir[19].fir_glob_inst_n_7\,
      Q(12) => \generate_fir[19].fir_glob_inst_n_8\,
      Q(11) => \generate_fir[19].fir_glob_inst_n_9\,
      Q(10) => \generate_fir[19].fir_glob_inst_n_10\,
      Q(9) => \generate_fir[19].fir_glob_inst_n_11\,
      Q(8) => \generate_fir[19].fir_glob_inst_n_12\,
      Q(7) => \generate_fir[19].fir_glob_inst_n_13\,
      Q(6) => \generate_fir[19].fir_glob_inst_n_14\,
      Q(5) => \generate_fir[19].fir_glob_inst_n_15\,
      Q(4) => \generate_fir[19].fir_glob_inst_n_16\,
      Q(3) => \generate_fir[19].fir_glob_inst_n_17\,
      Q(2) => \generate_fir[19].fir_glob_inst_n_18\,
      Q(1) => \generate_fir[19].fir_glob_inst_n_19\,
      Q(0) => \generate_fir[19].fir_glob_inst_n_20\,
      \bit_tab_s_reg[0]\ => \generate_fir[18].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep\(27) => \generate_fir[0].fir_glob_inst_n_36\,
      \data3_s_reg[27]_rep\(26) => \generate_fir[0].fir_glob_inst_n_37\,
      \data3_s_reg[27]_rep\(25) => \generate_fir[0].fir_glob_inst_n_38\,
      \data3_s_reg[27]_rep\(24) => \generate_fir[0].fir_glob_inst_n_39\,
      \data3_s_reg[27]_rep\(23) => \generate_fir[0].fir_glob_inst_n_40\,
      \data3_s_reg[27]_rep\(22) => \generate_fir[0].fir_glob_inst_n_41\,
      \data3_s_reg[27]_rep\(21) => \generate_fir[0].fir_glob_inst_n_42\,
      \data3_s_reg[27]_rep\(20) => \generate_fir[0].fir_glob_inst_n_43\,
      \data3_s_reg[27]_rep\(19) => \generate_fir[0].fir_glob_inst_n_44\,
      \data3_s_reg[27]_rep\(18) => \generate_fir[0].fir_glob_inst_n_45\,
      \data3_s_reg[27]_rep\(17) => \generate_fir[0].fir_glob_inst_n_46\,
      \data3_s_reg[27]_rep\(16) => \generate_fir[0].fir_glob_inst_n_47\,
      \data3_s_reg[27]_rep\(15) => \generate_fir[0].fir_glob_inst_n_48\,
      \data3_s_reg[27]_rep\(14) => \generate_fir[0].fir_glob_inst_n_49\,
      \data3_s_reg[27]_rep\(13) => \generate_fir[0].fir_glob_inst_n_50\,
      \data3_s_reg[27]_rep\(12) => \generate_fir[0].fir_glob_inst_n_51\,
      \data3_s_reg[27]_rep\(11) => \generate_fir[0].fir_glob_inst_n_52\,
      \data3_s_reg[27]_rep\(10) => \generate_fir[0].fir_glob_inst_n_53\,
      \data3_s_reg[27]_rep\(9) => \generate_fir[0].fir_glob_inst_n_54\,
      \data3_s_reg[27]_rep\(8) => \generate_fir[0].fir_glob_inst_n_55\,
      \data3_s_reg[27]_rep\(7) => \generate_fir[0].fir_glob_inst_n_56\,
      \data3_s_reg[27]_rep\(6) => \generate_fir[0].fir_glob_inst_n_57\,
      \data3_s_reg[27]_rep\(5) => \generate_fir[0].fir_glob_inst_n_58\,
      \data3_s_reg[27]_rep\(4) => \generate_fir[0].fir_glob_inst_n_59\,
      \data3_s_reg[27]_rep\(3) => \generate_fir[0].fir_glob_inst_n_60\,
      \data3_s_reg[27]_rep\(2) => \generate_fir[0].fir_glob_inst_n_61\,
      \data3_s_reg[27]_rep\(1) => \generate_fir[0].fir_glob_inst_n_62\,
      \data3_s_reg[27]_rep\(0) => \generate_fir[0].fir_glob_inst_n_63\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[19].fir_glob_inst_n_4\,
      data_en_o_reg_1(2) => sel0(19),
      data_en_o_reg_1(1 downto 0) => sel0(17 downto 16),
      data_en_s_reg_rep => \generate_fir[54].fir_glob_inst_n_0\,
      \data_out_s_reg[0]_0\ => \generate_fir[19].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[19].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[19].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[19].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[19].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[19].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[19].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[19].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[19].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[19].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[19].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[19].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[19].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[19].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[19].fir_glob_inst_n_34\,
      enable_s => enable_s,
      pcen_reg_rep => \generate_fir[0].fir_glob_inst_n_33\,
      reset_accum_in_s_reg => \generate_fir[19].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_17(0),
      sel0(0) => sel0(18)
    );
\generate_fir[1].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_10
     port map (
      A(27 downto 0) => \fir_proc_inst/data3_s\(27 downto 0),
      D(15 downto 0) => \data_tab_s_reg[0]_0\(15 downto 0),
      E(0) => \result_s_reg[0]\(0),
      Q(13) => \generate_fir[2].fir_glob_inst_n_19\,
      Q(12) => \generate_fir[2].fir_glob_inst_n_20\,
      Q(11) => \generate_fir[2].fir_glob_inst_n_21\,
      Q(10) => \generate_fir[2].fir_glob_inst_n_22\,
      Q(9) => \generate_fir[2].fir_glob_inst_n_23\,
      Q(8) => \generate_fir[2].fir_glob_inst_n_24\,
      Q(7) => \generate_fir[2].fir_glob_inst_n_25\,
      Q(6) => \generate_fir[2].fir_glob_inst_n_26\,
      Q(5) => \generate_fir[2].fir_glob_inst_n_27\,
      Q(4) => \generate_fir[2].fir_glob_inst_n_28\,
      Q(3) => \generate_fir[2].fir_glob_inst_n_29\,
      Q(2) => \generate_fir[2].fir_glob_inst_n_30\,
      Q(1) => \generate_fir[2].fir_glob_inst_n_31\,
      Q(0) => \generate_fir[2].fir_glob_inst_n_32\,
      bit_tab_s => bit_tab_s,
      \coeff_s_reg[15]\(15) => \generate_fir[1].fir_glob_inst_n_18\,
      \coeff_s_reg[15]\(14) => \generate_fir[1].fir_glob_inst_n_19\,
      \coeff_s_reg[15]\(13) => \generate_fir[1].fir_glob_inst_n_20\,
      \coeff_s_reg[15]\(12) => \generate_fir[1].fir_glob_inst_n_21\,
      \coeff_s_reg[15]\(11) => \generate_fir[1].fir_glob_inst_n_22\,
      \coeff_s_reg[15]\(10) => \generate_fir[1].fir_glob_inst_n_23\,
      \coeff_s_reg[15]\(9) => \generate_fir[1].fir_glob_inst_n_24\,
      \coeff_s_reg[15]\(8) => \generate_fir[1].fir_glob_inst_n_25\,
      \coeff_s_reg[15]\(7) => \generate_fir[1].fir_glob_inst_n_26\,
      \coeff_s_reg[15]\(6) => \generate_fir[1].fir_glob_inst_n_27\,
      \coeff_s_reg[15]\(5) => \generate_fir[1].fir_glob_inst_n_28\,
      \coeff_s_reg[15]\(4) => \generate_fir[1].fir_glob_inst_n_29\,
      \coeff_s_reg[15]\(3) => \generate_fir[1].fir_glob_inst_n_30\,
      \coeff_s_reg[15]\(2) => \generate_fir[1].fir_glob_inst_n_31\,
      \coeff_s_reg[15]\(1) => \generate_fir[1].fir_glob_inst_n_32\,
      \coeff_s_reg[15]\(0) => \generate_fir[1].fir_glob_inst_n_33\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[1].fir_glob_inst_n_3\,
      data_en_o_reg_1(4 downto 0) => sel0(5 downto 1),
      data_en_o_reg_2 => \generate_fir[7].fir_glob_inst_n_3\,
      data_en_o_reg_3 => \generate_fir[11].fir_glob_inst_n_3\,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\ => \generate_fir[1].fir_glob_inst_n_4\,
      \data_out_s_reg[10]_0\ => \generate_fir[1].fir_glob_inst_n_14\,
      \data_out_s_reg[11]_0\ => \generate_fir[1].fir_glob_inst_n_15\,
      \data_out_s_reg[12]_0\ => \generate_fir[1].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_0\ => \generate_fir[1].fir_glob_inst_n_17\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[0].fir_glob_inst_n_110\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[0].fir_glob_inst_n_111\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[0].fir_glob_inst_n_112\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[0].fir_glob_inst_n_113\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[0].fir_glob_inst_n_114\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[0].fir_glob_inst_n_115\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[0].fir_glob_inst_n_116\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[0].fir_glob_inst_n_117\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[0].fir_glob_inst_n_118\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[0].fir_glob_inst_n_119\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[0].fir_glob_inst_n_120\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[0].fir_glob_inst_n_121\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[0].fir_glob_inst_n_122\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[0].fir_glob_inst_n_123\,
      \data_out_s_reg[1]_0\ => \generate_fir[1].fir_glob_inst_n_5\,
      \data_out_s_reg[2]_0\ => \generate_fir[1].fir_glob_inst_n_6\,
      \data_out_s_reg[3]_0\ => \generate_fir[1].fir_glob_inst_n_7\,
      \data_out_s_reg[4]_0\ => \generate_fir[1].fir_glob_inst_n_8\,
      \data_out_s_reg[5]_0\ => \generate_fir[1].fir_glob_inst_n_9\,
      \data_out_s_reg[6]_0\ => \generate_fir[1].fir_glob_inst_n_10\,
      \data_out_s_reg[7]_0\ => \generate_fir[1].fir_glob_inst_n_11\,
      \data_out_s_reg[8]_0\ => \generate_fir[1].fir_glob_inst_n_12\,
      \data_out_s_reg[9]_0\ => \generate_fir[1].fir_glob_inst_n_13\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[1].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg(0),
      result_en_s(0) => result_en_s(0),
      sel0(0) => sel0(0)
    );
\generate_fir[20].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_11
     port map (
      D(15) => \generate_fir[19].fir_glob_inst_n_5\,
      D(14) => \generate_fir[19].fir_glob_inst_n_6\,
      D(13) => \generate_fir[19].fir_glob_inst_n_7\,
      D(12) => \generate_fir[19].fir_glob_inst_n_8\,
      D(11) => \generate_fir[19].fir_glob_inst_n_9\,
      D(10) => \generate_fir[19].fir_glob_inst_n_10\,
      D(9) => \generate_fir[19].fir_glob_inst_n_11\,
      D(8) => \generate_fir[19].fir_glob_inst_n_12\,
      D(7) => \generate_fir[19].fir_glob_inst_n_13\,
      D(6) => \generate_fir[19].fir_glob_inst_n_14\,
      D(5) => \generate_fir[19].fir_glob_inst_n_15\,
      D(4) => \generate_fir[19].fir_glob_inst_n_16\,
      D(3) => \generate_fir[19].fir_glob_inst_n_17\,
      D(2) => \generate_fir[19].fir_glob_inst_n_18\,
      D(1) => \generate_fir[19].fir_glob_inst_n_19\,
      D(0) => \generate_fir[19].fir_glob_inst_n_20\,
      E(0) => \result_s_reg[0]_18\(0),
      Q(15) => \generate_fir[20].fir_glob_inst_n_17\,
      Q(14) => \generate_fir[20].fir_glob_inst_n_18\,
      Q(13) => \generate_fir[20].fir_glob_inst_n_19\,
      Q(12) => \generate_fir[20].fir_glob_inst_n_20\,
      Q(11) => \generate_fir[20].fir_glob_inst_n_21\,
      Q(10) => \generate_fir[20].fir_glob_inst_n_22\,
      Q(9) => \generate_fir[20].fir_glob_inst_n_23\,
      Q(8) => \generate_fir[20].fir_glob_inst_n_24\,
      Q(7) => \generate_fir[20].fir_glob_inst_n_25\,
      Q(6) => \generate_fir[20].fir_glob_inst_n_26\,
      Q(5) => \generate_fir[20].fir_glob_inst_n_27\,
      Q(4) => \generate_fir[20].fir_glob_inst_n_28\,
      Q(3) => \generate_fir[20].fir_glob_inst_n_29\,
      Q(2) => \generate_fir[20].fir_glob_inst_n_30\,
      Q(1) => \generate_fir[20].fir_glob_inst_n_31\,
      Q(0) => \generate_fir[20].fir_glob_inst_n_32\,
      \bit_tab_s_reg[0]\ => \generate_fir[19].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep\(27) => \generate_fir[0].fir_glob_inst_n_36\,
      \data3_s_reg[27]_rep\(26) => \generate_fir[0].fir_glob_inst_n_37\,
      \data3_s_reg[27]_rep\(25) => \generate_fir[0].fir_glob_inst_n_38\,
      \data3_s_reg[27]_rep\(24) => \generate_fir[0].fir_glob_inst_n_39\,
      \data3_s_reg[27]_rep\(23) => \generate_fir[0].fir_glob_inst_n_40\,
      \data3_s_reg[27]_rep\(22) => \generate_fir[0].fir_glob_inst_n_41\,
      \data3_s_reg[27]_rep\(21) => \generate_fir[0].fir_glob_inst_n_42\,
      \data3_s_reg[27]_rep\(20) => \generate_fir[0].fir_glob_inst_n_43\,
      \data3_s_reg[27]_rep\(19) => \generate_fir[0].fir_glob_inst_n_44\,
      \data3_s_reg[27]_rep\(18) => \generate_fir[0].fir_glob_inst_n_45\,
      \data3_s_reg[27]_rep\(17) => \generate_fir[0].fir_glob_inst_n_46\,
      \data3_s_reg[27]_rep\(16) => \generate_fir[0].fir_glob_inst_n_47\,
      \data3_s_reg[27]_rep\(15) => \generate_fir[0].fir_glob_inst_n_48\,
      \data3_s_reg[27]_rep\(14) => \generate_fir[0].fir_glob_inst_n_49\,
      \data3_s_reg[27]_rep\(13) => \generate_fir[0].fir_glob_inst_n_50\,
      \data3_s_reg[27]_rep\(12) => \generate_fir[0].fir_glob_inst_n_51\,
      \data3_s_reg[27]_rep\(11) => \generate_fir[0].fir_glob_inst_n_52\,
      \data3_s_reg[27]_rep\(10) => \generate_fir[0].fir_glob_inst_n_53\,
      \data3_s_reg[27]_rep\(9) => \generate_fir[0].fir_glob_inst_n_54\,
      \data3_s_reg[27]_rep\(8) => \generate_fir[0].fir_glob_inst_n_55\,
      \data3_s_reg[27]_rep\(7) => \generate_fir[0].fir_glob_inst_n_56\,
      \data3_s_reg[27]_rep\(6) => \generate_fir[0].fir_glob_inst_n_57\,
      \data3_s_reg[27]_rep\(5) => \generate_fir[0].fir_glob_inst_n_58\,
      \data3_s_reg[27]_rep\(4) => \generate_fir[0].fir_glob_inst_n_59\,
      \data3_s_reg[27]_rep\(3) => \generate_fir[0].fir_glob_inst_n_60\,
      \data3_s_reg[27]_rep\(2) => \generate_fir[0].fir_glob_inst_n_61\,
      \data3_s_reg[27]_rep\(1) => \generate_fir[0].fir_glob_inst_n_62\,
      \data3_s_reg[27]_rep\(0) => \generate_fir[0].fir_glob_inst_n_63\,
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => \generate_fir[54].fir_glob_inst_n_0\,
      \data_out_s_reg[0]_0\ => \generate_fir[20].fir_glob_inst_n_16\,
      \data_out_s_reg[10]_0\ => \generate_fir[20].fir_glob_inst_n_6\,
      \data_out_s_reg[11]_0\ => \generate_fir[20].fir_glob_inst_n_5\,
      \data_out_s_reg[12]_0\ => \generate_fir[20].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\(0) => sel0(19),
      \data_out_s_reg[13]_1\ => \generate_fir[20].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[18].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[18].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[18].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[18].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[18].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[18].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[18].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[18].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[18].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[18].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[18].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[18].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[18].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[18].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_3\(13) => \generate_fir[19].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_3\(12) => \generate_fir[19].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_3\(11) => \generate_fir[19].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_3\(10) => \generate_fir[19].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_3\(9) => \generate_fir[19].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_3\(8) => \generate_fir[19].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_3\(7) => \generate_fir[19].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_3\(6) => \generate_fir[19].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_3\(5) => \generate_fir[19].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_3\(4) => \generate_fir[19].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_3\(3) => \generate_fir[19].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_3\(2) => \generate_fir[19].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_3\(1) => \generate_fir[19].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_3\(0) => \generate_fir[19].fir_glob_inst_n_34\,
      \data_out_s_reg[1]_0\ => \generate_fir[20].fir_glob_inst_n_15\,
      \data_out_s_reg[2]_0\ => \generate_fir[20].fir_glob_inst_n_14\,
      \data_out_s_reg[3]_0\ => \generate_fir[20].fir_glob_inst_n_13\,
      \data_out_s_reg[4]_0\ => \generate_fir[20].fir_glob_inst_n_12\,
      \data_out_s_reg[5]_0\ => \generate_fir[20].fir_glob_inst_n_11\,
      \data_out_s_reg[6]_0\ => \generate_fir[20].fir_glob_inst_n_10\,
      \data_out_s_reg[7]_0\ => \generate_fir[20].fir_glob_inst_n_9\,
      \data_out_s_reg[8]_0\ => \generate_fir[20].fir_glob_inst_n_8\,
      \data_out_s_reg[9]_0\ => \generate_fir[20].fir_glob_inst_n_7\,
      enable_s => enable_s,
      pcen_reg_rep => \generate_fir[0].fir_glob_inst_n_33\,
      reset_accum_in_s_reg => \generate_fir[20].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_18(0),
      sel0(1 downto 0) => sel0(18 downto 17)
    );
\generate_fir[21].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_12
     port map (
      D(15) => \generate_fir[20].fir_glob_inst_n_17\,
      D(14) => \generate_fir[20].fir_glob_inst_n_18\,
      D(13) => \generate_fir[20].fir_glob_inst_n_19\,
      D(12) => \generate_fir[20].fir_glob_inst_n_20\,
      D(11) => \generate_fir[20].fir_glob_inst_n_21\,
      D(10) => \generate_fir[20].fir_glob_inst_n_22\,
      D(9) => \generate_fir[20].fir_glob_inst_n_23\,
      D(8) => \generate_fir[20].fir_glob_inst_n_24\,
      D(7) => \generate_fir[20].fir_glob_inst_n_25\,
      D(6) => \generate_fir[20].fir_glob_inst_n_26\,
      D(5) => \generate_fir[20].fir_glob_inst_n_27\,
      D(4) => \generate_fir[20].fir_glob_inst_n_28\,
      D(3) => \generate_fir[20].fir_glob_inst_n_29\,
      D(2) => \generate_fir[20].fir_glob_inst_n_30\,
      D(1) => \generate_fir[20].fir_glob_inst_n_31\,
      D(0) => \generate_fir[20].fir_glob_inst_n_32\,
      E(0) => \result_s_reg[0]_19\(0),
      Q(15) => \generate_fir[21].fir_glob_inst_n_4\,
      Q(14) => \generate_fir[21].fir_glob_inst_n_5\,
      Q(13) => \generate_fir[21].fir_glob_inst_n_6\,
      Q(12) => \generate_fir[21].fir_glob_inst_n_7\,
      Q(11) => \generate_fir[21].fir_glob_inst_n_8\,
      Q(10) => \generate_fir[21].fir_glob_inst_n_9\,
      Q(9) => \generate_fir[21].fir_glob_inst_n_10\,
      Q(8) => \generate_fir[21].fir_glob_inst_n_11\,
      Q(7) => \generate_fir[21].fir_glob_inst_n_12\,
      Q(6) => \generate_fir[21].fir_glob_inst_n_13\,
      Q(5) => \generate_fir[21].fir_glob_inst_n_14\,
      Q(4) => \generate_fir[21].fir_glob_inst_n_15\,
      Q(3) => \generate_fir[21].fir_glob_inst_n_16\,
      Q(2) => \generate_fir[21].fir_glob_inst_n_17\,
      Q(1) => \generate_fir[21].fir_glob_inst_n_18\,
      Q(0) => \generate_fir[21].fir_glob_inst_n_19\,
      \bit_tab_s_reg[0]\ => \generate_fir[20].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep\(27) => \generate_fir[0].fir_glob_inst_n_36\,
      \data3_s_reg[27]_rep\(26) => \generate_fir[0].fir_glob_inst_n_37\,
      \data3_s_reg[27]_rep\(25) => \generate_fir[0].fir_glob_inst_n_38\,
      \data3_s_reg[27]_rep\(24) => \generate_fir[0].fir_glob_inst_n_39\,
      \data3_s_reg[27]_rep\(23) => \generate_fir[0].fir_glob_inst_n_40\,
      \data3_s_reg[27]_rep\(22) => \generate_fir[0].fir_glob_inst_n_41\,
      \data3_s_reg[27]_rep\(21) => \generate_fir[0].fir_glob_inst_n_42\,
      \data3_s_reg[27]_rep\(20) => \generate_fir[0].fir_glob_inst_n_43\,
      \data3_s_reg[27]_rep\(19) => \generate_fir[0].fir_glob_inst_n_44\,
      \data3_s_reg[27]_rep\(18) => \generate_fir[0].fir_glob_inst_n_45\,
      \data3_s_reg[27]_rep\(17) => \generate_fir[0].fir_glob_inst_n_46\,
      \data3_s_reg[27]_rep\(16) => \generate_fir[0].fir_glob_inst_n_47\,
      \data3_s_reg[27]_rep\(15) => \generate_fir[0].fir_glob_inst_n_48\,
      \data3_s_reg[27]_rep\(14) => \generate_fir[0].fir_glob_inst_n_49\,
      \data3_s_reg[27]_rep\(13) => \generate_fir[0].fir_glob_inst_n_50\,
      \data3_s_reg[27]_rep\(12) => \generate_fir[0].fir_glob_inst_n_51\,
      \data3_s_reg[27]_rep\(11) => \generate_fir[0].fir_glob_inst_n_52\,
      \data3_s_reg[27]_rep\(10) => \generate_fir[0].fir_glob_inst_n_53\,
      \data3_s_reg[27]_rep\(9) => \generate_fir[0].fir_glob_inst_n_54\,
      \data3_s_reg[27]_rep\(8) => \generate_fir[0].fir_glob_inst_n_55\,
      \data3_s_reg[27]_rep\(7) => \generate_fir[0].fir_glob_inst_n_56\,
      \data3_s_reg[27]_rep\(6) => \generate_fir[0].fir_glob_inst_n_57\,
      \data3_s_reg[27]_rep\(5) => \generate_fir[0].fir_glob_inst_n_58\,
      \data3_s_reg[27]_rep\(4) => \generate_fir[0].fir_glob_inst_n_59\,
      \data3_s_reg[27]_rep\(3) => \generate_fir[0].fir_glob_inst_n_60\,
      \data3_s_reg[27]_rep\(2) => \generate_fir[0].fir_glob_inst_n_61\,
      \data3_s_reg[27]_rep\(1) => \generate_fir[0].fir_glob_inst_n_62\,
      \data3_s_reg[27]_rep\(0) => \generate_fir[0].fir_glob_inst_n_63\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[21].fir_glob_inst_n_3\,
      data_en_o_reg_1(5 downto 0) => sel0(26 downto 21),
      data_en_o_reg_2 => \generate_fir[19].fir_glob_inst_n_4\,
      data_en_o_reg_3 => \generate_fir[17].fir_glob_inst_n_3\,
      data_en_s_reg_rep => \generate_fir[54].fir_glob_inst_n_0\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[21].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[21].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[21].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[21].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[21].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[21].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[21].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[21].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[21].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[21].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[21].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[21].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[21].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[21].fir_glob_inst_n_33\,
      enable_s => enable_s,
      pcen_reg_rep => \generate_fir[0].fir_glob_inst_n_33\,
      reset_accum_in_s_reg => \generate_fir[21].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_19(0),
      sel0(0) => sel0(20)
    );
\generate_fir[22].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_13
     port map (
      D(15) => \generate_fir[21].fir_glob_inst_n_4\,
      D(14) => \generate_fir[21].fir_glob_inst_n_5\,
      D(13) => \generate_fir[21].fir_glob_inst_n_6\,
      D(12) => \generate_fir[21].fir_glob_inst_n_7\,
      D(11) => \generate_fir[21].fir_glob_inst_n_8\,
      D(10) => \generate_fir[21].fir_glob_inst_n_9\,
      D(9) => \generate_fir[21].fir_glob_inst_n_10\,
      D(8) => \generate_fir[21].fir_glob_inst_n_11\,
      D(7) => \generate_fir[21].fir_glob_inst_n_12\,
      D(6) => \generate_fir[21].fir_glob_inst_n_13\,
      D(5) => \generate_fir[21].fir_glob_inst_n_14\,
      D(4) => \generate_fir[21].fir_glob_inst_n_15\,
      D(3) => \generate_fir[21].fir_glob_inst_n_16\,
      D(2) => \generate_fir[21].fir_glob_inst_n_17\,
      D(1) => \generate_fir[21].fir_glob_inst_n_18\,
      D(0) => \generate_fir[21].fir_glob_inst_n_19\,
      E(0) => \result_s_reg[0]_20\(0),
      Q(15) => \generate_fir[22].fir_glob_inst_n_19\,
      Q(14) => \generate_fir[22].fir_glob_inst_n_20\,
      Q(13) => \generate_fir[22].fir_glob_inst_n_21\,
      Q(12) => \generate_fir[22].fir_glob_inst_n_22\,
      Q(11) => \generate_fir[22].fir_glob_inst_n_23\,
      Q(10) => \generate_fir[22].fir_glob_inst_n_24\,
      Q(9) => \generate_fir[22].fir_glob_inst_n_25\,
      Q(8) => \generate_fir[22].fir_glob_inst_n_26\,
      Q(7) => \generate_fir[22].fir_glob_inst_n_27\,
      Q(6) => \generate_fir[22].fir_glob_inst_n_28\,
      Q(5) => \generate_fir[22].fir_glob_inst_n_29\,
      Q(4) => \generate_fir[22].fir_glob_inst_n_30\,
      Q(3) => \generate_fir[22].fir_glob_inst_n_31\,
      Q(2) => \generate_fir[22].fir_glob_inst_n_32\,
      Q(1) => \generate_fir[22].fir_glob_inst_n_33\,
      Q(0) => \generate_fir[22].fir_glob_inst_n_34\,
      \bit_tab_s_reg[0]\ => \generate_fir[21].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep\(27) => \generate_fir[0].fir_glob_inst_n_36\,
      \data3_s_reg[27]_rep\(26) => \generate_fir[0].fir_glob_inst_n_37\,
      \data3_s_reg[27]_rep\(25) => \generate_fir[0].fir_glob_inst_n_38\,
      \data3_s_reg[27]_rep\(24) => \generate_fir[0].fir_glob_inst_n_39\,
      \data3_s_reg[27]_rep\(23) => \generate_fir[0].fir_glob_inst_n_40\,
      \data3_s_reg[27]_rep\(22) => \generate_fir[0].fir_glob_inst_n_41\,
      \data3_s_reg[27]_rep\(21) => \generate_fir[0].fir_glob_inst_n_42\,
      \data3_s_reg[27]_rep\(20) => \generate_fir[0].fir_glob_inst_n_43\,
      \data3_s_reg[27]_rep\(19) => \generate_fir[0].fir_glob_inst_n_44\,
      \data3_s_reg[27]_rep\(18) => \generate_fir[0].fir_glob_inst_n_45\,
      \data3_s_reg[27]_rep\(17) => \generate_fir[0].fir_glob_inst_n_46\,
      \data3_s_reg[27]_rep\(16) => \generate_fir[0].fir_glob_inst_n_47\,
      \data3_s_reg[27]_rep\(15) => \generate_fir[0].fir_glob_inst_n_48\,
      \data3_s_reg[27]_rep\(14) => \generate_fir[0].fir_glob_inst_n_49\,
      \data3_s_reg[27]_rep\(13) => \generate_fir[0].fir_glob_inst_n_50\,
      \data3_s_reg[27]_rep\(12) => \generate_fir[0].fir_glob_inst_n_51\,
      \data3_s_reg[27]_rep\(11) => \generate_fir[0].fir_glob_inst_n_52\,
      \data3_s_reg[27]_rep\(10) => \generate_fir[0].fir_glob_inst_n_53\,
      \data3_s_reg[27]_rep\(9) => \generate_fir[0].fir_glob_inst_n_54\,
      \data3_s_reg[27]_rep\(8) => \generate_fir[0].fir_glob_inst_n_55\,
      \data3_s_reg[27]_rep\(7) => \generate_fir[0].fir_glob_inst_n_56\,
      \data3_s_reg[27]_rep\(6) => \generate_fir[0].fir_glob_inst_n_57\,
      \data3_s_reg[27]_rep\(5) => \generate_fir[0].fir_glob_inst_n_58\,
      \data3_s_reg[27]_rep\(4) => \generate_fir[0].fir_glob_inst_n_59\,
      \data3_s_reg[27]_rep\(3) => \generate_fir[0].fir_glob_inst_n_60\,
      \data3_s_reg[27]_rep\(2) => \generate_fir[0].fir_glob_inst_n_61\,
      \data3_s_reg[27]_rep\(1) => \generate_fir[0].fir_glob_inst_n_62\,
      \data3_s_reg[27]_rep\(0) => \generate_fir[0].fir_glob_inst_n_63\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[19].fir_glob_inst_n_3\,
      data_en_o_reg_1 => \generate_fir[25].fir_glob_inst_n_3\,
      data_en_s_reg_rep => \generate_fir[54].fir_glob_inst_n_0\,
      \data_out_s_reg[0]_0\(0) => sel0(21),
      \data_out_s_reg[0]_1\ => \generate_fir[22].fir_glob_inst_n_3\,
      \data_out_s_reg[0]_2\ => \generate_fir[22].fir_glob_inst_n_18\,
      \data_out_s_reg[0]_3\ => \generate_fir[26].fir_glob_inst_n_3\,
      \data_out_s_reg[0]_4\ => \generate_fir[20].fir_glob_inst_n_16\,
      \data_out_s_reg[0]_5\ => \generate_fir[23].fir_glob_inst_n_3\,
      \data_out_s_reg[10]_0\ => \generate_fir[22].fir_glob_inst_n_8\,
      \data_out_s_reg[10]_1\ => \generate_fir[26].fir_glob_inst_n_13\,
      \data_out_s_reg[10]_2\ => \generate_fir[20].fir_glob_inst_n_6\,
      \data_out_s_reg[10]_3\ => \generate_fir[23].fir_glob_inst_n_13\,
      \data_out_s_reg[11]_0\ => \generate_fir[22].fir_glob_inst_n_7\,
      \data_out_s_reg[11]_1\ => \generate_fir[26].fir_glob_inst_n_14\,
      \data_out_s_reg[11]_2\ => \generate_fir[20].fir_glob_inst_n_5\,
      \data_out_s_reg[11]_3\ => \generate_fir[23].fir_glob_inst_n_14\,
      \data_out_s_reg[12]_0\ => \generate_fir[22].fir_glob_inst_n_6\,
      \data_out_s_reg[12]_1\ => \generate_fir[26].fir_glob_inst_n_15\,
      \data_out_s_reg[12]_2\ => \generate_fir[20].fir_glob_inst_n_4\,
      \data_out_s_reg[12]_3\ => \generate_fir[23].fir_glob_inst_n_15\,
      \data_out_s_reg[13]_0\ => \generate_fir[22].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_1\ => \generate_fir[22].fir_glob_inst_n_5\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[22].fir_glob_inst_n_35\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[22].fir_glob_inst_n_36\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[22].fir_glob_inst_n_37\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[22].fir_glob_inst_n_38\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[22].fir_glob_inst_n_39\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[22].fir_glob_inst_n_40\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[22].fir_glob_inst_n_41\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[22].fir_glob_inst_n_42\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[22].fir_glob_inst_n_43\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[22].fir_glob_inst_n_44\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[22].fir_glob_inst_n_45\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[22].fir_glob_inst_n_46\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[22].fir_glob_inst_n_47\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[22].fir_glob_inst_n_48\,
      \data_out_s_reg[13]_3\ => \generate_fir[26].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_4\ => \generate_fir[20].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_5\ => \generate_fir[23].fir_glob_inst_n_16\,
      \data_out_s_reg[1]_0\ => \generate_fir[22].fir_glob_inst_n_17\,
      \data_out_s_reg[1]_1\ => \generate_fir[26].fir_glob_inst_n_4\,
      \data_out_s_reg[1]_2\ => \generate_fir[20].fir_glob_inst_n_15\,
      \data_out_s_reg[1]_3\ => \generate_fir[23].fir_glob_inst_n_4\,
      \data_out_s_reg[2]_0\ => \generate_fir[22].fir_glob_inst_n_16\,
      \data_out_s_reg[2]_1\ => \generate_fir[26].fir_glob_inst_n_5\,
      \data_out_s_reg[2]_2\ => \generate_fir[20].fir_glob_inst_n_14\,
      \data_out_s_reg[2]_3\ => \generate_fir[23].fir_glob_inst_n_5\,
      \data_out_s_reg[3]_0\ => \generate_fir[22].fir_glob_inst_n_15\,
      \data_out_s_reg[3]_1\ => \generate_fir[26].fir_glob_inst_n_6\,
      \data_out_s_reg[3]_2\ => \generate_fir[20].fir_glob_inst_n_13\,
      \data_out_s_reg[3]_3\ => \generate_fir[23].fir_glob_inst_n_6\,
      \data_out_s_reg[4]_0\ => \generate_fir[22].fir_glob_inst_n_14\,
      \data_out_s_reg[4]_1\ => \generate_fir[26].fir_glob_inst_n_7\,
      \data_out_s_reg[4]_2\ => \generate_fir[20].fir_glob_inst_n_12\,
      \data_out_s_reg[4]_3\ => \generate_fir[23].fir_glob_inst_n_7\,
      \data_out_s_reg[5]_0\ => \generate_fir[22].fir_glob_inst_n_13\,
      \data_out_s_reg[5]_1\ => \generate_fir[26].fir_glob_inst_n_8\,
      \data_out_s_reg[5]_2\ => \generate_fir[20].fir_glob_inst_n_11\,
      \data_out_s_reg[5]_3\ => \generate_fir[23].fir_glob_inst_n_8\,
      \data_out_s_reg[6]_0\ => \generate_fir[22].fir_glob_inst_n_12\,
      \data_out_s_reg[6]_1\ => \generate_fir[26].fir_glob_inst_n_9\,
      \data_out_s_reg[6]_2\ => \generate_fir[20].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_3\ => \generate_fir[23].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_0\ => \generate_fir[22].fir_glob_inst_n_11\,
      \data_out_s_reg[7]_1\ => \generate_fir[26].fir_glob_inst_n_10\,
      \data_out_s_reg[7]_2\ => \generate_fir[20].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_3\ => \generate_fir[23].fir_glob_inst_n_10\,
      \data_out_s_reg[8]_0\ => \generate_fir[22].fir_glob_inst_n_10\,
      \data_out_s_reg[8]_1\ => \generate_fir[26].fir_glob_inst_n_11\,
      \data_out_s_reg[8]_2\ => \generate_fir[20].fir_glob_inst_n_8\,
      \data_out_s_reg[8]_3\ => \generate_fir[23].fir_glob_inst_n_11\,
      \data_out_s_reg[9]_0\ => \generate_fir[22].fir_glob_inst_n_9\,
      \data_out_s_reg[9]_1\ => \generate_fir[26].fir_glob_inst_n_12\,
      \data_out_s_reg[9]_2\ => \generate_fir[20].fir_glob_inst_n_7\,
      \data_out_s_reg[9]_3\ => \generate_fir[23].fir_glob_inst_n_12\,
      enable_s => enable_s,
      pcen_reg_rep => \generate_fir[0].fir_glob_inst_n_33\,
      reset_accum_in_s_reg => \generate_fir[22].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_20(0),
      sel0(5 downto 4) => sel0(23 downto 22),
      sel0(3 downto 0) => sel0(20 downto 17)
    );
\generate_fir[23].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_14
     port map (
      D(15) => \generate_fir[22].fir_glob_inst_n_19\,
      D(14) => \generate_fir[22].fir_glob_inst_n_20\,
      D(13) => \generate_fir[22].fir_glob_inst_n_21\,
      D(12) => \generate_fir[22].fir_glob_inst_n_22\,
      D(11) => \generate_fir[22].fir_glob_inst_n_23\,
      D(10) => \generate_fir[22].fir_glob_inst_n_24\,
      D(9) => \generate_fir[22].fir_glob_inst_n_25\,
      D(8) => \generate_fir[22].fir_glob_inst_n_26\,
      D(7) => \generate_fir[22].fir_glob_inst_n_27\,
      D(6) => \generate_fir[22].fir_glob_inst_n_28\,
      D(5) => \generate_fir[22].fir_glob_inst_n_29\,
      D(4) => \generate_fir[22].fir_glob_inst_n_30\,
      D(3) => \generate_fir[22].fir_glob_inst_n_31\,
      D(2) => \generate_fir[22].fir_glob_inst_n_32\,
      D(1) => \generate_fir[22].fir_glob_inst_n_33\,
      D(0) => \generate_fir[22].fir_glob_inst_n_34\,
      E(0) => \result_s_reg[0]_21\(0),
      Q(15) => \generate_fir[23].fir_glob_inst_n_17\,
      Q(14) => \generate_fir[23].fir_glob_inst_n_18\,
      Q(13) => \generate_fir[23].fir_glob_inst_n_19\,
      Q(12) => \generate_fir[23].fir_glob_inst_n_20\,
      Q(11) => \generate_fir[23].fir_glob_inst_n_21\,
      Q(10) => \generate_fir[23].fir_glob_inst_n_22\,
      Q(9) => \generate_fir[23].fir_glob_inst_n_23\,
      Q(8) => \generate_fir[23].fir_glob_inst_n_24\,
      Q(7) => \generate_fir[23].fir_glob_inst_n_25\,
      Q(6) => \generate_fir[23].fir_glob_inst_n_26\,
      Q(5) => \generate_fir[23].fir_glob_inst_n_27\,
      Q(4) => \generate_fir[23].fir_glob_inst_n_28\,
      Q(3) => \generate_fir[23].fir_glob_inst_n_29\,
      Q(2) => \generate_fir[23].fir_glob_inst_n_30\,
      Q(1) => \generate_fir[23].fir_glob_inst_n_31\,
      Q(0) => \generate_fir[23].fir_glob_inst_n_32\,
      \bit_tab_s_reg[0]\ => \generate_fir[22].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep\(27) => \generate_fir[0].fir_glob_inst_n_36\,
      \data3_s_reg[27]_rep\(26) => \generate_fir[0].fir_glob_inst_n_37\,
      \data3_s_reg[27]_rep\(25) => \generate_fir[0].fir_glob_inst_n_38\,
      \data3_s_reg[27]_rep\(24) => \generate_fir[0].fir_glob_inst_n_39\,
      \data3_s_reg[27]_rep\(23) => \generate_fir[0].fir_glob_inst_n_40\,
      \data3_s_reg[27]_rep\(22) => \generate_fir[0].fir_glob_inst_n_41\,
      \data3_s_reg[27]_rep\(21) => \generate_fir[0].fir_glob_inst_n_42\,
      \data3_s_reg[27]_rep\(20) => \generate_fir[0].fir_glob_inst_n_43\,
      \data3_s_reg[27]_rep\(19) => \generate_fir[0].fir_glob_inst_n_44\,
      \data3_s_reg[27]_rep\(18) => \generate_fir[0].fir_glob_inst_n_45\,
      \data3_s_reg[27]_rep\(17) => \generate_fir[0].fir_glob_inst_n_46\,
      \data3_s_reg[27]_rep\(16) => \generate_fir[0].fir_glob_inst_n_47\,
      \data3_s_reg[27]_rep\(15) => \generate_fir[0].fir_glob_inst_n_48\,
      \data3_s_reg[27]_rep\(14) => \generate_fir[0].fir_glob_inst_n_49\,
      \data3_s_reg[27]_rep\(13) => \generate_fir[0].fir_glob_inst_n_50\,
      \data3_s_reg[27]_rep\(12) => \generate_fir[0].fir_glob_inst_n_51\,
      \data3_s_reg[27]_rep\(11) => \generate_fir[0].fir_glob_inst_n_52\,
      \data3_s_reg[27]_rep\(10) => \generate_fir[0].fir_glob_inst_n_53\,
      \data3_s_reg[27]_rep\(9) => \generate_fir[0].fir_glob_inst_n_54\,
      \data3_s_reg[27]_rep\(8) => \generate_fir[0].fir_glob_inst_n_55\,
      \data3_s_reg[27]_rep\(7) => \generate_fir[0].fir_glob_inst_n_56\,
      \data3_s_reg[27]_rep\(6) => \generate_fir[0].fir_glob_inst_n_57\,
      \data3_s_reg[27]_rep\(5) => \generate_fir[0].fir_glob_inst_n_58\,
      \data3_s_reg[27]_rep\(4) => \generate_fir[0].fir_glob_inst_n_59\,
      \data3_s_reg[27]_rep\(3) => \generate_fir[0].fir_glob_inst_n_60\,
      \data3_s_reg[27]_rep\(2) => \generate_fir[0].fir_glob_inst_n_61\,
      \data3_s_reg[27]_rep\(1) => \generate_fir[0].fir_glob_inst_n_62\,
      \data3_s_reg[27]_rep\(0) => \generate_fir[0].fir_glob_inst_n_63\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(1 downto 0) => sel0(21 downto 20),
      data_en_s_reg_rep => \generate_fir[54].fir_glob_inst_n_0\,
      \data_out_s_reg[0]_0\ => \generate_fir[23].fir_glob_inst_n_3\,
      \data_out_s_reg[10]_0\ => \generate_fir[23].fir_glob_inst_n_13\,
      \data_out_s_reg[11]_0\ => \generate_fir[23].fir_glob_inst_n_14\,
      \data_out_s_reg[12]_0\ => \generate_fir[23].fir_glob_inst_n_15\,
      \data_out_s_reg[13]_0\ => \generate_fir[23].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[21].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[21].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[21].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[21].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[21].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[21].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[21].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[21].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[21].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[21].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[21].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[21].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[21].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[21].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[22].fir_glob_inst_n_35\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[22].fir_glob_inst_n_36\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[22].fir_glob_inst_n_37\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[22].fir_glob_inst_n_38\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[22].fir_glob_inst_n_39\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[22].fir_glob_inst_n_40\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[22].fir_glob_inst_n_41\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[22].fir_glob_inst_n_42\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[22].fir_glob_inst_n_43\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[22].fir_glob_inst_n_44\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[22].fir_glob_inst_n_45\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[22].fir_glob_inst_n_46\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[22].fir_glob_inst_n_47\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[22].fir_glob_inst_n_48\,
      \data_out_s_reg[1]_0\ => \generate_fir[23].fir_glob_inst_n_4\,
      \data_out_s_reg[2]_0\ => \generate_fir[23].fir_glob_inst_n_5\,
      \data_out_s_reg[3]_0\ => \generate_fir[23].fir_glob_inst_n_6\,
      \data_out_s_reg[4]_0\ => \generate_fir[23].fir_glob_inst_n_7\,
      \data_out_s_reg[5]_0\ => \generate_fir[23].fir_glob_inst_n_8\,
      \data_out_s_reg[6]_0\ => \generate_fir[23].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_0\ => \generate_fir[23].fir_glob_inst_n_10\,
      \data_out_s_reg[8]_0\ => \generate_fir[23].fir_glob_inst_n_11\,
      \data_out_s_reg[9]_0\ => \generate_fir[23].fir_glob_inst_n_12\,
      enable_s => enable_s,
      pcen_reg_rep => \generate_fir[0].fir_glob_inst_n_33\,
      reset_accum_in_s_reg => \generate_fir[23].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_21(0),
      sel0(0) => sel0(22)
    );
\generate_fir[24].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_15
     port map (
      D(15) => \generate_fir[23].fir_glob_inst_n_17\,
      D(14) => \generate_fir[23].fir_glob_inst_n_18\,
      D(13) => \generate_fir[23].fir_glob_inst_n_19\,
      D(12) => \generate_fir[23].fir_glob_inst_n_20\,
      D(11) => \generate_fir[23].fir_glob_inst_n_21\,
      D(10) => \generate_fir[23].fir_glob_inst_n_22\,
      D(9) => \generate_fir[23].fir_glob_inst_n_23\,
      D(8) => \generate_fir[23].fir_glob_inst_n_24\,
      D(7) => \generate_fir[23].fir_glob_inst_n_25\,
      D(6) => \generate_fir[23].fir_glob_inst_n_26\,
      D(5) => \generate_fir[23].fir_glob_inst_n_27\,
      D(4) => \generate_fir[23].fir_glob_inst_n_28\,
      D(3) => \generate_fir[23].fir_glob_inst_n_29\,
      D(2) => \generate_fir[23].fir_glob_inst_n_30\,
      D(1) => \generate_fir[23].fir_glob_inst_n_31\,
      D(0) => \generate_fir[23].fir_glob_inst_n_32\,
      E(0) => \result_s_reg[0]_22\(0),
      Q(15) => \generate_fir[24].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[24].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[24].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[24].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[24].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[24].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[24].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[24].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[24].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[24].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[24].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[24].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[24].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[24].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[24].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[24].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[23].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep\(27) => \generate_fir[0].fir_glob_inst_n_36\,
      \data3_s_reg[27]_rep\(26) => \generate_fir[0].fir_glob_inst_n_37\,
      \data3_s_reg[27]_rep\(25) => \generate_fir[0].fir_glob_inst_n_38\,
      \data3_s_reg[27]_rep\(24) => \generate_fir[0].fir_glob_inst_n_39\,
      \data3_s_reg[27]_rep\(23) => \generate_fir[0].fir_glob_inst_n_40\,
      \data3_s_reg[27]_rep\(22) => \generate_fir[0].fir_glob_inst_n_41\,
      \data3_s_reg[27]_rep\(21) => \generate_fir[0].fir_glob_inst_n_42\,
      \data3_s_reg[27]_rep\(20) => \generate_fir[0].fir_glob_inst_n_43\,
      \data3_s_reg[27]_rep\(19) => \generate_fir[0].fir_glob_inst_n_44\,
      \data3_s_reg[27]_rep\(18) => \generate_fir[0].fir_glob_inst_n_45\,
      \data3_s_reg[27]_rep\(17) => \generate_fir[0].fir_glob_inst_n_46\,
      \data3_s_reg[27]_rep\(16) => \generate_fir[0].fir_glob_inst_n_47\,
      \data3_s_reg[27]_rep\(15) => \generate_fir[0].fir_glob_inst_n_48\,
      \data3_s_reg[27]_rep\(14) => \generate_fir[0].fir_glob_inst_n_49\,
      \data3_s_reg[27]_rep\(13) => \generate_fir[0].fir_glob_inst_n_50\,
      \data3_s_reg[27]_rep\(12) => \generate_fir[0].fir_glob_inst_n_51\,
      \data3_s_reg[27]_rep\(11) => \generate_fir[0].fir_glob_inst_n_52\,
      \data3_s_reg[27]_rep\(10) => \generate_fir[0].fir_glob_inst_n_53\,
      \data3_s_reg[27]_rep\(9) => \generate_fir[0].fir_glob_inst_n_54\,
      \data3_s_reg[27]_rep\(8) => \generate_fir[0].fir_glob_inst_n_55\,
      \data3_s_reg[27]_rep\(7) => \generate_fir[0].fir_glob_inst_n_56\,
      \data3_s_reg[27]_rep\(6) => \generate_fir[0].fir_glob_inst_n_57\,
      \data3_s_reg[27]_rep\(5) => \generate_fir[0].fir_glob_inst_n_58\,
      \data3_s_reg[27]_rep\(4) => \generate_fir[0].fir_glob_inst_n_59\,
      \data3_s_reg[27]_rep\(3) => \generate_fir[0].fir_glob_inst_n_60\,
      \data3_s_reg[27]_rep\(2) => \generate_fir[0].fir_glob_inst_n_61\,
      \data3_s_reg[27]_rep\(1) => \generate_fir[0].fir_glob_inst_n_62\,
      \data3_s_reg[27]_rep\(0) => \generate_fir[0].fir_glob_inst_n_63\,
      data_clk_i => data_clk_i,
      data_en_s_reg_rep => \generate_fir[54].fir_glob_inst_n_0\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[24].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[24].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[24].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[24].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[24].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[24].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[24].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[24].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[24].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[24].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[24].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[24].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[24].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[24].fir_glob_inst_n_32\,
      enable_s => enable_s,
      pcen_reg_rep => \generate_fir[0].fir_glob_inst_n_33\,
      reset_accum_in_s_reg => \generate_fir[24].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_22(0),
      sel0(0) => sel0(23)
    );
\generate_fir[25].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_16
     port map (
      D(15) => \generate_fir[24].fir_glob_inst_n_3\,
      D(14) => \generate_fir[24].fir_glob_inst_n_4\,
      D(13) => \generate_fir[24].fir_glob_inst_n_5\,
      D(12) => \generate_fir[24].fir_glob_inst_n_6\,
      D(11) => \generate_fir[24].fir_glob_inst_n_7\,
      D(10) => \generate_fir[24].fir_glob_inst_n_8\,
      D(9) => \generate_fir[24].fir_glob_inst_n_9\,
      D(8) => \generate_fir[24].fir_glob_inst_n_10\,
      D(7) => \generate_fir[24].fir_glob_inst_n_11\,
      D(6) => \generate_fir[24].fir_glob_inst_n_12\,
      D(5) => \generate_fir[24].fir_glob_inst_n_13\,
      D(4) => \generate_fir[24].fir_glob_inst_n_14\,
      D(3) => \generate_fir[24].fir_glob_inst_n_15\,
      D(2) => \generate_fir[24].fir_glob_inst_n_16\,
      D(1) => \generate_fir[24].fir_glob_inst_n_17\,
      D(0) => \generate_fir[24].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_23\(0),
      Q(15) => \generate_fir[25].fir_glob_inst_n_4\,
      Q(14) => \generate_fir[25].fir_glob_inst_n_5\,
      Q(13) => \generate_fir[25].fir_glob_inst_n_6\,
      Q(12) => \generate_fir[25].fir_glob_inst_n_7\,
      Q(11) => \generate_fir[25].fir_glob_inst_n_8\,
      Q(10) => \generate_fir[25].fir_glob_inst_n_9\,
      Q(9) => \generate_fir[25].fir_glob_inst_n_10\,
      Q(8) => \generate_fir[25].fir_glob_inst_n_11\,
      Q(7) => \generate_fir[25].fir_glob_inst_n_12\,
      Q(6) => \generate_fir[25].fir_glob_inst_n_13\,
      Q(5) => \generate_fir[25].fir_glob_inst_n_14\,
      Q(4) => \generate_fir[25].fir_glob_inst_n_15\,
      Q(3) => \generate_fir[25].fir_glob_inst_n_16\,
      Q(2) => \generate_fir[25].fir_glob_inst_n_17\,
      Q(1) => \generate_fir[25].fir_glob_inst_n_18\,
      Q(0) => \generate_fir[25].fir_glob_inst_n_19\,
      \bit_tab_s_reg[0]\ => \generate_fir[24].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep\(27) => \generate_fir[0].fir_glob_inst_n_36\,
      \data3_s_reg[27]_rep\(26) => \generate_fir[0].fir_glob_inst_n_37\,
      \data3_s_reg[27]_rep\(25) => \generate_fir[0].fir_glob_inst_n_38\,
      \data3_s_reg[27]_rep\(24) => \generate_fir[0].fir_glob_inst_n_39\,
      \data3_s_reg[27]_rep\(23) => \generate_fir[0].fir_glob_inst_n_40\,
      \data3_s_reg[27]_rep\(22) => \generate_fir[0].fir_glob_inst_n_41\,
      \data3_s_reg[27]_rep\(21) => \generate_fir[0].fir_glob_inst_n_42\,
      \data3_s_reg[27]_rep\(20) => \generate_fir[0].fir_glob_inst_n_43\,
      \data3_s_reg[27]_rep\(19) => \generate_fir[0].fir_glob_inst_n_44\,
      \data3_s_reg[27]_rep\(18) => \generate_fir[0].fir_glob_inst_n_45\,
      \data3_s_reg[27]_rep\(17) => \generate_fir[0].fir_glob_inst_n_46\,
      \data3_s_reg[27]_rep\(16) => \generate_fir[0].fir_glob_inst_n_47\,
      \data3_s_reg[27]_rep\(15) => \generate_fir[0].fir_glob_inst_n_48\,
      \data3_s_reg[27]_rep\(14) => \generate_fir[0].fir_glob_inst_n_49\,
      \data3_s_reg[27]_rep\(13) => \generate_fir[0].fir_glob_inst_n_50\,
      \data3_s_reg[27]_rep\(12) => \generate_fir[0].fir_glob_inst_n_51\,
      \data3_s_reg[27]_rep\(11) => \generate_fir[0].fir_glob_inst_n_52\,
      \data3_s_reg[27]_rep\(10) => \generate_fir[0].fir_glob_inst_n_53\,
      \data3_s_reg[27]_rep\(9) => \generate_fir[0].fir_glob_inst_n_54\,
      \data3_s_reg[27]_rep\(8) => \generate_fir[0].fir_glob_inst_n_55\,
      \data3_s_reg[27]_rep\(7) => \generate_fir[0].fir_glob_inst_n_56\,
      \data3_s_reg[27]_rep\(6) => \generate_fir[0].fir_glob_inst_n_57\,
      \data3_s_reg[27]_rep\(5) => \generate_fir[0].fir_glob_inst_n_58\,
      \data3_s_reg[27]_rep\(4) => \generate_fir[0].fir_glob_inst_n_59\,
      \data3_s_reg[27]_rep\(3) => \generate_fir[0].fir_glob_inst_n_60\,
      \data3_s_reg[27]_rep\(2) => \generate_fir[0].fir_glob_inst_n_61\,
      \data3_s_reg[27]_rep\(1) => \generate_fir[0].fir_glob_inst_n_62\,
      \data3_s_reg[27]_rep\(0) => \generate_fir[0].fir_glob_inst_n_63\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(24),
      data_en_o_reg_1(1) => sel0(25),
      data_en_o_reg_1(0) => sel0(23),
      data_en_s_reg_rep => \generate_fir[54].fir_glob_inst_n_0\,
      \data_out_s_reg[13]_0\ => \generate_fir[25].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[25].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[25].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[25].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[25].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[25].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[25].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[25].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[25].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[25].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[25].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[25].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[25].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[25].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[25].fir_glob_inst_n_33\,
      enable_s => enable_s,
      pcen_reg_rep => \generate_fir[0].fir_glob_inst_n_33\,
      reset_accum_in_s_reg => \generate_fir[25].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_23(0)
    );
\generate_fir[26].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_17
     port map (
      D(15) => \generate_fir[25].fir_glob_inst_n_4\,
      D(14) => \generate_fir[25].fir_glob_inst_n_5\,
      D(13) => \generate_fir[25].fir_glob_inst_n_6\,
      D(12) => \generate_fir[25].fir_glob_inst_n_7\,
      D(11) => \generate_fir[25].fir_glob_inst_n_8\,
      D(10) => \generate_fir[25].fir_glob_inst_n_9\,
      D(9) => \generate_fir[25].fir_glob_inst_n_10\,
      D(8) => \generate_fir[25].fir_glob_inst_n_11\,
      D(7) => \generate_fir[25].fir_glob_inst_n_12\,
      D(6) => \generate_fir[25].fir_glob_inst_n_13\,
      D(5) => \generate_fir[25].fir_glob_inst_n_14\,
      D(4) => \generate_fir[25].fir_glob_inst_n_15\,
      D(3) => \generate_fir[25].fir_glob_inst_n_16\,
      D(2) => \generate_fir[25].fir_glob_inst_n_17\,
      D(1) => \generate_fir[25].fir_glob_inst_n_18\,
      D(0) => \generate_fir[25].fir_glob_inst_n_19\,
      E(0) => \result_s_reg[0]_24\(0),
      Q(15) => \generate_fir[26].fir_glob_inst_n_17\,
      Q(14) => \generate_fir[26].fir_glob_inst_n_18\,
      Q(13) => \generate_fir[26].fir_glob_inst_n_19\,
      Q(12) => \generate_fir[26].fir_glob_inst_n_20\,
      Q(11) => \generate_fir[26].fir_glob_inst_n_21\,
      Q(10) => \generate_fir[26].fir_glob_inst_n_22\,
      Q(9) => \generate_fir[26].fir_glob_inst_n_23\,
      Q(8) => \generate_fir[26].fir_glob_inst_n_24\,
      Q(7) => \generate_fir[26].fir_glob_inst_n_25\,
      Q(6) => \generate_fir[26].fir_glob_inst_n_26\,
      Q(5) => \generate_fir[26].fir_glob_inst_n_27\,
      Q(4) => \generate_fir[26].fir_glob_inst_n_28\,
      Q(3) => \generate_fir[26].fir_glob_inst_n_29\,
      Q(2) => \generate_fir[26].fir_glob_inst_n_30\,
      Q(1) => \generate_fir[26].fir_glob_inst_n_31\,
      Q(0) => \generate_fir[26].fir_glob_inst_n_32\,
      \bit_tab_s_reg[0]\ => \generate_fir[25].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep\(27) => \generate_fir[0].fir_glob_inst_n_36\,
      \data3_s_reg[27]_rep\(26) => \generate_fir[0].fir_glob_inst_n_37\,
      \data3_s_reg[27]_rep\(25) => \generate_fir[0].fir_glob_inst_n_38\,
      \data3_s_reg[27]_rep\(24) => \generate_fir[0].fir_glob_inst_n_39\,
      \data3_s_reg[27]_rep\(23) => \generate_fir[0].fir_glob_inst_n_40\,
      \data3_s_reg[27]_rep\(22) => \generate_fir[0].fir_glob_inst_n_41\,
      \data3_s_reg[27]_rep\(21) => \generate_fir[0].fir_glob_inst_n_42\,
      \data3_s_reg[27]_rep\(20) => \generate_fir[0].fir_glob_inst_n_43\,
      \data3_s_reg[27]_rep\(19) => \generate_fir[0].fir_glob_inst_n_44\,
      \data3_s_reg[27]_rep\(18) => \generate_fir[0].fir_glob_inst_n_45\,
      \data3_s_reg[27]_rep\(17) => \generate_fir[0].fir_glob_inst_n_46\,
      \data3_s_reg[27]_rep\(16) => \generate_fir[0].fir_glob_inst_n_47\,
      \data3_s_reg[27]_rep\(15) => \generate_fir[0].fir_glob_inst_n_48\,
      \data3_s_reg[27]_rep\(14) => \generate_fir[0].fir_glob_inst_n_49\,
      \data3_s_reg[27]_rep\(13) => \generate_fir[0].fir_glob_inst_n_50\,
      \data3_s_reg[27]_rep\(12) => \generate_fir[0].fir_glob_inst_n_51\,
      \data3_s_reg[27]_rep\(11) => \generate_fir[0].fir_glob_inst_n_52\,
      \data3_s_reg[27]_rep\(10) => \generate_fir[0].fir_glob_inst_n_53\,
      \data3_s_reg[27]_rep\(9) => \generate_fir[0].fir_glob_inst_n_54\,
      \data3_s_reg[27]_rep\(8) => \generate_fir[0].fir_glob_inst_n_55\,
      \data3_s_reg[27]_rep\(7) => \generate_fir[0].fir_glob_inst_n_56\,
      \data3_s_reg[27]_rep\(6) => \generate_fir[0].fir_glob_inst_n_57\,
      \data3_s_reg[27]_rep\(5) => \generate_fir[0].fir_glob_inst_n_58\,
      \data3_s_reg[27]_rep\(4) => \generate_fir[0].fir_glob_inst_n_59\,
      \data3_s_reg[27]_rep\(3) => \generate_fir[0].fir_glob_inst_n_60\,
      \data3_s_reg[27]_rep\(2) => \generate_fir[0].fir_glob_inst_n_61\,
      \data3_s_reg[27]_rep\(1) => \generate_fir[0].fir_glob_inst_n_62\,
      \data3_s_reg[27]_rep\(0) => \generate_fir[0].fir_glob_inst_n_63\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(25),
      data_en_o_reg_1(1 downto 0) => sel0(24 downto 23),
      data_en_s_reg_rep => \generate_fir[54].fir_glob_inst_n_0\,
      \data_out_s_reg[0]_0\ => \generate_fir[26].fir_glob_inst_n_3\,
      \data_out_s_reg[10]_0\ => \generate_fir[26].fir_glob_inst_n_13\,
      \data_out_s_reg[11]_0\ => \generate_fir[26].fir_glob_inst_n_14\,
      \data_out_s_reg[12]_0\ => \generate_fir[26].fir_glob_inst_n_15\,
      \data_out_s_reg[13]_0\ => \generate_fir[26].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[24].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[24].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[24].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[24].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[24].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[24].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[24].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[24].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[24].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[24].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[24].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[24].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[24].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[24].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[25].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[25].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[25].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[25].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[25].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[25].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[25].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[25].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[25].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[25].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[25].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[25].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[25].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[25].fir_glob_inst_n_33\,
      \data_out_s_reg[1]_0\ => \generate_fir[26].fir_glob_inst_n_4\,
      \data_out_s_reg[2]_0\ => \generate_fir[26].fir_glob_inst_n_5\,
      \data_out_s_reg[3]_0\ => \generate_fir[26].fir_glob_inst_n_6\,
      \data_out_s_reg[4]_0\ => \generate_fir[26].fir_glob_inst_n_7\,
      \data_out_s_reg[5]_0\ => \generate_fir[26].fir_glob_inst_n_8\,
      \data_out_s_reg[6]_0\ => \generate_fir[26].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_0\ => \generate_fir[26].fir_glob_inst_n_10\,
      \data_out_s_reg[8]_0\ => \generate_fir[26].fir_glob_inst_n_11\,
      \data_out_s_reg[9]_0\ => \generate_fir[26].fir_glob_inst_n_12\,
      enable_s => enable_s,
      pcen_reg_rep => \generate_fir[0].fir_glob_inst_n_33\,
      reset_accum_in_s_reg => \generate_fir[26].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_24(0)
    );
\generate_fir[27].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_18
     port map (
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[26].fir_glob_inst_n_17\,
      D(14) => \generate_fir[26].fir_glob_inst_n_18\,
      D(13) => \generate_fir[26].fir_glob_inst_n_19\,
      D(12) => \generate_fir[26].fir_glob_inst_n_20\,
      D(11) => \generate_fir[26].fir_glob_inst_n_21\,
      D(10) => \generate_fir[26].fir_glob_inst_n_22\,
      D(9) => \generate_fir[26].fir_glob_inst_n_23\,
      D(8) => \generate_fir[26].fir_glob_inst_n_24\,
      D(7) => \generate_fir[26].fir_glob_inst_n_25\,
      D(6) => \generate_fir[26].fir_glob_inst_n_26\,
      D(5) => \generate_fir[26].fir_glob_inst_n_27\,
      D(4) => \generate_fir[26].fir_glob_inst_n_28\,
      D(3) => \generate_fir[26].fir_glob_inst_n_29\,
      D(2) => \generate_fir[26].fir_glob_inst_n_30\,
      D(1) => \generate_fir[26].fir_glob_inst_n_31\,
      D(0) => \generate_fir[26].fir_glob_inst_n_32\,
      E(0) => \result_s_reg[0]_25\(0),
      Q(15) => \generate_fir[27].fir_glob_inst_n_4\,
      Q(14) => \generate_fir[27].fir_glob_inst_n_5\,
      Q(13) => \generate_fir[27].fir_glob_inst_n_6\,
      Q(12) => \generate_fir[27].fir_glob_inst_n_7\,
      Q(11) => \generate_fir[27].fir_glob_inst_n_8\,
      Q(10) => \generate_fir[27].fir_glob_inst_n_9\,
      Q(9) => \generate_fir[27].fir_glob_inst_n_10\,
      Q(8) => \generate_fir[27].fir_glob_inst_n_11\,
      Q(7) => \generate_fir[27].fir_glob_inst_n_12\,
      Q(6) => \generate_fir[27].fir_glob_inst_n_13\,
      Q(5) => \generate_fir[27].fir_glob_inst_n_14\,
      Q(4) => \generate_fir[27].fir_glob_inst_n_15\,
      Q(3) => \generate_fir[27].fir_glob_inst_n_16\,
      Q(2) => \generate_fir[27].fir_glob_inst_n_17\,
      Q(1) => \generate_fir[27].fir_glob_inst_n_18\,
      Q(0) => \generate_fir[27].fir_glob_inst_n_19\,
      \bit_tab_s_reg[0]\ => \generate_fir[26].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep__0\(27) => \generate_fir[0].fir_glob_inst_n_64\,
      \data3_s_reg[27]_rep__0\(26) => \generate_fir[0].fir_glob_inst_n_65\,
      \data3_s_reg[27]_rep__0\(25) => \generate_fir[0].fir_glob_inst_n_66\,
      \data3_s_reg[27]_rep__0\(24) => \generate_fir[0].fir_glob_inst_n_67\,
      \data3_s_reg[27]_rep__0\(23) => \generate_fir[0].fir_glob_inst_n_68\,
      \data3_s_reg[27]_rep__0\(22) => \generate_fir[0].fir_glob_inst_n_69\,
      \data3_s_reg[27]_rep__0\(21) => \generate_fir[0].fir_glob_inst_n_70\,
      \data3_s_reg[27]_rep__0\(20) => \generate_fir[0].fir_glob_inst_n_71\,
      \data3_s_reg[27]_rep__0\(19) => \generate_fir[0].fir_glob_inst_n_72\,
      \data3_s_reg[27]_rep__0\(18) => \generate_fir[0].fir_glob_inst_n_73\,
      \data3_s_reg[27]_rep__0\(17) => \generate_fir[0].fir_glob_inst_n_74\,
      \data3_s_reg[27]_rep__0\(16) => \generate_fir[0].fir_glob_inst_n_75\,
      \data3_s_reg[27]_rep__0\(15) => \generate_fir[0].fir_glob_inst_n_76\,
      \data3_s_reg[27]_rep__0\(14) => \generate_fir[0].fir_glob_inst_n_77\,
      \data3_s_reg[27]_rep__0\(13) => \generate_fir[0].fir_glob_inst_n_78\,
      \data3_s_reg[27]_rep__0\(12) => \generate_fir[0].fir_glob_inst_n_79\,
      \data3_s_reg[27]_rep__0\(11) => \generate_fir[0].fir_glob_inst_n_80\,
      \data3_s_reg[27]_rep__0\(10) => \generate_fir[0].fir_glob_inst_n_81\,
      \data3_s_reg[27]_rep__0\(9) => \generate_fir[0].fir_glob_inst_n_82\,
      \data3_s_reg[27]_rep__0\(8) => \generate_fir[0].fir_glob_inst_n_83\,
      \data3_s_reg[27]_rep__0\(7) => \generate_fir[0].fir_glob_inst_n_84\,
      \data3_s_reg[27]_rep__0\(6) => \generate_fir[0].fir_glob_inst_n_85\,
      \data3_s_reg[27]_rep__0\(5) => \generate_fir[0].fir_glob_inst_n_86\,
      \data3_s_reg[27]_rep__0\(4) => \generate_fir[0].fir_glob_inst_n_87\,
      \data3_s_reg[27]_rep__0\(3) => \generate_fir[0].fir_glob_inst_n_88\,
      \data3_s_reg[27]_rep__0\(2) => \generate_fir[0].fir_glob_inst_n_89\,
      \data3_s_reg[27]_rep__0\(1) => \generate_fir[0].fir_glob_inst_n_90\,
      \data3_s_reg[27]_rep__0\(0) => \generate_fir[0].fir_glob_inst_n_91\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(26),
      data_en_o_reg_1 => \generate_fir[22].fir_glob_inst_n_3\,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\ => \generate_fir[27].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[27].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[27].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[27].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[27].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[27].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[27].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[27].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[27].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[27].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[27].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[27].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[27].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[27].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[27].fir_glob_inst_n_33\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[27].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_25(0),
      sel0(6 downto 2) => sel0(31 downto 27),
      sel0(1 downto 0) => sel0(25 downto 24)
    );
\generate_fir[28].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_19
     port map (
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[27].fir_glob_inst_n_4\,
      D(14) => \generate_fir[27].fir_glob_inst_n_5\,
      D(13) => \generate_fir[27].fir_glob_inst_n_6\,
      D(12) => \generate_fir[27].fir_glob_inst_n_7\,
      D(11) => \generate_fir[27].fir_glob_inst_n_8\,
      D(10) => \generate_fir[27].fir_glob_inst_n_9\,
      D(9) => \generate_fir[27].fir_glob_inst_n_10\,
      D(8) => \generate_fir[27].fir_glob_inst_n_11\,
      D(7) => \generate_fir[27].fir_glob_inst_n_12\,
      D(6) => \generate_fir[27].fir_glob_inst_n_13\,
      D(5) => \generate_fir[27].fir_glob_inst_n_14\,
      D(4) => \generate_fir[27].fir_glob_inst_n_15\,
      D(3) => \generate_fir[27].fir_glob_inst_n_16\,
      D(2) => \generate_fir[27].fir_glob_inst_n_17\,
      D(1) => \generate_fir[27].fir_glob_inst_n_18\,
      D(0) => \generate_fir[27].fir_glob_inst_n_19\,
      E(0) => \result_s_reg[0]_26\(0),
      Q(15) => \generate_fir[28].fir_glob_inst_n_4\,
      Q(14) => \generate_fir[28].fir_glob_inst_n_5\,
      Q(13) => \generate_fir[28].fir_glob_inst_n_6\,
      Q(12) => \generate_fir[28].fir_glob_inst_n_7\,
      Q(11) => \generate_fir[28].fir_glob_inst_n_8\,
      Q(10) => \generate_fir[28].fir_glob_inst_n_9\,
      Q(9) => \generate_fir[28].fir_glob_inst_n_10\,
      Q(8) => \generate_fir[28].fir_glob_inst_n_11\,
      Q(7) => \generate_fir[28].fir_glob_inst_n_12\,
      Q(6) => \generate_fir[28].fir_glob_inst_n_13\,
      Q(5) => \generate_fir[28].fir_glob_inst_n_14\,
      Q(4) => \generate_fir[28].fir_glob_inst_n_15\,
      Q(3) => \generate_fir[28].fir_glob_inst_n_16\,
      Q(2) => \generate_fir[28].fir_glob_inst_n_17\,
      Q(1) => \generate_fir[28].fir_glob_inst_n_18\,
      Q(0) => \generate_fir[28].fir_glob_inst_n_19\,
      \bit_tab_s_reg[0]\ => \generate_fir[27].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep__0\(27) => \generate_fir[0].fir_glob_inst_n_64\,
      \data3_s_reg[27]_rep__0\(26) => \generate_fir[0].fir_glob_inst_n_65\,
      \data3_s_reg[27]_rep__0\(25) => \generate_fir[0].fir_glob_inst_n_66\,
      \data3_s_reg[27]_rep__0\(24) => \generate_fir[0].fir_glob_inst_n_67\,
      \data3_s_reg[27]_rep__0\(23) => \generate_fir[0].fir_glob_inst_n_68\,
      \data3_s_reg[27]_rep__0\(22) => \generate_fir[0].fir_glob_inst_n_69\,
      \data3_s_reg[27]_rep__0\(21) => \generate_fir[0].fir_glob_inst_n_70\,
      \data3_s_reg[27]_rep__0\(20) => \generate_fir[0].fir_glob_inst_n_71\,
      \data3_s_reg[27]_rep__0\(19) => \generate_fir[0].fir_glob_inst_n_72\,
      \data3_s_reg[27]_rep__0\(18) => \generate_fir[0].fir_glob_inst_n_73\,
      \data3_s_reg[27]_rep__0\(17) => \generate_fir[0].fir_glob_inst_n_74\,
      \data3_s_reg[27]_rep__0\(16) => \generate_fir[0].fir_glob_inst_n_75\,
      \data3_s_reg[27]_rep__0\(15) => \generate_fir[0].fir_glob_inst_n_76\,
      \data3_s_reg[27]_rep__0\(14) => \generate_fir[0].fir_glob_inst_n_77\,
      \data3_s_reg[27]_rep__0\(13) => \generate_fir[0].fir_glob_inst_n_78\,
      \data3_s_reg[27]_rep__0\(12) => \generate_fir[0].fir_glob_inst_n_79\,
      \data3_s_reg[27]_rep__0\(11) => \generate_fir[0].fir_glob_inst_n_80\,
      \data3_s_reg[27]_rep__0\(10) => \generate_fir[0].fir_glob_inst_n_81\,
      \data3_s_reg[27]_rep__0\(9) => \generate_fir[0].fir_glob_inst_n_82\,
      \data3_s_reg[27]_rep__0\(8) => \generate_fir[0].fir_glob_inst_n_83\,
      \data3_s_reg[27]_rep__0\(7) => \generate_fir[0].fir_glob_inst_n_84\,
      \data3_s_reg[27]_rep__0\(6) => \generate_fir[0].fir_glob_inst_n_85\,
      \data3_s_reg[27]_rep__0\(5) => \generate_fir[0].fir_glob_inst_n_86\,
      \data3_s_reg[27]_rep__0\(4) => \generate_fir[0].fir_glob_inst_n_87\,
      \data3_s_reg[27]_rep__0\(3) => \generate_fir[0].fir_glob_inst_n_88\,
      \data3_s_reg[27]_rep__0\(2) => \generate_fir[0].fir_glob_inst_n_89\,
      \data3_s_reg[27]_rep__0\(1) => \generate_fir[0].fir_glob_inst_n_90\,
      \data3_s_reg[27]_rep__0\(0) => \generate_fir[0].fir_glob_inst_n_91\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(1) => sel0(28),
      data_en_o_reg_0(0) => sel0(26),
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\ => \generate_fir[28].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[28].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[28].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[28].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[28].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[28].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[28].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[28].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[28].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[28].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[28].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[28].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[28].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[28].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[28].fir_glob_inst_n_33\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[28].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_26(0),
      sel0(0) => sel0(27)
    );
\generate_fir[29].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_20
     port map (
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[28].fir_glob_inst_n_4\,
      D(14) => \generate_fir[28].fir_glob_inst_n_5\,
      D(13) => \generate_fir[28].fir_glob_inst_n_6\,
      D(12) => \generate_fir[28].fir_glob_inst_n_7\,
      D(11) => \generate_fir[28].fir_glob_inst_n_8\,
      D(10) => \generate_fir[28].fir_glob_inst_n_9\,
      D(9) => \generate_fir[28].fir_glob_inst_n_10\,
      D(8) => \generate_fir[28].fir_glob_inst_n_11\,
      D(7) => \generate_fir[28].fir_glob_inst_n_12\,
      D(6) => \generate_fir[28].fir_glob_inst_n_13\,
      D(5) => \generate_fir[28].fir_glob_inst_n_14\,
      D(4) => \generate_fir[28].fir_glob_inst_n_15\,
      D(3) => \generate_fir[28].fir_glob_inst_n_16\,
      D(2) => \generate_fir[28].fir_glob_inst_n_17\,
      D(1) => \generate_fir[28].fir_glob_inst_n_18\,
      D(0) => \generate_fir[28].fir_glob_inst_n_19\,
      E(0) => \result_s_reg[0]_27\(0),
      Q(15) => \generate_fir[29].fir_glob_inst_n_17\,
      Q(14) => \generate_fir[29].fir_glob_inst_n_18\,
      Q(13) => \generate_fir[29].fir_glob_inst_n_19\,
      Q(12) => \generate_fir[29].fir_glob_inst_n_20\,
      Q(11) => \generate_fir[29].fir_glob_inst_n_21\,
      Q(10) => \generate_fir[29].fir_glob_inst_n_22\,
      Q(9) => \generate_fir[29].fir_glob_inst_n_23\,
      Q(8) => \generate_fir[29].fir_glob_inst_n_24\,
      Q(7) => \generate_fir[29].fir_glob_inst_n_25\,
      Q(6) => \generate_fir[29].fir_glob_inst_n_26\,
      Q(5) => \generate_fir[29].fir_glob_inst_n_27\,
      Q(4) => \generate_fir[29].fir_glob_inst_n_28\,
      Q(3) => \generate_fir[29].fir_glob_inst_n_29\,
      Q(2) => \generate_fir[29].fir_glob_inst_n_30\,
      Q(1) => \generate_fir[29].fir_glob_inst_n_31\,
      Q(0) => \generate_fir[29].fir_glob_inst_n_32\,
      \bit_tab_s_reg[0]\ => \generate_fir[28].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep__0\(27) => \generate_fir[0].fir_glob_inst_n_64\,
      \data3_s_reg[27]_rep__0\(26) => \generate_fir[0].fir_glob_inst_n_65\,
      \data3_s_reg[27]_rep__0\(25) => \generate_fir[0].fir_glob_inst_n_66\,
      \data3_s_reg[27]_rep__0\(24) => \generate_fir[0].fir_glob_inst_n_67\,
      \data3_s_reg[27]_rep__0\(23) => \generate_fir[0].fir_glob_inst_n_68\,
      \data3_s_reg[27]_rep__0\(22) => \generate_fir[0].fir_glob_inst_n_69\,
      \data3_s_reg[27]_rep__0\(21) => \generate_fir[0].fir_glob_inst_n_70\,
      \data3_s_reg[27]_rep__0\(20) => \generate_fir[0].fir_glob_inst_n_71\,
      \data3_s_reg[27]_rep__0\(19) => \generate_fir[0].fir_glob_inst_n_72\,
      \data3_s_reg[27]_rep__0\(18) => \generate_fir[0].fir_glob_inst_n_73\,
      \data3_s_reg[27]_rep__0\(17) => \generate_fir[0].fir_glob_inst_n_74\,
      \data3_s_reg[27]_rep__0\(16) => \generate_fir[0].fir_glob_inst_n_75\,
      \data3_s_reg[27]_rep__0\(15) => \generate_fir[0].fir_glob_inst_n_76\,
      \data3_s_reg[27]_rep__0\(14) => \generate_fir[0].fir_glob_inst_n_77\,
      \data3_s_reg[27]_rep__0\(13) => \generate_fir[0].fir_glob_inst_n_78\,
      \data3_s_reg[27]_rep__0\(12) => \generate_fir[0].fir_glob_inst_n_79\,
      \data3_s_reg[27]_rep__0\(11) => \generate_fir[0].fir_glob_inst_n_80\,
      \data3_s_reg[27]_rep__0\(10) => \generate_fir[0].fir_glob_inst_n_81\,
      \data3_s_reg[27]_rep__0\(9) => \generate_fir[0].fir_glob_inst_n_82\,
      \data3_s_reg[27]_rep__0\(8) => \generate_fir[0].fir_glob_inst_n_83\,
      \data3_s_reg[27]_rep__0\(7) => \generate_fir[0].fir_glob_inst_n_84\,
      \data3_s_reg[27]_rep__0\(6) => \generate_fir[0].fir_glob_inst_n_85\,
      \data3_s_reg[27]_rep__0\(5) => \generate_fir[0].fir_glob_inst_n_86\,
      \data3_s_reg[27]_rep__0\(4) => \generate_fir[0].fir_glob_inst_n_87\,
      \data3_s_reg[27]_rep__0\(3) => \generate_fir[0].fir_glob_inst_n_88\,
      \data3_s_reg[27]_rep__0\(2) => \generate_fir[0].fir_glob_inst_n_89\,
      \data3_s_reg[27]_rep__0\(1) => \generate_fir[0].fir_glob_inst_n_90\,
      \data3_s_reg[27]_rep__0\(0) => \generate_fir[0].fir_glob_inst_n_91\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(28),
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\ => \generate_fir[29].fir_glob_inst_n_3\,
      \data_out_s_reg[10]_0\ => \generate_fir[29].fir_glob_inst_n_13\,
      \data_out_s_reg[11]_0\ => \generate_fir[29].fir_glob_inst_n_14\,
      \data_out_s_reg[12]_0\ => \generate_fir[29].fir_glob_inst_n_15\,
      \data_out_s_reg[13]_0\ => \generate_fir[29].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[27].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[27].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[27].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[27].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[27].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[27].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[27].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[27].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[27].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[27].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[27].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[27].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[27].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[27].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[28].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[28].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[28].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[28].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[28].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[28].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[28].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[28].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[28].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[28].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[28].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[28].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[28].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[28].fir_glob_inst_n_33\,
      \data_out_s_reg[1]_0\ => \generate_fir[29].fir_glob_inst_n_4\,
      \data_out_s_reg[2]_0\ => \generate_fir[29].fir_glob_inst_n_5\,
      \data_out_s_reg[3]_0\ => \generate_fir[29].fir_glob_inst_n_6\,
      \data_out_s_reg[4]_0\ => \generate_fir[29].fir_glob_inst_n_7\,
      \data_out_s_reg[5]_0\ => \generate_fir[29].fir_glob_inst_n_8\,
      \data_out_s_reg[6]_0\ => \generate_fir[29].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_0\ => \generate_fir[29].fir_glob_inst_n_10\,
      \data_out_s_reg[8]_0\ => \generate_fir[29].fir_glob_inst_n_11\,
      \data_out_s_reg[9]_0\ => \generate_fir[29].fir_glob_inst_n_12\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[29].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_27(0),
      sel0(1 downto 0) => sel0(27 downto 26)
    );
\generate_fir[2].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_21
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_1\,
      A(26 downto 0) => \fir_proc_inst/data3_s\(26 downto 0),
      D(15) => \generate_fir[1].fir_glob_inst_n_18\,
      D(14) => \generate_fir[1].fir_glob_inst_n_19\,
      D(13) => \generate_fir[1].fir_glob_inst_n_20\,
      D(12) => \generate_fir[1].fir_glob_inst_n_21\,
      D(11) => \generate_fir[1].fir_glob_inst_n_22\,
      D(10) => \generate_fir[1].fir_glob_inst_n_23\,
      D(9) => \generate_fir[1].fir_glob_inst_n_24\,
      D(8) => \generate_fir[1].fir_glob_inst_n_25\,
      D(7) => \generate_fir[1].fir_glob_inst_n_26\,
      D(6) => \generate_fir[1].fir_glob_inst_n_27\,
      D(5) => \generate_fir[1].fir_glob_inst_n_28\,
      D(4) => \generate_fir[1].fir_glob_inst_n_29\,
      D(3) => \generate_fir[1].fir_glob_inst_n_30\,
      D(2) => \generate_fir[1].fir_glob_inst_n_31\,
      D(1) => \generate_fir[1].fir_glob_inst_n_32\,
      D(0) => \generate_fir[1].fir_glob_inst_n_33\,
      E(0) => \result_s_reg[0]_0\(0),
      Q(15) => \generate_fir[2].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[2].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[2].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[2].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[2].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[2].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[2].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[2].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[2].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[2].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[2].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[2].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[2].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[2].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[2].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[2].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[1].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(1),
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[2].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[2].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[2].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[2].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[2].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[2].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[2].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[2].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[2].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[2].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[2].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[2].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[2].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[2].fir_glob_inst_n_32\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[2].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_0(0)
    );
\generate_fir[30].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_22
     port map (
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[29].fir_glob_inst_n_17\,
      D(14) => \generate_fir[29].fir_glob_inst_n_18\,
      D(13) => \generate_fir[29].fir_glob_inst_n_19\,
      D(12) => \generate_fir[29].fir_glob_inst_n_20\,
      D(11) => \generate_fir[29].fir_glob_inst_n_21\,
      D(10) => \generate_fir[29].fir_glob_inst_n_22\,
      D(9) => \generate_fir[29].fir_glob_inst_n_23\,
      D(8) => \generate_fir[29].fir_glob_inst_n_24\,
      D(7) => \generate_fir[29].fir_glob_inst_n_25\,
      D(6) => \generate_fir[29].fir_glob_inst_n_26\,
      D(5) => \generate_fir[29].fir_glob_inst_n_27\,
      D(4) => \generate_fir[29].fir_glob_inst_n_28\,
      D(3) => \generate_fir[29].fir_glob_inst_n_29\,
      D(2) => \generate_fir[29].fir_glob_inst_n_30\,
      D(1) => \generate_fir[29].fir_glob_inst_n_31\,
      D(0) => \generate_fir[29].fir_glob_inst_n_32\,
      E(0) => \result_s_reg[0]_28\(0),
      Q(15) => \generate_fir[30].fir_glob_inst_n_4\,
      Q(14) => \generate_fir[30].fir_glob_inst_n_5\,
      Q(13) => \generate_fir[30].fir_glob_inst_n_6\,
      Q(12) => \generate_fir[30].fir_glob_inst_n_7\,
      Q(11) => \generate_fir[30].fir_glob_inst_n_8\,
      Q(10) => \generate_fir[30].fir_glob_inst_n_9\,
      Q(9) => \generate_fir[30].fir_glob_inst_n_10\,
      Q(8) => \generate_fir[30].fir_glob_inst_n_11\,
      Q(7) => \generate_fir[30].fir_glob_inst_n_12\,
      Q(6) => \generate_fir[30].fir_glob_inst_n_13\,
      Q(5) => \generate_fir[30].fir_glob_inst_n_14\,
      Q(4) => \generate_fir[30].fir_glob_inst_n_15\,
      Q(3) => \generate_fir[30].fir_glob_inst_n_16\,
      Q(2) => \generate_fir[30].fir_glob_inst_n_17\,
      Q(1) => \generate_fir[30].fir_glob_inst_n_18\,
      Q(0) => \generate_fir[30].fir_glob_inst_n_19\,
      \bit_tab_s_reg[0]\ => \generate_fir[29].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep__0\(27) => \generate_fir[0].fir_glob_inst_n_64\,
      \data3_s_reg[27]_rep__0\(26) => \generate_fir[0].fir_glob_inst_n_65\,
      \data3_s_reg[27]_rep__0\(25) => \generate_fir[0].fir_glob_inst_n_66\,
      \data3_s_reg[27]_rep__0\(24) => \generate_fir[0].fir_glob_inst_n_67\,
      \data3_s_reg[27]_rep__0\(23) => \generate_fir[0].fir_glob_inst_n_68\,
      \data3_s_reg[27]_rep__0\(22) => \generate_fir[0].fir_glob_inst_n_69\,
      \data3_s_reg[27]_rep__0\(21) => \generate_fir[0].fir_glob_inst_n_70\,
      \data3_s_reg[27]_rep__0\(20) => \generate_fir[0].fir_glob_inst_n_71\,
      \data3_s_reg[27]_rep__0\(19) => \generate_fir[0].fir_glob_inst_n_72\,
      \data3_s_reg[27]_rep__0\(18) => \generate_fir[0].fir_glob_inst_n_73\,
      \data3_s_reg[27]_rep__0\(17) => \generate_fir[0].fir_glob_inst_n_74\,
      \data3_s_reg[27]_rep__0\(16) => \generate_fir[0].fir_glob_inst_n_75\,
      \data3_s_reg[27]_rep__0\(15) => \generate_fir[0].fir_glob_inst_n_76\,
      \data3_s_reg[27]_rep__0\(14) => \generate_fir[0].fir_glob_inst_n_77\,
      \data3_s_reg[27]_rep__0\(13) => \generate_fir[0].fir_glob_inst_n_78\,
      \data3_s_reg[27]_rep__0\(12) => \generate_fir[0].fir_glob_inst_n_79\,
      \data3_s_reg[27]_rep__0\(11) => \generate_fir[0].fir_glob_inst_n_80\,
      \data3_s_reg[27]_rep__0\(10) => \generate_fir[0].fir_glob_inst_n_81\,
      \data3_s_reg[27]_rep__0\(9) => \generate_fir[0].fir_glob_inst_n_82\,
      \data3_s_reg[27]_rep__0\(8) => \generate_fir[0].fir_glob_inst_n_83\,
      \data3_s_reg[27]_rep__0\(7) => \generate_fir[0].fir_glob_inst_n_84\,
      \data3_s_reg[27]_rep__0\(6) => \generate_fir[0].fir_glob_inst_n_85\,
      \data3_s_reg[27]_rep__0\(5) => \generate_fir[0].fir_glob_inst_n_86\,
      \data3_s_reg[27]_rep__0\(4) => \generate_fir[0].fir_glob_inst_n_87\,
      \data3_s_reg[27]_rep__0\(3) => \generate_fir[0].fir_glob_inst_n_88\,
      \data3_s_reg[27]_rep__0\(2) => \generate_fir[0].fir_glob_inst_n_89\,
      \data3_s_reg[27]_rep__0\(1) => \generate_fir[0].fir_glob_inst_n_90\,
      \data3_s_reg[27]_rep__0\(0) => \generate_fir[0].fir_glob_inst_n_91\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[30].fir_glob_inst_n_3\,
      data_en_o_reg_1(0) => sel0(30),
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[30].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[30].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[30].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[30].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[30].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[30].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[30].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[30].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[30].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[30].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[30].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[30].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[30].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[30].fir_glob_inst_n_33\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[30].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_28(0),
      sel0(0) => sel0(29)
    );
\generate_fir[31].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_23
     port map (
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[30].fir_glob_inst_n_4\,
      D(14) => \generate_fir[30].fir_glob_inst_n_5\,
      D(13) => \generate_fir[30].fir_glob_inst_n_6\,
      D(12) => \generate_fir[30].fir_glob_inst_n_7\,
      D(11) => \generate_fir[30].fir_glob_inst_n_8\,
      D(10) => \generate_fir[30].fir_glob_inst_n_9\,
      D(9) => \generate_fir[30].fir_glob_inst_n_10\,
      D(8) => \generate_fir[30].fir_glob_inst_n_11\,
      D(7) => \generate_fir[30].fir_glob_inst_n_12\,
      D(6) => \generate_fir[30].fir_glob_inst_n_13\,
      D(5) => \generate_fir[30].fir_glob_inst_n_14\,
      D(4) => \generate_fir[30].fir_glob_inst_n_15\,
      D(3) => \generate_fir[30].fir_glob_inst_n_16\,
      D(2) => \generate_fir[30].fir_glob_inst_n_17\,
      D(1) => \generate_fir[30].fir_glob_inst_n_18\,
      D(0) => \generate_fir[30].fir_glob_inst_n_19\,
      E(0) => \result_s_reg[0]_29\(0),
      Q(15) => \generate_fir[31].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[31].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[31].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[31].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[31].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[31].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[31].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[31].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[31].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[31].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[31].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[31].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[31].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[31].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[31].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[31].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[30].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep__0\(27) => \generate_fir[0].fir_glob_inst_n_64\,
      \data3_s_reg[27]_rep__0\(26) => \generate_fir[0].fir_glob_inst_n_65\,
      \data3_s_reg[27]_rep__0\(25) => \generate_fir[0].fir_glob_inst_n_66\,
      \data3_s_reg[27]_rep__0\(24) => \generate_fir[0].fir_glob_inst_n_67\,
      \data3_s_reg[27]_rep__0\(23) => \generate_fir[0].fir_glob_inst_n_68\,
      \data3_s_reg[27]_rep__0\(22) => \generate_fir[0].fir_glob_inst_n_69\,
      \data3_s_reg[27]_rep__0\(21) => \generate_fir[0].fir_glob_inst_n_70\,
      \data3_s_reg[27]_rep__0\(20) => \generate_fir[0].fir_glob_inst_n_71\,
      \data3_s_reg[27]_rep__0\(19) => \generate_fir[0].fir_glob_inst_n_72\,
      \data3_s_reg[27]_rep__0\(18) => \generate_fir[0].fir_glob_inst_n_73\,
      \data3_s_reg[27]_rep__0\(17) => \generate_fir[0].fir_glob_inst_n_74\,
      \data3_s_reg[27]_rep__0\(16) => \generate_fir[0].fir_glob_inst_n_75\,
      \data3_s_reg[27]_rep__0\(15) => \generate_fir[0].fir_glob_inst_n_76\,
      \data3_s_reg[27]_rep__0\(14) => \generate_fir[0].fir_glob_inst_n_77\,
      \data3_s_reg[27]_rep__0\(13) => \generate_fir[0].fir_glob_inst_n_78\,
      \data3_s_reg[27]_rep__0\(12) => \generate_fir[0].fir_glob_inst_n_79\,
      \data3_s_reg[27]_rep__0\(11) => \generate_fir[0].fir_glob_inst_n_80\,
      \data3_s_reg[27]_rep__0\(10) => \generate_fir[0].fir_glob_inst_n_81\,
      \data3_s_reg[27]_rep__0\(9) => \generate_fir[0].fir_glob_inst_n_82\,
      \data3_s_reg[27]_rep__0\(8) => \generate_fir[0].fir_glob_inst_n_83\,
      \data3_s_reg[27]_rep__0\(7) => \generate_fir[0].fir_glob_inst_n_84\,
      \data3_s_reg[27]_rep__0\(6) => \generate_fir[0].fir_glob_inst_n_85\,
      \data3_s_reg[27]_rep__0\(5) => \generate_fir[0].fir_glob_inst_n_86\,
      \data3_s_reg[27]_rep__0\(4) => \generate_fir[0].fir_glob_inst_n_87\,
      \data3_s_reg[27]_rep__0\(3) => \generate_fir[0].fir_glob_inst_n_88\,
      \data3_s_reg[27]_rep__0\(2) => \generate_fir[0].fir_glob_inst_n_89\,
      \data3_s_reg[27]_rep__0\(1) => \generate_fir[0].fir_glob_inst_n_90\,
      \data3_s_reg[27]_rep__0\(0) => \generate_fir[0].fir_glob_inst_n_91\,
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\(0) => sel0(30),
      \data_out_s_reg[13]_0\(13) => \generate_fir[31].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[31].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[31].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[31].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[31].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[31].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[31].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[31].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[31].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[31].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[31].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[31].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[31].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[31].fir_glob_inst_n_32\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[31].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_29(0)
    );
\generate_fir[32].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_24
     port map (
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[31].fir_glob_inst_n_3\,
      D(14) => \generate_fir[31].fir_glob_inst_n_4\,
      D(13) => \generate_fir[31].fir_glob_inst_n_5\,
      D(12) => \generate_fir[31].fir_glob_inst_n_6\,
      D(11) => \generate_fir[31].fir_glob_inst_n_7\,
      D(10) => \generate_fir[31].fir_glob_inst_n_8\,
      D(9) => \generate_fir[31].fir_glob_inst_n_9\,
      D(8) => \generate_fir[31].fir_glob_inst_n_10\,
      D(7) => \generate_fir[31].fir_glob_inst_n_11\,
      D(6) => \generate_fir[31].fir_glob_inst_n_12\,
      D(5) => \generate_fir[31].fir_glob_inst_n_13\,
      D(4) => \generate_fir[31].fir_glob_inst_n_14\,
      D(3) => \generate_fir[31].fir_glob_inst_n_15\,
      D(2) => \generate_fir[31].fir_glob_inst_n_16\,
      D(1) => \generate_fir[31].fir_glob_inst_n_17\,
      D(0) => \generate_fir[31].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_30\(0),
      Q(15) => \generate_fir[32].fir_glob_inst_n_18\,
      Q(14) => \generate_fir[32].fir_glob_inst_n_19\,
      Q(13) => \generate_fir[32].fir_glob_inst_n_20\,
      Q(12) => \generate_fir[32].fir_glob_inst_n_21\,
      Q(11) => \generate_fir[32].fir_glob_inst_n_22\,
      Q(10) => \generate_fir[32].fir_glob_inst_n_23\,
      Q(9) => \generate_fir[32].fir_glob_inst_n_24\,
      Q(8) => \generate_fir[32].fir_glob_inst_n_25\,
      Q(7) => \generate_fir[32].fir_glob_inst_n_26\,
      Q(6) => \generate_fir[32].fir_glob_inst_n_27\,
      Q(5) => \generate_fir[32].fir_glob_inst_n_28\,
      Q(4) => \generate_fir[32].fir_glob_inst_n_29\,
      Q(3) => \generate_fir[32].fir_glob_inst_n_30\,
      Q(2) => \generate_fir[32].fir_glob_inst_n_31\,
      Q(1) => \generate_fir[32].fir_glob_inst_n_32\,
      Q(0) => \generate_fir[32].fir_glob_inst_n_33\,
      \bit_tab_s_reg[0]\ => \generate_fir[31].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep__0\(27) => \generate_fir[0].fir_glob_inst_n_64\,
      \data3_s_reg[27]_rep__0\(26) => \generate_fir[0].fir_glob_inst_n_65\,
      \data3_s_reg[27]_rep__0\(25) => \generate_fir[0].fir_glob_inst_n_66\,
      \data3_s_reg[27]_rep__0\(24) => \generate_fir[0].fir_glob_inst_n_67\,
      \data3_s_reg[27]_rep__0\(23) => \generate_fir[0].fir_glob_inst_n_68\,
      \data3_s_reg[27]_rep__0\(22) => \generate_fir[0].fir_glob_inst_n_69\,
      \data3_s_reg[27]_rep__0\(21) => \generate_fir[0].fir_glob_inst_n_70\,
      \data3_s_reg[27]_rep__0\(20) => \generate_fir[0].fir_glob_inst_n_71\,
      \data3_s_reg[27]_rep__0\(19) => \generate_fir[0].fir_glob_inst_n_72\,
      \data3_s_reg[27]_rep__0\(18) => \generate_fir[0].fir_glob_inst_n_73\,
      \data3_s_reg[27]_rep__0\(17) => \generate_fir[0].fir_glob_inst_n_74\,
      \data3_s_reg[27]_rep__0\(16) => \generate_fir[0].fir_glob_inst_n_75\,
      \data3_s_reg[27]_rep__0\(15) => \generate_fir[0].fir_glob_inst_n_76\,
      \data3_s_reg[27]_rep__0\(14) => \generate_fir[0].fir_glob_inst_n_77\,
      \data3_s_reg[27]_rep__0\(13) => \generate_fir[0].fir_glob_inst_n_78\,
      \data3_s_reg[27]_rep__0\(12) => \generate_fir[0].fir_glob_inst_n_79\,
      \data3_s_reg[27]_rep__0\(11) => \generate_fir[0].fir_glob_inst_n_80\,
      \data3_s_reg[27]_rep__0\(10) => \generate_fir[0].fir_glob_inst_n_81\,
      \data3_s_reg[27]_rep__0\(9) => \generate_fir[0].fir_glob_inst_n_82\,
      \data3_s_reg[27]_rep__0\(8) => \generate_fir[0].fir_glob_inst_n_83\,
      \data3_s_reg[27]_rep__0\(7) => \generate_fir[0].fir_glob_inst_n_84\,
      \data3_s_reg[27]_rep__0\(6) => \generate_fir[0].fir_glob_inst_n_85\,
      \data3_s_reg[27]_rep__0\(5) => \generate_fir[0].fir_glob_inst_n_86\,
      \data3_s_reg[27]_rep__0\(4) => \generate_fir[0].fir_glob_inst_n_87\,
      \data3_s_reg[27]_rep__0\(3) => \generate_fir[0].fir_glob_inst_n_88\,
      \data3_s_reg[27]_rep__0\(2) => \generate_fir[0].fir_glob_inst_n_89\,
      \data3_s_reg[27]_rep__0\(1) => \generate_fir[0].fir_glob_inst_n_90\,
      \data3_s_reg[27]_rep__0\(0) => \generate_fir[0].fir_glob_inst_n_91\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(4 downto 0) => sel0(30 downto 26),
      data_en_o_reg_1 => \generate_fir[34].fir_glob_inst_n_5\,
      data_en_o_reg_2 => \generate_fir[28].fir_glob_inst_n_3\,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\ => \generate_fir[32].fir_glob_inst_n_16\,
      \data_out_s_reg[0]_1\ => \generate_fir[32].fir_glob_inst_n_17\,
      \data_out_s_reg[0]_2\ => \generate_fir[35].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_3\ => \generate_fir[29].fir_glob_inst_n_3\,
      \data_out_s_reg[10]_0\ => \generate_fir[32].fir_glob_inst_n_6\,
      \data_out_s_reg[10]_1\ => \generate_fir[35].fir_glob_inst_n_14\,
      \data_out_s_reg[10]_2\ => \generate_fir[29].fir_glob_inst_n_13\,
      \data_out_s_reg[11]_0\ => \generate_fir[32].fir_glob_inst_n_5\,
      \data_out_s_reg[11]_1\ => \generate_fir[35].fir_glob_inst_n_15\,
      \data_out_s_reg[11]_2\ => \generate_fir[29].fir_glob_inst_n_14\,
      \data_out_s_reg[12]_0\ => \generate_fir[32].fir_glob_inst_n_4\,
      \data_out_s_reg[12]_1\ => \generate_fir[35].fir_glob_inst_n_16\,
      \data_out_s_reg[12]_2\ => \generate_fir[29].fir_glob_inst_n_15\,
      \data_out_s_reg[13]_0\ => \generate_fir[32].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_1\ => \generate_fir[35].fir_glob_inst_n_17\,
      \data_out_s_reg[13]_2\ => \generate_fir[29].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_3\(13) => \generate_fir[30].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_3\(12) => \generate_fir[30].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_3\(11) => \generate_fir[30].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_3\(10) => \generate_fir[30].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_3\(9) => \generate_fir[30].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_3\(8) => \generate_fir[30].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_3\(7) => \generate_fir[30].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_3\(6) => \generate_fir[30].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_3\(5) => \generate_fir[30].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_3\(4) => \generate_fir[30].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_3\(3) => \generate_fir[30].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_3\(2) => \generate_fir[30].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_3\(1) => \generate_fir[30].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_3\(0) => \generate_fir[30].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_4\(13) => \generate_fir[31].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_4\(12) => \generate_fir[31].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_4\(11) => \generate_fir[31].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_4\(10) => \generate_fir[31].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_4\(9) => \generate_fir[31].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_4\(8) => \generate_fir[31].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_4\(7) => \generate_fir[31].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_4\(6) => \generate_fir[31].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_4\(5) => \generate_fir[31].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_4\(4) => \generate_fir[31].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_4\(3) => \generate_fir[31].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_4\(2) => \generate_fir[31].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_4\(1) => \generate_fir[31].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_4\(0) => \generate_fir[31].fir_glob_inst_n_32\,
      \data_out_s_reg[1]_0\ => \generate_fir[32].fir_glob_inst_n_15\,
      \data_out_s_reg[1]_1\ => \generate_fir[35].fir_glob_inst_n_5\,
      \data_out_s_reg[1]_2\ => \generate_fir[29].fir_glob_inst_n_4\,
      \data_out_s_reg[2]_0\ => \generate_fir[32].fir_glob_inst_n_14\,
      \data_out_s_reg[2]_1\ => \generate_fir[35].fir_glob_inst_n_6\,
      \data_out_s_reg[2]_2\ => \generate_fir[29].fir_glob_inst_n_5\,
      \data_out_s_reg[3]_0\ => \generate_fir[32].fir_glob_inst_n_13\,
      \data_out_s_reg[3]_1\ => \generate_fir[35].fir_glob_inst_n_7\,
      \data_out_s_reg[3]_2\ => \generate_fir[29].fir_glob_inst_n_6\,
      \data_out_s_reg[4]_0\ => \generate_fir[32].fir_glob_inst_n_12\,
      \data_out_s_reg[4]_1\ => \generate_fir[35].fir_glob_inst_n_8\,
      \data_out_s_reg[4]_2\ => \generate_fir[29].fir_glob_inst_n_7\,
      \data_out_s_reg[5]_0\ => \generate_fir[32].fir_glob_inst_n_11\,
      \data_out_s_reg[5]_1\ => \generate_fir[35].fir_glob_inst_n_9\,
      \data_out_s_reg[5]_2\ => \generate_fir[29].fir_glob_inst_n_8\,
      \data_out_s_reg[6]_0\ => \generate_fir[32].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_1\ => \generate_fir[35].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_2\ => \generate_fir[29].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_0\ => \generate_fir[32].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_1\ => \generate_fir[35].fir_glob_inst_n_11\,
      \data_out_s_reg[7]_2\ => \generate_fir[29].fir_glob_inst_n_10\,
      \data_out_s_reg[8]_0\ => \generate_fir[32].fir_glob_inst_n_8\,
      \data_out_s_reg[8]_1\ => \generate_fir[35].fir_glob_inst_n_12\,
      \data_out_s_reg[8]_2\ => \generate_fir[29].fir_glob_inst_n_11\,
      \data_out_s_reg[9]_0\ => \generate_fir[32].fir_glob_inst_n_7\,
      \data_out_s_reg[9]_1\ => \generate_fir[35].fir_glob_inst_n_13\,
      \data_out_s_reg[9]_2\ => \generate_fir[29].fir_glob_inst_n_12\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[32].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_30(0),
      sel0(0) => sel0(31)
    );
\generate_fir[33].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_25
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_92\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[32].fir_glob_inst_n_18\,
      D(14) => \generate_fir[32].fir_glob_inst_n_19\,
      D(13) => \generate_fir[32].fir_glob_inst_n_20\,
      D(12) => \generate_fir[32].fir_glob_inst_n_21\,
      D(11) => \generate_fir[32].fir_glob_inst_n_22\,
      D(10) => \generate_fir[32].fir_glob_inst_n_23\,
      D(9) => \generate_fir[32].fir_glob_inst_n_24\,
      D(8) => \generate_fir[32].fir_glob_inst_n_25\,
      D(7) => \generate_fir[32].fir_glob_inst_n_26\,
      D(6) => \generate_fir[32].fir_glob_inst_n_27\,
      D(5) => \generate_fir[32].fir_glob_inst_n_28\,
      D(4) => \generate_fir[32].fir_glob_inst_n_29\,
      D(3) => \generate_fir[32].fir_glob_inst_n_30\,
      D(2) => \generate_fir[32].fir_glob_inst_n_31\,
      D(1) => \generate_fir[32].fir_glob_inst_n_32\,
      D(0) => \generate_fir[32].fir_glob_inst_n_33\,
      E(0) => \result_s_reg[0]_31\(0),
      Q(15) => \generate_fir[33].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[33].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[33].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[33].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[33].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[33].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[33].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[33].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[33].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[33].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[33].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[33].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[33].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[33].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[33].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[33].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[32].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[33].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[33].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[33].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[33].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[33].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[33].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[33].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[33].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[33].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[33].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[33].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[33].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[33].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[33].fir_glob_inst_n_32\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[33].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_31(0),
      sel0(0) => sel0(32)
    );
\generate_fir[34].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_26
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_92\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[33].fir_glob_inst_n_3\,
      D(14) => \generate_fir[33].fir_glob_inst_n_4\,
      D(13) => \generate_fir[33].fir_glob_inst_n_5\,
      D(12) => \generate_fir[33].fir_glob_inst_n_6\,
      D(11) => \generate_fir[33].fir_glob_inst_n_7\,
      D(10) => \generate_fir[33].fir_glob_inst_n_8\,
      D(9) => \generate_fir[33].fir_glob_inst_n_9\,
      D(8) => \generate_fir[33].fir_glob_inst_n_10\,
      D(7) => \generate_fir[33].fir_glob_inst_n_11\,
      D(6) => \generate_fir[33].fir_glob_inst_n_12\,
      D(5) => \generate_fir[33].fir_glob_inst_n_13\,
      D(4) => \generate_fir[33].fir_glob_inst_n_14\,
      D(3) => \generate_fir[33].fir_glob_inst_n_15\,
      D(2) => \generate_fir[33].fir_glob_inst_n_16\,
      D(1) => \generate_fir[33].fir_glob_inst_n_17\,
      D(0) => \generate_fir[33].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_32\(0),
      Q(15) => \generate_fir[34].fir_glob_inst_n_6\,
      Q(14) => \generate_fir[34].fir_glob_inst_n_7\,
      Q(13) => \generate_fir[34].fir_glob_inst_n_8\,
      Q(12) => \generate_fir[34].fir_glob_inst_n_9\,
      Q(11) => \generate_fir[34].fir_glob_inst_n_10\,
      Q(10) => \generate_fir[34].fir_glob_inst_n_11\,
      Q(9) => \generate_fir[34].fir_glob_inst_n_12\,
      Q(8) => \generate_fir[34].fir_glob_inst_n_13\,
      Q(7) => \generate_fir[34].fir_glob_inst_n_14\,
      Q(6) => \generate_fir[34].fir_glob_inst_n_15\,
      Q(5) => \generate_fir[34].fir_glob_inst_n_16\,
      Q(4) => \generate_fir[34].fir_glob_inst_n_17\,
      Q(3) => \generate_fir[34].fir_glob_inst_n_18\,
      Q(2) => \generate_fir[34].fir_glob_inst_n_19\,
      Q(1) => \generate_fir[34].fir_glob_inst_n_20\,
      Q(0) => \generate_fir[34].fir_glob_inst_n_21\,
      \bit_tab_s_reg[0]\ => \generate_fir[33].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_next => data_en_next,
      data_en_o_reg_0 => \generate_fir[27].fir_glob_inst_n_3\,
      data_en_o_reg_1 => \generate_fir[11].fir_glob_inst_n_4\,
      data_en_o_reg_10 => \generate_fir[30].fir_glob_inst_n_3\,
      data_en_o_reg_2 => \generate_fir[0].fir_glob_inst_n_34\,
      data_en_o_reg_3 => \generate_fir[43].fir_glob_inst_n_4\,
      data_en_o_reg_4 => \generate_fir[41].fir_glob_inst_n_17\,
      data_en_o_reg_5 => \generate_fir[53].fir_glob_inst_n_3\,
      data_en_o_reg_6 => \generate_fir[42].fir_glob_inst_n_3\,
      data_en_o_reg_7 => \generate_fir[1].fir_glob_inst_n_3\,
      data_en_o_reg_8 => \generate_fir[21].fir_glob_inst_n_3\,
      data_en_o_reg_9(4) => sel0(34),
      data_en_o_reg_9(3 downto 2) => sel0(32 downto 31),
      data_en_o_reg_9(1 downto 0) => sel0(28 downto 27),
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\(0) => data_out_s,
      \data_out_s_reg[13]_0\ => \generate_fir[34].fir_glob_inst_n_5\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[34].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[34].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[34].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[34].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[34].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[34].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[34].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[34].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[34].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[34].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[34].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[34].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[34].fir_glob_inst_n_34\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[34].fir_glob_inst_n_35\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[34].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_32(0),
      sel0(0) => sel0(33)
    );
\generate_fir[35].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_27
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_92\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[34].fir_glob_inst_n_6\,
      D(14) => \generate_fir[34].fir_glob_inst_n_7\,
      D(13) => \generate_fir[34].fir_glob_inst_n_8\,
      D(12) => \generate_fir[34].fir_glob_inst_n_9\,
      D(11) => \generate_fir[34].fir_glob_inst_n_10\,
      D(10) => \generate_fir[34].fir_glob_inst_n_11\,
      D(9) => \generate_fir[34].fir_glob_inst_n_12\,
      D(8) => \generate_fir[34].fir_glob_inst_n_13\,
      D(7) => \generate_fir[34].fir_glob_inst_n_14\,
      D(6) => \generate_fir[34].fir_glob_inst_n_15\,
      D(5) => \generate_fir[34].fir_glob_inst_n_16\,
      D(4) => \generate_fir[34].fir_glob_inst_n_17\,
      D(3) => \generate_fir[34].fir_glob_inst_n_18\,
      D(2) => \generate_fir[34].fir_glob_inst_n_19\,
      D(1) => \generate_fir[34].fir_glob_inst_n_20\,
      D(0) => \generate_fir[34].fir_glob_inst_n_21\,
      E(0) => \result_s_reg[0]_33\(0),
      Q(15) => \generate_fir[35].fir_glob_inst_n_18\,
      Q(14) => \generate_fir[35].fir_glob_inst_n_19\,
      Q(13) => \generate_fir[35].fir_glob_inst_n_20\,
      Q(12) => \generate_fir[35].fir_glob_inst_n_21\,
      Q(11) => \generate_fir[35].fir_glob_inst_n_22\,
      Q(10) => \generate_fir[35].fir_glob_inst_n_23\,
      Q(9) => \generate_fir[35].fir_glob_inst_n_24\,
      Q(8) => \generate_fir[35].fir_glob_inst_n_25\,
      Q(7) => \generate_fir[35].fir_glob_inst_n_26\,
      Q(6) => \generate_fir[35].fir_glob_inst_n_27\,
      Q(5) => \generate_fir[35].fir_glob_inst_n_28\,
      Q(4) => \generate_fir[35].fir_glob_inst_n_29\,
      Q(3) => \generate_fir[35].fir_glob_inst_n_30\,
      Q(2) => \generate_fir[35].fir_glob_inst_n_31\,
      Q(1) => \generate_fir[35].fir_glob_inst_n_32\,
      Q(0) => \generate_fir[35].fir_glob_inst_n_33\,
      \bit_tab_s_reg[0]\ => \generate_fir[34].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(34),
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\ => \generate_fir[35].fir_glob_inst_n_3\,
      \data_out_s_reg[0]_1\ => \generate_fir[35].fir_glob_inst_n_4\,
      \data_out_s_reg[10]_0\ => \generate_fir[35].fir_glob_inst_n_14\,
      \data_out_s_reg[11]_0\ => \generate_fir[35].fir_glob_inst_n_15\,
      \data_out_s_reg[12]_0\ => \generate_fir[35].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_0\ => \generate_fir[35].fir_glob_inst_n_17\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[33].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[33].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[33].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[33].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[33].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[33].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[33].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[33].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[33].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[33].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[33].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[33].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[33].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[33].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[34].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[34].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[34].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[34].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[34].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[34].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[34].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[34].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[34].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[34].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[34].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[34].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[34].fir_glob_inst_n_34\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[34].fir_glob_inst_n_35\,
      \data_out_s_reg[1]_0\ => \generate_fir[35].fir_glob_inst_n_5\,
      \data_out_s_reg[2]_0\ => \generate_fir[35].fir_glob_inst_n_6\,
      \data_out_s_reg[3]_0\ => \generate_fir[35].fir_glob_inst_n_7\,
      \data_out_s_reg[4]_0\ => \generate_fir[35].fir_glob_inst_n_8\,
      \data_out_s_reg[5]_0\ => \generate_fir[35].fir_glob_inst_n_9\,
      \data_out_s_reg[6]_0\ => \generate_fir[35].fir_glob_inst_n_10\,
      \data_out_s_reg[7]_0\ => \generate_fir[35].fir_glob_inst_n_11\,
      \data_out_s_reg[8]_0\ => \generate_fir[35].fir_glob_inst_n_12\,
      \data_out_s_reg[9]_0\ => \generate_fir[35].fir_glob_inst_n_13\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[35].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_33(0),
      sel0(2) => sel0(35),
      sel0(1 downto 0) => sel0(33 downto 32)
    );
\generate_fir[36].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_28
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_92\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[35].fir_glob_inst_n_18\,
      D(14) => \generate_fir[35].fir_glob_inst_n_19\,
      D(13) => \generate_fir[35].fir_glob_inst_n_20\,
      D(12) => \generate_fir[35].fir_glob_inst_n_21\,
      D(11) => \generate_fir[35].fir_glob_inst_n_22\,
      D(10) => \generate_fir[35].fir_glob_inst_n_23\,
      D(9) => \generate_fir[35].fir_glob_inst_n_24\,
      D(8) => \generate_fir[35].fir_glob_inst_n_25\,
      D(7) => \generate_fir[35].fir_glob_inst_n_26\,
      D(6) => \generate_fir[35].fir_glob_inst_n_27\,
      D(5) => \generate_fir[35].fir_glob_inst_n_28\,
      D(4) => \generate_fir[35].fir_glob_inst_n_29\,
      D(3) => \generate_fir[35].fir_glob_inst_n_30\,
      D(2) => \generate_fir[35].fir_glob_inst_n_31\,
      D(1) => \generate_fir[35].fir_glob_inst_n_32\,
      D(0) => \generate_fir[35].fir_glob_inst_n_33\,
      E(0) => \result_s_reg[0]_34\(0),
      Q(15) => \generate_fir[36].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[36].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[36].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[36].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[36].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[36].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[36].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[36].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[36].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[36].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[36].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[36].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[36].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[36].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[36].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[36].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[35].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[36].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[36].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[36].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[36].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[36].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[36].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[36].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[36].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[36].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[36].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[36].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[36].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[36].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[36].fir_glob_inst_n_32\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[36].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_34(0),
      sel0(0) => sel0(35)
    );
\generate_fir[37].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_29
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_92\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[36].fir_glob_inst_n_3\,
      D(14) => \generate_fir[36].fir_glob_inst_n_4\,
      D(13) => \generate_fir[36].fir_glob_inst_n_5\,
      D(12) => \generate_fir[36].fir_glob_inst_n_6\,
      D(11) => \generate_fir[36].fir_glob_inst_n_7\,
      D(10) => \generate_fir[36].fir_glob_inst_n_8\,
      D(9) => \generate_fir[36].fir_glob_inst_n_9\,
      D(8) => \generate_fir[36].fir_glob_inst_n_10\,
      D(7) => \generate_fir[36].fir_glob_inst_n_11\,
      D(6) => \generate_fir[36].fir_glob_inst_n_12\,
      D(5) => \generate_fir[36].fir_glob_inst_n_13\,
      D(4) => \generate_fir[36].fir_glob_inst_n_14\,
      D(3) => \generate_fir[36].fir_glob_inst_n_15\,
      D(2) => \generate_fir[36].fir_glob_inst_n_16\,
      D(1) => \generate_fir[36].fir_glob_inst_n_17\,
      D(0) => \generate_fir[36].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_35\(0),
      Q(15) => \generate_fir[37].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[37].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[37].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[37].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[37].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[37].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[37].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[37].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[37].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[37].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[37].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[37].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[37].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[37].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[37].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[37].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[36].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[37].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[37].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[37].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[37].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[37].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[37].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[37].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[37].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[37].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[37].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[37].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[37].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[37].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[37].fir_glob_inst_n_32\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[37].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_35(0),
      sel0(0) => sel0(36)
    );
\generate_fir[38].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_30
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_92\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[37].fir_glob_inst_n_3\,
      D(14) => \generate_fir[37].fir_glob_inst_n_4\,
      D(13) => \generate_fir[37].fir_glob_inst_n_5\,
      D(12) => \generate_fir[37].fir_glob_inst_n_6\,
      D(11) => \generate_fir[37].fir_glob_inst_n_7\,
      D(10) => \generate_fir[37].fir_glob_inst_n_8\,
      D(9) => \generate_fir[37].fir_glob_inst_n_9\,
      D(8) => \generate_fir[37].fir_glob_inst_n_10\,
      D(7) => \generate_fir[37].fir_glob_inst_n_11\,
      D(6) => \generate_fir[37].fir_glob_inst_n_12\,
      D(5) => \generate_fir[37].fir_glob_inst_n_13\,
      D(4) => \generate_fir[37].fir_glob_inst_n_14\,
      D(3) => \generate_fir[37].fir_glob_inst_n_15\,
      D(2) => \generate_fir[37].fir_glob_inst_n_16\,
      D(1) => \generate_fir[37].fir_glob_inst_n_17\,
      D(0) => \generate_fir[37].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_36\(0),
      Q(15) => \generate_fir[38].fir_glob_inst_n_19\,
      Q(14) => \generate_fir[38].fir_glob_inst_n_20\,
      Q(13) => \generate_fir[38].fir_glob_inst_n_21\,
      Q(12) => \generate_fir[38].fir_glob_inst_n_22\,
      Q(11) => \generate_fir[38].fir_glob_inst_n_23\,
      Q(10) => \generate_fir[38].fir_glob_inst_n_24\,
      Q(9) => \generate_fir[38].fir_glob_inst_n_25\,
      Q(8) => \generate_fir[38].fir_glob_inst_n_26\,
      Q(7) => \generate_fir[38].fir_glob_inst_n_27\,
      Q(6) => \generate_fir[38].fir_glob_inst_n_28\,
      Q(5) => \generate_fir[38].fir_glob_inst_n_29\,
      Q(4) => \generate_fir[38].fir_glob_inst_n_30\,
      Q(3) => \generate_fir[38].fir_glob_inst_n_31\,
      Q(2) => \generate_fir[38].fir_glob_inst_n_32\,
      Q(1) => \generate_fir[38].fir_glob_inst_n_33\,
      Q(0) => \generate_fir[38].fir_glob_inst_n_34\,
      \bit_tab_s_reg[0]\ => \generate_fir[37].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[38].fir_glob_inst_n_4\,
      data_en_o_reg_1(3 downto 2) => sel0(39 downto 38),
      data_en_o_reg_1(1 downto 0) => sel0(36 downto 35),
      data_en_o_reg_2 => \generate_fir[35].fir_glob_inst_n_3\,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\ => \generate_fir[38].fir_glob_inst_n_3\,
      \data_out_s_reg[0]_1\ => \generate_fir[38].fir_glob_inst_n_5\,
      \data_out_s_reg[10]_0\ => \generate_fir[38].fir_glob_inst_n_15\,
      \data_out_s_reg[11]_0\ => \generate_fir[38].fir_glob_inst_n_16\,
      \data_out_s_reg[12]_0\ => \generate_fir[38].fir_glob_inst_n_17\,
      \data_out_s_reg[13]_0\ => \generate_fir[38].fir_glob_inst_n_18\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[36].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[36].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[36].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[36].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[36].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[36].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[36].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[36].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[36].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[36].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[36].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[36].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[36].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[36].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[37].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[37].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[37].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[37].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[37].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[37].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[37].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[37].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[37].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[37].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[37].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[37].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[37].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[37].fir_glob_inst_n_32\,
      \data_out_s_reg[1]_0\ => \generate_fir[38].fir_glob_inst_n_6\,
      \data_out_s_reg[2]_0\ => \generate_fir[38].fir_glob_inst_n_7\,
      \data_out_s_reg[3]_0\ => \generate_fir[38].fir_glob_inst_n_8\,
      \data_out_s_reg[4]_0\ => \generate_fir[38].fir_glob_inst_n_9\,
      \data_out_s_reg[5]_0\ => \generate_fir[38].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_0\ => \generate_fir[38].fir_glob_inst_n_11\,
      \data_out_s_reg[7]_0\ => \generate_fir[38].fir_glob_inst_n_12\,
      \data_out_s_reg[8]_0\ => \generate_fir[38].fir_glob_inst_n_13\,
      \data_out_s_reg[9]_0\ => \generate_fir[38].fir_glob_inst_n_14\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[38].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_36(0),
      sel0(0) => sel0(37)
    );
\generate_fir[39].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_31
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_92\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[38].fir_glob_inst_n_19\,
      D(14) => \generate_fir[38].fir_glob_inst_n_20\,
      D(13) => \generate_fir[38].fir_glob_inst_n_21\,
      D(12) => \generate_fir[38].fir_glob_inst_n_22\,
      D(11) => \generate_fir[38].fir_glob_inst_n_23\,
      D(10) => \generate_fir[38].fir_glob_inst_n_24\,
      D(9) => \generate_fir[38].fir_glob_inst_n_25\,
      D(8) => \generate_fir[38].fir_glob_inst_n_26\,
      D(7) => \generate_fir[38].fir_glob_inst_n_27\,
      D(6) => \generate_fir[38].fir_glob_inst_n_28\,
      D(5) => \generate_fir[38].fir_glob_inst_n_29\,
      D(4) => \generate_fir[38].fir_glob_inst_n_30\,
      D(3) => \generate_fir[38].fir_glob_inst_n_31\,
      D(2) => \generate_fir[38].fir_glob_inst_n_32\,
      D(1) => \generate_fir[38].fir_glob_inst_n_33\,
      D(0) => \generate_fir[38].fir_glob_inst_n_34\,
      E(0) => \result_s_reg[0]_37\(0),
      Q(15) => \generate_fir[39].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[39].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[39].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[39].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[39].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[39].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[39].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[39].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[39].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[39].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[39].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[39].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[39].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[39].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[39].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[39].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[38].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(38),
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[39].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[39].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[39].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[39].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[39].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[39].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[39].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[39].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[39].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[39].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[39].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[39].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[39].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[39].fir_glob_inst_n_32\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[39].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_37(0)
    );
\generate_fir[3].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_32
     port map (
      A(27 downto 0) => \fir_proc_inst/data3_s\(27 downto 0),
      D(15) => \generate_fir[2].fir_glob_inst_n_3\,
      D(14) => \generate_fir[2].fir_glob_inst_n_4\,
      D(13) => \generate_fir[2].fir_glob_inst_n_5\,
      D(12) => \generate_fir[2].fir_glob_inst_n_6\,
      D(11) => \generate_fir[2].fir_glob_inst_n_7\,
      D(10) => \generate_fir[2].fir_glob_inst_n_8\,
      D(9) => \generate_fir[2].fir_glob_inst_n_9\,
      D(8) => \generate_fir[2].fir_glob_inst_n_10\,
      D(7) => \generate_fir[2].fir_glob_inst_n_11\,
      D(6) => \generate_fir[2].fir_glob_inst_n_12\,
      D(5) => \generate_fir[2].fir_glob_inst_n_13\,
      D(4) => \generate_fir[2].fir_glob_inst_n_14\,
      D(3) => \generate_fir[2].fir_glob_inst_n_15\,
      D(2) => \generate_fir[2].fir_glob_inst_n_16\,
      D(1) => \generate_fir[2].fir_glob_inst_n_17\,
      D(0) => \generate_fir[2].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_1\(0),
      Q(15) => \generate_fir[3].fir_glob_inst_n_4\,
      Q(14) => \generate_fir[3].fir_glob_inst_n_5\,
      Q(13) => \generate_fir[3].fir_glob_inst_n_6\,
      Q(12) => \generate_fir[3].fir_glob_inst_n_7\,
      Q(11) => \generate_fir[3].fir_glob_inst_n_8\,
      Q(10) => \generate_fir[3].fir_glob_inst_n_9\,
      Q(9) => \generate_fir[3].fir_glob_inst_n_10\,
      Q(8) => \generate_fir[3].fir_glob_inst_n_11\,
      Q(7) => \generate_fir[3].fir_glob_inst_n_12\,
      Q(6) => \generate_fir[3].fir_glob_inst_n_13\,
      Q(5) => \generate_fir[3].fir_glob_inst_n_14\,
      Q(4) => \generate_fir[3].fir_glob_inst_n_15\,
      Q(3) => \generate_fir[3].fir_glob_inst_n_16\,
      Q(2) => \generate_fir[3].fir_glob_inst_n_17\,
      Q(1) => \generate_fir[3].fir_glob_inst_n_18\,
      Q(0) => \generate_fir[3].fir_glob_inst_n_19\,
      \bit_tab_s_reg[0]\ => \generate_fir[2].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\(0) => sel0(2),
      \data_out_s_reg[0]_1\ => \generate_fir[3].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[3].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[3].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[3].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[3].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[3].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[3].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[3].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[3].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[3].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[3].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[3].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[3].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[3].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[3].fir_glob_inst_n_33\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[3].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_1(0),
      sel0(2) => sel0(3),
      sel0(1 downto 0) => sel0(1 downto 0)
    );
\generate_fir[40].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_33
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_92\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(13) => \generate_fir[40].fir_glob_inst_n_3\,
      D(12) => \generate_fir[40].fir_glob_inst_n_4\,
      D(11) => \generate_fir[40].fir_glob_inst_n_5\,
      D(10) => \generate_fir[40].fir_glob_inst_n_6\,
      D(9) => \generate_fir[40].fir_glob_inst_n_7\,
      D(8) => \generate_fir[40].fir_glob_inst_n_8\,
      D(7) => \generate_fir[40].fir_glob_inst_n_9\,
      D(6) => \generate_fir[40].fir_glob_inst_n_10\,
      D(5) => \generate_fir[40].fir_glob_inst_n_11\,
      D(4) => \generate_fir[40].fir_glob_inst_n_12\,
      D(3) => \generate_fir[40].fir_glob_inst_n_13\,
      D(2) => \generate_fir[40].fir_glob_inst_n_14\,
      D(1) => \generate_fir[40].fir_glob_inst_n_15\,
      D(0) => \generate_fir[40].fir_glob_inst_n_16\,
      E(0) => \result_s_reg[0]_38\(0),
      Q(13) => \generate_fir[54].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[54].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[54].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[54].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[54].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[54].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[54].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[54].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[54].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[54].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[54].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[54].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[54].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[54].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[39].fir_glob_inst_n_0\,
      \coeff_s_reg[15]\(15) => \generate_fir[40].fir_glob_inst_n_17\,
      \coeff_s_reg[15]\(14) => \generate_fir[40].fir_glob_inst_n_18\,
      \coeff_s_reg[15]\(13) => \generate_fir[40].fir_glob_inst_n_19\,
      \coeff_s_reg[15]\(12) => \generate_fir[40].fir_glob_inst_n_20\,
      \coeff_s_reg[15]\(11) => \generate_fir[40].fir_glob_inst_n_21\,
      \coeff_s_reg[15]\(10) => \generate_fir[40].fir_glob_inst_n_22\,
      \coeff_s_reg[15]\(9) => \generate_fir[40].fir_glob_inst_n_23\,
      \coeff_s_reg[15]\(8) => \generate_fir[40].fir_glob_inst_n_24\,
      \coeff_s_reg[15]\(7) => \generate_fir[40].fir_glob_inst_n_25\,
      \coeff_s_reg[15]\(6) => \generate_fir[40].fir_glob_inst_n_26\,
      \coeff_s_reg[15]\(5) => \generate_fir[40].fir_glob_inst_n_27\,
      \coeff_s_reg[15]\(4) => \generate_fir[40].fir_glob_inst_n_28\,
      \coeff_s_reg[15]\(3) => \generate_fir[40].fir_glob_inst_n_29\,
      \coeff_s_reg[15]\(2) => \generate_fir[40].fir_glob_inst_n_30\,
      \coeff_s_reg[15]\(1) => \generate_fir[40].fir_glob_inst_n_31\,
      \coeff_s_reg[15]\(0) => \generate_fir[40].fir_glob_inst_n_32\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(39),
      data_en_o_reg_1 => \generate_fir[41].fir_glob_inst_n_3\,
      data_en_o_reg_10 => \generate_fir[41].fir_glob_inst_n_11\,
      data_en_o_reg_11 => \generate_fir[41].fir_glob_inst_n_12\,
      data_en_o_reg_12 => \generate_fir[41].fir_glob_inst_n_13\,
      data_en_o_reg_13 => \generate_fir[41].fir_glob_inst_n_14\,
      data_en_o_reg_14 => \generate_fir[41].fir_glob_inst_n_15\,
      data_en_o_reg_15 => \generate_fir[41].fir_glob_inst_n_16\,
      data_en_o_reg_16 => \generate_fir[32].fir_glob_inst_n_17\,
      data_en_o_reg_17 => \generate_fir[43].fir_glob_inst_n_3\,
      data_en_o_reg_2 => \generate_fir[49].fir_glob_inst_n_3\,
      data_en_o_reg_3 => \generate_fir[41].fir_glob_inst_n_4\,
      data_en_o_reg_4 => \generate_fir[41].fir_glob_inst_n_5\,
      data_en_o_reg_5 => \generate_fir[41].fir_glob_inst_n_6\,
      data_en_o_reg_6 => \generate_fir[41].fir_glob_inst_n_7\,
      data_en_o_reg_7 => \generate_fir[41].fir_glob_inst_n_8\,
      data_en_o_reg_8 => \generate_fir[41].fir_glob_inst_n_9\,
      data_en_o_reg_9 => \generate_fir[41].fir_glob_inst_n_10\,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\ => \generate_fir[8].fir_glob_inst_n_16\,
      \data_out_s_reg[0]_1\ => \generate_fir[22].fir_glob_inst_n_18\,
      \data_out_s_reg[0]_2\ => \generate_fir[44].fir_glob_inst_n_16\,
      \data_out_s_reg[0]_3\ => \generate_fir[32].fir_glob_inst_n_16\,
      \data_out_s_reg[0]_4\ => \generate_fir[50].fir_glob_inst_n_4\,
      \data_out_s_reg[10]_0\ => \generate_fir[8].fir_glob_inst_n_6\,
      \data_out_s_reg[10]_1\ => \generate_fir[22].fir_glob_inst_n_8\,
      \data_out_s_reg[10]_2\ => \generate_fir[44].fir_glob_inst_n_6\,
      \data_out_s_reg[10]_3\ => \generate_fir[32].fir_glob_inst_n_6\,
      \data_out_s_reg[10]_4\ => \generate_fir[50].fir_glob_inst_n_14\,
      \data_out_s_reg[11]_0\ => \generate_fir[8].fir_glob_inst_n_5\,
      \data_out_s_reg[11]_1\ => \generate_fir[22].fir_glob_inst_n_7\,
      \data_out_s_reg[11]_2\ => \generate_fir[44].fir_glob_inst_n_5\,
      \data_out_s_reg[11]_3\ => \generate_fir[32].fir_glob_inst_n_5\,
      \data_out_s_reg[11]_4\ => \generate_fir[50].fir_glob_inst_n_15\,
      \data_out_s_reg[12]_0\ => \generate_fir[8].fir_glob_inst_n_4\,
      \data_out_s_reg[12]_1\ => \generate_fir[22].fir_glob_inst_n_6\,
      \data_out_s_reg[12]_2\ => \generate_fir[44].fir_glob_inst_n_4\,
      \data_out_s_reg[12]_3\ => \generate_fir[32].fir_glob_inst_n_4\,
      \data_out_s_reg[12]_4\ => \generate_fir[50].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[40].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[40].fir_glob_inst_n_34\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[40].fir_glob_inst_n_35\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[40].fir_glob_inst_n_36\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[40].fir_glob_inst_n_37\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[40].fir_glob_inst_n_38\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[40].fir_glob_inst_n_39\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[40].fir_glob_inst_n_40\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[40].fir_glob_inst_n_41\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[40].fir_glob_inst_n_42\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[40].fir_glob_inst_n_43\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[40].fir_glob_inst_n_44\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[40].fir_glob_inst_n_45\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[40].fir_glob_inst_n_46\,
      \data_out_s_reg[13]_1\ => \generate_fir[8].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_2\ => \generate_fir[22].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_3\ => \generate_fir[44].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_4\ => \generate_fir[32].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_5\ => \generate_fir[50].fir_glob_inst_n_17\,
      \data_out_s_reg[1]_0\ => \generate_fir[8].fir_glob_inst_n_15\,
      \data_out_s_reg[1]_1\ => \generate_fir[22].fir_glob_inst_n_17\,
      \data_out_s_reg[1]_2\ => \generate_fir[44].fir_glob_inst_n_15\,
      \data_out_s_reg[1]_3\ => \generate_fir[32].fir_glob_inst_n_15\,
      \data_out_s_reg[1]_4\ => \generate_fir[50].fir_glob_inst_n_5\,
      \data_out_s_reg[2]_0\ => \generate_fir[8].fir_glob_inst_n_14\,
      \data_out_s_reg[2]_1\ => \generate_fir[22].fir_glob_inst_n_16\,
      \data_out_s_reg[2]_2\ => \generate_fir[44].fir_glob_inst_n_14\,
      \data_out_s_reg[2]_3\ => \generate_fir[32].fir_glob_inst_n_14\,
      \data_out_s_reg[2]_4\ => \generate_fir[50].fir_glob_inst_n_6\,
      \data_out_s_reg[3]_0\ => \generate_fir[8].fir_glob_inst_n_13\,
      \data_out_s_reg[3]_1\ => \generate_fir[22].fir_glob_inst_n_15\,
      \data_out_s_reg[3]_2\ => \generate_fir[44].fir_glob_inst_n_13\,
      \data_out_s_reg[3]_3\ => \generate_fir[32].fir_glob_inst_n_13\,
      \data_out_s_reg[3]_4\ => \generate_fir[50].fir_glob_inst_n_7\,
      \data_out_s_reg[4]_0\ => \generate_fir[8].fir_glob_inst_n_12\,
      \data_out_s_reg[4]_1\ => \generate_fir[22].fir_glob_inst_n_14\,
      \data_out_s_reg[4]_2\ => \generate_fir[44].fir_glob_inst_n_12\,
      \data_out_s_reg[4]_3\ => \generate_fir[32].fir_glob_inst_n_12\,
      \data_out_s_reg[4]_4\ => \generate_fir[50].fir_glob_inst_n_8\,
      \data_out_s_reg[5]_0\ => \generate_fir[8].fir_glob_inst_n_11\,
      \data_out_s_reg[5]_1\ => \generate_fir[22].fir_glob_inst_n_13\,
      \data_out_s_reg[5]_2\ => \generate_fir[44].fir_glob_inst_n_11\,
      \data_out_s_reg[5]_3\ => \generate_fir[32].fir_glob_inst_n_11\,
      \data_out_s_reg[5]_4\ => \generate_fir[50].fir_glob_inst_n_9\,
      \data_out_s_reg[6]_0\ => \generate_fir[8].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_1\ => \generate_fir[22].fir_glob_inst_n_12\,
      \data_out_s_reg[6]_2\ => \generate_fir[44].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_3\ => \generate_fir[32].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_4\ => \generate_fir[50].fir_glob_inst_n_10\,
      \data_out_s_reg[7]_0\ => \generate_fir[8].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_1\ => \generate_fir[22].fir_glob_inst_n_11\,
      \data_out_s_reg[7]_2\ => \generate_fir[44].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_3\ => \generate_fir[32].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_4\ => \generate_fir[50].fir_glob_inst_n_11\,
      \data_out_s_reg[8]_0\ => \generate_fir[8].fir_glob_inst_n_8\,
      \data_out_s_reg[8]_1\ => \generate_fir[22].fir_glob_inst_n_10\,
      \data_out_s_reg[8]_2\ => \generate_fir[44].fir_glob_inst_n_8\,
      \data_out_s_reg[8]_3\ => \generate_fir[32].fir_glob_inst_n_8\,
      \data_out_s_reg[8]_4\ => \generate_fir[50].fir_glob_inst_n_12\,
      \data_out_s_reg[9]_0\ => \generate_fir[8].fir_glob_inst_n_7\,
      \data_out_s_reg[9]_1\ => \generate_fir[22].fir_glob_inst_n_9\,
      \data_out_s_reg[9]_2\ => \generate_fir[44].fir_glob_inst_n_7\,
      \data_out_s_reg[9]_3\ => \generate_fir[32].fir_glob_inst_n_7\,
      \data_out_s_reg[9]_4\ => \generate_fir[50].fir_glob_inst_n_13\,
      \data_tab_s_reg[0][15]\(15) => \generate_fir[39].fir_glob_inst_n_3\,
      \data_tab_s_reg[0][15]\(14) => \generate_fir[39].fir_glob_inst_n_4\,
      \data_tab_s_reg[0][15]\(13) => \generate_fir[39].fir_glob_inst_n_5\,
      \data_tab_s_reg[0][15]\(12) => \generate_fir[39].fir_glob_inst_n_6\,
      \data_tab_s_reg[0][15]\(11) => \generate_fir[39].fir_glob_inst_n_7\,
      \data_tab_s_reg[0][15]\(10) => \generate_fir[39].fir_glob_inst_n_8\,
      \data_tab_s_reg[0][15]\(9) => \generate_fir[39].fir_glob_inst_n_9\,
      \data_tab_s_reg[0][15]\(8) => \generate_fir[39].fir_glob_inst_n_10\,
      \data_tab_s_reg[0][15]\(7) => \generate_fir[39].fir_glob_inst_n_11\,
      \data_tab_s_reg[0][15]\(6) => \generate_fir[39].fir_glob_inst_n_12\,
      \data_tab_s_reg[0][15]\(5) => \generate_fir[39].fir_glob_inst_n_13\,
      \data_tab_s_reg[0][15]\(4) => \generate_fir[39].fir_glob_inst_n_14\,
      \data_tab_s_reg[0][15]\(3) => \generate_fir[39].fir_glob_inst_n_15\,
      \data_tab_s_reg[0][15]\(2) => \generate_fir[39].fir_glob_inst_n_16\,
      \data_tab_s_reg[0][15]\(1) => \generate_fir[39].fir_glob_inst_n_17\,
      \data_tab_s_reg[0][15]\(0) => \generate_fir[39].fir_glob_inst_n_18\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[40].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_38(0),
      sel0(5) => sel0(53),
      sel0(4) => sel0(40),
      sel0(3 downto 0) => sel0(38 downto 35)
    );
\generate_fir[41].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_34
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_92\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[40].fir_glob_inst_n_17\,
      D(14) => \generate_fir[40].fir_glob_inst_n_18\,
      D(13) => \generate_fir[40].fir_glob_inst_n_19\,
      D(12) => \generate_fir[40].fir_glob_inst_n_20\,
      D(11) => \generate_fir[40].fir_glob_inst_n_21\,
      D(10) => \generate_fir[40].fir_glob_inst_n_22\,
      D(9) => \generate_fir[40].fir_glob_inst_n_23\,
      D(8) => \generate_fir[40].fir_glob_inst_n_24\,
      D(7) => \generate_fir[40].fir_glob_inst_n_25\,
      D(6) => \generate_fir[40].fir_glob_inst_n_26\,
      D(5) => \generate_fir[40].fir_glob_inst_n_27\,
      D(4) => \generate_fir[40].fir_glob_inst_n_28\,
      D(3) => \generate_fir[40].fir_glob_inst_n_29\,
      D(2) => \generate_fir[40].fir_glob_inst_n_30\,
      D(1) => \generate_fir[40].fir_glob_inst_n_31\,
      D(0) => \generate_fir[40].fir_glob_inst_n_32\,
      E(0) => \result_s_reg[0]_39\(0),
      Q(15) => \generate_fir[41].fir_glob_inst_n_18\,
      Q(14) => \generate_fir[41].fir_glob_inst_n_19\,
      Q(13) => \generate_fir[41].fir_glob_inst_n_20\,
      Q(12) => \generate_fir[41].fir_glob_inst_n_21\,
      Q(11) => \generate_fir[41].fir_glob_inst_n_22\,
      Q(10) => \generate_fir[41].fir_glob_inst_n_23\,
      Q(9) => \generate_fir[41].fir_glob_inst_n_24\,
      Q(8) => \generate_fir[41].fir_glob_inst_n_25\,
      Q(7) => \generate_fir[41].fir_glob_inst_n_26\,
      Q(6) => \generate_fir[41].fir_glob_inst_n_27\,
      Q(5) => \generate_fir[41].fir_glob_inst_n_28\,
      Q(4) => \generate_fir[41].fir_glob_inst_n_29\,
      Q(3) => \generate_fir[41].fir_glob_inst_n_30\,
      Q(2) => \generate_fir[41].fir_glob_inst_n_31\,
      Q(1) => \generate_fir[41].fir_glob_inst_n_32\,
      Q(0) => \generate_fir[41].fir_glob_inst_n_33\,
      \bit_tab_s_reg[0]\ => \generate_fir[40].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[41].fir_glob_inst_n_17\,
      data_en_o_reg_1(3 downto 2) => sel0(39 downto 38),
      data_en_o_reg_1(1 downto 0) => sel0(35 downto 34),
      data_en_o_reg_2 => \generate_fir[43].fir_glob_inst_n_3\,
      data_en_o_reg_3 => \generate_fir[38].fir_glob_inst_n_4\,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\ => \generate_fir[41].fir_glob_inst_n_16\,
      \data_out_s_reg[0]_1\ => \generate_fir[38].fir_glob_inst_n_5\,
      \data_out_s_reg[10]_0\ => \generate_fir[41].fir_glob_inst_n_6\,
      \data_out_s_reg[10]_1\ => \generate_fir[38].fir_glob_inst_n_15\,
      \data_out_s_reg[11]_0\ => \generate_fir[41].fir_glob_inst_n_5\,
      \data_out_s_reg[11]_1\ => \generate_fir[38].fir_glob_inst_n_16\,
      \data_out_s_reg[12]_0\ => \generate_fir[41].fir_glob_inst_n_4\,
      \data_out_s_reg[12]_1\ => \generate_fir[38].fir_glob_inst_n_17\,
      \data_out_s_reg[13]_0\ => \generate_fir[41].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_1\ => \generate_fir[38].fir_glob_inst_n_18\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[39].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[39].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[39].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[39].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[39].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[39].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[39].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[39].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[39].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[39].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[39].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[39].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[39].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[39].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_3\(13) => \generate_fir[40].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_3\(12) => \generate_fir[40].fir_glob_inst_n_34\,
      \data_out_s_reg[13]_3\(11) => \generate_fir[40].fir_glob_inst_n_35\,
      \data_out_s_reg[13]_3\(10) => \generate_fir[40].fir_glob_inst_n_36\,
      \data_out_s_reg[13]_3\(9) => \generate_fir[40].fir_glob_inst_n_37\,
      \data_out_s_reg[13]_3\(8) => \generate_fir[40].fir_glob_inst_n_38\,
      \data_out_s_reg[13]_3\(7) => \generate_fir[40].fir_glob_inst_n_39\,
      \data_out_s_reg[13]_3\(6) => \generate_fir[40].fir_glob_inst_n_40\,
      \data_out_s_reg[13]_3\(5) => \generate_fir[40].fir_glob_inst_n_41\,
      \data_out_s_reg[13]_3\(4) => \generate_fir[40].fir_glob_inst_n_42\,
      \data_out_s_reg[13]_3\(3) => \generate_fir[40].fir_glob_inst_n_43\,
      \data_out_s_reg[13]_3\(2) => \generate_fir[40].fir_glob_inst_n_44\,
      \data_out_s_reg[13]_3\(1) => \generate_fir[40].fir_glob_inst_n_45\,
      \data_out_s_reg[13]_3\(0) => \generate_fir[40].fir_glob_inst_n_46\,
      \data_out_s_reg[1]_0\ => \generate_fir[41].fir_glob_inst_n_15\,
      \data_out_s_reg[1]_1\ => \generate_fir[38].fir_glob_inst_n_6\,
      \data_out_s_reg[2]_0\ => \generate_fir[41].fir_glob_inst_n_14\,
      \data_out_s_reg[2]_1\ => \generate_fir[38].fir_glob_inst_n_7\,
      \data_out_s_reg[3]_0\ => \generate_fir[41].fir_glob_inst_n_13\,
      \data_out_s_reg[3]_1\ => \generate_fir[38].fir_glob_inst_n_8\,
      \data_out_s_reg[4]_0\ => \generate_fir[41].fir_glob_inst_n_12\,
      \data_out_s_reg[4]_1\ => \generate_fir[38].fir_glob_inst_n_9\,
      \data_out_s_reg[5]_0\ => \generate_fir[41].fir_glob_inst_n_11\,
      \data_out_s_reg[5]_1\ => \generate_fir[38].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_0\ => \generate_fir[41].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_1\ => \generate_fir[38].fir_glob_inst_n_11\,
      \data_out_s_reg[7]_0\ => \generate_fir[41].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_1\ => \generate_fir[38].fir_glob_inst_n_12\,
      \data_out_s_reg[8]_0\ => \generate_fir[41].fir_glob_inst_n_8\,
      \data_out_s_reg[8]_1\ => \generate_fir[38].fir_glob_inst_n_13\,
      \data_out_s_reg[9]_0\ => \generate_fir[41].fir_glob_inst_n_7\,
      \data_out_s_reg[9]_1\ => \generate_fir[38].fir_glob_inst_n_14\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[41].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_39(0),
      sel0(0) => sel0(40)
    );
\generate_fir[42].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_35
     port map (
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[41].fir_glob_inst_n_18\,
      D(14) => \generate_fir[41].fir_glob_inst_n_19\,
      D(13) => \generate_fir[41].fir_glob_inst_n_20\,
      D(12) => \generate_fir[41].fir_glob_inst_n_21\,
      D(11) => \generate_fir[41].fir_glob_inst_n_22\,
      D(10) => \generate_fir[41].fir_glob_inst_n_23\,
      D(9) => \generate_fir[41].fir_glob_inst_n_24\,
      D(8) => \generate_fir[41].fir_glob_inst_n_25\,
      D(7) => \generate_fir[41].fir_glob_inst_n_26\,
      D(6) => \generate_fir[41].fir_glob_inst_n_27\,
      D(5) => \generate_fir[41].fir_glob_inst_n_28\,
      D(4) => \generate_fir[41].fir_glob_inst_n_29\,
      D(3) => \generate_fir[41].fir_glob_inst_n_30\,
      D(2) => \generate_fir[41].fir_glob_inst_n_31\,
      D(1) => \generate_fir[41].fir_glob_inst_n_32\,
      D(0) => \generate_fir[41].fir_glob_inst_n_33\,
      E(0) => \result_s_reg[0]_40\(0),
      Q(15) => \generate_fir[42].fir_glob_inst_n_4\,
      Q(14) => \generate_fir[42].fir_glob_inst_n_5\,
      Q(13) => \generate_fir[42].fir_glob_inst_n_6\,
      Q(12) => \generate_fir[42].fir_glob_inst_n_7\,
      Q(11) => \generate_fir[42].fir_glob_inst_n_8\,
      Q(10) => \generate_fir[42].fir_glob_inst_n_9\,
      Q(9) => \generate_fir[42].fir_glob_inst_n_10\,
      Q(8) => \generate_fir[42].fir_glob_inst_n_11\,
      Q(7) => \generate_fir[42].fir_glob_inst_n_12\,
      Q(6) => \generate_fir[42].fir_glob_inst_n_13\,
      Q(5) => \generate_fir[42].fir_glob_inst_n_14\,
      Q(4) => \generate_fir[42].fir_glob_inst_n_15\,
      Q(3) => \generate_fir[42].fir_glob_inst_n_16\,
      Q(2) => \generate_fir[42].fir_glob_inst_n_17\,
      Q(1) => \generate_fir[42].fir_glob_inst_n_18\,
      Q(0) => \generate_fir[42].fir_glob_inst_n_19\,
      \bit_tab_s_reg[0]\ => \generate_fir[41].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep__0\(27) => \generate_fir[0].fir_glob_inst_n_64\,
      \data3_s_reg[27]_rep__0\(26) => \generate_fir[0].fir_glob_inst_n_65\,
      \data3_s_reg[27]_rep__0\(25) => \generate_fir[0].fir_glob_inst_n_66\,
      \data3_s_reg[27]_rep__0\(24) => \generate_fir[0].fir_glob_inst_n_67\,
      \data3_s_reg[27]_rep__0\(23) => \generate_fir[0].fir_glob_inst_n_68\,
      \data3_s_reg[27]_rep__0\(22) => \generate_fir[0].fir_glob_inst_n_69\,
      \data3_s_reg[27]_rep__0\(21) => \generate_fir[0].fir_glob_inst_n_70\,
      \data3_s_reg[27]_rep__0\(20) => \generate_fir[0].fir_glob_inst_n_71\,
      \data3_s_reg[27]_rep__0\(19) => \generate_fir[0].fir_glob_inst_n_72\,
      \data3_s_reg[27]_rep__0\(18) => \generate_fir[0].fir_glob_inst_n_73\,
      \data3_s_reg[27]_rep__0\(17) => \generate_fir[0].fir_glob_inst_n_74\,
      \data3_s_reg[27]_rep__0\(16) => \generate_fir[0].fir_glob_inst_n_75\,
      \data3_s_reg[27]_rep__0\(15) => \generate_fir[0].fir_glob_inst_n_76\,
      \data3_s_reg[27]_rep__0\(14) => \generate_fir[0].fir_glob_inst_n_77\,
      \data3_s_reg[27]_rep__0\(13) => \generate_fir[0].fir_glob_inst_n_78\,
      \data3_s_reg[27]_rep__0\(12) => \generate_fir[0].fir_glob_inst_n_79\,
      \data3_s_reg[27]_rep__0\(11) => \generate_fir[0].fir_glob_inst_n_80\,
      \data3_s_reg[27]_rep__0\(10) => \generate_fir[0].fir_glob_inst_n_81\,
      \data3_s_reg[27]_rep__0\(9) => \generate_fir[0].fir_glob_inst_n_82\,
      \data3_s_reg[27]_rep__0\(8) => \generate_fir[0].fir_glob_inst_n_83\,
      \data3_s_reg[27]_rep__0\(7) => \generate_fir[0].fir_glob_inst_n_84\,
      \data3_s_reg[27]_rep__0\(6) => \generate_fir[0].fir_glob_inst_n_85\,
      \data3_s_reg[27]_rep__0\(5) => \generate_fir[0].fir_glob_inst_n_86\,
      \data3_s_reg[27]_rep__0\(4) => \generate_fir[0].fir_glob_inst_n_87\,
      \data3_s_reg[27]_rep__0\(3) => \generate_fir[0].fir_glob_inst_n_88\,
      \data3_s_reg[27]_rep__0\(2) => \generate_fir[0].fir_glob_inst_n_89\,
      \data3_s_reg[27]_rep__0\(1) => \generate_fir[0].fir_glob_inst_n_90\,
      \data3_s_reg[27]_rep__0\(0) => \generate_fir[0].fir_glob_inst_n_91\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[42].fir_glob_inst_n_3\,
      data_en_o_reg_1(5 downto 0) => sel0(47 downto 42),
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[42].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[42].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[42].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[42].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[42].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[42].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[42].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[42].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[42].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[42].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[42].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[42].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[42].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[42].fir_glob_inst_n_33\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[42].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_40(0),
      sel0(0) => sel0(41)
    );
\generate_fir[43].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_36
     port map (
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[42].fir_glob_inst_n_4\,
      D(14) => \generate_fir[42].fir_glob_inst_n_5\,
      D(13) => \generate_fir[42].fir_glob_inst_n_6\,
      D(12) => \generate_fir[42].fir_glob_inst_n_7\,
      D(11) => \generate_fir[42].fir_glob_inst_n_8\,
      D(10) => \generate_fir[42].fir_glob_inst_n_9\,
      D(9) => \generate_fir[42].fir_glob_inst_n_10\,
      D(8) => \generate_fir[42].fir_glob_inst_n_11\,
      D(7) => \generate_fir[42].fir_glob_inst_n_12\,
      D(6) => \generate_fir[42].fir_glob_inst_n_13\,
      D(5) => \generate_fir[42].fir_glob_inst_n_14\,
      D(4) => \generate_fir[42].fir_glob_inst_n_15\,
      D(3) => \generate_fir[42].fir_glob_inst_n_16\,
      D(2) => \generate_fir[42].fir_glob_inst_n_17\,
      D(1) => \generate_fir[42].fir_glob_inst_n_18\,
      D(0) => \generate_fir[42].fir_glob_inst_n_19\,
      E(0) => \result_s_reg[0]_41\(0),
      Q(15) => \generate_fir[43].fir_glob_inst_n_5\,
      Q(14) => \generate_fir[43].fir_glob_inst_n_6\,
      Q(13) => \generate_fir[43].fir_glob_inst_n_7\,
      Q(12) => \generate_fir[43].fir_glob_inst_n_8\,
      Q(11) => \generate_fir[43].fir_glob_inst_n_9\,
      Q(10) => \generate_fir[43].fir_glob_inst_n_10\,
      Q(9) => \generate_fir[43].fir_glob_inst_n_11\,
      Q(8) => \generate_fir[43].fir_glob_inst_n_12\,
      Q(7) => \generate_fir[43].fir_glob_inst_n_13\,
      Q(6) => \generate_fir[43].fir_glob_inst_n_14\,
      Q(5) => \generate_fir[43].fir_glob_inst_n_15\,
      Q(4) => \generate_fir[43].fir_glob_inst_n_16\,
      Q(3) => \generate_fir[43].fir_glob_inst_n_17\,
      Q(2) => \generate_fir[43].fir_glob_inst_n_18\,
      Q(1) => \generate_fir[43].fir_glob_inst_n_19\,
      Q(0) => \generate_fir[43].fir_glob_inst_n_20\,
      \bit_tab_s_reg[0]\ => \generate_fir[42].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep__0\(27) => \generate_fir[0].fir_glob_inst_n_64\,
      \data3_s_reg[27]_rep__0\(26) => \generate_fir[0].fir_glob_inst_n_65\,
      \data3_s_reg[27]_rep__0\(25) => \generate_fir[0].fir_glob_inst_n_66\,
      \data3_s_reg[27]_rep__0\(24) => \generate_fir[0].fir_glob_inst_n_67\,
      \data3_s_reg[27]_rep__0\(23) => \generate_fir[0].fir_glob_inst_n_68\,
      \data3_s_reg[27]_rep__0\(22) => \generate_fir[0].fir_glob_inst_n_69\,
      \data3_s_reg[27]_rep__0\(21) => \generate_fir[0].fir_glob_inst_n_70\,
      \data3_s_reg[27]_rep__0\(20) => \generate_fir[0].fir_glob_inst_n_71\,
      \data3_s_reg[27]_rep__0\(19) => \generate_fir[0].fir_glob_inst_n_72\,
      \data3_s_reg[27]_rep__0\(18) => \generate_fir[0].fir_glob_inst_n_73\,
      \data3_s_reg[27]_rep__0\(17) => \generate_fir[0].fir_glob_inst_n_74\,
      \data3_s_reg[27]_rep__0\(16) => \generate_fir[0].fir_glob_inst_n_75\,
      \data3_s_reg[27]_rep__0\(15) => \generate_fir[0].fir_glob_inst_n_76\,
      \data3_s_reg[27]_rep__0\(14) => \generate_fir[0].fir_glob_inst_n_77\,
      \data3_s_reg[27]_rep__0\(13) => \generate_fir[0].fir_glob_inst_n_78\,
      \data3_s_reg[27]_rep__0\(12) => \generate_fir[0].fir_glob_inst_n_79\,
      \data3_s_reg[27]_rep__0\(11) => \generate_fir[0].fir_glob_inst_n_80\,
      \data3_s_reg[27]_rep__0\(10) => \generate_fir[0].fir_glob_inst_n_81\,
      \data3_s_reg[27]_rep__0\(9) => \generate_fir[0].fir_glob_inst_n_82\,
      \data3_s_reg[27]_rep__0\(8) => \generate_fir[0].fir_glob_inst_n_83\,
      \data3_s_reg[27]_rep__0\(7) => \generate_fir[0].fir_glob_inst_n_84\,
      \data3_s_reg[27]_rep__0\(6) => \generate_fir[0].fir_glob_inst_n_85\,
      \data3_s_reg[27]_rep__0\(5) => \generate_fir[0].fir_glob_inst_n_86\,
      \data3_s_reg[27]_rep__0\(4) => \generate_fir[0].fir_glob_inst_n_87\,
      \data3_s_reg[27]_rep__0\(3) => \generate_fir[0].fir_glob_inst_n_88\,
      \data3_s_reg[27]_rep__0\(2) => \generate_fir[0].fir_glob_inst_n_89\,
      \data3_s_reg[27]_rep__0\(1) => \generate_fir[0].fir_glob_inst_n_90\,
      \data3_s_reg[27]_rep__0\(0) => \generate_fir[0].fir_glob_inst_n_91\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[38].fir_glob_inst_n_3\,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\(0) => sel0(42),
      \data_out_s_reg[0]_1\ => \generate_fir[43].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\ => \generate_fir[43].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[43].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[43].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[43].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[43].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[43].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[43].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[43].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[43].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[43].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[43].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[43].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[43].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[43].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[43].fir_glob_inst_n_34\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[43].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_41(0),
      sel0(6 downto 2) => sel0(47 downto 43),
      sel0(1 downto 0) => sel0(41 downto 40)
    );
\generate_fir[44].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_37
     port map (
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[43].fir_glob_inst_n_5\,
      D(14) => \generate_fir[43].fir_glob_inst_n_6\,
      D(13) => \generate_fir[43].fir_glob_inst_n_7\,
      D(12) => \generate_fir[43].fir_glob_inst_n_8\,
      D(11) => \generate_fir[43].fir_glob_inst_n_9\,
      D(10) => \generate_fir[43].fir_glob_inst_n_10\,
      D(9) => \generate_fir[43].fir_glob_inst_n_11\,
      D(8) => \generate_fir[43].fir_glob_inst_n_12\,
      D(7) => \generate_fir[43].fir_glob_inst_n_13\,
      D(6) => \generate_fir[43].fir_glob_inst_n_14\,
      D(5) => \generate_fir[43].fir_glob_inst_n_15\,
      D(4) => \generate_fir[43].fir_glob_inst_n_16\,
      D(3) => \generate_fir[43].fir_glob_inst_n_17\,
      D(2) => \generate_fir[43].fir_glob_inst_n_18\,
      D(1) => \generate_fir[43].fir_glob_inst_n_19\,
      D(0) => \generate_fir[43].fir_glob_inst_n_20\,
      E(0) => \result_s_reg[0]_42\(0),
      Q(15) => \generate_fir[44].fir_glob_inst_n_17\,
      Q(14) => \generate_fir[44].fir_glob_inst_n_18\,
      Q(13) => \generate_fir[44].fir_glob_inst_n_19\,
      Q(12) => \generate_fir[44].fir_glob_inst_n_20\,
      Q(11) => \generate_fir[44].fir_glob_inst_n_21\,
      Q(10) => \generate_fir[44].fir_glob_inst_n_22\,
      Q(9) => \generate_fir[44].fir_glob_inst_n_23\,
      Q(8) => \generate_fir[44].fir_glob_inst_n_24\,
      Q(7) => \generate_fir[44].fir_glob_inst_n_25\,
      Q(6) => \generate_fir[44].fir_glob_inst_n_26\,
      Q(5) => \generate_fir[44].fir_glob_inst_n_27\,
      Q(4) => \generate_fir[44].fir_glob_inst_n_28\,
      Q(3) => \generate_fir[44].fir_glob_inst_n_29\,
      Q(2) => \generate_fir[44].fir_glob_inst_n_30\,
      Q(1) => \generate_fir[44].fir_glob_inst_n_31\,
      Q(0) => \generate_fir[44].fir_glob_inst_n_32\,
      \bit_tab_s_reg[0]\ => \generate_fir[43].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep__0\(27) => \generate_fir[0].fir_glob_inst_n_64\,
      \data3_s_reg[27]_rep__0\(26) => \generate_fir[0].fir_glob_inst_n_65\,
      \data3_s_reg[27]_rep__0\(25) => \generate_fir[0].fir_glob_inst_n_66\,
      \data3_s_reg[27]_rep__0\(24) => \generate_fir[0].fir_glob_inst_n_67\,
      \data3_s_reg[27]_rep__0\(23) => \generate_fir[0].fir_glob_inst_n_68\,
      \data3_s_reg[27]_rep__0\(22) => \generate_fir[0].fir_glob_inst_n_69\,
      \data3_s_reg[27]_rep__0\(21) => \generate_fir[0].fir_glob_inst_n_70\,
      \data3_s_reg[27]_rep__0\(20) => \generate_fir[0].fir_glob_inst_n_71\,
      \data3_s_reg[27]_rep__0\(19) => \generate_fir[0].fir_glob_inst_n_72\,
      \data3_s_reg[27]_rep__0\(18) => \generate_fir[0].fir_glob_inst_n_73\,
      \data3_s_reg[27]_rep__0\(17) => \generate_fir[0].fir_glob_inst_n_74\,
      \data3_s_reg[27]_rep__0\(16) => \generate_fir[0].fir_glob_inst_n_75\,
      \data3_s_reg[27]_rep__0\(15) => \generate_fir[0].fir_glob_inst_n_76\,
      \data3_s_reg[27]_rep__0\(14) => \generate_fir[0].fir_glob_inst_n_77\,
      \data3_s_reg[27]_rep__0\(13) => \generate_fir[0].fir_glob_inst_n_78\,
      \data3_s_reg[27]_rep__0\(12) => \generate_fir[0].fir_glob_inst_n_79\,
      \data3_s_reg[27]_rep__0\(11) => \generate_fir[0].fir_glob_inst_n_80\,
      \data3_s_reg[27]_rep__0\(10) => \generate_fir[0].fir_glob_inst_n_81\,
      \data3_s_reg[27]_rep__0\(9) => \generate_fir[0].fir_glob_inst_n_82\,
      \data3_s_reg[27]_rep__0\(8) => \generate_fir[0].fir_glob_inst_n_83\,
      \data3_s_reg[27]_rep__0\(7) => \generate_fir[0].fir_glob_inst_n_84\,
      \data3_s_reg[27]_rep__0\(6) => \generate_fir[0].fir_glob_inst_n_85\,
      \data3_s_reg[27]_rep__0\(5) => \generate_fir[0].fir_glob_inst_n_86\,
      \data3_s_reg[27]_rep__0\(4) => \generate_fir[0].fir_glob_inst_n_87\,
      \data3_s_reg[27]_rep__0\(3) => \generate_fir[0].fir_glob_inst_n_88\,
      \data3_s_reg[27]_rep__0\(2) => \generate_fir[0].fir_glob_inst_n_89\,
      \data3_s_reg[27]_rep__0\(1) => \generate_fir[0].fir_glob_inst_n_90\,
      \data3_s_reg[27]_rep__0\(0) => \generate_fir[0].fir_glob_inst_n_91\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(1 downto 0) => sel0(42 downto 41),
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\ => \generate_fir[44].fir_glob_inst_n_16\,
      \data_out_s_reg[10]_0\ => \generate_fir[44].fir_glob_inst_n_6\,
      \data_out_s_reg[11]_0\ => \generate_fir[44].fir_glob_inst_n_5\,
      \data_out_s_reg[12]_0\ => \generate_fir[44].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\ => \generate_fir[44].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[42].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[42].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[42].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[42].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[42].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[42].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[42].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[42].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[42].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[42].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[42].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[42].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[42].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[42].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[43].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[43].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[43].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[43].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[43].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[43].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[43].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[43].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[43].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[43].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[43].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[43].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[43].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[43].fir_glob_inst_n_34\,
      \data_out_s_reg[1]_0\ => \generate_fir[44].fir_glob_inst_n_15\,
      \data_out_s_reg[2]_0\ => \generate_fir[44].fir_glob_inst_n_14\,
      \data_out_s_reg[3]_0\ => \generate_fir[44].fir_glob_inst_n_13\,
      \data_out_s_reg[4]_0\ => \generate_fir[44].fir_glob_inst_n_12\,
      \data_out_s_reg[5]_0\ => \generate_fir[44].fir_glob_inst_n_11\,
      \data_out_s_reg[6]_0\ => \generate_fir[44].fir_glob_inst_n_10\,
      \data_out_s_reg[7]_0\ => \generate_fir[44].fir_glob_inst_n_9\,
      \data_out_s_reg[8]_0\ => \generate_fir[44].fir_glob_inst_n_8\,
      \data_out_s_reg[9]_0\ => \generate_fir[44].fir_glob_inst_n_7\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[44].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_42(0),
      sel0(0) => sel0(43)
    );
\generate_fir[45].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_38
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_93\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[44].fir_glob_inst_n_17\,
      D(14) => \generate_fir[44].fir_glob_inst_n_18\,
      D(13) => \generate_fir[44].fir_glob_inst_n_19\,
      D(12) => \generate_fir[44].fir_glob_inst_n_20\,
      D(11) => \generate_fir[44].fir_glob_inst_n_21\,
      D(10) => \generate_fir[44].fir_glob_inst_n_22\,
      D(9) => \generate_fir[44].fir_glob_inst_n_23\,
      D(8) => \generate_fir[44].fir_glob_inst_n_24\,
      D(7) => \generate_fir[44].fir_glob_inst_n_25\,
      D(6) => \generate_fir[44].fir_glob_inst_n_26\,
      D(5) => \generate_fir[44].fir_glob_inst_n_27\,
      D(4) => \generate_fir[44].fir_glob_inst_n_28\,
      D(3) => \generate_fir[44].fir_glob_inst_n_29\,
      D(2) => \generate_fir[44].fir_glob_inst_n_30\,
      D(1) => \generate_fir[44].fir_glob_inst_n_31\,
      D(0) => \generate_fir[44].fir_glob_inst_n_32\,
      E(0) => \result_s_reg[0]_43\(0),
      Q(15) => \generate_fir[45].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[45].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[45].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[45].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[45].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[45].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[45].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[45].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[45].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[45].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[45].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[45].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[45].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[45].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[45].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[45].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[44].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[45].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[45].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[45].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[45].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[45].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[45].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[45].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[45].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[45].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[45].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[45].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[45].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[45].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[45].fir_glob_inst_n_32\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[45].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_43(0),
      sel0(0) => sel0(44)
    );
\generate_fir[46].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_39
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_93\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[45].fir_glob_inst_n_3\,
      D(14) => \generate_fir[45].fir_glob_inst_n_4\,
      D(13) => \generate_fir[45].fir_glob_inst_n_5\,
      D(12) => \generate_fir[45].fir_glob_inst_n_6\,
      D(11) => \generate_fir[45].fir_glob_inst_n_7\,
      D(10) => \generate_fir[45].fir_glob_inst_n_8\,
      D(9) => \generate_fir[45].fir_glob_inst_n_9\,
      D(8) => \generate_fir[45].fir_glob_inst_n_10\,
      D(7) => \generate_fir[45].fir_glob_inst_n_11\,
      D(6) => \generate_fir[45].fir_glob_inst_n_12\,
      D(5) => \generate_fir[45].fir_glob_inst_n_13\,
      D(4) => \generate_fir[45].fir_glob_inst_n_14\,
      D(3) => \generate_fir[45].fir_glob_inst_n_15\,
      D(2) => \generate_fir[45].fir_glob_inst_n_16\,
      D(1) => \generate_fir[45].fir_glob_inst_n_17\,
      D(0) => \generate_fir[45].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_44\(0),
      Q(15) => \generate_fir[46].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[46].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[46].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[46].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[46].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[46].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[46].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[46].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[46].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[46].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[46].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[46].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[46].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[46].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[46].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[46].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[45].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[46].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[46].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[46].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[46].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[46].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[46].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[46].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[46].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[46].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[46].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[46].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[46].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[46].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[46].fir_glob_inst_n_32\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[46].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_44(0),
      sel0(0) => sel0(45)
    );
\generate_fir[47].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_40
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_93\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[46].fir_glob_inst_n_3\,
      D(14) => \generate_fir[46].fir_glob_inst_n_4\,
      D(13) => \generate_fir[46].fir_glob_inst_n_5\,
      D(12) => \generate_fir[46].fir_glob_inst_n_6\,
      D(11) => \generate_fir[46].fir_glob_inst_n_7\,
      D(10) => \generate_fir[46].fir_glob_inst_n_8\,
      D(9) => \generate_fir[46].fir_glob_inst_n_9\,
      D(8) => \generate_fir[46].fir_glob_inst_n_10\,
      D(7) => \generate_fir[46].fir_glob_inst_n_11\,
      D(6) => \generate_fir[46].fir_glob_inst_n_12\,
      D(5) => \generate_fir[46].fir_glob_inst_n_13\,
      D(4) => \generate_fir[46].fir_glob_inst_n_14\,
      D(3) => \generate_fir[46].fir_glob_inst_n_15\,
      D(2) => \generate_fir[46].fir_glob_inst_n_16\,
      D(1) => \generate_fir[46].fir_glob_inst_n_17\,
      D(0) => \generate_fir[46].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_45\(0),
      Q(15) => \generate_fir[47].fir_glob_inst_n_17\,
      Q(14) => \generate_fir[47].fir_glob_inst_n_18\,
      Q(13) => \generate_fir[47].fir_glob_inst_n_19\,
      Q(12) => \generate_fir[47].fir_glob_inst_n_20\,
      Q(11) => \generate_fir[47].fir_glob_inst_n_21\,
      Q(10) => \generate_fir[47].fir_glob_inst_n_22\,
      Q(9) => \generate_fir[47].fir_glob_inst_n_23\,
      Q(8) => \generate_fir[47].fir_glob_inst_n_24\,
      Q(7) => \generate_fir[47].fir_glob_inst_n_25\,
      Q(6) => \generate_fir[47].fir_glob_inst_n_26\,
      Q(5) => \generate_fir[47].fir_glob_inst_n_27\,
      Q(4) => \generate_fir[47].fir_glob_inst_n_28\,
      Q(3) => \generate_fir[47].fir_glob_inst_n_29\,
      Q(2) => \generate_fir[47].fir_glob_inst_n_30\,
      Q(1) => \generate_fir[47].fir_glob_inst_n_31\,
      Q(0) => \generate_fir[47].fir_glob_inst_n_32\,
      \bit_tab_s_reg[0]\ => \generate_fir[46].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(1 downto 0) => sel0(45 downto 44),
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\ => \generate_fir[47].fir_glob_inst_n_3\,
      \data_out_s_reg[10]_0\ => \generate_fir[47].fir_glob_inst_n_13\,
      \data_out_s_reg[11]_0\ => \generate_fir[47].fir_glob_inst_n_14\,
      \data_out_s_reg[12]_0\ => \generate_fir[47].fir_glob_inst_n_15\,
      \data_out_s_reg[13]_0\ => \generate_fir[47].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[45].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[45].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[45].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[45].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[45].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[45].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[45].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[45].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[45].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[45].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[45].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[45].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[45].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[45].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[46].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[46].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[46].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[46].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[46].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[46].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[46].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[46].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[46].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[46].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[46].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[46].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[46].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[46].fir_glob_inst_n_32\,
      \data_out_s_reg[1]_0\ => \generate_fir[47].fir_glob_inst_n_4\,
      \data_out_s_reg[2]_0\ => \generate_fir[47].fir_glob_inst_n_5\,
      \data_out_s_reg[3]_0\ => \generate_fir[47].fir_glob_inst_n_6\,
      \data_out_s_reg[4]_0\ => \generate_fir[47].fir_glob_inst_n_7\,
      \data_out_s_reg[5]_0\ => \generate_fir[47].fir_glob_inst_n_8\,
      \data_out_s_reg[6]_0\ => \generate_fir[47].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_0\ => \generate_fir[47].fir_glob_inst_n_10\,
      \data_out_s_reg[8]_0\ => \generate_fir[47].fir_glob_inst_n_11\,
      \data_out_s_reg[9]_0\ => \generate_fir[47].fir_glob_inst_n_12\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[47].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_45(0),
      sel0(0) => sel0(46)
    );
\generate_fir[48].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_41
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_93\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[47].fir_glob_inst_n_17\,
      D(14) => \generate_fir[47].fir_glob_inst_n_18\,
      D(13) => \generate_fir[47].fir_glob_inst_n_19\,
      D(12) => \generate_fir[47].fir_glob_inst_n_20\,
      D(11) => \generate_fir[47].fir_glob_inst_n_21\,
      D(10) => \generate_fir[47].fir_glob_inst_n_22\,
      D(9) => \generate_fir[47].fir_glob_inst_n_23\,
      D(8) => \generate_fir[47].fir_glob_inst_n_24\,
      D(7) => \generate_fir[47].fir_glob_inst_n_25\,
      D(6) => \generate_fir[47].fir_glob_inst_n_26\,
      D(5) => \generate_fir[47].fir_glob_inst_n_27\,
      D(4) => \generate_fir[47].fir_glob_inst_n_28\,
      D(3) => \generate_fir[47].fir_glob_inst_n_29\,
      D(2) => \generate_fir[47].fir_glob_inst_n_30\,
      D(1) => \generate_fir[47].fir_glob_inst_n_31\,
      D(0) => \generate_fir[47].fir_glob_inst_n_32\,
      E(0) => \result_s_reg[0]_46\(0),
      Q(15) => \generate_fir[48].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[48].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[48].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[48].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[48].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[48].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[48].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[48].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[48].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[48].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[48].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[48].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[48].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[48].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[48].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[48].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[47].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[48].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[48].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[48].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[48].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[48].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[48].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[48].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[48].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[48].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[48].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[48].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[48].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[48].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[48].fir_glob_inst_n_32\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[48].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_46(0),
      sel0(0) => sel0(47)
    );
\generate_fir[49].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_42
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_93\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[48].fir_glob_inst_n_3\,
      D(14) => \generate_fir[48].fir_glob_inst_n_4\,
      D(13) => \generate_fir[48].fir_glob_inst_n_5\,
      D(12) => \generate_fir[48].fir_glob_inst_n_6\,
      D(11) => \generate_fir[48].fir_glob_inst_n_7\,
      D(10) => \generate_fir[48].fir_glob_inst_n_8\,
      D(9) => \generate_fir[48].fir_glob_inst_n_9\,
      D(8) => \generate_fir[48].fir_glob_inst_n_10\,
      D(7) => \generate_fir[48].fir_glob_inst_n_11\,
      D(6) => \generate_fir[48].fir_glob_inst_n_12\,
      D(5) => \generate_fir[48].fir_glob_inst_n_13\,
      D(4) => \generate_fir[48].fir_glob_inst_n_14\,
      D(3) => \generate_fir[48].fir_glob_inst_n_15\,
      D(2) => \generate_fir[48].fir_glob_inst_n_16\,
      D(1) => \generate_fir[48].fir_glob_inst_n_17\,
      D(0) => \generate_fir[48].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_47\(0),
      Q(15) => \generate_fir[49].fir_glob_inst_n_5\,
      Q(14) => \generate_fir[49].fir_glob_inst_n_6\,
      Q(13) => \generate_fir[49].fir_glob_inst_n_7\,
      Q(12) => \generate_fir[49].fir_glob_inst_n_8\,
      Q(11) => \generate_fir[49].fir_glob_inst_n_9\,
      Q(10) => \generate_fir[49].fir_glob_inst_n_10\,
      Q(9) => \generate_fir[49].fir_glob_inst_n_11\,
      Q(8) => \generate_fir[49].fir_glob_inst_n_12\,
      Q(7) => \generate_fir[49].fir_glob_inst_n_13\,
      Q(6) => \generate_fir[49].fir_glob_inst_n_14\,
      Q(5) => \generate_fir[49].fir_glob_inst_n_15\,
      Q(4) => \generate_fir[49].fir_glob_inst_n_16\,
      Q(3) => \generate_fir[49].fir_glob_inst_n_17\,
      Q(2) => \generate_fir[49].fir_glob_inst_n_18\,
      Q(1) => \generate_fir[49].fir_glob_inst_n_19\,
      Q(0) => \generate_fir[49].fir_glob_inst_n_20\,
      \bit_tab_s_reg[0]\ => \generate_fir[48].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(4) => sel0(49),
      data_en_o_reg_0(3 downto 0) => sel0(47 downto 44),
      data_en_o_reg_1 => \generate_fir[52].fir_glob_inst_n_3\,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\ => \generate_fir[49].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_1\ => \generate_fir[49].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[49].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[49].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[49].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[49].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[49].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[49].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[49].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[49].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[49].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[49].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[49].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[49].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[49].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[49].fir_glob_inst_n_34\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[49].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_47(0),
      sel0(0) => sel0(48)
    );
\generate_fir[4].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_43
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_1\,
      A(26 downto 0) => \fir_proc_inst/data3_s\(26 downto 0),
      D(15) => \generate_fir[3].fir_glob_inst_n_4\,
      D(14) => \generate_fir[3].fir_glob_inst_n_5\,
      D(13) => \generate_fir[3].fir_glob_inst_n_6\,
      D(12) => \generate_fir[3].fir_glob_inst_n_7\,
      D(11) => \generate_fir[3].fir_glob_inst_n_8\,
      D(10) => \generate_fir[3].fir_glob_inst_n_9\,
      D(9) => \generate_fir[3].fir_glob_inst_n_10\,
      D(8) => \generate_fir[3].fir_glob_inst_n_11\,
      D(7) => \generate_fir[3].fir_glob_inst_n_12\,
      D(6) => \generate_fir[3].fir_glob_inst_n_13\,
      D(5) => \generate_fir[3].fir_glob_inst_n_14\,
      D(4) => \generate_fir[3].fir_glob_inst_n_15\,
      D(3) => \generate_fir[3].fir_glob_inst_n_16\,
      D(2) => \generate_fir[3].fir_glob_inst_n_17\,
      D(1) => \generate_fir[3].fir_glob_inst_n_18\,
      D(0) => \generate_fir[3].fir_glob_inst_n_19\,
      E(0) => \result_s_reg[0]_2\(0),
      Q(15) => \generate_fir[4].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[4].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[4].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[4].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[4].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[4].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[4].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[4].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[4].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[4].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[4].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[4].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[4].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[4].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[4].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[4].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[3].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[4].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[4].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[4].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[4].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[4].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[4].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[4].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[4].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[4].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[4].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[4].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[4].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[4].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[4].fir_glob_inst_n_32\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[4].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_2(0),
      sel0(0) => sel0(3)
    );
\generate_fir[50].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_44
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_93\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[49].fir_glob_inst_n_5\,
      D(14) => \generate_fir[49].fir_glob_inst_n_6\,
      D(13) => \generate_fir[49].fir_glob_inst_n_7\,
      D(12) => \generate_fir[49].fir_glob_inst_n_8\,
      D(11) => \generate_fir[49].fir_glob_inst_n_9\,
      D(10) => \generate_fir[49].fir_glob_inst_n_10\,
      D(9) => \generate_fir[49].fir_glob_inst_n_11\,
      D(8) => \generate_fir[49].fir_glob_inst_n_12\,
      D(7) => \generate_fir[49].fir_glob_inst_n_13\,
      D(6) => \generate_fir[49].fir_glob_inst_n_14\,
      D(5) => \generate_fir[49].fir_glob_inst_n_15\,
      D(4) => \generate_fir[49].fir_glob_inst_n_16\,
      D(3) => \generate_fir[49].fir_glob_inst_n_17\,
      D(2) => \generate_fir[49].fir_glob_inst_n_18\,
      D(1) => \generate_fir[49].fir_glob_inst_n_19\,
      D(0) => \generate_fir[49].fir_glob_inst_n_20\,
      E(0) => \result_s_reg[0]_48\(0),
      Q(15) => \generate_fir[50].fir_glob_inst_n_18\,
      Q(14) => \generate_fir[50].fir_glob_inst_n_19\,
      Q(13) => \generate_fir[50].fir_glob_inst_n_20\,
      Q(12) => \generate_fir[50].fir_glob_inst_n_21\,
      Q(11) => \generate_fir[50].fir_glob_inst_n_22\,
      Q(10) => \generate_fir[50].fir_glob_inst_n_23\,
      Q(9) => \generate_fir[50].fir_glob_inst_n_24\,
      Q(8) => \generate_fir[50].fir_glob_inst_n_25\,
      Q(7) => \generate_fir[50].fir_glob_inst_n_26\,
      Q(6) => \generate_fir[50].fir_glob_inst_n_27\,
      Q(5) => \generate_fir[50].fir_glob_inst_n_28\,
      Q(4) => \generate_fir[50].fir_glob_inst_n_29\,
      Q(3) => \generate_fir[50].fir_glob_inst_n_30\,
      Q(2) => \generate_fir[50].fir_glob_inst_n_31\,
      Q(1) => \generate_fir[50].fir_glob_inst_n_32\,
      Q(0) => \generate_fir[50].fir_glob_inst_n_33\,
      \bit_tab_s_reg[0]\ => \generate_fir[49].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(49),
      data_en_o_reg_1 => \generate_fir[52].fir_glob_inst_n_3\,
      data_en_o_reg_2 => \generate_fir[49].fir_glob_inst_n_4\,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\ => \generate_fir[50].fir_glob_inst_n_3\,
      \data_out_s_reg[0]_1\ => \generate_fir[50].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_2\ => \generate_fir[47].fir_glob_inst_n_3\,
      \data_out_s_reg[0]_3\ => \generate_fir[53].fir_glob_inst_n_4\,
      \data_out_s_reg[10]_0\ => \generate_fir[50].fir_glob_inst_n_14\,
      \data_out_s_reg[10]_1\ => \generate_fir[47].fir_glob_inst_n_13\,
      \data_out_s_reg[10]_2\ => \generate_fir[53].fir_glob_inst_n_14\,
      \data_out_s_reg[11]_0\ => \generate_fir[50].fir_glob_inst_n_15\,
      \data_out_s_reg[11]_1\ => \generate_fir[47].fir_glob_inst_n_14\,
      \data_out_s_reg[11]_2\ => \generate_fir[53].fir_glob_inst_n_15\,
      \data_out_s_reg[12]_0\ => \generate_fir[50].fir_glob_inst_n_16\,
      \data_out_s_reg[12]_1\ => \generate_fir[47].fir_glob_inst_n_15\,
      \data_out_s_reg[12]_2\ => \generate_fir[53].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_0\ => \generate_fir[50].fir_glob_inst_n_17\,
      \data_out_s_reg[13]_1\ => \generate_fir[47].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_2\ => \generate_fir[53].fir_glob_inst_n_17\,
      \data_out_s_reg[13]_3\(13) => \generate_fir[48].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_3\(12) => \generate_fir[48].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_3\(11) => \generate_fir[48].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_3\(10) => \generate_fir[48].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_3\(9) => \generate_fir[48].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_3\(8) => \generate_fir[48].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_3\(7) => \generate_fir[48].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_3\(6) => \generate_fir[48].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_3\(5) => \generate_fir[48].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_3\(4) => \generate_fir[48].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_3\(3) => \generate_fir[48].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_3\(2) => \generate_fir[48].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_3\(1) => \generate_fir[48].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_3\(0) => \generate_fir[48].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_4\(13) => \generate_fir[49].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_4\(12) => \generate_fir[49].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_4\(11) => \generate_fir[49].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_4\(10) => \generate_fir[49].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_4\(9) => \generate_fir[49].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_4\(8) => \generate_fir[49].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_4\(7) => \generate_fir[49].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_4\(6) => \generate_fir[49].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_4\(5) => \generate_fir[49].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_4\(4) => \generate_fir[49].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_4\(3) => \generate_fir[49].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_4\(2) => \generate_fir[49].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_4\(1) => \generate_fir[49].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_4\(0) => \generate_fir[49].fir_glob_inst_n_34\,
      \data_out_s_reg[1]_0\ => \generate_fir[50].fir_glob_inst_n_5\,
      \data_out_s_reg[1]_1\ => \generate_fir[47].fir_glob_inst_n_4\,
      \data_out_s_reg[1]_2\ => \generate_fir[53].fir_glob_inst_n_5\,
      \data_out_s_reg[2]_0\ => \generate_fir[50].fir_glob_inst_n_6\,
      \data_out_s_reg[2]_1\ => \generate_fir[47].fir_glob_inst_n_5\,
      \data_out_s_reg[2]_2\ => \generate_fir[53].fir_glob_inst_n_6\,
      \data_out_s_reg[3]_0\ => \generate_fir[50].fir_glob_inst_n_7\,
      \data_out_s_reg[3]_1\ => \generate_fir[47].fir_glob_inst_n_6\,
      \data_out_s_reg[3]_2\ => \generate_fir[53].fir_glob_inst_n_7\,
      \data_out_s_reg[4]_0\ => \generate_fir[50].fir_glob_inst_n_8\,
      \data_out_s_reg[4]_1\ => \generate_fir[47].fir_glob_inst_n_7\,
      \data_out_s_reg[4]_2\ => \generate_fir[53].fir_glob_inst_n_8\,
      \data_out_s_reg[5]_0\ => \generate_fir[50].fir_glob_inst_n_9\,
      \data_out_s_reg[5]_1\ => \generate_fir[47].fir_glob_inst_n_8\,
      \data_out_s_reg[5]_2\ => \generate_fir[53].fir_glob_inst_n_9\,
      \data_out_s_reg[6]_0\ => \generate_fir[50].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_1\ => \generate_fir[47].fir_glob_inst_n_9\,
      \data_out_s_reg[6]_2\ => \generate_fir[53].fir_glob_inst_n_10\,
      \data_out_s_reg[7]_0\ => \generate_fir[50].fir_glob_inst_n_11\,
      \data_out_s_reg[7]_1\ => \generate_fir[47].fir_glob_inst_n_10\,
      \data_out_s_reg[7]_2\ => \generate_fir[53].fir_glob_inst_n_11\,
      \data_out_s_reg[8]_0\ => \generate_fir[50].fir_glob_inst_n_12\,
      \data_out_s_reg[8]_1\ => \generate_fir[47].fir_glob_inst_n_11\,
      \data_out_s_reg[8]_2\ => \generate_fir[53].fir_glob_inst_n_12\,
      \data_out_s_reg[9]_0\ => \generate_fir[50].fir_glob_inst_n_13\,
      \data_out_s_reg[9]_1\ => \generate_fir[47].fir_glob_inst_n_12\,
      \data_out_s_reg[9]_2\ => \generate_fir[53].fir_glob_inst_n_13\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[50].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_48(0),
      sel0(1 downto 0) => sel0(48 downto 47)
    );
\generate_fir[51].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_45
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_93\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[50].fir_glob_inst_n_18\,
      D(14) => \generate_fir[50].fir_glob_inst_n_19\,
      D(13) => \generate_fir[50].fir_glob_inst_n_20\,
      D(12) => \generate_fir[50].fir_glob_inst_n_21\,
      D(11) => \generate_fir[50].fir_glob_inst_n_22\,
      D(10) => \generate_fir[50].fir_glob_inst_n_23\,
      D(9) => \generate_fir[50].fir_glob_inst_n_24\,
      D(8) => \generate_fir[50].fir_glob_inst_n_25\,
      D(7) => \generate_fir[50].fir_glob_inst_n_26\,
      D(6) => \generate_fir[50].fir_glob_inst_n_27\,
      D(5) => \generate_fir[50].fir_glob_inst_n_28\,
      D(4) => \generate_fir[50].fir_glob_inst_n_29\,
      D(3) => \generate_fir[50].fir_glob_inst_n_30\,
      D(2) => \generate_fir[50].fir_glob_inst_n_31\,
      D(1) => \generate_fir[50].fir_glob_inst_n_32\,
      D(0) => \generate_fir[50].fir_glob_inst_n_33\,
      E(0) => \result_s_reg[0]_49\(0),
      Q(15) => \generate_fir[51].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[51].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[51].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[51].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[51].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[51].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[51].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[51].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[51].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[51].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[51].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[51].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[51].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[51].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[51].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[51].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[50].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[51].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[51].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[51].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[51].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[51].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[51].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[51].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[51].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[51].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[51].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[51].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[51].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[51].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[51].fir_glob_inst_n_32\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[51].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_49(0),
      sel0(0) => sel0(50)
    );
\generate_fir[52].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_46
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_93\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[51].fir_glob_inst_n_3\,
      D(14) => \generate_fir[51].fir_glob_inst_n_4\,
      D(13) => \generate_fir[51].fir_glob_inst_n_5\,
      D(12) => \generate_fir[51].fir_glob_inst_n_6\,
      D(11) => \generate_fir[51].fir_glob_inst_n_7\,
      D(10) => \generate_fir[51].fir_glob_inst_n_8\,
      D(9) => \generate_fir[51].fir_glob_inst_n_9\,
      D(8) => \generate_fir[51].fir_glob_inst_n_10\,
      D(7) => \generate_fir[51].fir_glob_inst_n_11\,
      D(6) => \generate_fir[51].fir_glob_inst_n_12\,
      D(5) => \generate_fir[51].fir_glob_inst_n_13\,
      D(4) => \generate_fir[51].fir_glob_inst_n_14\,
      D(3) => \generate_fir[51].fir_glob_inst_n_15\,
      D(2) => \generate_fir[51].fir_glob_inst_n_16\,
      D(1) => \generate_fir[51].fir_glob_inst_n_17\,
      D(0) => \generate_fir[51].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_50\(0),
      Q(15) => \generate_fir[52].fir_glob_inst_n_4\,
      Q(14) => \generate_fir[52].fir_glob_inst_n_5\,
      Q(13) => \generate_fir[52].fir_glob_inst_n_6\,
      Q(12) => \generate_fir[52].fir_glob_inst_n_7\,
      Q(11) => \generate_fir[52].fir_glob_inst_n_8\,
      Q(10) => \generate_fir[52].fir_glob_inst_n_9\,
      Q(9) => \generate_fir[52].fir_glob_inst_n_10\,
      Q(8) => \generate_fir[52].fir_glob_inst_n_11\,
      Q(7) => \generate_fir[52].fir_glob_inst_n_12\,
      Q(6) => \generate_fir[52].fir_glob_inst_n_13\,
      Q(5) => \generate_fir[52].fir_glob_inst_n_14\,
      Q(4) => \generate_fir[52].fir_glob_inst_n_15\,
      Q(3) => \generate_fir[52].fir_glob_inst_n_16\,
      Q(2) => \generate_fir[52].fir_glob_inst_n_17\,
      Q(1) => \generate_fir[52].fir_glob_inst_n_18\,
      Q(0) => \generate_fir[52].fir_glob_inst_n_19\,
      \bit_tab_s_reg[0]\ => \generate_fir[51].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(1) => sel0(52),
      data_en_o_reg_0(0) => sel0(50),
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\ => \generate_fir[52].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[52].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[52].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[52].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[52].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[52].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[52].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[52].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[52].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[52].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[52].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[52].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[52].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[52].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[52].fir_glob_inst_n_33\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[52].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_50(0),
      sel0(0) => sel0(51)
    );
\generate_fir[53].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_47
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_93\,
      A(26) => \generate_fir[0].fir_glob_inst_n_65\,
      A(25) => \generate_fir[0].fir_glob_inst_n_66\,
      A(24) => \generate_fir[0].fir_glob_inst_n_67\,
      A(23) => \generate_fir[0].fir_glob_inst_n_68\,
      A(22) => \generate_fir[0].fir_glob_inst_n_69\,
      A(21) => \generate_fir[0].fir_glob_inst_n_70\,
      A(20) => \generate_fir[0].fir_glob_inst_n_71\,
      A(19) => \generate_fir[0].fir_glob_inst_n_72\,
      A(18) => \generate_fir[0].fir_glob_inst_n_73\,
      A(17) => \generate_fir[0].fir_glob_inst_n_74\,
      A(16) => \generate_fir[0].fir_glob_inst_n_75\,
      A(15) => \generate_fir[0].fir_glob_inst_n_76\,
      A(14) => \generate_fir[0].fir_glob_inst_n_77\,
      A(13) => \generate_fir[0].fir_glob_inst_n_78\,
      A(12) => \generate_fir[0].fir_glob_inst_n_79\,
      A(11) => \generate_fir[0].fir_glob_inst_n_80\,
      A(10) => \generate_fir[0].fir_glob_inst_n_81\,
      A(9) => \generate_fir[0].fir_glob_inst_n_82\,
      A(8) => \generate_fir[0].fir_glob_inst_n_83\,
      A(7) => \generate_fir[0].fir_glob_inst_n_84\,
      A(6) => \generate_fir[0].fir_glob_inst_n_85\,
      A(5) => \generate_fir[0].fir_glob_inst_n_86\,
      A(4) => \generate_fir[0].fir_glob_inst_n_87\,
      A(3) => \generate_fir[0].fir_glob_inst_n_88\,
      A(2) => \generate_fir[0].fir_glob_inst_n_89\,
      A(1) => \generate_fir[0].fir_glob_inst_n_90\,
      A(0) => \generate_fir[0].fir_glob_inst_n_91\,
      CEP => \fir_proc_inst/multiplier_i/CEP\,
      D(15) => \generate_fir[52].fir_glob_inst_n_4\,
      D(14) => \generate_fir[52].fir_glob_inst_n_5\,
      D(13) => \generate_fir[52].fir_glob_inst_n_6\,
      D(12) => \generate_fir[52].fir_glob_inst_n_7\,
      D(11) => \generate_fir[52].fir_glob_inst_n_8\,
      D(10) => \generate_fir[52].fir_glob_inst_n_9\,
      D(9) => \generate_fir[52].fir_glob_inst_n_10\,
      D(8) => \generate_fir[52].fir_glob_inst_n_11\,
      D(7) => \generate_fir[52].fir_glob_inst_n_12\,
      D(6) => \generate_fir[52].fir_glob_inst_n_13\,
      D(5) => \generate_fir[52].fir_glob_inst_n_14\,
      D(4) => \generate_fir[52].fir_glob_inst_n_15\,
      D(3) => \generate_fir[52].fir_glob_inst_n_16\,
      D(2) => \generate_fir[52].fir_glob_inst_n_17\,
      D(1) => \generate_fir[52].fir_glob_inst_n_18\,
      D(0) => \generate_fir[52].fir_glob_inst_n_19\,
      E(0) => \result_s_reg[0]_51\(0),
      Q(15) => \generate_fir[53].fir_glob_inst_n_18\,
      Q(14) => \generate_fir[53].fir_glob_inst_n_19\,
      Q(13) => \generate_fir[53].fir_glob_inst_n_20\,
      Q(12) => \generate_fir[53].fir_glob_inst_n_21\,
      Q(11) => \generate_fir[53].fir_glob_inst_n_22\,
      Q(10) => \generate_fir[53].fir_glob_inst_n_23\,
      Q(9) => \generate_fir[53].fir_glob_inst_n_24\,
      Q(8) => \generate_fir[53].fir_glob_inst_n_25\,
      Q(7) => \generate_fir[53].fir_glob_inst_n_26\,
      Q(6) => \generate_fir[53].fir_glob_inst_n_27\,
      Q(5) => \generate_fir[53].fir_glob_inst_n_28\,
      Q(4) => \generate_fir[53].fir_glob_inst_n_29\,
      Q(3) => \generate_fir[53].fir_glob_inst_n_30\,
      Q(2) => \generate_fir[53].fir_glob_inst_n_31\,
      Q(1) => \generate_fir[53].fir_glob_inst_n_32\,
      Q(0) => \generate_fir[53].fir_glob_inst_n_33\,
      \bit_tab_s_reg[0]\ => \generate_fir[52].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(52),
      data_en_o_reg_1 => \generate_fir[53].fir_glob_inst_n_3\,
      \data_en_s_reg_rep__0\ => \generate_fir[54].fir_glob_inst_n_4\,
      \data_out_s_reg[0]_0\ => \generate_fir[53].fir_glob_inst_n_4\,
      \data_out_s_reg[10]_0\ => \generate_fir[53].fir_glob_inst_n_14\,
      \data_out_s_reg[11]_0\ => \generate_fir[53].fir_glob_inst_n_15\,
      \data_out_s_reg[12]_0\ => \generate_fir[53].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_0\ => \generate_fir[53].fir_glob_inst_n_17\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[51].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[51].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[51].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[51].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[51].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[51].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[51].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[51].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[51].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[51].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[51].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[51].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[51].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[51].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[52].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[52].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[52].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[52].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[52].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[52].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[52].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[52].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[52].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[52].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[52].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[52].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[52].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[52].fir_glob_inst_n_33\,
      \data_out_s_reg[1]_0\ => \generate_fir[53].fir_glob_inst_n_5\,
      \data_out_s_reg[2]_0\ => \generate_fir[53].fir_glob_inst_n_6\,
      \data_out_s_reg[3]_0\ => \generate_fir[53].fir_glob_inst_n_7\,
      \data_out_s_reg[4]_0\ => \generate_fir[53].fir_glob_inst_n_8\,
      \data_out_s_reg[5]_0\ => \generate_fir[53].fir_glob_inst_n_9\,
      \data_out_s_reg[6]_0\ => \generate_fir[53].fir_glob_inst_n_10\,
      \data_out_s_reg[7]_0\ => \generate_fir[53].fir_glob_inst_n_11\,
      \data_out_s_reg[8]_0\ => \generate_fir[53].fir_glob_inst_n_12\,
      \data_out_s_reg[9]_0\ => \generate_fir[53].fir_glob_inst_n_13\,
      enable_s => enable_s,
      reset_accum_in_s_reg => \generate_fir[53].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_51(0),
      sel0(4) => sel0(53),
      sel0(3 downto 0) => sel0(51 downto 48)
    );
\generate_fir[54].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_48
     port map (
      D(15) => \generate_fir[53].fir_glob_inst_n_18\,
      D(14) => \generate_fir[53].fir_glob_inst_n_19\,
      D(13) => \generate_fir[53].fir_glob_inst_n_20\,
      D(12) => \generate_fir[53].fir_glob_inst_n_21\,
      D(11) => \generate_fir[53].fir_glob_inst_n_22\,
      D(10) => \generate_fir[53].fir_glob_inst_n_23\,
      D(9) => \generate_fir[53].fir_glob_inst_n_24\,
      D(8) => \generate_fir[53].fir_glob_inst_n_25\,
      D(7) => \generate_fir[53].fir_glob_inst_n_26\,
      D(6) => \generate_fir[53].fir_glob_inst_n_27\,
      D(5) => \generate_fir[53].fir_glob_inst_n_28\,
      D(4) => \generate_fir[53].fir_glob_inst_n_29\,
      D(3) => \generate_fir[53].fir_glob_inst_n_30\,
      D(2) => \generate_fir[53].fir_glob_inst_n_31\,
      D(1) => \generate_fir[53].fir_glob_inst_n_32\,
      D(0) => \generate_fir[53].fir_glob_inst_n_33\,
      DSP48E1_inst => \generate_fir[54].fir_glob_inst_n_0\,
      DSP48E1_inst_0 => \generate_fir[54].fir_glob_inst_n_4\,
      E(0) => \result_s_reg[0]_52\(0),
      Q(13) => \generate_fir[54].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[54].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[54].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[54].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[54].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[54].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[54].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[54].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[54].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[54].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[54].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[54].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[54].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[54].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[53].fir_glob_inst_n_0\,
      \data3_s_reg[27]_rep\(27) => \generate_fir[0].fir_glob_inst_n_36\,
      \data3_s_reg[27]_rep\(26) => \generate_fir[0].fir_glob_inst_n_37\,
      \data3_s_reg[27]_rep\(25) => \generate_fir[0].fir_glob_inst_n_38\,
      \data3_s_reg[27]_rep\(24) => \generate_fir[0].fir_glob_inst_n_39\,
      \data3_s_reg[27]_rep\(23) => \generate_fir[0].fir_glob_inst_n_40\,
      \data3_s_reg[27]_rep\(22) => \generate_fir[0].fir_glob_inst_n_41\,
      \data3_s_reg[27]_rep\(21) => \generate_fir[0].fir_glob_inst_n_42\,
      \data3_s_reg[27]_rep\(20) => \generate_fir[0].fir_glob_inst_n_43\,
      \data3_s_reg[27]_rep\(19) => \generate_fir[0].fir_glob_inst_n_44\,
      \data3_s_reg[27]_rep\(18) => \generate_fir[0].fir_glob_inst_n_45\,
      \data3_s_reg[27]_rep\(17) => \generate_fir[0].fir_glob_inst_n_46\,
      \data3_s_reg[27]_rep\(16) => \generate_fir[0].fir_glob_inst_n_47\,
      \data3_s_reg[27]_rep\(15) => \generate_fir[0].fir_glob_inst_n_48\,
      \data3_s_reg[27]_rep\(14) => \generate_fir[0].fir_glob_inst_n_49\,
      \data3_s_reg[27]_rep\(13) => \generate_fir[0].fir_glob_inst_n_50\,
      \data3_s_reg[27]_rep\(12) => \generate_fir[0].fir_glob_inst_n_51\,
      \data3_s_reg[27]_rep\(11) => \generate_fir[0].fir_glob_inst_n_52\,
      \data3_s_reg[27]_rep\(10) => \generate_fir[0].fir_glob_inst_n_53\,
      \data3_s_reg[27]_rep\(9) => \generate_fir[0].fir_glob_inst_n_54\,
      \data3_s_reg[27]_rep\(8) => \generate_fir[0].fir_glob_inst_n_55\,
      \data3_s_reg[27]_rep\(7) => \generate_fir[0].fir_glob_inst_n_56\,
      \data3_s_reg[27]_rep\(6) => \generate_fir[0].fir_glob_inst_n_57\,
      \data3_s_reg[27]_rep\(5) => \generate_fir[0].fir_glob_inst_n_58\,
      \data3_s_reg[27]_rep\(4) => \generate_fir[0].fir_glob_inst_n_59\,
      \data3_s_reg[27]_rep\(3) => \generate_fir[0].fir_glob_inst_n_60\,
      \data3_s_reg[27]_rep\(2) => \generate_fir[0].fir_glob_inst_n_61\,
      \data3_s_reg[27]_rep\(1) => \generate_fir[0].fir_glob_inst_n_62\,
      \data3_s_reg[27]_rep\(0) => \generate_fir[0].fir_glob_inst_n_63\,
      data_clk_i => data_clk_i,
      data_en_s => \fir_proc_inst/data_en_s\,
      enable_s => enable_s,
      pcen_reg_rep => \generate_fir[0].fir_glob_inst_n_33\,
      reset_accum_in_s_reg(0) => reset_accum_in_s_reg_52(0),
      sel0(0) => sel0(53)
    );
\generate_fir[5].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_49
     port map (
      A(27 downto 0) => \fir_proc_inst/data3_s\(27 downto 0),
      D(15) => \generate_fir[4].fir_glob_inst_n_3\,
      D(14) => \generate_fir[4].fir_glob_inst_n_4\,
      D(13) => \generate_fir[4].fir_glob_inst_n_5\,
      D(12) => \generate_fir[4].fir_glob_inst_n_6\,
      D(11) => \generate_fir[4].fir_glob_inst_n_7\,
      D(10) => \generate_fir[4].fir_glob_inst_n_8\,
      D(9) => \generate_fir[4].fir_glob_inst_n_9\,
      D(8) => \generate_fir[4].fir_glob_inst_n_10\,
      D(7) => \generate_fir[4].fir_glob_inst_n_11\,
      D(6) => \generate_fir[4].fir_glob_inst_n_12\,
      D(5) => \generate_fir[4].fir_glob_inst_n_13\,
      D(4) => \generate_fir[4].fir_glob_inst_n_14\,
      D(3) => \generate_fir[4].fir_glob_inst_n_15\,
      D(2) => \generate_fir[4].fir_glob_inst_n_16\,
      D(1) => \generate_fir[4].fir_glob_inst_n_17\,
      D(0) => \generate_fir[4].fir_glob_inst_n_18\,
      E(0) => \result_s_reg[0]_3\(0),
      Q(15) => \generate_fir[5].fir_glob_inst_n_17\,
      Q(14) => \generate_fir[5].fir_glob_inst_n_18\,
      Q(13) => \generate_fir[5].fir_glob_inst_n_19\,
      Q(12) => \generate_fir[5].fir_glob_inst_n_20\,
      Q(11) => \generate_fir[5].fir_glob_inst_n_21\,
      Q(10) => \generate_fir[5].fir_glob_inst_n_22\,
      Q(9) => \generate_fir[5].fir_glob_inst_n_23\,
      Q(8) => \generate_fir[5].fir_glob_inst_n_24\,
      Q(7) => \generate_fir[5].fir_glob_inst_n_25\,
      Q(6) => \generate_fir[5].fir_glob_inst_n_26\,
      Q(5) => \generate_fir[5].fir_glob_inst_n_27\,
      Q(4) => \generate_fir[5].fir_glob_inst_n_28\,
      Q(3) => \generate_fir[5].fir_glob_inst_n_29\,
      Q(2) => \generate_fir[5].fir_glob_inst_n_30\,
      Q(1) => \generate_fir[5].fir_glob_inst_n_31\,
      Q(0) => \generate_fir[5].fir_glob_inst_n_32\,
      \bit_tab_s_reg[0]\ => \generate_fir[4].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(4),
      data_en_o_reg_1 => \generate_fir[1].fir_glob_inst_n_4\,
      data_en_o_reg_10 => \generate_fir[1].fir_glob_inst_n_11\,
      data_en_o_reg_11 => \generate_fir[1].fir_glob_inst_n_12\,
      data_en_o_reg_12 => \generate_fir[1].fir_glob_inst_n_13\,
      data_en_o_reg_13 => \generate_fir[1].fir_glob_inst_n_14\,
      data_en_o_reg_14 => \generate_fir[1].fir_glob_inst_n_15\,
      data_en_o_reg_15 => \generate_fir[1].fir_glob_inst_n_16\,
      data_en_o_reg_16 => \generate_fir[1].fir_glob_inst_n_17\,
      data_en_o_reg_2(1 downto 0) => sel0(3 downto 2),
      data_en_o_reg_3 => \generate_fir[7].fir_glob_inst_n_4\,
      data_en_o_reg_4 => \generate_fir[1].fir_glob_inst_n_5\,
      data_en_o_reg_5 => \generate_fir[1].fir_glob_inst_n_6\,
      data_en_o_reg_6 => \generate_fir[1].fir_glob_inst_n_7\,
      data_en_o_reg_7 => \generate_fir[1].fir_glob_inst_n_8\,
      data_en_o_reg_8 => \generate_fir[1].fir_glob_inst_n_9\,
      data_en_o_reg_9 => \generate_fir[1].fir_glob_inst_n_10\,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\ => \generate_fir[5].fir_glob_inst_n_3\,
      \data_out_s_reg[10]_0\ => \generate_fir[5].fir_glob_inst_n_13\,
      \data_out_s_reg[11]_0\ => \generate_fir[5].fir_glob_inst_n_14\,
      \data_out_s_reg[12]_0\ => \generate_fir[5].fir_glob_inst_n_15\,
      \data_out_s_reg[13]_0\ => \generate_fir[5].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_1\(13) => \generate_fir[3].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_1\(12) => \generate_fir[3].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_1\(11) => \generate_fir[3].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_1\(10) => \generate_fir[3].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_1\(9) => \generate_fir[3].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_1\(8) => \generate_fir[3].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_1\(7) => \generate_fir[3].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_1\(6) => \generate_fir[3].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_1\(5) => \generate_fir[3].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_1\(4) => \generate_fir[3].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_1\(3) => \generate_fir[3].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_1\(2) => \generate_fir[3].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_1\(1) => \generate_fir[3].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_1\(0) => \generate_fir[3].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[4].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[4].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[4].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[4].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[4].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[4].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[4].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[4].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[4].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[4].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[4].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[4].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[4].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[4].fir_glob_inst_n_32\,
      \data_out_s_reg[1]_0\ => \generate_fir[5].fir_glob_inst_n_4\,
      \data_out_s_reg[2]_0\ => \generate_fir[5].fir_glob_inst_n_5\,
      \data_out_s_reg[3]_0\ => \generate_fir[5].fir_glob_inst_n_6\,
      \data_out_s_reg[4]_0\ => \generate_fir[5].fir_glob_inst_n_7\,
      \data_out_s_reg[5]_0\ => \generate_fir[5].fir_glob_inst_n_8\,
      \data_out_s_reg[6]_0\ => \generate_fir[5].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_0\ => \generate_fir[5].fir_glob_inst_n_10\,
      \data_out_s_reg[8]_0\ => \generate_fir[5].fir_glob_inst_n_11\,
      \data_out_s_reg[9]_0\ => \generate_fir[5].fir_glob_inst_n_12\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[5].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_3(0)
    );
\generate_fir[6].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_50
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_1\,
      A(26 downto 0) => \fir_proc_inst/data3_s\(26 downto 0),
      D(15) => \generate_fir[5].fir_glob_inst_n_17\,
      D(14) => \generate_fir[5].fir_glob_inst_n_18\,
      D(13) => \generate_fir[5].fir_glob_inst_n_19\,
      D(12) => \generate_fir[5].fir_glob_inst_n_20\,
      D(11) => \generate_fir[5].fir_glob_inst_n_21\,
      D(10) => \generate_fir[5].fir_glob_inst_n_22\,
      D(9) => \generate_fir[5].fir_glob_inst_n_23\,
      D(8) => \generate_fir[5].fir_glob_inst_n_24\,
      D(7) => \generate_fir[5].fir_glob_inst_n_25\,
      D(6) => \generate_fir[5].fir_glob_inst_n_26\,
      D(5) => \generate_fir[5].fir_glob_inst_n_27\,
      D(4) => \generate_fir[5].fir_glob_inst_n_28\,
      D(3) => \generate_fir[5].fir_glob_inst_n_29\,
      D(2) => \generate_fir[5].fir_glob_inst_n_30\,
      D(1) => \generate_fir[5].fir_glob_inst_n_31\,
      D(0) => \generate_fir[5].fir_glob_inst_n_32\,
      E(0) => \result_s_reg[0]_4\(0),
      Q(15) => \generate_fir[6].fir_glob_inst_n_4\,
      Q(14) => \generate_fir[6].fir_glob_inst_n_5\,
      Q(13) => \generate_fir[6].fir_glob_inst_n_6\,
      Q(12) => \generate_fir[6].fir_glob_inst_n_7\,
      Q(11) => \generate_fir[6].fir_glob_inst_n_8\,
      Q(10) => \generate_fir[6].fir_glob_inst_n_9\,
      Q(9) => \generate_fir[6].fir_glob_inst_n_10\,
      Q(8) => \generate_fir[6].fir_glob_inst_n_11\,
      Q(7) => \generate_fir[6].fir_glob_inst_n_12\,
      Q(6) => \generate_fir[6].fir_glob_inst_n_13\,
      Q(5) => \generate_fir[6].fir_glob_inst_n_14\,
      Q(4) => \generate_fir[6].fir_glob_inst_n_15\,
      Q(3) => \generate_fir[6].fir_glob_inst_n_16\,
      Q(2) => \generate_fir[6].fir_glob_inst_n_17\,
      Q(1) => \generate_fir[6].fir_glob_inst_n_18\,
      Q(0) => \generate_fir[6].fir_glob_inst_n_19\,
      \bit_tab_s_reg[0]\ => \generate_fir[5].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(5),
      data_en_o_reg_1 => \generate_fir[3].fir_glob_inst_n_3\,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\ => \generate_fir[6].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[6].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[6].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[6].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[6].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[6].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[6].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[6].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[6].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[6].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[6].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[6].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[6].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[6].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[6].fir_glob_inst_n_33\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[6].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_4(0),
      sel0(2 downto 1) => sel0(7 downto 6),
      sel0(0) => sel0(4)
    );
\generate_fir[7].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_51
     port map (
      A(27 downto 0) => \fir_proc_inst/data3_s\(27 downto 0),
      D(15) => \generate_fir[6].fir_glob_inst_n_4\,
      D(14) => \generate_fir[6].fir_glob_inst_n_5\,
      D(13) => \generate_fir[6].fir_glob_inst_n_6\,
      D(12) => \generate_fir[6].fir_glob_inst_n_7\,
      D(11) => \generate_fir[6].fir_glob_inst_n_8\,
      D(10) => \generate_fir[6].fir_glob_inst_n_9\,
      D(9) => \generate_fir[6].fir_glob_inst_n_10\,
      D(8) => \generate_fir[6].fir_glob_inst_n_11\,
      D(7) => \generate_fir[6].fir_glob_inst_n_12\,
      D(6) => \generate_fir[6].fir_glob_inst_n_13\,
      D(5) => \generate_fir[6].fir_glob_inst_n_14\,
      D(4) => \generate_fir[6].fir_glob_inst_n_15\,
      D(3) => \generate_fir[6].fir_glob_inst_n_16\,
      D(2) => \generate_fir[6].fir_glob_inst_n_17\,
      D(1) => \generate_fir[6].fir_glob_inst_n_18\,
      D(0) => \generate_fir[6].fir_glob_inst_n_19\,
      E(0) => \result_s_reg[0]_5\(0),
      Q(15) => \generate_fir[7].fir_glob_inst_n_5\,
      Q(14) => \generate_fir[7].fir_glob_inst_n_6\,
      Q(13) => \generate_fir[7].fir_glob_inst_n_7\,
      Q(12) => \generate_fir[7].fir_glob_inst_n_8\,
      Q(11) => \generate_fir[7].fir_glob_inst_n_9\,
      Q(10) => \generate_fir[7].fir_glob_inst_n_10\,
      Q(9) => \generate_fir[7].fir_glob_inst_n_11\,
      Q(8) => \generate_fir[7].fir_glob_inst_n_12\,
      Q(7) => \generate_fir[7].fir_glob_inst_n_13\,
      Q(6) => \generate_fir[7].fir_glob_inst_n_14\,
      Q(5) => \generate_fir[7].fir_glob_inst_n_15\,
      Q(4) => \generate_fir[7].fir_glob_inst_n_16\,
      Q(3) => \generate_fir[7].fir_glob_inst_n_17\,
      Q(2) => \generate_fir[7].fir_glob_inst_n_18\,
      Q(1) => \generate_fir[7].fir_glob_inst_n_19\,
      Q(0) => \generate_fir[7].fir_glob_inst_n_20\,
      \bit_tab_s_reg[0]\ => \generate_fir[6].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[7].fir_glob_inst_n_3\,
      data_en_o_reg_1(3 downto 1) => sel0(9 downto 7),
      data_en_o_reg_1(0) => sel0(5),
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\ => \generate_fir[7].fir_glob_inst_n_4\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[7].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[7].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[7].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[7].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[7].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[7].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[7].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[7].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[7].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[7].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[7].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[7].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[7].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[7].fir_glob_inst_n_34\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[7].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_5(0),
      sel0(0) => sel0(6)
    );
\generate_fir[8].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_52
     port map (
      A(27) => \generate_fir[0].fir_glob_inst_n_1\,
      A(26 downto 0) => \fir_proc_inst/data3_s\(26 downto 0),
      D(15) => \generate_fir[7].fir_glob_inst_n_5\,
      D(14) => \generate_fir[7].fir_glob_inst_n_6\,
      D(13) => \generate_fir[7].fir_glob_inst_n_7\,
      D(12) => \generate_fir[7].fir_glob_inst_n_8\,
      D(11) => \generate_fir[7].fir_glob_inst_n_9\,
      D(10) => \generate_fir[7].fir_glob_inst_n_10\,
      D(9) => \generate_fir[7].fir_glob_inst_n_11\,
      D(8) => \generate_fir[7].fir_glob_inst_n_12\,
      D(7) => \generate_fir[7].fir_glob_inst_n_13\,
      D(6) => \generate_fir[7].fir_glob_inst_n_14\,
      D(5) => \generate_fir[7].fir_glob_inst_n_15\,
      D(4) => \generate_fir[7].fir_glob_inst_n_16\,
      D(3) => \generate_fir[7].fir_glob_inst_n_17\,
      D(2) => \generate_fir[7].fir_glob_inst_n_18\,
      D(1) => \generate_fir[7].fir_glob_inst_n_19\,
      D(0) => \generate_fir[7].fir_glob_inst_n_20\,
      E(0) => \result_s_reg[0]_6\(0),
      Q(15) => \generate_fir[8].fir_glob_inst_n_17\,
      Q(14) => \generate_fir[8].fir_glob_inst_n_18\,
      Q(13) => \generate_fir[8].fir_glob_inst_n_19\,
      Q(12) => \generate_fir[8].fir_glob_inst_n_20\,
      Q(11) => \generate_fir[8].fir_glob_inst_n_21\,
      Q(10) => \generate_fir[8].fir_glob_inst_n_22\,
      Q(9) => \generate_fir[8].fir_glob_inst_n_23\,
      Q(8) => \generate_fir[8].fir_glob_inst_n_24\,
      Q(7) => \generate_fir[8].fir_glob_inst_n_25\,
      Q(6) => \generate_fir[8].fir_glob_inst_n_26\,
      Q(5) => \generate_fir[8].fir_glob_inst_n_27\,
      Q(4) => \generate_fir[8].fir_glob_inst_n_28\,
      Q(3) => \generate_fir[8].fir_glob_inst_n_29\,
      Q(2) => \generate_fir[8].fir_glob_inst_n_30\,
      Q(1) => \generate_fir[8].fir_glob_inst_n_31\,
      Q(0) => \generate_fir[8].fir_glob_inst_n_32\,
      \bit_tab_s_reg[0]\ => \generate_fir[7].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0 => \generate_fir[5].fir_glob_inst_n_16\,
      data_en_o_reg_1 => \generate_fir[22].fir_glob_inst_n_5\,
      data_en_o_reg_10 => \generate_fir[5].fir_glob_inst_n_12\,
      data_en_o_reg_11 => \generate_fir[14].fir_glob_inst_n_12\,
      data_en_o_reg_12 => \generate_fir[5].fir_glob_inst_n_11\,
      data_en_o_reg_13 => \generate_fir[14].fir_glob_inst_n_11\,
      data_en_o_reg_14 => \generate_fir[5].fir_glob_inst_n_10\,
      data_en_o_reg_15 => \generate_fir[14].fir_glob_inst_n_10\,
      data_en_o_reg_16 => \generate_fir[5].fir_glob_inst_n_9\,
      data_en_o_reg_17 => \generate_fir[14].fir_glob_inst_n_9\,
      data_en_o_reg_18 => \generate_fir[5].fir_glob_inst_n_8\,
      data_en_o_reg_19 => \generate_fir[14].fir_glob_inst_n_8\,
      data_en_o_reg_2 => \generate_fir[14].fir_glob_inst_n_16\,
      data_en_o_reg_20 => \generate_fir[5].fir_glob_inst_n_7\,
      data_en_o_reg_21 => \generate_fir[14].fir_glob_inst_n_7\,
      data_en_o_reg_22 => \generate_fir[5].fir_glob_inst_n_6\,
      data_en_o_reg_23 => \generate_fir[14].fir_glob_inst_n_6\,
      data_en_o_reg_24 => \generate_fir[5].fir_glob_inst_n_5\,
      data_en_o_reg_25 => \generate_fir[14].fir_glob_inst_n_5\,
      data_en_o_reg_26 => \generate_fir[5].fir_glob_inst_n_4\,
      data_en_o_reg_27 => \generate_fir[14].fir_glob_inst_n_4\,
      data_en_o_reg_28 => \generate_fir[5].fir_glob_inst_n_3\,
      data_en_o_reg_29 => \generate_fir[14].fir_glob_inst_n_3\,
      data_en_o_reg_3 => \generate_fir[13].fir_glob_inst_n_3\,
      data_en_o_reg_4 => \generate_fir[5].fir_glob_inst_n_15\,
      data_en_o_reg_5 => \generate_fir[14].fir_glob_inst_n_15\,
      data_en_o_reg_6 => \generate_fir[5].fir_glob_inst_n_14\,
      data_en_o_reg_7 => \generate_fir[14].fir_glob_inst_n_14\,
      data_en_o_reg_8 => \generate_fir[5].fir_glob_inst_n_13\,
      data_en_o_reg_9 => \generate_fir[14].fir_glob_inst_n_13\,
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[0]_0\(0) => sel0(7),
      \data_out_s_reg[0]_1\ => \generate_fir[8].fir_glob_inst_n_16\,
      \data_out_s_reg[0]_2\ => \generate_fir[17].fir_glob_inst_n_4\,
      \data_out_s_reg[10]_0\ => \generate_fir[8].fir_glob_inst_n_6\,
      \data_out_s_reg[10]_1\ => \generate_fir[17].fir_glob_inst_n_14\,
      \data_out_s_reg[11]_0\ => \generate_fir[8].fir_glob_inst_n_5\,
      \data_out_s_reg[11]_1\ => \generate_fir[17].fir_glob_inst_n_15\,
      \data_out_s_reg[12]_0\ => \generate_fir[8].fir_glob_inst_n_4\,
      \data_out_s_reg[12]_1\ => \generate_fir[17].fir_glob_inst_n_16\,
      \data_out_s_reg[13]_0\ => \generate_fir[8].fir_glob_inst_n_3\,
      \data_out_s_reg[13]_1\ => \generate_fir[17].fir_glob_inst_n_17\,
      \data_out_s_reg[13]_2\(13) => \generate_fir[6].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_2\(12) => \generate_fir[6].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_2\(11) => \generate_fir[6].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_2\(10) => \generate_fir[6].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_2\(9) => \generate_fir[6].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_2\(8) => \generate_fir[6].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_2\(7) => \generate_fir[6].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_2\(6) => \generate_fir[6].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_2\(5) => \generate_fir[6].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_2\(4) => \generate_fir[6].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_2\(3) => \generate_fir[6].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_2\(2) => \generate_fir[6].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_2\(1) => \generate_fir[6].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_2\(0) => \generate_fir[6].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_3\(13) => \generate_fir[7].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_3\(12) => \generate_fir[7].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_3\(11) => \generate_fir[7].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_3\(10) => \generate_fir[7].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_3\(9) => \generate_fir[7].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_3\(8) => \generate_fir[7].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_3\(7) => \generate_fir[7].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_3\(6) => \generate_fir[7].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_3\(5) => \generate_fir[7].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_3\(4) => \generate_fir[7].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_3\(3) => \generate_fir[7].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_3\(2) => \generate_fir[7].fir_glob_inst_n_32\,
      \data_out_s_reg[13]_3\(1) => \generate_fir[7].fir_glob_inst_n_33\,
      \data_out_s_reg[13]_3\(0) => \generate_fir[7].fir_glob_inst_n_34\,
      \data_out_s_reg[1]_0\ => \generate_fir[8].fir_glob_inst_n_15\,
      \data_out_s_reg[1]_1\ => \generate_fir[17].fir_glob_inst_n_5\,
      \data_out_s_reg[2]_0\ => \generate_fir[8].fir_glob_inst_n_14\,
      \data_out_s_reg[2]_1\ => \generate_fir[17].fir_glob_inst_n_6\,
      \data_out_s_reg[3]_0\ => \generate_fir[8].fir_glob_inst_n_13\,
      \data_out_s_reg[3]_1\ => \generate_fir[17].fir_glob_inst_n_7\,
      \data_out_s_reg[4]_0\ => \generate_fir[8].fir_glob_inst_n_12\,
      \data_out_s_reg[4]_1\ => \generate_fir[17].fir_glob_inst_n_8\,
      \data_out_s_reg[5]_0\ => \generate_fir[8].fir_glob_inst_n_11\,
      \data_out_s_reg[5]_1\ => \generate_fir[17].fir_glob_inst_n_9\,
      \data_out_s_reg[6]_0\ => \generate_fir[8].fir_glob_inst_n_10\,
      \data_out_s_reg[6]_1\ => \generate_fir[17].fir_glob_inst_n_10\,
      \data_out_s_reg[7]_0\ => \generate_fir[8].fir_glob_inst_n_9\,
      \data_out_s_reg[7]_1\ => \generate_fir[17].fir_glob_inst_n_11\,
      \data_out_s_reg[8]_0\ => \generate_fir[8].fir_glob_inst_n_8\,
      \data_out_s_reg[8]_1\ => \generate_fir[17].fir_glob_inst_n_12\,
      \data_out_s_reg[9]_0\ => \generate_fir[8].fir_glob_inst_n_7\,
      \data_out_s_reg[9]_1\ => \generate_fir[17].fir_glob_inst_n_13\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[8].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_6(0),
      sel0(1 downto 0) => sel0(6 downto 5)
    );
\generate_fir[9].fir_glob_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_global_53
     port map (
      A(27 downto 0) => \fir_proc_inst/data3_s\(27 downto 0),
      D(15) => \generate_fir[8].fir_glob_inst_n_17\,
      D(14) => \generate_fir[8].fir_glob_inst_n_18\,
      D(13) => \generate_fir[8].fir_glob_inst_n_19\,
      D(12) => \generate_fir[8].fir_glob_inst_n_20\,
      D(11) => \generate_fir[8].fir_glob_inst_n_21\,
      D(10) => \generate_fir[8].fir_glob_inst_n_22\,
      D(9) => \generate_fir[8].fir_glob_inst_n_23\,
      D(8) => \generate_fir[8].fir_glob_inst_n_24\,
      D(7) => \generate_fir[8].fir_glob_inst_n_25\,
      D(6) => \generate_fir[8].fir_glob_inst_n_26\,
      D(5) => \generate_fir[8].fir_glob_inst_n_27\,
      D(4) => \generate_fir[8].fir_glob_inst_n_28\,
      D(3) => \generate_fir[8].fir_glob_inst_n_29\,
      D(2) => \generate_fir[8].fir_glob_inst_n_30\,
      D(1) => \generate_fir[8].fir_glob_inst_n_31\,
      D(0) => \generate_fir[8].fir_glob_inst_n_32\,
      E(0) => \result_s_reg[0]_7\(0),
      Q(15) => \generate_fir[9].fir_glob_inst_n_3\,
      Q(14) => \generate_fir[9].fir_glob_inst_n_4\,
      Q(13) => \generate_fir[9].fir_glob_inst_n_5\,
      Q(12) => \generate_fir[9].fir_glob_inst_n_6\,
      Q(11) => \generate_fir[9].fir_glob_inst_n_7\,
      Q(10) => \generate_fir[9].fir_glob_inst_n_8\,
      Q(9) => \generate_fir[9].fir_glob_inst_n_9\,
      Q(8) => \generate_fir[9].fir_glob_inst_n_10\,
      Q(7) => \generate_fir[9].fir_glob_inst_n_11\,
      Q(6) => \generate_fir[9].fir_glob_inst_n_12\,
      Q(5) => \generate_fir[9].fir_glob_inst_n_13\,
      Q(4) => \generate_fir[9].fir_glob_inst_n_14\,
      Q(3) => \generate_fir[9].fir_glob_inst_n_15\,
      Q(2) => \generate_fir[9].fir_glob_inst_n_16\,
      Q(1) => \generate_fir[9].fir_glob_inst_n_17\,
      Q(0) => \generate_fir[9].fir_glob_inst_n_18\,
      \bit_tab_s_reg[0]\ => \generate_fir[8].fir_glob_inst_n_0\,
      data_clk_i => data_clk_i,
      data_en_o_reg_0(0) => sel0(8),
      data_en_s => \fir_proc_inst/data_en_s\,
      \data_out_s_reg[13]_0\(13) => \generate_fir[9].fir_glob_inst_n_19\,
      \data_out_s_reg[13]_0\(12) => \generate_fir[9].fir_glob_inst_n_20\,
      \data_out_s_reg[13]_0\(11) => \generate_fir[9].fir_glob_inst_n_21\,
      \data_out_s_reg[13]_0\(10) => \generate_fir[9].fir_glob_inst_n_22\,
      \data_out_s_reg[13]_0\(9) => \generate_fir[9].fir_glob_inst_n_23\,
      \data_out_s_reg[13]_0\(8) => \generate_fir[9].fir_glob_inst_n_24\,
      \data_out_s_reg[13]_0\(7) => \generate_fir[9].fir_glob_inst_n_25\,
      \data_out_s_reg[13]_0\(6) => \generate_fir[9].fir_glob_inst_n_26\,
      \data_out_s_reg[13]_0\(5) => \generate_fir[9].fir_glob_inst_n_27\,
      \data_out_s_reg[13]_0\(4) => \generate_fir[9].fir_glob_inst_n_28\,
      \data_out_s_reg[13]_0\(3) => \generate_fir[9].fir_glob_inst_n_29\,
      \data_out_s_reg[13]_0\(2) => \generate_fir[9].fir_glob_inst_n_30\,
      \data_out_s_reg[13]_0\(1) => \generate_fir[9].fir_glob_inst_n_31\,
      \data_out_s_reg[13]_0\(0) => \generate_fir[9].fir_glob_inst_n_32\,
      enable_s => enable_s,
      \pcen_reg_rep__0\ => \generate_fir[0].fir_glob_inst_n_0\,
      reset_accum_in_s_reg => \generate_fir[9].fir_glob_inst_n_0\,
      reset_accum_in_s_reg_0(0) => reset_accum_in_s_reg_7(0)
    );
ram1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16OITM_ram
     port map (
      D(15 downto 0) => ram_val_s(15 downto 0),
      Q(5 downto 0) => counter_ram_s(5 downto 0),
      \coeff_addr_s_reg[8]\(8 downto 0) => \coeff_addr_s_reg[8]\(8 downto 0),
      coeff_en_i => coeff_en_i,
      \coeff_val_s_reg[15]\(15 downto 0) => \coeff_val_s_reg[15]\(15 downto 0),
      data_clk_i => data_clk_i,
      data_rst_i => data_rst_i,
      s00_axi_aclk => s00_axi_aclk
    );
reset_store3_s_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => data_clk_i,
      D => cpt_overflow_next,
      Q => reset_store3_s
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16RealbitsOneInTwoMult_v1_0 is
  port (
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    data_o : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_o : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    data_rst_i : in STD_LOGIC;
    data_en_i : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    data_i : in STD_LOGIC_VECTOR ( 27 downto 0 );
    s00_axi_reset : in STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16RealbitsOneInTwoMult_v1_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16RealbitsOneInTwoMult_v1_0 is
  signal addr_s : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal coeff_addr_s : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \coeff_addr_uns_s_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal coeff_en_s : STD_LOGIC;
  signal coeff_val_s : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[0].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[10].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[11].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[12].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[13].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[13].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[14].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[14].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[15].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[15].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[16].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[16].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[17].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[18].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[18].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[19].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[19].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[1].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[20].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[20].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[21].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[21].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[22].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[22].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[23].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[23].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[24].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[24].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[25].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[25].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[26].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[26].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[27].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[28].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[28].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[29].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[29].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[2].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[30].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[30].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[31].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[31].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[32].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[32].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[33].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[33].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[34].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[34].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[35].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[35].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[36].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[36].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[37].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[37].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[38].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[38].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[39].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[3].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[40].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[40].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[41].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[41].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[42].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[42].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[43].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[43].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[44].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[44].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[45].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[45].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[46].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[46].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[47].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[47].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[48].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[48].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[49].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[49].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[4].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[50].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[50].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[51].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[51].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[52].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[52].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[53].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[53].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[54].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[54].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[5].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[6].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[7].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[8].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal \generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \generate_fir[9].fir_glob_inst/fir_proc_inst/reset_accum_in_s\ : STD_LOGIC;
  signal handle_comm_n_10 : STD_LOGIC;
  signal handle_comm_n_11 : STD_LOGIC;
  signal handle_comm_n_12 : STD_LOGIC;
  signal handle_comm_n_15 : STD_LOGIC;
  signal handle_comm_n_16 : STD_LOGIC;
  signal handle_comm_n_17 : STD_LOGIC;
  signal handle_comm_n_18 : STD_LOGIC;
  signal handle_comm_n_4 : STD_LOGIC;
  signal handle_comm_n_5 : STD_LOGIC;
  signal handle_comm_n_6 : STD_LOGIC;
  signal handle_comm_n_7 : STD_LOGIC;
  signal handle_comm_n_8 : STD_LOGIC;
  signal handle_comm_n_9 : STD_LOGIC;
begin
DSP48E1_inst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[0].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[1].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[2].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[11].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[12].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[13].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[13].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[14].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[14].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[15].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[15].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[16].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[16].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[17].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[18].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[18].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[19].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[19].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[20].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[20].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[3].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[21].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[21].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[22].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[22].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[23].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[23].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[24].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[24].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[25].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[25].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[26].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[26].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[27].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[28].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[28].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[29].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[29].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[30].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[30].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[4].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[31].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[31].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[32].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[32].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[33].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[33].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[34].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[34].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[35].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[35].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[36].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[36].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[37].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[37].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[38].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[38].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[39].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[40].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[40].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[5].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[41].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[41].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[42].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[42].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[43].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[43].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[44].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[44].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__44\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[45].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[45].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__45\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[46].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[46].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__46\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[47].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[47].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__47\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[48].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[48].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__48\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[49].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[49].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__49\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[50].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[50].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[6].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__50\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[51].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[51].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__51\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[52].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[52].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__52\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[53].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[53].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[54].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[54].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[7].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[8].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[9].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
\DSP48E1_inst_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \generate_fir[10].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      O => \generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5)
    );
fir16bitsOneInTwoMult_v1_0_S00_AXI_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_v1_0_S00_AXI
     port map (
      D(8) => handle_comm_n_4,
      D(7) => handle_comm_n_5,
      D(6) => handle_comm_n_6,
      D(5) => handle_comm_n_7,
      D(4) => handle_comm_n_8,
      D(3) => handle_comm_n_9,
      D(2) => handle_comm_n_10,
      D(1) => handle_comm_n_11,
      D(0) => handle_comm_n_12,
      E(0) => handle_comm_n_15,
      Q(8 downto 0) => \coeff_addr_uns_s_reg__0\(8 downto 0),
      addr_s(1 downto 0) => addr_s(1 downto 0),
      \axi_araddr_reg[3]\ => handle_comm_n_18,
      axi_arready_reg => handle_comm_n_17,
      axi_wready_reg(0) => handle_comm_n_16,
      coeff_en_i => coeff_en_s,
      \ramb_bl.ramb18_dp_bl.ram18_bl\(15 downto 0) => coeff_val_s(15 downto 0),
      \ramb_bl.ramb18_dp_bl.ram18_bl_0\(8 downto 0) => coeff_addr_s(8 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_rdata(1 downto 0) => s00_axi_rdata(1 downto 0),
      s00_axi_reset => s00_axi_reset,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(15 downto 0) => s00_axi_wdata(15 downto 0)
    );
fir_top_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_ng_top
     port map (
      E(0) => \generate_fir[0].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      OPMODE(0) => \generate_fir[0].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      \coeff_addr_s_reg[8]\(8 downto 0) => coeff_addr_s(8 downto 0),
      coeff_en_i => coeff_en_s,
      \coeff_val_s_reg[15]\(15 downto 0) => coeff_val_s(15 downto 0),
      data_clk_i => data_clk_i,
      data_en_i => data_en_i,
      data_en_o => data_en_o,
      data_i(27 downto 0) => data_i(27 downto 0),
      data_o(13 downto 0) => data_o(13 downto 0),
      data_rst_i => data_rst_i,
      reset_accum_in_s_reg(0) => \generate_fir[1].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_0(0) => \generate_fir[2].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_1(0) => \generate_fir[3].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_10(0) => \generate_fir[12].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_11(0) => \generate_fir[13].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_12(0) => \generate_fir[14].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_13(0) => \generate_fir[15].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_14(0) => \generate_fir[16].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_15(0) => \generate_fir[17].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_16(0) => \generate_fir[18].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_17(0) => \generate_fir[19].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_18(0) => \generate_fir[20].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_19(0) => \generate_fir[21].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_2(0) => \generate_fir[4].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_20(0) => \generate_fir[22].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_21(0) => \generate_fir[23].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_22(0) => \generate_fir[24].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_23(0) => \generate_fir[25].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_24(0) => \generate_fir[26].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_25(0) => \generate_fir[27].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_26(0) => \generate_fir[28].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_27(0) => \generate_fir[29].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_28(0) => \generate_fir[30].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_29(0) => \generate_fir[31].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_3(0) => \generate_fir[5].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_30(0) => \generate_fir[32].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_31(0) => \generate_fir[33].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_32(0) => \generate_fir[34].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_33(0) => \generate_fir[35].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_34(0) => \generate_fir[36].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_35(0) => \generate_fir[37].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_36(0) => \generate_fir[38].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_37(0) => \generate_fir[39].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_38(0) => \generate_fir[40].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_39(0) => \generate_fir[41].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_4(0) => \generate_fir[6].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_40(0) => \generate_fir[42].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_41(0) => \generate_fir[43].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_42(0) => \generate_fir[44].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_43(0) => \generate_fir[45].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_44(0) => \generate_fir[46].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_45(0) => \generate_fir[47].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_46(0) => \generate_fir[48].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_47(0) => \generate_fir[49].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_48(0) => \generate_fir[50].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_49(0) => \generate_fir[51].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_5(0) => \generate_fir[7].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_50(0) => \generate_fir[52].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_51(0) => \generate_fir[53].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_52(0) => \generate_fir[54].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_6(0) => \generate_fir[8].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_7(0) => \generate_fir[9].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_8(0) => \generate_fir[10].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      reset_accum_in_s_reg_9(0) => \generate_fir[11].fir_glob_inst/fir_proc_inst/multiplier_i/OPMODE\(5),
      \result_s_reg[0]\(0) => \generate_fir[1].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_0\(0) => \generate_fir[2].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_1\(0) => \generate_fir[3].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_10\(0) => \generate_fir[12].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_11\(0) => \generate_fir[13].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_12\(0) => \generate_fir[14].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_13\(0) => \generate_fir[15].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_14\(0) => \generate_fir[16].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_15\(0) => \generate_fir[17].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_16\(0) => \generate_fir[18].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_17\(0) => \generate_fir[19].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_18\(0) => \generate_fir[20].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_19\(0) => \generate_fir[21].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_2\(0) => \generate_fir[4].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_20\(0) => \generate_fir[22].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_21\(0) => \generate_fir[23].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_22\(0) => \generate_fir[24].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_23\(0) => \generate_fir[25].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_24\(0) => \generate_fir[26].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_25\(0) => \generate_fir[27].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_26\(0) => \generate_fir[28].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_27\(0) => \generate_fir[29].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_28\(0) => \generate_fir[30].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_29\(0) => \generate_fir[31].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_3\(0) => \generate_fir[5].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_30\(0) => \generate_fir[32].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_31\(0) => \generate_fir[33].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_32\(0) => \generate_fir[34].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_33\(0) => \generate_fir[35].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_34\(0) => \generate_fir[36].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_35\(0) => \generate_fir[37].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_36\(0) => \generate_fir[38].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_37\(0) => \generate_fir[39].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_38\(0) => \generate_fir[40].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_39\(0) => \generate_fir[41].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_4\(0) => \generate_fir[6].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_40\(0) => \generate_fir[42].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_41\(0) => \generate_fir[43].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_42\(0) => \generate_fir[44].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_43\(0) => \generate_fir[45].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_44\(0) => \generate_fir[46].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_45\(0) => \generate_fir[47].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_46\(0) => \generate_fir[48].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_47\(0) => \generate_fir[49].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_48\(0) => \generate_fir[50].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_49\(0) => \generate_fir[51].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_5\(0) => \generate_fir[7].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_50\(0) => \generate_fir[52].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_51\(0) => \generate_fir[53].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_52\(0) => \generate_fir[54].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_6\(0) => \generate_fir[8].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_7\(0) => \generate_fir[9].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_8\(0) => \generate_fir[10].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      \result_s_reg[0]_9\(0) => \generate_fir[11].fir_glob_inst/fir_proc_inst/reset_accum_in_s\,
      s00_axi_aclk => s00_axi_aclk
    );
handle_comm: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16bitsOneInTwoMult_v1_0_handCom
     port map (
      D(8) => handle_comm_n_4,
      D(7) => handle_comm_n_5,
      D(6) => handle_comm_n_6,
      D(5) => handle_comm_n_7,
      D(4) => handle_comm_n_8,
      D(3) => handle_comm_n_9,
      D(2) => handle_comm_n_10,
      D(1) => handle_comm_n_11,
      D(0) => handle_comm_n_12,
      E(0) => handle_comm_n_15,
      Q(8 downto 0) => \coeff_addr_uns_s_reg__0\(8 downto 0),
      addr_s(1 downto 0) => addr_s(1 downto 0),
      \coeff_addr_s_reg[8]\(0) => handle_comm_n_16,
      coeff_en_s_reg => handle_comm_n_18,
      read_ack_o_reg => handle_comm_n_17,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(1 downto 0),
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(1 downto 0),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_reset => s00_axi_reset,
      s00_axi_rready => s00_axi_rready,
      s00_axi_wready => s00_axi_wready,
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    data_i : in STD_LOGIC_VECTOR ( 27 downto 0 );
    data_en_i : in STD_LOGIC;
    data_clk_i : in STD_LOGIC;
    data_rst_i : in STD_LOGIC;
    data_o : out STD_LOGIC_VECTOR ( 13 downto 0 );
    data_en_o : out STD_LOGIC;
    data_clk_o : out STD_LOGIC;
    data_rst_o : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_reset : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "demod_pid_vco_amp_mod_pid_only_wrapper_fir16RealbitsOneInTwoMult_v1_0_0_0,fir16RealbitsOneInTwoMult_v1_0,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "fir16RealbitsOneInTwoMult_v1_0,Vivado 2016.4";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \^data_clk_i\ : STD_LOGIC;
  signal \^data_rst_i\ : STD_LOGIC;
  signal \^s00_axi_rdata\ : STD_LOGIC_VECTOR ( 28 downto 0 );
begin
  \^data_clk_i\ <= data_clk_i;
  \^data_rst_i\ <= data_rst_i;
  data_clk_o <= \^data_clk_i\;
  data_rst_o <= \^data_rst_i\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rdata(31) <= \<const0>\;
  s00_axi_rdata(30) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(29) <= \<const0>\;
  s00_axi_rdata(28) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(27) <= \<const0>\;
  s00_axi_rdata(26) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(25) <= \<const0>\;
  s00_axi_rdata(24) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(23) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(22) <= \<const0>\;
  s00_axi_rdata(21) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(20) <= \<const0>\;
  s00_axi_rdata(19) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(18) <= \<const0>\;
  s00_axi_rdata(17) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(16) <= \<const0>\;
  s00_axi_rdata(15) <= \<const0>\;
  s00_axi_rdata(14) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(13) <= \<const0>\;
  s00_axi_rdata(12) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(11) <= \<const0>\;
  s00_axi_rdata(10) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(9) <= \<const0>\;
  s00_axi_rdata(8) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(7) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(6) <= \<const0>\;
  s00_axi_rdata(5) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(4) <= \<const0>\;
  s00_axi_rdata(3) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(2) <= \<const0>\;
  s00_axi_rdata(1) <= \^s00_axi_rdata\(28);
  s00_axi_rdata(0) <= \^s00_axi_rdata\(0);
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fir16RealbitsOneInTwoMult_v1_0
     port map (
      data_clk_i => \^data_clk_i\,
      data_en_i => data_en_i,
      data_en_o => data_en_o,
      data_i(27 downto 0) => data_i(27 downto 0),
      data_o(13 downto 0) => data_o(13 downto 0),
      data_rst_i => \^data_rst_i\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(1) => \^s00_axi_rdata\(28),
      s00_axi_rdata(0) => \^s00_axi_rdata\(0),
      s00_axi_reset => s00_axi_reset,
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(15 downto 0) => s00_axi_wdata(15 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
