Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Nov 16 14:46:37 2017
| Host         : dante-X55C running 64-bit Linux Mint 18.2 Sonya
| Command      : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
| Design       : design_1_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 475
+-----------+----------+-----------------------------+------------+
| Rule      | Severity | Description                 | Violations |
+-----------+----------+-----------------------------+------------+
| DPIP-1    | Warning  | Input pipelining            | 197        |
| DPOP-1    | Warning  | PREG Output pipelining      | 121        |
| DPOP-2    | Warning  | MREG Output pipelining      | 142        |
| DPREG-4   | Warning  | DSP48E1_PregDynOpmodeZmuxP: | 2          |
| REQP-1840 | Warning  | RAMB18 async control check  | 12         |
| RTSTAT-10 | Warning  | No routable loads           | 1          |
+-----------+----------+-----------------------------+------------+

2. REPORT DETAILS
-----------------
DPIP-1#1 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_164_reg_5219_reg input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_164_reg_5219_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mac_muljbC_U238/zhang_cnn_mac_muljbC_DSP48_5_U/p input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mac_muljbC_U238/zhang_cnn_mac_muljbC_DSP48_5_U/p/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mulibs_U237/zhang_cnn_mul_mulibs_DSP48_4_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mulibs_U237/zhang_cnn_mul_mulibs_DSP48_4_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mulibs_U237/zhang_cnn_mul_mulibs_DSP48_4_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mulibs_U237/zhang_cnn_mul_mulibs_DSP48_4_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U242/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U242/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U242/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U242/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U243/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U243/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U243/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U243/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U244/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U244/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U244/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U244/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U245/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U245/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U245/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U245/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U246/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U246/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U246/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U246/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U247/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U247/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U247/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U247/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U248/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U248/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U248/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U248/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U249/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U249/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U249/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U249/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U250/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U250/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U250/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U250/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U251/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U251/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U251/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U251/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U252/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U252/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U252/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U252/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U253/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U253/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U253/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U253/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U254/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U254/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U254/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U254/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U255/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U255/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U255/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U255/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U256/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U256/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U256/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U256/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U257/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U257/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U257/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U257/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U258/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U258/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U258/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U258/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U259/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U259/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U259/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U259/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U260/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U260/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U260/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U260/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U261/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U261/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U261/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U261/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U262/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U262/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U262/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U262/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U263/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U263/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U263/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U263/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U264/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U264/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U264/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U264/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U265/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U265/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U265/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U265/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U266/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U266/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U266/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U266/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U267/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U267/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U267/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U267/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U268/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U268/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U268/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U268/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U269/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U269/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U269/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U269/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U270/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U270/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U270/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U270/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U271/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U271/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U271/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U271/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U272/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U272/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U272/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U272/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U273/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U273/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U273/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U273/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U274/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U274/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U274/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U274/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U275/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U275/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U275/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U275/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#73 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U276/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U276/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#74 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U276/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U276/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#75 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U277/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U277/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#76 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U277/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U277/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#77 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U278/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U278/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#78 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U278/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U278/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#79 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U279/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U279/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#80 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U279/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U279/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#81 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U280/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U280/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#82 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U280/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U280/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#83 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U281/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U281/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#84 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U281/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U281/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#85 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U282/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U282/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#86 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U282/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U282/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#87 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U283/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U283/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#88 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U283/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U283/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#89 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U284/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U284/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#90 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U284/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U284/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#91 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U285/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U285/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#92 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U285/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U285/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#93 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U286/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U286/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#94 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U286/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U286/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#95 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U287/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U287/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#96 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U287/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U287/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#97 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U288/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U288/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#98 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U288/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U288/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#99 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U289/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U289/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#100 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U289/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U289/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#101 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U290/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U290/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#102 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U290/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U290/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#103 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U291/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U291/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#104 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U291/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U291/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#105 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U292/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U292/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#106 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U292/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U292/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#107 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U293/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U293/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#108 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U293/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U293/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#109 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U294/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U294/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#110 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U294/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U294/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#111 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U295/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U295/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#112 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U295/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U295/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#113 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U296/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U296/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#114 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U296/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U296/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#115 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U297/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U297/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#116 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U297/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U297/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#117 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U298/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U298/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#118 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U298/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U298/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#119 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U299/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U299/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#120 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U299/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U299/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#121 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U300/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U300/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#122 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U300/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U300/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#123 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U301/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U301/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#124 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U301/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U301/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#125 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U302/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U302/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#126 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U302/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U302/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#127 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U303/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U303/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#128 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U303/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U303/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#129 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U304/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U304/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#130 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U304/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U304/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#131 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U305/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U305/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#132 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U305/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U305/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#133 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U306/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U306/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#134 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U306/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U306/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#135 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U307/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U307/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#136 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U307/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U307/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#137 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U308/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U308/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#138 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U308/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U308/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#139 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U309/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U309/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#140 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U309/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U309/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#141 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U310/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U310/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#142 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U310/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U310/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#143 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U311/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U311/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#144 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U311/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U311/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#145 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U312/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U312/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#146 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U312/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U312/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#147 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U313/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U313/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#148 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U313/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U313/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#149 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U314/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U314/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#150 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U314/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U314/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#151 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U315/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U315/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#152 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U315/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U315/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#153 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U316/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U316/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#154 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U316/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U316/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#155 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U317/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U317/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#156 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U317/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U317/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#157 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U318/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U318/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#158 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U318/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U318/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#159 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U319/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U319/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#160 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U319/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U319/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#161 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U320/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U320/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#162 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U320/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U320/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#163 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U321/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U321/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#164 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U321/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U321/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#165 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U322/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U322/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#166 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U322/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U322/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#167 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U323/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U323/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#168 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U323/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U323/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#169 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U324/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U324/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#170 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U324/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U324/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#171 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U325/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U325/zhang_cnn_mul_mullbW_DSP48_7_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#172 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U325/zhang_cnn_mul_mullbW_DSP48_7_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U325/zhang_cnn_mul_mullbW_DSP48_7_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#173 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_91_fu_598_p2 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_91_fu_598_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#174 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_91_fu_598_p2__0 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_91_fu_598_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#175 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U2/zhang_cnn_mul_mulcud_DSP48_0_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U2/zhang_cnn_mul_mulcud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#176 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U2/zhang_cnn_mul_mulcud_DSP48_0_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U2/zhang_cnn_mul_mulcud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#177 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U3/zhang_cnn_mul_mulcud_DSP48_0_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U3/zhang_cnn_mul_mulcud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#178 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U3/zhang_cnn_mul_mulcud_DSP48_0_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U3/zhang_cnn_mul_mulcud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#179 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U4/zhang_cnn_mul_mulcud_DSP48_0_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U4/zhang_cnn_mul_mulcud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#180 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U4/zhang_cnn_mul_mulcud_DSP48_0_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U4/zhang_cnn_mul_mulcud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#181 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_30_reg_2391_reg__0 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_30_reg_2391_reg__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#182 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_40_fu_1623_p2 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_40_fu_1623_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#183 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_40_fu_1623_p2__0 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_40_fu_1623_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#184 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_49_reg_2513_reg input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_49_reg_2513_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#185 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_mulcud_U27/zhang_cnn_mul_mulcud_DSP48_0_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_mulcud_U27/zhang_cnn_mul_mulcud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#186 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_mulcud_U27/zhang_cnn_mul_mulcud_DSP48_0_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_mulcud_U27/zhang_cnn_mul_mulcud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#187 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U25/zhang_cnn_mul_muleOg_DSP48_2_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U25/zhang_cnn_mul_muleOg_DSP48_2_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#188 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U25/zhang_cnn_mul_muleOg_DSP48_2_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U25/zhang_cnn_mul_muleOg_DSP48_2_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#189 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U26/zhang_cnn_mul_muleOg_DSP48_2_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U26/zhang_cnn_mul_muleOg_DSP48_2_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#190 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U26/zhang_cnn_mul_muleOg_DSP48_2_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U26/zhang_cnn_mul_muleOg_DSP48_2_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#191 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_46_i_i_i_i_fu_584_p2 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_46_i_i_i_i_fu_584_p2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#192 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_46_i_i_i_i_fu_584_p2__0 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_46_i_i_i_i_fu_584_p2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#193 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_53_i_i_i_i_reg_1051_reg input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_53_i_i_i_i_reg_1051_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#194 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_mulcud_U681/zhang_cnn_mul_mulcud_DSP48_0_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_mulcud_U681/zhang_cnn_mul_mulcud_DSP48_0_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#195 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_mulcud_U681/zhang_cnn_mul_mulcud_DSP48_0_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_mulcud_U681/zhang_cnn_mul_mulcud_DSP48_0_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#196 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_muleOg_U680/zhang_cnn_mul_muleOg_DSP48_2_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_muleOg_U680/zhang_cnn_mul_muleOg_DSP48_2_U/in00/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#197 Warning
Input pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_muleOg_U680/zhang_cnn_mul_muleOg_DSP48_2_U/in00 input design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_muleOg_U680/zhang_cnn_mul_muleOg_DSP48_2_U/in00/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-1#1 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_fu_2516_p2 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_fu_2516_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#2 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_fu_2516_p2__0 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_fu_2516_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#3 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mac_muljbC_U238/zhang_cnn_mac_muljbC_DSP48_5_U/p output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mac_muljbC_U238/zhang_cnn_mac_muljbC_DSP48_5_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#4 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_16ng8j_U235/zhang_cnn_mul_16ng8j_MulnS_0_U/buff0_reg output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_16ng8j_U235/zhang_cnn_mul_16ng8j_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#5 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_16ng8j_U235/zhang_cnn_mul_16ng8j_MulnS_0_U/tmp_product output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_16ng8j_U235/zhang_cnn_mul_16ng8j_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#6 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff0_reg output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#7 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/tmp_product output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#8 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/tmp_product__0 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_16nhbi_U236/zhang_cnn_mul_16nhbi_MulnS_1_U/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#9 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mulibs_U237/zhang_cnn_mul_mulibs_DSP48_4_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mulibs_U237/zhang_cnn_mul_mulibs_DSP48_4_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#10 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U242/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U242/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#11 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U243/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U243/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#12 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U244/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U244/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#13 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U245/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U245/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#14 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U246/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U246/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#15 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U247/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U247/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#16 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U248/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U248/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#17 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U249/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U249/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#18 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U250/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U250/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#19 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U251/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U251/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#20 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U252/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U252/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#21 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U253/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U253/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#22 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U254/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U254/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#23 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U255/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U255/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#24 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U256/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U256/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#25 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U257/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U257/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#26 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U258/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U258/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#27 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U259/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U259/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#28 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U260/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U260/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#29 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U261/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U261/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#30 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U262/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U262/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#31 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U263/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U263/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#32 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U264/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U264/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#33 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U265/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U265/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#34 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U266/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U266/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#35 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U267/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U267/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#36 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U268/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U268/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#37 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U269/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U269/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#38 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U270/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U270/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#39 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U271/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U271/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#40 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U272/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U272/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#41 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U273/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U273/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#42 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U274/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U274/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#43 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U275/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U275/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#44 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U276/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U276/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#45 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U277/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U277/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#46 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U278/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U278/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#47 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U279/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U279/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#48 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U280/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U280/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#49 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U281/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U281/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#50 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U282/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U282/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#51 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U283/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U283/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#52 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U284/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U284/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#53 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U285/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U285/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#54 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U286/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U286/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#55 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U287/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U287/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#56 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U288/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U288/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#57 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U289/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U289/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#58 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U290/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U290/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#59 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U291/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U291/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#60 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U292/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U292/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#61 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U293/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U293/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#62 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U294/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U294/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#63 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U295/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U295/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#64 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U296/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U296/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#65 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U297/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U297/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#66 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U298/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U298/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#67 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U299/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U299/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#68 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U300/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U300/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#69 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U301/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U301/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#70 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U302/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U302/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#71 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U303/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U303/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#72 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U304/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U304/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#73 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U305/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U305/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#74 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U306/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U306/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#75 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U307/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U307/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#76 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U308/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U308/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#77 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U309/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U309/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#78 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U310/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U310/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#79 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U311/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U311/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#80 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U312/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U312/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#81 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U313/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U313/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#82 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U314/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U314/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#83 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U315/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U315/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#84 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U316/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U316/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#85 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U317/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U317/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#86 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U318/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U318/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#87 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U319/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U319/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#88 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U320/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U320/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#89 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U321/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U321/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#90 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U322/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U322/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#91 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U323/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U323/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#92 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U324/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U324/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#93 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U325/zhang_cnn_mul_mullbW_DSP48_7_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U325/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#94 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp1_fu_602_p2 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp1_fu_602_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#95 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp37_fu_590_p2__0 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp37_fu_590_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#96 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_70_fu_414_p2 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_70_fu_414_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#97 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_72_fu_424_p2 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_72_fu_424_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#98 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_74_fu_433_p2 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_74_fu_433_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#99 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_91_fu_598_p2__0 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_91_fu_598_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#100 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U2/zhang_cnn_mul_mulcud_DSP48_0_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U2/zhang_cnn_mul_mulcud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#101 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U3/zhang_cnn_mul_mulcud_DSP48_0_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U3/zhang_cnn_mul_mulcud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#102 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U4/zhang_cnn_mul_mulcud_DSP48_0_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U4/zhang_cnn_mul_mulcud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#103 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/kernel_stack_size_fu_1606_p2 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/kernel_stack_size_fu_1606_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#104 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp30_fu_1611_p2__0 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp30_fu_1611_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#105 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_30_fu_1615_p2__0 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_30_fu_1615_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#106 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_31_fu_1619_p2__0 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_31_fu_1619_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#107 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_40_fu_1623_p2__0 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_40_fu_1623_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#108 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_47_reg_2508_reg output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_47_reg_2508_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#109 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_49_reg_2513_reg output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_49_reg_2513_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#110 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_mulcud_U27/zhang_cnn_mul_mulcud_DSP48_0_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_mulcud_U27/zhang_cnn_mul_mulcud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#111 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U25/zhang_cnn_mul_muleOg_DSP48_2_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U25/zhang_cnn_mul_muleOg_DSP48_2_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#112 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U26/zhang_cnn_mul_muleOg_DSP48_2_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U26/zhang_cnn_mul_muleOg_DSP48_2_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#113 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/zhang_cnn_mac_mulfYi_U121/zhang_cnn_mac_mulfYi_DSP48_3_U/p output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/zhang_cnn_mac_mulfYi_U121/zhang_cnn_mac_mulfYi_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#114 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_30_i_i_i_i_fu_540_p2__0 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_30_i_i_i_i_fu_540_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#115 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_31_i_i_i_i_fu_544_p2 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_31_i_i_i_i_fu_544_p2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#116 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_46_i_i_i_i_fu_584_p2__0 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_46_i_i_i_i_fu_584_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#117 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_53_i_i_i_i_reg_1051_reg output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_53_i_i_i_i_reg_1051_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#118 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_i_i_fu_580_p2__0 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_i_i_fu_580_p2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#119 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_mulcud_U681/zhang_cnn_mul_mulcud_DSP48_0_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_mulcud_U681/zhang_cnn_mul_mulcud_DSP48_0_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#120 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_muleOg_U680/zhang_cnn_mul_muleOg_DSP48_2_U/in00 output design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_muleOg_U680/zhang_cnn_mul_muleOg_DSP48_2_U/in00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-1#121 Warning
PREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_set_out_buffer_to_0_fu_976/zhang_cnn_mac_mulfYi_U774/zhang_cnn_mac_mulfYi_DSP48_3_U/p output design_1_i/zhang_cnn_0/inst/grp_set_out_buffer_to_0_fu_976/zhang_cnn_mac_mulfYi_U774/zhang_cnn_mac_mulfYi_DSP48_3_U/p/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_fu_2516_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_fu_2516_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_fu_2516_p2__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_fu_2516_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_reg_5060_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_reg_5060_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_reg_5060_reg__2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/bound_reg_5060_reg__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_146_reg_5224_reg multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_146_reg_5224_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_164_reg_5219_reg multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/tmp_164_reg_5219_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mac_muljbC_U238/zhang_cnn_mac_muljbC_DSP48_5_U/p multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mac_muljbC_U238/zhang_cnn_mac_muljbC_DSP48_5_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mulibs_U237/zhang_cnn_mul_mulibs_DSP48_4_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mulibs_U237/zhang_cnn_mul_mulibs_DSP48_4_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U242/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U242/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U243/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U243/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U244/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U244/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U245/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U245/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U246/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U246/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U247/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U247/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U248/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U248/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U249/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U249/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U250/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U250/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U251/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U251/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U252/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U252/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U253/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U253/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U254/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U254/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U255/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U255/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U256/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U256/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U257/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U257/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U258/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U258/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U259/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U259/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U260/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U260/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#28 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U261/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U261/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#29 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U262/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U262/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#30 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U263/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U263/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#31 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U264/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U264/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#32 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U265/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U265/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#33 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U266/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U266/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#34 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U267/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U267/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#35 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U268/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U268/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#36 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U269/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U269/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#37 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U270/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U270/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#38 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U271/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U271/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#39 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U272/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U272/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#40 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U273/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U273/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#41 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U274/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U274/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#42 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U275/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U275/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#43 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U276/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U276/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#44 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U277/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U277/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#45 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U278/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U278/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#46 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U279/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U279/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#47 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U280/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U280/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#48 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U281/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U281/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#49 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U282/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U282/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#50 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U283/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U283/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#51 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U284/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U284/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#52 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U285/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U285/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#53 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U286/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U286/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#54 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U287/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U287/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#55 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U288/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U288/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#56 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U289/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U289/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#57 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U290/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U290/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#58 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U291/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U291/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#59 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U292/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U292/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#60 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U293/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U293/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#61 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U294/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U294/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#62 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U295/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U295/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#63 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U296/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U296/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#64 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U297/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U297/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#65 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U298/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U298/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#66 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U299/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U299/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#67 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U300/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U300/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#68 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U301/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U301/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#69 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U302/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U302/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#70 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U303/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U303/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#71 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U304/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U304/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#72 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U305/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U305/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#73 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U306/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U306/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#74 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U307/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U307/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#75 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U308/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U308/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#76 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U309/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U309/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#77 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U310/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U310/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#78 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U311/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U311/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#79 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U312/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U312/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#80 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U313/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U313/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#81 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U314/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U314/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#82 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U315/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U315/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#83 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U316/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U316/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#84 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U317/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U317/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#85 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U318/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U318/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#86 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U319/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U319/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#87 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U320/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U320/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#88 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U321/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U321/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#89 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U322/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U322/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#90 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U323/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U323/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#91 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U324/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U324/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#92 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U325/zhang_cnn_mul_mullbW_DSP48_7_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/convolve4_U0/zhang_cnn_mul_mullbW_U325/zhang_cnn_mul_mullbW_DSP48_7_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#93 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp1_fu_602_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp1_fu_602_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#94 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp1_reg_1178_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp1_reg_1178_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#95 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp37_fu_590_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp37_fu_590_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#96 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp37_fu_590_p2__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp37_fu_590_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#97 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp37_reg_1163_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp37_reg_1163_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#98 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_109_reg_1268_reg multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_109_reg_1268_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#99 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_70_fu_414_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_70_fu_414_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#100 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_70_reg_1126_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_70_reg_1126_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#101 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_72_fu_424_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_72_fu_424_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#102 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_72_reg_1131_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_72_reg_1131_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#103 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_74_fu_433_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_74_fu_433_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#104 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_74_reg_1136_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_74_reg_1136_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#105 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_91_fu_598_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_91_fu_598_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#106 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_91_fu_598_p2__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_91_fu_598_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#107 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_91_reg_1173_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/tmp_91_reg_1173_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#108 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U2/zhang_cnn_mul_mulcud_DSP48_0_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U2/zhang_cnn_mul_mulcud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#109 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U3/zhang_cnn_mul_mulcud_DSP48_0_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U3/zhang_cnn_mul_mulcud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#110 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U4/zhang_cnn_mul_mulcud_DSP48_0_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_input_fu_1948/zhang_cnn_mul_mulcud_U4/zhang_cnn_mul_mulcud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#111 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/kernel_stack_size_fu_1606_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/kernel_stack_size_fu_1606_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#112 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/kernel_stack_size_reg_2373_reg multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/kernel_stack_size_reg_2373_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#113 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp30_fu_1611_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp30_fu_1611_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#114 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp30_fu_1611_p2__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp30_fu_1611_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#115 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp30_reg_2386_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp30_reg_2386_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#116 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_30_fu_1615_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_30_fu_1615_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#117 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_30_fu_1615_p2__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_30_fu_1615_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#118 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_30_reg_2391_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_30_reg_2391_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#119 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_31_fu_1619_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_31_fu_1619_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#120 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_31_fu_1619_p2__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_31_fu_1619_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#121 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_31_reg_2396_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_31_reg_2396_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#122 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_40_fu_1623_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_40_fu_1623_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#123 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_40_fu_1623_p2__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_40_fu_1623_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#124 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_40_reg_2401_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_40_reg_2401_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#125 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_mulcud_U27/zhang_cnn_mul_mulcud_DSP48_0_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_mulcud_U27/zhang_cnn_mul_mulcud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#126 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U25/zhang_cnn_mul_muleOg_DSP48_2_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U25/zhang_cnn_mul_muleOg_DSP48_2_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#127 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U26/zhang_cnn_mul_muleOg_DSP48_2_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/zhang_cnn_mul_muleOg_U26/zhang_cnn_mul_muleOg_DSP48_2_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#128 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/zhang_cnn_mac_mulfYi_U121/zhang_cnn_mac_mulfYi_DSP48_3_U/p multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/zhang_cnn_mac_mulfYi_U121/zhang_cnn_mac_mulfYi_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#129 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_30_i_i_i_i_fu_540_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_30_i_i_i_i_fu_540_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#130 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_30_i_i_i_i_fu_540_p2__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_30_i_i_i_i_fu_540_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#131 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_30_i_i_i_i_reg_951_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_30_i_i_i_i_reg_951_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#132 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_31_i_i_i_i_fu_544_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_31_i_i_i_i_fu_544_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#133 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_31_i_i_i_i_reg_956_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_31_i_i_i_i_reg_956_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#134 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_46_i_i_i_i_fu_584_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_46_i_i_i_i_fu_584_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#135 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_46_i_i_i_i_fu_584_p2__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_46_i_i_i_i_fu_584_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#136 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_46_i_i_i_i_reg_972_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_46_i_i_i_i_reg_972_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#137 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_i_i_fu_580_p2 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_i_i_fu_580_p2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#138 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_i_i_fu_580_p2__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_i_i_fu_580_p2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#139 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_i_i_reg_967_reg__0 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_i_i_reg_967_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#140 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_mulcud_U681/zhang_cnn_mul_mulcud_DSP48_0_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_mulcud_U681/zhang_cnn_mul_mulcud_DSP48_0_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#141 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_muleOg_U680/zhang_cnn_mul_muleOg_DSP48_2_U/in00 multiplier stage design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/zhang_cnn_mul_muleOg_U680/zhang_cnn_mul_muleOg_DSP48_2_U/in00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#142 Warning
MREG Output pipelining  
DSP design_1_i/zhang_cnn_0/inst/grp_set_out_buffer_to_0_fu_976/zhang_cnn_mac_mulfYi_U774/zhang_cnn_mac_mulfYi_DSP48_3_U/p multiplier stage design_1_i/zhang_cnn_0/inst/grp_set_out_buffer_to_0_fu_976/zhang_cnn_mac_mulfYi_U774/zhang_cnn_mac_mulfYi_DSP48_3_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPREG-4#1 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/dataflow_out_channel_U0/grp_dataflow_in_channels_fu_640/read_in_wh81_U0/grp_read_weights_fu_1767/tmp_49_reg_2513_reg with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

DPREG-4#2 Warning
DSP48E1_PregDynOpmodeZmuxP:  
The DSP48E1 cell design_1_i/zhang_cnn_0/inst/grp_dataflow_out_channel_1_fu_663/write_output_U0/tmp_53_i_i_i_i_reg_1051_reg with the given dynamic OPMODE[6:0] connections may lead to an unregistered asynchronous feedback path without the PREG attribute enabled. Please refer to the user guide and if one of the internal P feedback opmodes is possible for this design the PREG attribute must be set to 1, currently set to 0
Related violations: <none>

REQP-1840#1 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[0] (net: design_1_i/zhang_cnn_0/m_axi_gmem_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#2 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[1] (net: design_1_i/zhang_cnn_0/m_axi_gmem_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#3 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[2] (net: design_1_i/zhang_cnn_0/m_axi_gmem_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#4 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_read/buff_rdata/mem_reg has an input control pin design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_read/buff_rdata/mem_reg/WEBWE[3] (net: design_1_i/zhang_cnn_0/m_axi_gmem_RVALID) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#5 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[10] (net: design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/rnext[5]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#6 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[11] (net: design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/rnext[6]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#7 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[12] (net: design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/rnext[7]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#8 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[5] (net: design_1_i/zhang_cnn_0/mem_reg_i_8_n_4) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#9 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[6] (net: design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/rnext[1]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#10 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[7] (net: design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/rnext[2]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#11 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[8] (net: design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/rnext[3]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1840#12 Warning
RAMB18 async control check  
The RAMB18E1 design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg has an input control pin design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/mem_reg/ADDRARDADDR[9] (net: design_1_i/zhang_cnn_0/inst/zhang_cnn_gmem_m_axi_U/bus_write/buff_wdata/rnext[4]) which is driven by a register (design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
15 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/user_valid, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i (the first 15 of 15 listed).
Related violations: <none>


