// Seed: 2238605686
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
endmodule
module module_0 (
    output wand id_0,
    output tri0 id_1,
    input uwire id_2,
    input tri0 id_3,
    output wand id_4,
    input wire id_5,
    output wor id_6,
    output tri0 id_7,
    input tri id_8,
    input wor id_9,
    input supply1 id_10
    , id_40,
    input tri id_11,
    input supply1 id_12,
    output supply0 id_13,
    input wor id_14
    , id_41,
    output wire id_15,
    input supply0 id_16,
    input supply1 module_1,
    input tri1 id_18,
    output uwire id_19,
    input tri id_20,
    input tri0 id_21,
    output tri id_22,
    input wire id_23,
    output tri0 id_24,
    output tri1 id_25,
    input wire id_26,
    input wand id_27,
    input tri id_28,
    output tri id_29,
    input wire id_30,
    output uwire id_31,
    output wor id_32,
    input wor id_33,
    input tri id_34,
    input uwire id_35,
    output tri0 id_36,
    output wor id_37,
    input tri1 id_38
);
  assign id_1 = 1;
  module_0(
      id_41, id_41
  );
  assign id_36 = id_20;
endmodule
