Design Assistant report for quartus_compile
Thu Apr 27 14:50:47 2023
Quartus Prime Version 21.4.0 Build 67 12/06/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Design Assistant (Signoff) Results - 4 of 85 Rules Failed
  3. TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock
  4. TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse
  5. TMC-20202 - Paths Failing Setup Analysis with High Logic Delay
  6. TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions
  7. CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized
  8. CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints
  9. CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints
 10. CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints
 11. CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths
 12. CDC-50006 - CDC Bus Constructed with Unsynchronized Registers
 13. CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints
 14. CDC-50011 - Combinational Logic Before Synchronizer Chain
 15. CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain
 16. CLK-30026 - Missing Clock Assignment
 17. CLK-30027 - Multiple Clock Assignments Found
 18. CLK-30028 - Invalid Generated Clock
 19. CLK-30029 - Invalid Clock Assignments
 20. CLK-30030 - PLL Setting Violation
 21. CLK-30033 - Invalid Clock Group Assignment
 22. CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment
 23. CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment
 24. CLK-30042 - Incorrect Clock Group Type
 25. RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains
 26. RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain
 27. RES-50001 - Asynchronous Reset Is Not Synchronized
 28. RES-50002 - Asynchronous Reset is Insufficiently Synchronized
 29. RES-50003 - Asynchronous Reset with Insufficient Constraints
 30. RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain
 31. TMC-20011 - Missing Input Delay Constraint
 32. TMC-20012 - Missing Output Delay Constraint
 33. TMC-20013 - Partial Input Delay
 34. TMC-20014 - Partial Output Delay
 35. TMC-20015 - Inconsistent Min-Max Delay
 36. TMC-20016 - Invalid Reference Pin
 37. TMC-20017 - Loops Detected
 38. TMC-20019 - Partial Multicycle Assignment
 39. TMC-20022 - Incomplete I/O Delay Assignment
 40. TMC-20023 - Invalid Set Net Delay Assignment
 41. TMC-20027 - Collection Filter Matching Multiple Types
 42. TMC-30041 - Constraint with Invalid Clock Reference
 43. CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer
 44. CLK-30031 - Input Delay Assigned to Clock
 45. FLP-10000 - Physical RAM with Utilization Below Threshold
 46. LNT-30023 - Reset Nets with Polarity Conflict
 47. TMC-20018 - Latches Detected
 48. TMC-20021 - Partial Min-Max Delay Assignment
 49. TMC-20024 - Synchronous Data Delay Assignment
 50. TMC-20026 - Empty Collection Due To Unmatched Filter
 51. TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements
 52. TMC-20201 - Paths Failing Setup Analysis with High Clock Skew
 53. TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay
 54. TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming
 55. TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 56. TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis
 57. TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis
 58. TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion
 59. TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold
 60. TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path
 61. TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains
 62. TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic
 63. TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints
 64. TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data
 65. TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax
 66. TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path
 67. TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock
 68. TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path
 69. TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock
 70. TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path
 71. TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock
 72. CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains
 73. CDC-50101 - Intra-Clock False Path Synchronizer
 74. CDC-50102 - Synchronizer after CDC Topology with Control Signal
 75. CLK-30032 - Improper Clock Targets
 76. FLP-40006 - Pipelining Registers That Might Be Recoverable
 77. LNT-30010 - Nets Driving both Reset and Clock Enable Signals
 78. RES-50010 - Reset Synchronizer Chains with Constant Output
 79. RES-50101 - Intra-Clock False Path Reset Synchronizer
 80. TMC-20020 - Invalid Multicycle Assignment
 81. TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint
 82. TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication
 83. TMC-20552 - User Selected Duplication Candidate was Rejected
 84. TMC-20601 - Registers with High Immediate Fan-Out Tension
 85. TMC-20602 - Registers with High Timing Path Endpoint Tension
 86. TMC-20603 - Registers with High Immediate Fan-Out Span
 87. TMC-20604 - Registers with High Timing Path Endpoint Span



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Design Assistant (Signoff) Results - 4 of 85 Rules Failed                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; Rule                                                                                                       ; Severity ; Violations ; Waived ; Tags                                           ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                         ; Medium   ; 90         ; 0      ; global-signal, clock-skew                      ;
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                  ; Medium   ; 34         ; 0      ; minimum-pulse-width                            ;
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                             ; Medium   ; 20         ; 0      ; intrinsic-margin, logic-levels                 ;
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                           ; Medium   ; 16         ; 0      ; retime                                         ;
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized                                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints                                      ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints                                             ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints                                            ; High     ; 0          ; 0      ; cdc-bus                                        ;
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths                    ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers                                              ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints           ; High     ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50011 - Combinational Logic Before Synchronizer Chain                                                  ; High     ; 0          ; 0      ; synchronizer                                   ;
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain                                            ; High     ; 0          ; 0      ; synchronizer                                   ;
; CLK-30026 - Missing Clock Assignment                                                                       ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30027 - Multiple Clock Assignments Found                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30028 - Invalid Generated Clock                                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30029 - Invalid Clock Assignments                                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30030 - PLL Setting Violation                                                                          ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30033 - Invalid Clock Group Assignment                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment                                 ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment                                ; High     ; 0          ; 0      ; sdc                                            ;
; CLK-30042 - Incorrect Clock Group Type                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains          ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain            ; High     ; 0          ; 0      ; reset-usage, reset-reachability                ;
; RES-50001 - Asynchronous Reset Is Not Synchronized                                                         ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized                                              ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50003 - Asynchronous Reset with Insufficient Constraints                                               ; High     ; 0          ; 0      ; synchronizer                                   ;
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain                                   ; High     ; 0          ; 0      ; synchronizer                                   ;
; TMC-20011 - Missing Input Delay Constraint                                                                 ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20012 - Missing Output Delay Constraint                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20013 - Partial Input Delay                                                                            ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20014 - Partial Output Delay                                                                           ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20015 - Inconsistent Min-Max Delay                                                                     ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20016 - Invalid Reference Pin                                                                          ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20017 - Loops Detected                                                                                 ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20019 - Partial Multicycle Assignment                                                                  ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20022 - Incomplete I/O Delay Assignment                                                                ; High     ; 0          ; 0      ; sdc, system                                    ;
; TMC-20023 - Invalid Set Net Delay Assignment                                                               ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-20027 - Collection Filter Matching Multiple Types                                                      ; High     ; 0          ; 0      ; sdc                                            ;
; TMC-30041 - Constraint with Invalid Clock Reference                                                        ; High     ; 0          ; 0      ; sdc                                            ;
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer                                                 ; Medium   ; 0          ; 0      ; synchronizer                                   ;
; CLK-30031 - Input Delay Assigned to Clock                                                                  ; Medium   ; 0          ; 0      ; sdc, system                                    ;
; FLP-10000 - Physical RAM with Utilization Below Threshold                                                  ; Medium   ; 0          ; 0      ; ram, resource-usage                            ;
; LNT-30023 - Reset Nets with Polarity Conflict                                                              ; Medium   ; 0          ; 0      ; reset-usage                                    ;
; TMC-20018 - Latches Detected                                                                               ; Medium   ; 0          ; 0      ; latch                                          ;
; TMC-20021 - Partial Min-Max Delay Assignment                                                               ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20024 - Synchronous Data Delay Assignment                                                              ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20026 - Empty Collection Due To Unmatched Filter                                                       ; Medium   ; 0          ; 0      ; sdc                                            ;
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements                                      ; Medium   ; 0          ; 0      ; intrinsic-margin, impossible-requirements, sdc ;
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew                                              ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay                               ; Medium   ; 0          ; 0      ; intrinsic-margin                               ;
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ; Medium   ; 0          ; 0      ; retime                                         ;
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis   ; Medium   ; 0          ; 0      ; dsp                                            ;
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis       ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion                         ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold                            ; Medium   ; 0          ; 0      ; route                                          ;
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path                                  ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains         ; Medium   ; 0          ; 0      ; logic-levels                                   ;
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic         ; Medium   ; 0          ; 0      ; logic-levels, dsp                              ;
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints                        ; Medium   ; 0          ; 0      ; ram                                            ;
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data                                                ; Medium   ; 0          ; 0      ; nonstandard-timing                             ;
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax                                            ; Medium   ; 0          ; 0      ; ram, minimum-pulse-width                       ;
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path                                   ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock                                          ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path                               ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock                                      ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path                                ; Medium   ; 0          ; 0      ; global-signal, route                           ;
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock                                       ; Medium   ; 0          ; 0      ; global-signal, clock-skew                      ;
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains                                         ; Low      ; 0          ; 0      ; synchronizer, cdc-bus                          ;
; CDC-50101 - Intra-Clock False Path Synchronizer                                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CDC-50102 - Synchronizer after CDC Topology with Control Signal                                            ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; CLK-30032 - Improper Clock Targets                                                                         ; Low      ; 0          ; 0      ; sdc                                            ;
; FLP-40006 - Pipelining Registers That Might Be Recoverable                                                 ; Low      ; 0          ; 0      ; resource-usage                                 ;
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals                                               ; Low      ; 0          ; 0      ; reset-usage                                    ;
; RES-50010 - Reset Synchronizer Chains with Constant Output                                                 ; Low      ; 0          ; 0      ; synchronizer                                   ;
; RES-50101 - Intra-Clock False Path Reset Synchronizer                                                      ; Low      ; 0          ; 0      ; synchronizer, false-positive-synchronizer      ;
; TMC-20020 - Invalid Multicycle Assignment                                                                  ; Low      ; 0          ; 0      ; sdc                                            ;
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint                 ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication                  ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20552 - User Selected Duplication Candidate was Rejected                                               ; Low      ; 0          ; 0      ; register-duplication, place                    ;
; TMC-20601 - Registers with High Immediate Fan-Out Tension                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20602 - Registers with High Timing Path Endpoint Tension                                               ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20603 - Registers with High Immediate Fan-Out Span                                                     ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
; TMC-20604 - Registers with High Timing Path Endpoint Span                                                  ; Low      ; 0          ; 0      ; register-duplication, register-spread, place   ;
+------------------------------------------------------------------------------------------------------------+----------+------------+--------+------------------------------------------------+


Status:		FAIL
Severity:		Medium
Number of violations: 	90
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20213 - Paths Failing Setup Analysis with Locally Routed Clock                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------+
; Worst-Case Setup Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Node Name                     ; Waived ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------+
; -0.042                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.039                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                                ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.039                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                                ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.038                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                                ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                                                                                                                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.038                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                                ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                                                                                                                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.037                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                                ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                                   ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.031                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.031                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.030                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.029                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.029                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.029                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.027                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.027                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.026                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.026                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.025                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.024                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.023                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.022                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.022                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.022                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.022                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.022                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.022                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.021                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.021                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.021                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[8]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.021                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[6]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.021                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|threshold_reached                                                                                                                                                                                                                                                                                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_DOWN_OCC.down_almost_full_inst|INCR_DECR.lo[1]                                                                                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.019                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[3] ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.019                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.019                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.019                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.018                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.018                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.018                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.018                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.017                 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.016                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[2] ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.016                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm2|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|reset_exit_n                                                                                                                                                                                                                                                                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm2|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]~ERTM                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]   ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[1] ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]   ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]   ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm2|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|reset_exit_n                                                                                                                                                                                                                                                                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B15|thebb_kernel_3mm_B15_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm2|thei_llvm_fpga_push_i1_memdep_phi3_push19_kernel_3mm1|acl_push_stall_latency_inst|backedge_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]~ERTM                                                                                                                                                                                                                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.014                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.013                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[1]                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.012                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]   ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.011                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.011                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[1]                ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.011                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[3]                     ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.011                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[2]                     ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.011                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                       ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                                                                    ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.010                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                  ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.010                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[1]                                  ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.009                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.HIGH_CAPACITY.hi[1]                     ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.008                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.lo_3_0                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.mid[2]                ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.008                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.lo_3_0                                                                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|INCR_DECR.mid[2]                                  ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.007                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                             ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.007                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.006                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B2|thebb_kernel_3mm_B2_stall_region|thei_sfc_s_c0_in_for_cond8_preheader_kernel_3mms_c0_enter26647_kernel_3mm6_aunroll_x|stall_out_reg_0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                                                                      ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B2|thekernel_3mm_B2_merge|thekernel_3mm_B2_merge_storage|thekernel_3mm_B2_merge_storage|ms.acl_mid_speed_fifo_inst|addr_match_inst|i79~0_LAB_RE_X150_Y198_N0_I34_dff                                                                                                                                                                                                                                                                                                                     ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.006                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.005                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.004                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.lo[0]                                                                                                                                                                                                                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|threshold_reached~_Duplicate_2                                                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.004                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.004                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thebb_kernel_3mm_B13_stall_region|thei_sfc_s_c0_in_for_end97_kernel_3mms_c0_enter615_kernel_3mm2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i83~3_ERTM                                                        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thebb_kernel_3mm_B13_stall_region|thei_sfc_s_c0_in_for_end97_kernel_3mms_c0_enter615_kernel_3mm2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[2]~ERTM              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thebb_kernel_3mm_B13_stall_region|thei_sfc_s_c0_in_for_end97_kernel_3mms_c0_enter615_kernel_3mm2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|i83~3_ERTM                                                        ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thebb_kernel_3mm_B13_stall_region|thei_sfc_s_c0_in_for_end97_kernel_3mms_c0_enter615_kernel_3mm2_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_end97_kernel_3mms_c0_exit619_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_empty.almost_empty_inst|INCR_DECR.mid[1]~ERTM              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|down_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                             ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|down_has_one_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                                          ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|INCR_DECR.mid[2]                                                                                                                                                                                                                                                            ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.002                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.002                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.002                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.002                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.001                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|side_lookahead_has_one_inst|threshold_reached                                                                                                                                                                                                                                                                                              ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|threshold_reached~_Duplicate_2                                                                                                                                                                                                                                              ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.001                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thebb_kernel_3mm_B13_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                                                                                                                                             ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg1                                                                                                                                                                                                                                                                                                 ; clock~FITTER_INSERTED_0|datae ;        ;
; -0.001                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thebb_kernel_3mm_B13_stall_region|stall_entry_frontStall_reg0_q[0]~ERTM                                                                                                                                                                                                                                                                                                                                                                                                                                             ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama112~reg1                                                                                                                                                                                                                                                                                                ; clock~FITTER_INSERTED_0|datae ;        ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	34
Rule Parameters:      	max_violations = 5000
		maximum_pulse_width_slack = 0
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20221 - Nodes Failing Minimum Pulse Width Due to Clock Pulse Collapse                                                                                                                                                                                                                                                                                                                             ;
+---------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+
; Minimum Pulse Width Slack ; Type             ; Node Name                                                                                                                                                                                                                                                                                           ; Clock ; Worst-Case Operating Conditions ; Waived ;
+---------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+
; -0.171                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama232~ENA1_dff~reg1 ; clock ; Slow 900mV -40C Model           ;        ;
; -0.171                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama304~ENA1_dff~reg1 ; clock ; Slow 900mV -40C Model           ;        ;
; -0.075                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.075                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg0           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.075                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg0           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.074                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0            ; clock ; Slow 900mV 100C Model           ;        ;
; -0.074                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg0        ; clock ; Slow 900mV 100C Model           ;        ;
; -0.073                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama384~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.073                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama424~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.073                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama328~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.073                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama320~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.072                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thekernel_3mm_B12_merge|thekernel_3mm_B12_merge_storage|thekernel_3mm_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama320~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.072                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thekernel_3mm_B12_merge|thekernel_3mm_B12_merge_storage|thekernel_3mm_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama328~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.072                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama304~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.072                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama232~reg0          ; clock ; Slow 900mV 100C Model           ;        ;
; -0.072                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thekernel_3mm_B3_merge|thekernel_3mm_B3_merge_storage|thekernel_3mm_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama72~reg0           ; clock ; Slow 900mV 100C Model           ;        ;
; -0.071                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama112~reg0      ; clock ; Slow 900mV 100C Model           ;        ;
; -0.071                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg0       ; clock ; Slow 900mV 100C Model           ;        ;
; -0.021                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B14|thekernel_3mm_B14_merge|thekernel_3mm_B14_merge_storage|thekernel_3mm_B14_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg1        ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama56~reg1           ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B7|thekernel_3mm_B7_merge|thekernel_3mm_B7_merge_storage|thekernel_3mm_B7_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama48~reg1           ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama328~reg1          ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thekernel_3mm_B6_merge|thekernel_3mm_B6_merge_storage|thekernel_3mm_B6_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama320~reg1          ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama384~reg1          ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama424~reg1          ; clock ; Slow 900mV -40C Model           ;        ;
; -0.020                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thekernel_3mm_B3_merge|thekernel_3mm_B3_merge_storage|thekernel_3mm_B3_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama72~reg1           ; clock ; Slow 900mV -40C Model           ;        ;
; -0.019                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama112~reg1      ; clock ; Slow 900mV -40C Model           ;        ;
; -0.019                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama40~reg1       ; clock ; Slow 900mV -40C Model           ;        ;
; -0.019                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg1            ; clock ; Slow 900mV -40C Model           ;        ;
; -0.019                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thekernel_3mm_B11_merge|thekernel_3mm_B11_merge_storage|thekernel_3mm_B11_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama8~reg1        ; clock ; Slow 900mV -40C Model           ;        ;
; -0.019                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama304~reg1          ; clock ; Slow 900mV -40C Model           ;        ;
; -0.019                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B5|thekernel_3mm_B5_merge|thekernel_3mm_B5_merge_storage|thekernel_3mm_B5_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama232~reg1          ; clock ; Slow 900mV -40C Model           ;        ;
; -0.018                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thekernel_3mm_B12_merge|thekernel_3mm_B12_merge_storage|thekernel_3mm_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama320~reg1      ; clock ; Slow 900mV -40C Model           ;        ;
; -0.018                    ; High Pulse Width ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thekernel_3mm_B12_merge|thekernel_3mm_B12_merge_storage|thekernel_3mm_B12_merge_storage|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated|lutrama328~reg1      ; clock ; Slow 900mV -40C Model           ;        ;
+---------------------------+------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+---------------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	20
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20202 - Paths Failing Setup Analysis with High Logic Delay                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------+----------------+------------------+------------------------+--------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Intrinsic Margin ; Cell Delay ; Local IC Delay ; Logic-Only Slack ; Worst-Case Corner      ; Waived ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------+----------------+------------------+------------------------+--------+
; -0.031 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[5]                               ; 0.504            ; 0.033      ; 0.485          ; -0.014           ; 1 Slow vid1 -40C Model ;        ;
; -0.030 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[8]                               ; 0.505            ; 0.033      ; 0.485          ; -0.013           ; 1 Slow vid1 -40C Model ;        ;
; -0.029 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[3]                               ; 0.506            ; 0.033      ; 0.485          ; -0.012           ; 1 Slow vid1 -40C Model ;        ;
; -0.029 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[2]                               ; 0.506            ; 0.033      ; 0.485          ; -0.012           ; 1 Slow vid1 -40C Model ;        ;
; -0.029 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[0]                               ; 0.506            ; 0.033      ; 0.485          ; -0.012           ; 1 Slow vid1 -40C Model ;        ;
; -0.027 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[7]                               ; 0.508            ; 0.033      ; 0.485          ; -0.010           ; 1 Slow vid1 -40C Model ;        ;
; -0.027 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[6]                               ; 0.508            ; 0.033      ; 0.485          ; -0.010           ; 1 Slow vid1 -40C Model ;        ;
; -0.026 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[4]                               ; 0.509            ; 0.033      ; 0.485          ; -0.009           ; 1 Slow vid1 -40C Model ;        ;
; -0.026 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst|state[1]                               ; 0.509            ; 0.033      ; 0.485          ; -0.009           ; 1 Slow vid1 -40C Model ;        ;
; -0.024 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[1]                             ; 0.499            ; 0.057      ; 0.450          ; -0.008           ; 1 Slow vid1 -40C Model ;        ;
; -0.022 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[5]                             ; 0.501            ; 0.057      ; 0.450          ; -0.006           ; 1 Slow vid1 -40C Model ;        ;
; -0.022 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[3]                             ; 0.501            ; 0.057      ; 0.450          ; -0.006           ; 1 Slow vid1 -40C Model ;        ;
; -0.022 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[2]                             ; 0.501            ; 0.057      ; 0.450          ; -0.006           ; 1 Slow vid1 -40C Model ;        ;
; -0.021 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[8]                             ; 0.502            ; 0.057      ; 0.450          ; -0.005           ; 1 Slow vid1 -40C Model ;        ;
; -0.021 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[6]                             ; 0.502            ; 0.057      ; 0.450          ; -0.005           ; 1 Slow vid1 -40C Model ;        ;
; -0.020 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[7]                             ; 0.503            ; 0.057      ; 0.450          ; -0.004           ; 1 Slow vid1 -40C Model ;        ;
; -0.020 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[4]                             ; 0.503            ; 0.057      ; 0.450          ; -0.004           ; 1 Slow vid1 -40C Model ;        ;
; -0.020 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst|state[0]                             ; 0.503            ; 0.057      ; 0.450          ; -0.004           ; 1 Slow vid1 -40C Model ;        ;
; -0.019 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[3] ; 0.503            ; 0.109      ; 0.397          ; -0.003           ; 1 Slow vid1 -40C Model ;        ;
; -0.016 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|INCR_DECR.HIGH_CAPACITY.hi[2] ; 0.506            ; 0.109      ; 0.397          ; 0.000            ; 1 Slow vid1 -40C Model ;        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+------------+----------------+------------------+------------------------+--------+


Status:		FAIL
Severity:		Medium
Number of violations: 	16
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; TMC-20204 - Endpoints of Paths Failing Setup Analysis with Retiming Restrictions                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------+
; Worst-Case Setup Slack ; Node Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Retiming Restriction                                                                                             ; Waived ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------+
; -0.042                 ; sync_resetn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Node is a partition boundary. Node uses an asynchronous clear port.                                              ;        ;
; -0.042                 ; kernel_3mm_inst|kernel_3mm_internal_inst|global_reset_extender_inst|GEN_PULSE_EXTENDER.count[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.039                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B8|thekernel_3mm_B8_merge|thekernel_3mm_B8_merge_storage|thekernel_3mm_B8_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                                ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.031                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.025                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|GEN_UP_OCC.up_fifo_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                               ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
; -0.024                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                          ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.023                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B11|thebb_kernel_3mm_B11_stall_region|thei_sfc_s_c0_in_for_body76_kernel_3mms_c0_enter52850_kernel_3mm5_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body76_kernel_3mms_c0_exit547_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                           ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.020                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.019                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B12|thebb_kernel_3mm_B12_stall_region|thei_sfc_s_c0_in_for_body84_kernel_3mms_c0_enter57453_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body84_kernel_3mms_c0_exit600_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1] ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]   ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
; -0.015                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thebb_kernel_3mm_B4_stall_region|thei_sfc_s_c0_in_for_body15_kernel_3mms_c0_enter32651_kernel_3mm25_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body15_kernel_3mms_c0_exit365_kernel_3mm0|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]   ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
; -0.013                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B4|thekernel_3mm_B4_merge|thekernel_3mm_B4_merge_storage|thekernel_3mm_B4_merge_storage|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                                                                       ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
; -0.011                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B6|thebb_kernel_3mm_B6_stall_region|thei_sfc_s_c0_in_for_body47_kernel_3mms_c0_enter42852_kernel_3mm26_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body47_kernel_3mms_c0_exit475_kernel_3mm0|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                     ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
; -0.007                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B13|thekernel_3mm_B13_merge|thekernel_3mm_B13_merge_storage|thekernel_3mm_B13_merge_storage|ms.acl_mid_speed_fifo_inst|sclrn                                                                                                                                                                                                                                                                                                                                                                                            ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.005                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B3|thebb_kernel_3mm_B3_stall_region|thei_sfc_s_c0_in_for_body10_kernel_3mms_c0_enter27949_kernel_3mm13_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm1_data_fifo_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body10_kernel_3mms_c0_exit299_kernel_3mm0|ms.acl_mid_speed_fifo_inst|sclrn                                                                                            ; Node drives an asynchronous signal, such as an asynchronous clear.                                               ;        ;
; -0.003                 ; kernel_3mm_inst|kernel_3mm_internal_inst|kernel_3mm_internal|thekernel_3mm_function|thebb_kernel_3mm_B1_start|thebb_kernel_3mm_B1_start_stall_region|thei_iord_bl_call_kernel_3mm_unnamed_kernel_3mm0_kernel_3mm3_aunroll_x|theiord|GEN_STALL_LATENCY.hld_iord_stall_latency_inst|down_has_one_inst|acl_reset_handler_inst|GEN_SYNCHRONIZER.synchronizer_body[1]                                                                                                                                                                                                                                                             ; Node has user don't-touch assignments. Node has user preserve assignments. Node uses an asynchronous clear port. ;        ;
+------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+--------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------+
; CDC-50001 - 1-Bit Asynchronous Transfer Not Synchronized ;
+----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------+
; CDC-50002 - 1-Bit Asynchronous Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------------------+
; CDC-50003 - CE-Type CDC Transfer with Insufficient Constraints ;
+----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50004 - MUX-type CDC Transfer with Insufficient Constraints ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------------------------------+
; CDC-50005 - CDC Bus Constructed with Multi-bit Synchronizer Chains of Different Lengths ;
+-----------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; CDC-50006 - CDC Bus Constructed with Unsynchronized Registers ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------------------------------+
; CDC-50007 - CDC Bus Constructed with Multi-bit Synchronizer Chains with Insufficient Constraints ;
+--------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------+
; CDC-50011 - Combinational Logic Before Synchronizer Chain ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50012 - Multiple Clock Domains Driving a Synchronizer Chain ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------+
; CLK-30026 - Missing Clock Assignment ;
+--------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; CLK-30027 - Multiple Clock Assignments Found ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------+
; CLK-30028 - Invalid Generated Clock ;
+-------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------+
; CLK-30029 - Invalid Clock Assignments ;
+---------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; CLK-30030 - PLL Setting Violation ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; CLK-30033 - Invalid Clock Group Assignment ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------------------------------------+
; CLK-30034 - Clock Pairs Missing Logically Exclusive Clock Group Assignment ;
+----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------------------------------+
; CLK-30035 - Clock Pairs Missing Physically Exclusive Clock Group Assignment ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; CLK-30042 - Incorrect Clock Group Type ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------------------------------------------------------------+
; RDC-50001 - Reconvergence of Multiple Asynchronous Reset Synchronizers in Different Reset Domains ;
+---------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------------------------------------------------+
; RDC-50002 - Reconvergence of Multiple Asynchronous Reset Synchronizers in a Common Reset Domain ;
+-------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+----------------------------------------------------+
; RES-50001 - Asynchronous Reset Is Not Synchronized ;
+----------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+---------------------------------------------------------------+
; RES-50002 - Asynchronous Reset is Insufficiently Synchronized ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------+
; RES-50003 - Asynchronous Reset with Insufficient Constraints ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------------+
; RES-50004 - Multiple Asynchronous Resets within Reset Synchronizer Chain ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------+
; TMC-20011 - Missing Input Delay Constraint ;
+--------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20012 - Missing Output Delay Constraint ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------+
; TMC-20013 - Partial Input Delay ;
+---------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------+
; TMC-20014 - Partial Output Delay ;
+----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------+
; TMC-20015 - Inconsistent Min-Max Delay ;
+----------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------+
; TMC-20016 - Invalid Reference Pin ;
+-----------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------+
; TMC-20017 - Loops Detected ;
+----------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20019 - Partial Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+---------------------------------------------+
; TMC-20022 - Incomplete I/O Delay Assignment ;
+---------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20023 - Invalid Set Net Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------------------+
; TMC-20027 - Collection Filter Matching Multiple Types ;
+-------------------------------------------------------+


Status:		PASS
Severity:		High
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------------+
; TMC-30041 - Constraint with Invalid Clock Reference ;
+-----------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------------+
; CDC-50103 - Unsynchronized Intra-Clock Forced Synchronizer ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; CLK-30031 - Input Delay Assigned to Clock ;
+-------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		device_ram_occupation = 80
		low_utilization = 10
+-----------------------------------------------------------+
; FLP-10000 - Physical RAM with Utilization Below Threshold ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; LNT-30023 - Reset Nets with Polarity Conflict ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------+
; TMC-20018 - Latches Detected ;
+------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+----------------------------------------------+
; TMC-20021 - Partial Min-Max Delay Assignment ;
+----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-----------------------------------------------+
; TMC-20024 - Synchronous Data Delay Assignment ;
+-----------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------------------------+
; TMC-20026 - Empty Collection Due To Unmatched Filter ;
+------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20200 - Paths Failing Setup Analysis with Impossible Requirements ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------+
; TMC-20201 - Paths Failing Setup Analysis with High Clock Skew ;
+---------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20203 - Paths Failing Setup Analysis with High Fabric Interconnect Delay ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------------+
; TMC-20205 - Endpoints of Paths Failing Setup Analysis with Explicit Power-Up States that Restrict Retiming ;
+------------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20206 - DSP Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------------------------------------------+
; TMC-20207 - DSP Blocks with Unregistered Inputs that are the Destination of Paths Failing Setup Analysis ;
+----------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------------------------+
; TMC-20208 - RAM Blocks with Unregistered Outputs that are the Source of Paths Failing Setup Analysis ;
+------------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------------+
; TMC-20209 - Paths Failing Setup Analysis with High Routing Delay due to Congestion ;
+------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------------+
; TMC-20210 - Paths Failing Setup Analysis with High Routing Delay Added for Hold ;
+---------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+---------------------------------------------------------------------------+
; TMC-20212 - Paths Failing Setup Analysis with Global Routing in Data Path ;
+---------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_adders = 3
+----------------------------------------------------------------------------------------------------+
; TMC-20214 - Buses with Incoming Paths Failing Setup Analysis with Multiple Sequential Adder Chains ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
		minimum_number_of_soft_mult_chains = 2
+----------------------------------------------------------------------------------------------------+
; TMC-20215 - Buses with Incoming Paths Failing Setup Analysis with Multipliers Implemented in Logic ;
+----------------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------------------------+
; TMC-20216 - Paths Failing Setup Analysis with Inferred-RAM Shift Register Endpoints ;
+-------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_setup_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------+
; TMC-20217 - Paths Failing Setup Analysis with Clock-As-Data ;
+-------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_pulse_width_slack = 0
+-----------------------------------------------------------------+
; TMC-20220 - RAM Blocks with Restricted Fmax below Required Fmax ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+--------------------------------------------------------------------------+
; TMC-20312 - Paths Failing Hold Analysis with Global Routing in Data Path ;
+--------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_hold_slack = 0
		to_clock_filter = "*"
+-------------------------------------------------------------------+
; TMC-20313 - Paths Failing Hold Analysis with Locally Routed Clock ;
+-------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+------------------------------------------------------------------------------+
; TMC-20712 - Paths Failing Recovery Analysis with Global Routing in Data Path ;
+------------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_recovery_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------+
; TMC-20713 - Paths Failing Recovery Analysis with Locally Routed Clock ;
+-----------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+-----------------------------------------------------------------------------+
; TMC-20812 - Paths Failing Removal Analysis with Global Routing in Data Path ;
+-----------------------------------------------------------------------------+


Status:		PASS
Severity:		Medium
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		maximum_removal_slack = 0
		to_clock_filter = "*"
+----------------------------------------------------------------------+
; TMC-20813 - Paths Failing Removal Analysis with Locally Routed Clock ;
+----------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+--------------------------------------------------------------------+
; CDC-50008 - CDC Bus Constructed with Multi-bit Synchronizer Chains ;
+--------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------+
; CDC-50101 - Intra-Clock False Path Synchronizer ;
+-------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-----------------------------------------------------------------+
; CDC-50102 - Synchronizer after CDC Topology with Control Signal ;
+-----------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+------------------------------------+
; CLK-30032 - Improper Clock Targets ;
+------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		max_stage_adjustment = -1
		min_width = 16
		min_depth = 3
+------------------------------------------------------------+
; FLP-40006 - Pipelining Registers That Might Be Recoverable ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; LNT-30010 - Nets Driving both Reset and Clock Enable Signals ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+------------------------------------------------------------+
; RES-50010 - Reset Synchronizer Chains with Constant Output ;
+------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 500
+-------------------------------------------------------+
; RES-50101 - Intra-Clock False Path Reset Synchronizer ;
+-------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+-------------------------------------------+
; TMC-20020 - Invalid Multicycle Assignment ;
+-------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------------------------------------+
; TMC-20550 - Automatically Selected Duplication Candidate Rejected for Placement Constraint ;
+--------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		avg_dup_fanout = 1000
+-------------------------------------------------------------------------------------------+
; TMC-20551 - Automatically Selected Duplication Candidate Likely Requires More Duplication ;
+-------------------------------------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
+--------------------------------------------------------------+
; TMC-20552 - User Selected Duplication Candidate was Rejected ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		tension = 100000
+-----------------------------------------------------------+
; TMC-20601 - Registers with High Immediate Fan-Out Tension ;
+-----------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		tension = 100000
		ignore_high_fanout_tension = False
+--------------------------------------------------------------+
; TMC-20602 - Registers with High Timing Path Endpoint Tension ;
+--------------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		span = 250
+--------------------------------------------------------+
; TMC-20603 - Registers with High Immediate Fan-Out Span ;
+--------------------------------------------------------+


Status:		PASS
Severity:		Low
Number of violations: 	0
Rule Parameters:      	max_violations = 5000
		span = 250
		ignore_high_fanout_span = False
+-----------------------------------------------------------+
; TMC-20604 - Registers with High Timing Path Endpoint Span ;
+-----------------------------------------------------------+


