$date
	Mon Sep 21 20:58:27 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module probador_recirc $end
$var wire 32 ! demux_0 [31:0] $end
$var wire 32 " demux_1_probador [31:0] $end
$var wire 1 # valid_out $end
$var reg 1 $ active $end
$var reg 1 % clk_2f $end
$var reg 32 & data_input [31:0] $end
$var reg 1 ' valid $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
b0 &
0%
0$
z#
bz "
bz !
$end
#20000000
b11111111111111111110111011101110 &
1$
1%
#40000000
0%
#60000000
b11111111111011101110111011101110 &
1'
1%
#80000000
0%
#100000000
1%
#120000000
0%
#140000000
b11001100111011101110111011101110 &
0'
1%
#160000000
0%
#180000000
b10101010101010100001001000110100 &
1'
1%
#200000000
0%
#220000000
b10010001101000101011001111000 &
0$
1%
#240000000
0%
#260000000
b10111011101110111010101010101010 &
1%
#280000000
0%
#300000000
1%
#320000000
0%
#340000000
1%
