* Z:\mnt\design.r\spice\examples\ADP7102-1.8.asc
V1 IN 0 3.3
Rload OUT 0 10
C1 OUT 0 2.2µ Rser=1.5m
R1 OUT N001 100k
XU1 IN OUT IN N001 OUT 0 ADP7102 Vref=1.8
.tran 3m startup
.lib ADP7102.lib
.backanno
.end
