HelpInfo,/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/html,fpgahelp.qhc,synerrmsg.mp,/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/bin/assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/WB2AHBL.vhd'.||top.srr(54);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_package.vhd'.||top.srr(55);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'.||top.srr(56);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd'.||top.srr(57);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd'.||top.srr(58);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_pkg.vhd'.||top.srr(59);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd'.||top.srr(60);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/CCC_0/top_sb_CCC_0_FCCC.vhd'.||top.srr(61);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd'.||top.srr(62);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb_HPMS/top_sb_HPMS_syn.vhd'.||top.srr(63);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/components.vhd'.||top.srr(64);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_intercon.vhd'.||top.srr(65);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_shifter.vhd'.||top.srr(66);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_bitmanip.vhd'.||top.srr(67);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_cfu.vhd'.||top.srr(68);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_fpu.vhd'.||top.srr(69);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_cp_muldiv.vhd'.||top.srr(70);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_alu.vhd'.||top.srr(71);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_fifo.vhd'.||top.srr(72);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_decompressor.vhd'.||top.srr(73);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_control.vhd'.||top.srr(74);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_lsu.vhd'.||top.srr(75);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_regfile.vhd'.||top.srr(76);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu_pmp.vhd'.||top.srr(77);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cpu.vhd'.||top.srr(78);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.entity.vhd'.||top.srr(79);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dmem.default.vhd'.||top.srr(80);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gpio.vhd'.||top.srr(81);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sysinfo.vhd'.||top.srr(82);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_uart.vhd'.||top.srr(83);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/83||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wishbone.vhd'.||top.srr(84);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/84||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_bootloader_image.vhd'.||top.srr(85);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/85||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_boot_rom.vhd'.||top.srr(86);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/86||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_cfs.vhd'.||top.srr(87);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/87||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_crc.vhd'.||top.srr(88);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/88||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dcache.vhd'.||top.srr(89);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/89||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_debug_dm.vhd'.||top.srr(90);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/90||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_debug_dtm.vhd'.||top.srr(91);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/91||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_dma.vhd'.||top.srr(92);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/92||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_gptmr.vhd'.||top.srr(93);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/93||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_icache.vhd'.||top.srr(94);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/94||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_imem.entity.vhd'.||top.srr(95);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/95||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_imem.default.vhd'.||top.srr(96);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/96||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_mtime.vhd'.||top.srr(97);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/97||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_neoled.vhd'.||top.srr(98);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/98||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_onewire.vhd'.||top.srr(99);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/99||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_pwm.vhd'.||top.srr(100);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/100||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_sdi.vhd'.||top.srr(101);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/101||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_slink.vhd'.||top.srr(102);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/102||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_spi.vhd'.||top.srr(103);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/103||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_trng.vhd'.||top.srr(104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/104||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_twi.vhd'.||top.srr(105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/105||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_wdt.vhd'.||top.srr(106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/106||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_xip.vhd'.||top.srr(107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/107||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_xirq.vhd'.||top.srr(108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/108||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_top.vhd'.||top.srr(109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/109||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/hdl/neorv32_ProcessorTop_Minimal.vhd'.||top.srr(110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/110||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd'.||top.srr(111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/111||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'.||top.srr(112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/112||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'.||top.srr(113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/113||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'.||top.srr(114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/114||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'.||top.srr(115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/115||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd'.||top.srr(116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/116||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb_HPMS/top_sb_HPMS.vhd'.||top.srr(117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/117||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top_sb/top_sb.vhd'.||top.srr(118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/118||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file '/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/component/work/top/top.vhd'.||top.srr(119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/119||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||top.srr(122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/122||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/vhd2008/std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.top.rtl.||top.srr(123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/123||top.vhd(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/top/top.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.wb2ahbl.rtl.||top.srr(124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/124||WB2AHBL.vhd(29);liberoaction://cross_probe/hdl/file/'<project>/hdl/WB2AHBL.vhd'/linenumber/29
Implementation;Synthesis||CD630||@N: Synthesizing work.top_sb.rtl.||top.srr(128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/128||top_sb.vhd(20);liberoaction://cross_probe/hdl/file/'<project>/component/work/top_sb/top_sb.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing work.top_sb_hpms.rtl.||top.srr(129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/129||top_sb_HPMS.vhd(17);liberoaction://cross_probe/hdl/file/'<project>/component/work/top_sb_HPMS/top_sb_HPMS.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.mss_010.def_arch.||top.srr(130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/130||top_sb_HPMS_syn.vhd(10);liberoaction://cross_probe/hdl/file/'<project>/component/work/top_sb_HPMS/top_sb_HPMS_syn.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||top.srr(135);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/135||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.top_sb_fabosc_0_osc.def_arch.||top.srr(137);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/137||top_sb_FABOSC_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||top.srr(138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/138||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||top.srr(140);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/140||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz_fab.def_arch.||top.srr(142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/142||osc_comps.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||top.srr(146);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/146||top_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||top.srr(147);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/147||top_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||top.srr(148);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/148||top_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||top.srr(149);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/149||top_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>/component/work/top_sb/FABOSC_0/top_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.coreresetp.rtl.||top.srr(151);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/151||coreresetp.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/27
Implementation;Synthesis||CD434||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/152||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/477
Implementation;Synthesis||CD434||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(153);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/153||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/478
Implementation;Synthesis||CD434||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(154);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/154||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/479
Implementation;Synthesis||CD434||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(155);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/155||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/480
Implementation;Synthesis||CD434||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(156);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/156||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/481
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(157);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/157||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/482
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(158);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/158||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/483
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/159||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/484
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(160);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/160||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/485
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(161);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/161||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/486
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(162);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/162||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/487
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(163);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/163||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/488
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(164);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/164||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/489
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(165);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/165||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/490
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(166);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/166||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/491
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||top.srr(169);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/169||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||top.srr(170);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/170||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||top.srr(171);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/171||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||top.srr(172);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/172||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||top.srr(173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/173||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||top.srr(174);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/174||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||top.srr(175);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/175||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||top.srr(176);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/176||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||top.srr(177);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/177||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||top.srr(178);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/178||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||top.srr(179);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/179||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||top.srr(180);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/180||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||top.srr(181);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/181||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||top.srr(182);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/182||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||top.srr(183);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/183||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||top.srr(184);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/184||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||top.srr(185);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/185||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||top.srr(186);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/186||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||top.srr(187);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/187||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||top.srr(188);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/188||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int and merging RESET_N_F2M_int. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(189);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/189||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(190);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/190||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(191);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/191||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(192);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/192||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1 and merging sdif3_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(193);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/193||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(194);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/194||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||top.srr(195);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/195||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||top.srr(196);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/196||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||top.srr(197);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/197||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||top.srr(198);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/198||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||top.srr(199);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/199||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite.coreahblite_arch.||top.srr(201);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/201||coreahblite.vhd(27);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/27
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.||top.srr(202);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/202||coreahblite_matrix4x16.vhd(25);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_slavestage.trans.||top.srr(203);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/203||coreahblite_slavestage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch.||top.srr(204);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/204||coreahblite_slavearbiter.vhd(22);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/22
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(205);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/205||coreahblite_slavearbiter.vhd(391);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/391
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.||top.srr(212);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/212||coreahblite_masterstage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/24
Implementation;Synthesis||CD434||@W:Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(213);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/213||coreahblite_masterstage.vhd(339);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/339
Implementation;Synthesis||CD434||@W:Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(214);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/214||coreahblite_masterstage.vhd(340);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/340
Implementation;Synthesis||CD434||@W:Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(215);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/215||coreahblite_masterstage.vhd(341);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/341
Implementation;Synthesis||CD434||@W:Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(216);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/216||coreahblite_masterstage.vhd(341);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/341
Implementation;Synthesis||CD434||@W:Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(217);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/217||coreahblite_masterstage.vhd(342);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/342
Implementation;Synthesis||CD434||@W:Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(218);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/218||coreahblite_masterstage.vhd(342);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/342
Implementation;Synthesis||CD434||@W:Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(219);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/219||coreahblite_masterstage.vhd(343);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/343
Implementation;Synthesis||CD434||@W:Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(220);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/220||coreahblite_masterstage.vhd(343);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/343
Implementation;Synthesis||CD434||@W:Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(221);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/221||coreahblite_masterstage.vhd(344);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/344
Implementation;Synthesis||CD434||@W:Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(222);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/222||coreahblite_masterstage.vhd(344);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/344
Implementation;Synthesis||CD434||@W:Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(223);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/223||coreahblite_masterstage.vhd(345);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/345
Implementation;Synthesis||CD434||@W:Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(224);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/224||coreahblite_masterstage.vhd(345);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/345
Implementation;Synthesis||CD434||@W:Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(225);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/225||coreahblite_masterstage.vhd(346);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/346
Implementation;Synthesis||CD434||@W:Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(226);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/226||coreahblite_masterstage.vhd(346);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/346
Implementation;Synthesis||CD434||@W:Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(227);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/227||coreahblite_masterstage.vhd(347);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/347
Implementation;Synthesis||CD434||@W:Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(228);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/228||coreahblite_masterstage.vhd(347);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/347
Implementation;Synthesis||CD434||@W:Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(229);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/229||coreahblite_masterstage.vhd(348);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/348
Implementation;Synthesis||CD434||@W:Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(230);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/230||coreahblite_masterstage.vhd(348);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/348
Implementation;Synthesis||CD434||@W:Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(231);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/231||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis||CD434||@W:Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(232);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/232||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis||CD434||@W:Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(233);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/233||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis||CD434||@W:Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(234);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/234||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis||CD434||@W:Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(235);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/235||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(236);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/236||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(237);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/237||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(238);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/238||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(239);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/239||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(240);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/240||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(241);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/241||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(242);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/242||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(243);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/243||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(244);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/244||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(245);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/245||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(246);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/246||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(247);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/247||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD434||@W:Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(248);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/248||coreahblite_masterstage.vhd(357);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/357
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(249);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/249||coreahblite_masterstage.vhd(637);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/637
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch.||top.srr(250);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/250||coreahblite_defaultslavesm.vhd(22);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd'/linenumber/22
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(251);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/251||coreahblite_defaultslavesm.vhd(63);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_defaultslavesm.vhd'/linenumber/63
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.||top.srr(255);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/255||coreahblite_addrdec.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(261);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/261||coreahblite_masterstage.vhd(644);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/644
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.||top.srr(263);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/263||coreahblite_masterstage.vhd(24);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/24
Implementation;Synthesis||CD434||@W:Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(264);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/264||coreahblite_masterstage.vhd(341);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/341
Implementation;Synthesis||CD434||@W:Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(265);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/265||coreahblite_masterstage.vhd(341);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/341
Implementation;Synthesis||CD434||@W:Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(266);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/266||coreahblite_masterstage.vhd(342);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/342
Implementation;Synthesis||CD434||@W:Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(267);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/267||coreahblite_masterstage.vhd(342);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/342
Implementation;Synthesis||CD434||@W:Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(268);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/268||coreahblite_masterstage.vhd(343);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/343
Implementation;Synthesis||CD434||@W:Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(269);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/269||coreahblite_masterstage.vhd(343);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/343
Implementation;Synthesis||CD434||@W:Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(270);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/270||coreahblite_masterstage.vhd(344);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/344
Implementation;Synthesis||CD434||@W:Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(271);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/271||coreahblite_masterstage.vhd(344);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/344
Implementation;Synthesis||CD434||@W:Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(272);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/272||coreahblite_masterstage.vhd(345);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/345
Implementation;Synthesis||CD434||@W:Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(273);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/273||coreahblite_masterstage.vhd(345);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/345
Implementation;Synthesis||CD434||@W:Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(274);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/274||coreahblite_masterstage.vhd(346);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/346
Implementation;Synthesis||CD434||@W:Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(275);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/275||coreahblite_masterstage.vhd(346);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/346
Implementation;Synthesis||CD434||@W:Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(276);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/276||coreahblite_masterstage.vhd(347);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/347
Implementation;Synthesis||CD434||@W:Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(277);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/277||coreahblite_masterstage.vhd(347);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/347
Implementation;Synthesis||CD434||@W:Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(278);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/278||coreahblite_masterstage.vhd(348);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/348
Implementation;Synthesis||CD434||@W:Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(279);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/279||coreahblite_masterstage.vhd(348);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/348
Implementation;Synthesis||CD434||@W:Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(280);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/280||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis||CD434||@W:Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(281);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/281||coreahblite_masterstage.vhd(349);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/349
Implementation;Synthesis||CD434||@W:Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(282);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/282||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis||CD434||@W:Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(283);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/283||coreahblite_masterstage.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/350
Implementation;Synthesis||CD434||@W:Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(284);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/284||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(285);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/285||coreahblite_masterstage.vhd(351);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/351
Implementation;Synthesis||CD434||@W:Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(286);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/286||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(287);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/287||coreahblite_masterstage.vhd(352);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/352
Implementation;Synthesis||CD434||@W:Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(288);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/288||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(289);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/289||coreahblite_masterstage.vhd(353);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/353
Implementation;Synthesis||CD434||@W:Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(290);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/290||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(291);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/291||coreahblite_masterstage.vhd(354);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/354
Implementation;Synthesis||CD434||@W:Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(292);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/292||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(293);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/293||coreahblite_masterstage.vhd(355);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/355
Implementation;Synthesis||CD434||@W:Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(294);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/294||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD434||@W:Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(295);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/295||coreahblite_masterstage.vhd(356);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/356
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(296);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/296||coreahblite_masterstage.vhd(637);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/637
Implementation;Synthesis||CD630||@N: Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.||top.srr(297);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/297||coreahblite_addrdec.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_addrdec.vhd'/linenumber/50
Implementation;Synthesis||CL177||@W:Sharing sequential element addrRegSMCurrentState and merging masterRegAddrSel. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(303);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/303||coreahblite_masterstage.vhd(644);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/644
Implementation;Synthesis||CD630||@N: Synthesizing work.top_sb_ccc_0_fccc.def_arch.||top.srr(311);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/311||top_sb_CCC_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>/component/work/top_sb/CCC_0/top_sb_CCC_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||top.srr(312);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/312||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||top.srr(314);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/314||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||top.srr(316);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/316||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.or2.syn_black_box.||top.srr(324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/324||smartfusion2.vhd(207);liberoaction://cross_probe/hdl/file/'/usr/local/microchip/Libero_SoC_v2023.1/SynplifyPro/lib/generic/smartfusion2.vhd'/linenumber/207
Implementation;Synthesis||CD630||@N: Synthesizing work.neorv32_processortop_minimal.neorv32_processortop_minimal_rtl.||top.srr(326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/326||neorv32_ProcessorTop_Minimal.vhd(41);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/41
Implementation;Synthesis||CD326||@W:Port neoled_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/327||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port cfs_out_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/328||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port pwm_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/329||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port onewire_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/330||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port twi_scl_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/331||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port twi_sda_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/332||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port sdi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/333||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port spi_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/334||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port spi_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/335||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port spi_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/336||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port uart1_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/337||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port uart1_txd_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/338||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port uart0_rts_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(339);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/339||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port xip_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(340);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/340||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port xip_clk_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(341);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/341||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port xip_csn_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(342);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/342||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port fencei_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(343);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/343||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port fence_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(344);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/344||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port slink_tx_val_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/345||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port slink_tx_dat_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/346||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port slink_rx_rdy_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/347||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD326||@W:Port jtag_tdo_o of entity neorv32.neorv32_top is unconnected. If a port needs to remain unconnected, use the keyword open.||top.srr(348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/348||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_top.neorv32_top_rtl.||top.srr(349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/349||neorv32_top.vhd(47);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/47
Implementation;Synthesis||CD231||@N: Using onehot encoding for type io_devices_t. For example, enumeration iodev_ocd is mapped to "100000000000000000000".||top.srr(350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/350||neorv32_top.vhd(317);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/317
Implementation;Synthesis||CD638||@W:Signal dmi_req.data is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/351||neorv32_top.vhd(294);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/294
Implementation;Synthesis||CD638||@W:Signal dmi_req.op is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/352||neorv32_top.vhd(294);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/294
Implementation;Synthesis||CD638||@W:Signal dmi_req.addr is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/353||neorv32_top.vhd(294);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/294
Implementation;Synthesis||CD638||@W:Signal dmi_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/354||neorv32_top.vhd(295);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/295
Implementation;Synthesis||CD638||@W:Signal dmi_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/355||neorv32_top.vhd(295);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/295
Implementation;Synthesis||CD638||@W:Signal dma_req.rvso is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/356||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CD638||@W:Signal dma_req.priv is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/357||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CD638||@W:Signal dma_req.src is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/358||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CD638||@W:Signal dma_req.rw is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/359||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CD638||@W:Signal dma_req.stb is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(360);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/360||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CD638||@W:Signal dma_req.ben is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(361);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/361||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CD638||@W:Signal dma_req.data is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(362);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/362||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CD638||@W:Signal dma_req.addr is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(363);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/363||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CD638||@W:Signal dma_rsp.err is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(364);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/364||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CD638||@W:Signal dma_rsp.ack is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(365);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/365||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CD638||@W:Signal dma_rsp.data is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/366||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_sysinfo.neorv32_sysinfo_rtl.||top.srr(367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/367||neorv32_sysinfo.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/45
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/370||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/371||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/372||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/373||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/374||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/375||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/376||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/377||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/378||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/379||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/380||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/381||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/382||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/383||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/384||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/385||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/386||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/387||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 26 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/388||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL260||@W:Pruning register bit 24 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/389||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL279||@W:Pruning register bits 22 to 21 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/390||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL260||@W:Pruning register bit 18 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/391||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL279||@W:Pruning register bits 14 to 13 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/392||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL279||@W:Pruning register bits 6 to 4 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/393||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/394||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/395||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_uart.neorv32_uart_rtl.||top.srr(397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/397||neorv32_uart.vhd(60);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/60
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_fifo.neorv32_fifo_rtl.||top.srr(398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/398||neorv32_fifo.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/42
Implementation;Synthesis||CD638||@W:Signal level_diff is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/399||neorv32_fifo.vhd(89);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/89
Implementation;Synthesis||CL177||@W:Sharing sequential element avail_o and merging half_o. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/402||neorv32_fifo.vhd(207);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/207
Implementation;Synthesis||CL169||@W:Pruning unused register tx_engine.done_3. Make sure that there are no unused intermediate registers.||top.srr(406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/406||neorv32_uart.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/350
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of rx_engine.sreg_5(9 downto 0). Either assign all bits or reduce the width of the signal.||top.srr(407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/407||neorv32_uart.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/421
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.data(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/408||neorv32_uart.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/187
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.data(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/409||neorv32_uart.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/187
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.data(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/410||neorv32_uart.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/187
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(411);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/411||neorv32_uart.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/187
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_mtime.neorv32_mtime_rtl.||top.srr(413);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/413||neorv32_mtime.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/45
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(416);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/416||neorv32_mtime.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/81
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_gpio.neorv32_gpio_rtl.||top.srr(418);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/418||neorv32_gpio.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/42
Implementation;Synthesis||CL271||@W:Pruning unused bits 63 to 8 of din_3(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(421);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/421||neorv32_gpio.vhd(121);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/121
Implementation;Synthesis||CL111||@W:All reachable assignments to bus_rsp_o.err are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(422);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/422||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(423);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/423||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(424);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/424||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(425);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/425||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(426);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/426||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(427);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/427||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(428);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/428||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(429);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/429||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(430);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/430||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(431);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/431||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(432);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/432||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(433);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/433||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(434);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/434||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(435);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/435||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(436);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/436||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(437);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/437||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(438);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/438||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(439);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/439||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(440);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/440||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(441);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/441||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(442);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/442||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/443||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(444);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/444||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(445);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/445||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_rsp_o.data(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(446);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/446||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 31 to 8 of bus_rsp_o.data(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(447);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/447||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CL279||@W:Pruning register bits 63 to 8 of dout(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(448);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/448||neorv32_gpio.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/66
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_bus_io_switch.neorv32_bus_io_switch_rtl.||top.srr(450);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/450||neorv32_intercon.vhd(445);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/445
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_wishbone.neorv32_wishbone_rtl.||top.srr(454);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/454||neorv32_wishbone.vhd(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_wishbone.vhd'/linenumber/49
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.state_ff_2. Make sure that there are no unused intermediate registers.||top.srr(457);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/457||neorv32_wishbone.vhd(140);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_wishbone.vhd'/linenumber/140
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_dmem.neorv32_dmem_rtl.||top.srr(459);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/459||neorv32_dmem.entity.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.entity.vhd'/linenumber/42
Implementation;Synthesis||CL134||@N: Found RAM mem_ram_b3, depth=2048, width=8||top.srr(462);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/462||neorv32_dmem.default.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/53
Implementation;Synthesis||CL134||@N: Found RAM mem_ram_b2, depth=2048, width=8||top.srr(463);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/463||neorv32_dmem.default.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/53
Implementation;Synthesis||CL134||@N: Found RAM mem_ram_b1, depth=2048, width=8||top.srr(464);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/464||neorv32_dmem.default.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/53
Implementation;Synthesis||CL134||@N: Found RAM mem_ram_b0, depth=2048, width=8||top.srr(465);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/465||neorv32_dmem.default.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/53
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_bus_gateway.neorv32_bus_gateway_rtl.||top.srr(467);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/467||neorv32_intercon.vhd(235);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/235
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_bus_switch.neorv32_bus_switch_rtl.||top.srr(471);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/471||neorv32_intercon.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/45
Implementation;Synthesis||CD233||@N: Using sequential encoding for type arbiter_state_t.||top.srr(472);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/472||neorv32_intercon.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/65
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(473);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/473||neorv32_intercon.vhd(134);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/134
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu.neorv32_cpu_rtl.||top.srr(477);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/477||neorv32_cpu.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu.vhd'/linenumber/42
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_lsu.neorv32_cpu_lsu_rtl.||top.srr(478);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/478||neorv32_cpu_lsu.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/42
Implementation;Synthesis||CL190||@W:Optimizing register bit bus_req_o.rvso to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(481);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/481||neorv32_cpu_lsu.vhd(105);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/105
Implementation;Synthesis||CL169||@W:Pruning unused register bus_req_o.rvso. Make sure that there are no unused intermediate registers.||top.srr(482);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/482||neorv32_cpu_lsu.vhd(105);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/105
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_alu.neorv32_cpu_cpu_rtl.||top.srr(484);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/484||neorv32_cpu_alu.vhd(44);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/44
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(485);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/485||neorv32_cpu_alu.vhd(149);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/149
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_cp_shifter.neorv32_cpu_cp_shifter_rtl.||top.srr(486);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/486||neorv32_cpu_cp_shifter.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/45
Implementation;Synthesis||CD638||@W:Signal bs_level is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(487);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/487||neorv32_cpu_cp_shifter.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal bs_start is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(488);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/488||neorv32_cpu_cp_shifter.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/79
Implementation;Synthesis||CD638||@W:Signal bs_result is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/489||neorv32_cpu_cp_shifter.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/80
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_regfile.neorv32_cpu_regfile_rtl.||top.srr(496);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/496||neorv32_cpu_regfile.vhd(51);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/51
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(497);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/497||neorv32_cpu_regfile.vhd(104);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/104
Implementation;Synthesis||CD638||@W:Signal rf_we_sel is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(498);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/498||neorv32_cpu_regfile.vhd(88);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/88
Implementation;Synthesis||CD638||@W:Signal rs4_addr is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(499);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/499||neorv32_cpu_regfile.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/91
Implementation;Synthesis||CL134||@N: Found RAM reg_file, depth=32, width=32||top.srr(502);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/502||neorv32_cpu_regfile.vhd(83);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/83
Implementation;Synthesis||CL134||@N: Found RAM reg_file, depth=32, width=32||top.srr(503);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/503||neorv32_cpu_regfile.vhd(83);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/83
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_cpu_control.neorv32_cpu_control_rtl.||top.srr(505);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/505||neorv32_cpu_control.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/53
Implementation;Synthesis||CD233||@N: Using sequential encoding for type fetch_engine_state_t.||top.srr(506);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/506||neorv32_cpu_control.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/135
Implementation;Synthesis||CD231||@N: Using onehot encoding for type execute_engine_state_t. For example, enumeration dispatch is mapped to "1000000000000".||top.srr(507);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/507||neorv32_cpu_control.vhd(189);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/189
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||top.srr(508);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/508||neorv32_cpu_control.vhd(407);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/407
Implementation;Synthesis||CD434||@W:Signal hw_trigger_match in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||top.srr(509);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/509||neorv32_cpu_control.vhd(811);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/811
Implementation;Synthesis||CD638||@W:Signal issue_engine.align_clr is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(510);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/510||neorv32_cpu_control.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/170
Implementation;Synthesis||CD638||@W:Signal issue_engine.align_set is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(511);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/511||neorv32_cpu_control.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/170
Implementation;Synthesis||CD638||@W:Signal issue_engine.align is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(512);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/512||neorv32_cpu_control.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/170
Implementation;Synthesis||CD638||@W:Signal hpmevent.cfg is undriven. Either assign the signal a value or remove the signal declaration.||top.srr(513);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/513||neorv32_cpu_control.vhd(305);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/305
Implementation;Synthesis||CD630||@N: Synthesizing neorv32.neorv32_fifo.neorv32_fifo_rtl.||top.srr(514);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/514||neorv32_fifo.vhd(42);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_fifo.vhd'/linenumber/42
Implementation;Synthesis||CL240||@W:Signal issue_engine.align_clr is floating; a simulation mismatch is possible.||top.srr(520);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/520||neorv32_cpu_control.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/170
Implementation;Synthesis||CL240||@W:Signal issue_engine.align_set is floating; a simulation mismatch is possible.||top.srr(521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/521||neorv32_cpu_control.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/170
Implementation;Synthesis||CL240||@W:Signal issue_engine.align is floating; a simulation mismatch is possible.||top.srr(522);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/522||neorv32_cpu_control.vhd(170);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/170
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.hi_1_3(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(523);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/523||neorv32_cpu_control.vhd(2186);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2186
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.ovf_1_2(0). Make sure that there are no unused intermediate registers.||top.srr(524);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/524||neorv32_cpu_control.vhd(2186);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2186
Implementation;Synthesis||CL169||@W:Pruning unused register cnt.lo_1_3(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(525);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/525||neorv32_cpu_control.vhd(2186);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2186
Implementation;Synthesis||CL169||@W:Pruning unused register csr.tdata2_4(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(526);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/526||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register csr.tdata1_dmode_4. Make sure that there are no unused intermediate registers.||top.srr(527);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/527||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register csr.tdata1_execute_4. Make sure that there are no unused intermediate registers.||top.srr(528);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/528||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register csr.tdata1_hit_clr_4. Make sure that there are no unused intermediate registers.||top.srr(529);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/529||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dscratch0_4(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(530);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/530||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dpc_4(31 downto 0). Make sure that there are no unused intermediate registers.||top.srr(531);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/531||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dcsr_cause_4(2 downto 0). Make sure that there are no unused intermediate registers.||top.srr(532);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/532||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dcsr_prv_4. Make sure that there are no unused intermediate registers.||top.srr(533);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/533||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dcsr_ebreaku_4. Make sure that there are no unused intermediate registers.||top.srr(534);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/534||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register csr.dcsr_ebreakm_4. Make sure that there are no unused intermediate registers.||top.srr(535);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/535||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register csr.mcounteren_4. Make sure that there are no unused intermediate registers.||top.srr(536);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/536||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.cpu_debug_2. Make sure that there are no unused intermediate registers.||top.srr(537);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/537||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.cpu_trap_2. Make sure that there are no unused intermediate registers.||top.srr(538);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/538||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.cpu_sleep_2. Make sure that there are no unused intermediate registers.||top.srr(539);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/539||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.ir_opcode_3(6 downto 0). Make sure that there are no unused intermediate registers.||top.srr(540);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/540||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.ir_funct12_3(11 downto 0). Make sure that there are no unused intermediate registers.||top.srr(541);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/541||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.ir_funct3_2(2 downto 0). Make sure that there are no unused intermediate registers.||top.srr(542);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/542||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.lsu_priv_2. Make sure that there are no unused intermediate registers.||top.srr(543);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/543||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.lsu_mo_we_2. Make sure that there are no unused intermediate registers.||top.srr(544);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/544||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.rf_rd_2(4 downto 0). Make sure that there are no unused intermediate registers.||top.srr(545);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/545||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.rf_rs3_2(4 downto 0). Make sure that there are no unused intermediate registers.||top.srr(546);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/546||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.rf_rs2_2(4 downto 0). Make sure that there are no unused intermediate registers.||top.srr(547);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/547||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register ctrl.rf_rs1_3(4 downto 0). Make sure that there are no unused intermediate registers.||top.srr(548);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/548||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register fetch_engine.unaligned_5. Make sure that there are no unused intermediate registers.||top.srr(549);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/549||neorv32_cpu_control.vhd(363);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/363
Implementation;Synthesis||CL271||@W:Pruning unused bits 15 to 3 of cnt.inc_4(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(550);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/550||neorv32_cpu_control.vhd(2296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2296
Implementation;Synthesis||CL265||@W:Removing unused bit 1 of cnt.inc_4(15 downto 0). Either assign all bits or reduce the width of the signal.||top.srr(551);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/551||neorv32_cpu_control.vhd(2296);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2296
Implementation;Synthesis||CL265||@W:Removing unused bit 5 of trap_ctrl.cause_35(6 downto 0). Either assign all bits or reduce the width of the signal.||top.srr(552);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/552||neorv32_cpu_control.vhd(1488);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1488
Implementation;Synthesis||CL271||@W:Pruning unused bits 20 to 19 of trap_ctrl.irq_pnd_24(20 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(553);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/553||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of execute_engine.link_pc_2(31 downto 0). Either assign all bits or reduce the width of the signal.||top.srr(554);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/554||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL265||@W:Removing unused bit 0 of execute_engine.next_pc_10(31 downto 0). Either assign all bits or reduce the width of the signal.||top.srr(555);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/555||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(556);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/556||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(557);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/557||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(558);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/558||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(559);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/559||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(560);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/560||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(561);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/561||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(562);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/562||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(563);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/563||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(564);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/564||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(565);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/565||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(566);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/566||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(567);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/567||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(568);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/568||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mcountinhibit(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(569);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/569||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.privilege are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(570);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/570||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mstatus_tw are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(571);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/571||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.mstatus_mprv are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(572);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/572||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to csr.dcsr_step are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(573);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/573||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL111||@W:All reachable assignments to trap_ctrl.irq_buf(19) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(574);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/574||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||CL111||@W:All reachable assignments to trap_ctrl.irq_buf(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(575);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/575||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||CL111||@W:All reachable assignments to trap_ctrl.exc_buf(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(576);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/576||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||CL111||@W:All reachable assignments to trap_ctrl.exc_buf(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(577);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/577||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||CL111||@W:All reachable assignments to ctrl.cpu_priv are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||top.srr(578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/578||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL190||@W:Optimizing register bit execute_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/579||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL190||@W:Optimizing register bit csr.mepc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/580||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL190||@W:Optimizing register bit csr.mtvec(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/581||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of execute_engine.pc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/582||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of csr.mtvec(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/583||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of csr.mepc(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/584||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL240||@W:Signal dma_rsp.err is floating; a simulation mismatch is possible.||top.srr(591);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/591||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL240||@W:Signal dma_rsp.ack is floating; a simulation mismatch is possible.||top.srr(592);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/592||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 0 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(593);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/593||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 1 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(594);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/594||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 2 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(595);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/595||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 3 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/596||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 4 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(597);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/597||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 5 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/598||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 6 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(599);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/599||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 7 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/600||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 8 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(601);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/601||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 9 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/602||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 10 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(603);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/603||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 11 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/604||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 12 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/605||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 13 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/606||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 14 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/607||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 15 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/608||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 16 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(609);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/609||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 17 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(610);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/610||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 18 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(611);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/611||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 19 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(612);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/612||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 20 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(613);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/613||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 21 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(614);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/614||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 22 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(615);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/615||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 23 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(616);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/616||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 24 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(617);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/617||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 25 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(618);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/618||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 26 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(619);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/619||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 27 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(620);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/620||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 28 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(621);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/621||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 29 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(622);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/622||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 30 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(623);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/623||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL252||@W:Bit 31 of signal dma_rsp.data is floating -- simulation mismatch possible.||top.srr(624);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/624||neorv32_top.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/310
Implementation;Synthesis||CL240||@W:Signal dma_req.rvso is floating; a simulation mismatch is possible.||top.srr(625);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/625||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL240||@W:Signal dma_req.priv is floating; a simulation mismatch is possible.||top.srr(626);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/626||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL240||@W:Signal dma_req.src is floating; a simulation mismatch is possible.||top.srr(627);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/627||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL240||@W:Signal dma_req.rw is floating; a simulation mismatch is possible.||top.srr(628);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/628||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL240||@W:Signal dma_req.stb is floating; a simulation mismatch is possible.||top.srr(629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/629||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 0 of signal dma_req.ben is floating -- simulation mismatch possible.||top.srr(630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/630||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 1 of signal dma_req.ben is floating -- simulation mismatch possible.||top.srr(631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/631||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 2 of signal dma_req.ben is floating -- simulation mismatch possible.||top.srr(632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/632||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 3 of signal dma_req.ben is floating -- simulation mismatch possible.||top.srr(633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/633||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 0 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/634||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 1 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/635||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 2 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/636||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 3 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/637||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 4 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/638||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 5 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/639||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 6 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/640||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 7 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/641||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 8 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/642||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 9 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/643||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 10 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/644||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 11 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/645||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 12 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/646||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 13 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/647||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 14 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/648||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 15 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/649||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 16 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/650||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 17 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/651||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 18 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/652||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 19 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/653||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 20 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/654||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 21 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/655||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 22 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/656||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 23 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/657||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 24 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/658||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 25 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/659||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 26 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/660||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 27 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/661||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 28 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/662||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 29 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/663||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 30 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/664||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 31 of signal dma_req.data is floating -- simulation mismatch possible.||top.srr(665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/665||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 0 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/666||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 1 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/667||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 2 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/668||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 3 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/669||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 4 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/670||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 5 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/671||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 6 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/672||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 7 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/673||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 8 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/674||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 9 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/675||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 10 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/676||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 11 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/677||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 12 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/678||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 13 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/679||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 14 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(680);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/680||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 15 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(681);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/681||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 16 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(682);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/682||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 17 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(683);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/683||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 18 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(684);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/684||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 19 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/685||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 20 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/686||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 21 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/687||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 22 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(688);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/688||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 23 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(689);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/689||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 24 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(690);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/690||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 25 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(691);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/691||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 26 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(692);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/692||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 27 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(693);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/693||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 28 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/694||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 29 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(695);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/695||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 30 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(696);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/696||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL252||@W:Bit 31 of signal dma_req.addr is floating -- simulation mismatch possible.||top.srr(697);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/697||neorv32_top.vhd(309);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/309
Implementation;Synthesis||CL240||@W:Signal dmi_rsp.ack is floating; a simulation mismatch is possible.||top.srr(698);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/698||neorv32_top.vhd(295);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/295
Implementation;Synthesis||CL169||@W:Pruning unused register rst_cause_5(1 downto 0). Make sure that there are no unused intermediate registers.||top.srr(701);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/701||neorv32_top.vhd(427);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/427
Implementation;Synthesis||CL169||@W:Pruning unused register rstn_ext_2. Make sure that there are no unused intermediate registers.||top.srr(702);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/702||neorv32_top.vhd(403);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/403
Implementation;Synthesis||CL169||@W:Pruning unused register rstn_ext_sreg_3(3 downto 0). Make sure that there are no unused intermediate registers.||top.srr(703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/703||neorv32_top.vhd(403);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/403
Implementation;Synthesis||CL271||@W:Pruning unused bits 8 to 7 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/704||neorv32_top.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/443
Implementation;Synthesis||CL271||@W:Pruning unused bits 4 to 3 of clk_div_ff_2(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/705||neorv32_top.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/443
Implementation;Synthesis||CL167||@W:Input jtag_trst_i of instance neorv32_inst is floating||top.srr(709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/709||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL167||@W:Input jtag_tck_i of instance neorv32_inst is floating||top.srr(710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/710||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL167||@W:Input jtag_tdi_i of instance neorv32_inst is floating||top.srr(711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/711||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL167||@W:Input jtag_tms_i of instance neorv32_inst is floating||top.srr(712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/712||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 0 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(713);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/713||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 1 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(714);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/714||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 2 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(715);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/715||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 3 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(716);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/716||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 4 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(717);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/717||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 5 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(718);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/718||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 6 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(719);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/719||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 7 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(720);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/720||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 8 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(721);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/721||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 9 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(722);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/722||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 10 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(723);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/723||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 11 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(724);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/724||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 12 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(725);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/725||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 13 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(726);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/726||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 14 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(727);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/727||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 15 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(728);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/728||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 16 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(729);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/729||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 17 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(730);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/730||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 18 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/731||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 19 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/732||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 20 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/733||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 21 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(734);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/734||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 22 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(735);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/735||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 23 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(736);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/736||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 24 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(737);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/737||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 25 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(738);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/738||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 26 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(739);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/739||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 27 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(740);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/740||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 28 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(741);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/741||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 29 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(742);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/742||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 30 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(743);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/743||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 31 of input slink_rx_dat_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(744);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/744||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 0 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(745);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/745||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 1 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/746||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 2 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(747);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/747||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 3 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(748);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/748||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 4 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(749);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/749||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 5 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(750);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/750||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 6 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/751||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 7 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/752||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 8 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/753||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 9 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/754||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 10 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/755||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 11 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/756||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 12 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/757||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 13 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/758||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 14 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/759||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 15 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(760);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/760||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 16 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(761);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/761||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 17 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(762);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/762||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 18 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/763||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 19 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/764||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 20 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/765||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 21 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(766);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/766||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 22 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(767);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/767||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 23 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(768);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/768||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 24 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(769);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/769||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 25 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(770);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/770||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 26 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(771);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/771||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 27 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(772);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/772||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 28 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(773);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/773||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 29 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(774);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/774||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 30 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(775);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/775||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 31 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(776);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/776||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 32 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(777);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/777||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 33 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(778);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/778||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 34 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(779);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/779||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 35 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(780);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/780||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 36 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(781);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/781||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 37 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(782);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/782||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 38 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(783);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/783||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 39 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/784||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 40 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/785||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 41 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/786||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 42 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(787);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/787||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 43 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(788);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/788||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 44 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(789);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/789||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 45 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(790);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/790||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 46 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(791);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/791||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 47 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(792);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/792||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 48 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(793);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/793||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 49 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(794);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/794||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 50 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(795);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/795||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 51 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(796);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/796||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 52 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(797);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/797||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 53 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(798);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/798||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 54 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(799);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/799||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 55 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(800);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/800||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 56 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(801);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/801||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 57 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(802);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/802||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 58 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(803);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/803||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 59 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(804);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/804||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 60 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(805);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/805||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 61 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(806);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/806||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 62 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(807);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/807||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 63 of input gpio_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(808);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/808||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL167||@W:Input uart1_rxd_i of instance neorv32_inst is floating||top.srr(809);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/809||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL167||@W:Input spi_dat_i of instance neorv32_inst is floating||top.srr(810);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/810||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL167||@W:Input sdi_clk_i of instance neorv32_inst is floating||top.srr(811);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/811||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL167||@W:Input sdi_dat_i of instance neorv32_inst is floating||top.srr(812);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/812||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 0 of input cfs_in_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(813);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/813||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 1 of input cfs_in_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(814);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/814||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 2 of input cfs_in_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(815);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/815||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL245||@W:Bit 3 of input cfs_in_i of instance neorv32_inst is undriven. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(816);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/816||neorv32_ProcessorTop_Minimal.vhd(106);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_ProcessorTop_Minimal.vhd'/linenumber/106
Implementation;Synthesis||CL190||@W:Optimizing register bit fetch_engine.pc(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(826);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/826||neorv32_cpu_control.vhd(363);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/363
Implementation;Synthesis||CL190||@W:Optimizing register bit fetch_engine.pc(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(827);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/827||neorv32_cpu_control.vhd(363);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/363
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of fetch_engine.pc(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(828);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/828||neorv32_cpu_control.vhd(363);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/363
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of ctrl.alu_cp_trig(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(829);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/829||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL189||@N: Register bit ctrl.alu_cp_trig(1) is always 0.||top.srr(830);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/830||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL260||@W:Pruning register bit 1 of ctrl.alu_cp_trig(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(831);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/831||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL169||@W:Pruning unused register csr.mstatus_mpp. Make sure that there are no unused intermediate registers.||top.srr(832);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/832||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register trap_ctrl.irq_buf.||top.srr(833);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/833||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register trap_ctrl.irq_pnd.||top.srr(834);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/834||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register execute_engine.state.||top.srr(835);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/835||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fetch_engine.state.||top.srr(851);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/851||neorv32_cpu_control.vhd(363);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/363
Implementation;Synthesis||CL247||@W:Input port bit 0 of alu_add_i(31 downto 0) is unused ||top.srr(857);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/857||neorv32_cpu_control.vhd(99);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/99
Implementation;Synthesis||CL159||@N: Input db_halt_req_i is unused.||top.srr(858);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/858||neorv32_cpu_control.vhd(113);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/113
Implementation;Synthesis||CL246||@W:Input port bits 66 to 24 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(861);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/861||neorv32_cpu_regfile.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/62
Implementation;Synthesis||CL246||@W:Input port bits 15 to 11 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(862);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/862||neorv32_cpu_regfile.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input rstn_i is unused.||top.srr(863);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/863||neorv32_cpu_regfile.vhd(61);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/61
Implementation;Synthesis||CL247||@W:Input port bit 66 of ctrl_i(66 downto 0) is unused ||top.srr(866);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/866||neorv32_cpu_cp_shifter.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/53
Implementation;Synthesis||CL246||@W:Input port bits 64 to 55 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(867);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/867||neorv32_cpu_cp_shifter.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/53
Implementation;Synthesis||CL246||@W:Input port bits 53 to 44 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(868);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/868||neorv32_cpu_cp_shifter.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/53
Implementation;Synthesis||CL246||@W:Input port bits 42 to 0 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(869);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/869||neorv32_cpu_cp_shifter.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/53
Implementation;Synthesis||CL159||@N: Input csr_we_i is unused.||top.srr(872);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/872||neorv32_cpu_alu.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input csr_addr_i is unused.||top.srr(873);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/873||neorv32_cpu_alu.vhd(63);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/63
Implementation;Synthesis||CL159||@N: Input csr_wdata_i is unused.||top.srr(874);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/874||neorv32_cpu_alu.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input rs3_i is unused.||top.srr(875);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/875||neorv32_cpu_alu.vhd(69);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input rs4_i is unused.||top.srr(876);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/876||neorv32_cpu_alu.vhd(70);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/70
Implementation;Synthesis||CL247||@W:Input port bit 66 of ctrl_i(66 downto 0) is unused ||top.srr(879);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/879||neorv32_cpu_lsu.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 64 to 44 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(880);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/880||neorv32_cpu_lsu.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 39 to 38 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(881);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/881||neorv32_cpu_lsu.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/50
Implementation;Synthesis||CL246||@W:Input port bits 34 to 0 of ctrl_i(66 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(882);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/882||neorv32_cpu_lsu.vhd(50);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/50
Implementation;Synthesis||Z100||@N: "[NEORV32] CPU ISA: rv32i_zicsr_zicntr_zifencei"||top.srr(885);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/885||neorv32_cpu.vhd(143);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu.vhd'/linenumber/143
Implementation;Synthesis||Z100||@N: "[NEORV32] CPU tuning options: "||top.srr(886);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/886||neorv32_cpu.vhd(164);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu.vhd'/linenumber/164
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbiter.state.||top.srr(889);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/889||neorv32_intercon.vhd(85);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/85
Implementation;Synthesis||CL246||@W:Input port bits 67 to 32 of b_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(895);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/895||neorv32_intercon.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/55
Implementation;Synthesis||CL159||@N: Input imem_rsp_i is unused.||top.srr(898);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/898||neorv32_intercon.vhd(270);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/270
Implementation;Synthesis||CL159||@N: Input xip_rsp_i is unused.||top.srr(899);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/899||neorv32_intercon.vhd(274);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/274
Implementation;Synthesis||CL159||@N: Input boot_rsp_i is unused.||top.srr(900);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/900||neorv32_intercon.vhd(276);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/276
Implementation;Synthesis||CL246||@W:Input port bits 72 to 70 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(903);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/903||neorv32_dmem.entity.vhd(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.entity.vhd'/linenumber/49
Implementation;Synthesis||CL246||@W:Input port bits 31 to 13 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(904);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/904||neorv32_dmem.entity.vhd(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.entity.vhd'/linenumber/49
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(905);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/905||neorv32_dmem.entity.vhd(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.entity.vhd'/linenumber/49
Implementation;Synthesis||Z100||@N: "[NEORV32] Ext. Bus Interface (WISHBONE) - CLASSIC/STANDARD Wishbone protocol, auto-timeout, LITTLE-endian byte order, registered RX, registered TX"||top.srr(908);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/908||neorv32_wishbone.vhd(118);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_wishbone.vhd'/linenumber/118
Implementation;Synthesis||CL247||@W:Input port bit 72 of bus_req_i(72 downto 0) is unused ||top.srr(909);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/909||neorv32_wishbone.vhd(61);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_wishbone.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input dev_00_rsp_i is unused.||top.srr(912);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/912||neorv32_intercon.vhd(476);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/476
Implementation;Synthesis||CL159||@N: Input dev_02_rsp_i is unused.||top.srr(913);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/913||neorv32_intercon.vhd(478);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/478
Implementation;Synthesis||CL159||@N: Input dev_04_rsp_i is unused.||top.srr(914);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/914||neorv32_intercon.vhd(480);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/480
Implementation;Synthesis||CL159||@N: Input dev_05_rsp_i is unused.||top.srr(915);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/915||neorv32_intercon.vhd(481);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/481
Implementation;Synthesis||CL159||@N: Input dev_06_rsp_i is unused.||top.srr(916);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/916||neorv32_intercon.vhd(482);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/482
Implementation;Synthesis||CL159||@N: Input dev_07_rsp_i is unused.||top.srr(917);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/917||neorv32_intercon.vhd(483);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/483
Implementation;Synthesis||CL159||@N: Input dev_08_rsp_i is unused.||top.srr(918);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/918||neorv32_intercon.vhd(484);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/484
Implementation;Synthesis||CL159||@N: Input dev_09_rsp_i is unused.||top.srr(919);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/919||neorv32_intercon.vhd(485);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/485
Implementation;Synthesis||CL159||@N: Input dev_12_rsp_i is unused.||top.srr(920);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/920||neorv32_intercon.vhd(488);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/488
Implementation;Synthesis||CL159||@N: Input dev_13_rsp_i is unused.||top.srr(921);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/921||neorv32_intercon.vhd(489);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/489
Implementation;Synthesis||CL159||@N: Input dev_14_rsp_i is unused.||top.srr(922);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/922||neorv32_intercon.vhd(490);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/490
Implementation;Synthesis||CL159||@N: Input dev_15_rsp_i is unused.||top.srr(923);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/923||neorv32_intercon.vhd(491);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/491
Implementation;Synthesis||CL159||@N: Input dev_16_rsp_i is unused.||top.srr(924);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/924||neorv32_intercon.vhd(492);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/492
Implementation;Synthesis||CL159||@N: Input dev_17_rsp_i is unused.||top.srr(925);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/925||neorv32_intercon.vhd(493);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/493
Implementation;Synthesis||CL159||@N: Input dev_18_rsp_i is unused.||top.srr(926);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/926||neorv32_intercon.vhd(494);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/494
Implementation;Synthesis||CL159||@N: Input dev_19_rsp_i is unused.||top.srr(927);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/927||neorv32_intercon.vhd(495);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/495
Implementation;Synthesis||CL159||@N: Input dev_20_rsp_i is unused.||top.srr(928);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/928||neorv32_intercon.vhd(496);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/496
Implementation;Synthesis||CL246||@W:Input port bits 72 to 70 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(931);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/931||neorv32_gpio.vhd(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/49
Implementation;Synthesis||CL246||@W:Input port bits 67 to 40 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(932);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/932||neorv32_gpio.vhd(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/49
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(933);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/933||neorv32_gpio.vhd(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/49
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(934);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/934||neorv32_gpio.vhd(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/49
Implementation;Synthesis||CL246||@W:Input port bits 63 to 8 of gpio_i(63 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(935);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/935||neorv32_gpio.vhd(52);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_gpio.vhd'/linenumber/52
Implementation;Synthesis||CL246||@W:Input port bits 72 to 70 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(938);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/938||neorv32_mtime.vhd(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/49
Implementation;Synthesis||CL246||@W:Input port bits 67 to 64 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(939);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/939||neorv32_mtime.vhd(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/49
Implementation;Synthesis||CL246||@W:Input port bits 31 to 4 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(940);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/940||neorv32_mtime.vhd(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/49
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(941);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/941||neorv32_mtime.vhd(49);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/49
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_engine.state.||top.srr(946);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/946||neorv32_uart.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/421
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register tx_engine.state.||top.srr(953);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/953||neorv32_uart.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/350
Implementation;Synthesis||CL246||@W:Input port bits 72 to 70 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(962);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/962||neorv32_uart.vhd(69);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/69
Implementation;Synthesis||CL246||@W:Input port bits 67 to 59 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(963);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/963||neorv32_uart.vhd(69);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/69
Implementation;Synthesis||CL246||@W:Input port bits 53 to 48 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(964);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/964||neorv32_uart.vhd(69);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/69
Implementation;Synthesis||CL246||@W:Input port bits 31 to 3 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(965);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/965||neorv32_uart.vhd(69);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/69
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(966);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/966||neorv32_uart.vhd(69);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/69
Implementation;Synthesis||CL260||@W:Pruning register bit 20 of bus_rsp_o.data(20 downto 19). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(969);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/969||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL260||@W:Pruning register bit 17 of bus_rsp_o.data(17 downto 15). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(970);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/970||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL279||@W:Pruning register bits 12 to 11 of bus_rsp_o.data(12 downto 7). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||top.srr(971);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/971||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL260||@W:Pruning register bit 9 of bus_rsp_o.data(12 downto 7). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(972);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/972||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL169||@W:Pruning unused register bus_rsp_o.data(1). Make sure that there are no unused intermediate registers.||top.srr(973);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/973||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL169||@W:Pruning unused register bus_rsp_o.data(3). Make sure that there are no unused intermediate registers.||top.srr(974);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/974||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL169||@W:Pruning unused register bus_rsp_o.data(19). Make sure that there are no unused intermediate registers.||top.srr(975);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/975||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL169||@W:Pruning unused register bus_rsp_o.data(23). Make sure that there are no unused intermediate registers.||top.srr(976);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/976||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL169||@W:Pruning unused register bus_rsp_o.data(25). Make sure that there are no unused intermediate registers.||top.srr(977);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/977||neorv32_sysinfo.vhd(177);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/177
Implementation;Synthesis||CL246||@W:Input port bits 72 to 70 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(978);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/978||neorv32_sysinfo.vhd(96);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/96
Implementation;Synthesis||CL246||@W:Input port bits 67 to 4 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(979);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/979||neorv32_sysinfo.vhd(96);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/96
Implementation;Synthesis||CL246||@W:Input port bits 1 to 0 of bus_req_i(72 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(980);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/980||neorv32_sysinfo.vhd(96);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_sysinfo.vhd'/linenumber/96
Implementation;Synthesis||CL260||@W:Pruning register bit 0 of clk_div_ff(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||top.srr(983);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/983||neorv32_top.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/443
Implementation;Synthesis||Z100||@N: "The NEORV32 RISC-V Processor by Stephan Nolting, version 0x01090200, github.com/stnolting/neorv32"||top.srr(984);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/984||neorv32_top.vhd(344);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/344
Implementation;Synthesis||Z100||@N: "[NEORV32] Processor Configuration: DMEM WISHBONE GPIO MTIME UART0 SYSINFO "||top.srr(985);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/985||neorv32_top.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/350
Implementation;Synthesis||CL159||@N: Input jtag_trst_i is unused.||top.srr(986);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/986||neorv32_top.vhd(159);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/159
Implementation;Synthesis||CL159||@N: Input jtag_tck_i is unused.||top.srr(987);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/987||neorv32_top.vhd(160);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input jtag_tms_i is unused.||top.srr(988);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/988||neorv32_top.vhd(163);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/163
Implementation;Synthesis||CL159||@N: Input slink_rx_dat_i is unused.||top.srr(989);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/989||neorv32_top.vhd(178);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/178
Implementation;Synthesis||CL159||@N: Input slink_rx_val_i is unused.||top.srr(990);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/990||neorv32_top.vhd(179);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/179
Implementation;Synthesis||CL159||@N: Input slink_tx_rdy_i is unused.||top.srr(991);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/991||neorv32_top.vhd(183);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/183
Implementation;Synthesis||CL159||@N: Input xip_dat_i is unused.||top.srr(992);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/992||neorv32_top.vhd(192);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/192
Implementation;Synthesis||CL159||@N: Input uart1_rxd_i is unused.||top.srr(993);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/993||neorv32_top.vhd(207);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/207
Implementation;Synthesis||CL159||@N: Input uart1_cts_i is unused.||top.srr(994);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/994||neorv32_top.vhd(209);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/209
Implementation;Synthesis||CL159||@N: Input spi_dat_i is unused.||top.srr(995);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/995||neorv32_top.vhd(214);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/214
Implementation;Synthesis||CL159||@N: Input sdi_clk_i is unused.||top.srr(996);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/996||neorv32_top.vhd(218);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/218
Implementation;Synthesis||CL159||@N: Input sdi_dat_i is unused.||top.srr(997);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/997||neorv32_top.vhd(220);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/220
Implementation;Synthesis||CL159||@N: Input sdi_csn_i is unused.||top.srr(998);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/998||neorv32_top.vhd(221);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/221
Implementation;Synthesis||CL159||@N: Input twi_sda_i is unused.||top.srr(999);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/999||neorv32_top.vhd(224);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/224
Implementation;Synthesis||CL159||@N: Input twi_scl_i is unused.||top.srr(1000);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1000||neorv32_top.vhd(226);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/226
Implementation;Synthesis||CL159||@N: Input onewire_i is unused.||top.srr(1001);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1001||neorv32_top.vhd(230);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/230
Implementation;Synthesis||CL159||@N: Input cfs_in_i is unused.||top.srr(1002);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1002||neorv32_top.vhd(237);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/237
Implementation;Synthesis||CL159||@N: Input xirq_i is unused.||top.srr(1003);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1003||neorv32_top.vhd(244);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/244
Implementation;Synthesis||CL159||@N: Input mtime_irq_i is unused.||top.srr(1004);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1004||neorv32_top.vhd(247);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/247
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(1013);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1013||coreahblite_masterstage.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/45
Implementation;Synthesis||CL246||@W:Input port bits 15 to 0 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.||top.srr(1014);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1014||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||top.srr(1015);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1015||coreahblite_masterstage.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/55
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||top.srr(1016);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1016||coreahblite_masterstage.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/56
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||top.srr(1017);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1017||coreahblite_masterstage.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||top.srr(1018);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1018||coreahblite_masterstage.vhd(58);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||top.srr(1019);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1019||coreahblite_masterstage.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||top.srr(1020);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1020||coreahblite_masterstage.vhd(60);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||top.srr(1021);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1021||coreahblite_masterstage.vhd(61);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||top.srr(1022);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1022||coreahblite_masterstage.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||top.srr(1023);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1023||coreahblite_masterstage.vhd(63);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||top.srr(1024);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1024||coreahblite_masterstage.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||top.srr(1025);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1025||coreahblite_masterstage.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||top.srr(1026);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1026||coreahblite_masterstage.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||top.srr(1027);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1027||coreahblite_masterstage.vhd(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||top.srr(1028);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1028||coreahblite_masterstage.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||top.srr(1029);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1029||coreahblite_masterstage.vhd(69);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||top.srr(1030);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1030||coreahblite_masterstage.vhd(70);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||top.srr(1031);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1031||coreahblite_masterstage.vhd(71);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||top.srr(1032);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1032||coreahblite_masterstage.vhd(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||top.srr(1033);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1033||coreahblite_masterstage.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||top.srr(1034);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1034||coreahblite_masterstage.vhd(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/74
Implementation;Synthesis||CL159||@N: Input HRDATA_S10 is unused.||top.srr(1035);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1035||coreahblite_masterstage.vhd(75);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S10 is unused.||top.srr(1036);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1036||coreahblite_masterstage.vhd(76);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input HRDATA_S11 is unused.||top.srr(1037);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1037||coreahblite_masterstage.vhd(77);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S11 is unused.||top.srr(1038);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1038||coreahblite_masterstage.vhd(78);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input HRDATA_S12 is unused.||top.srr(1039);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1039||coreahblite_masterstage.vhd(79);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/79
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S12 is unused.||top.srr(1040);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1040||coreahblite_masterstage.vhd(80);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/80
Implementation;Synthesis||CL159||@N: Input HRDATA_S13 is unused.||top.srr(1041);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1041||coreahblite_masterstage.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/81
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S13 is unused.||top.srr(1042);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1042||coreahblite_masterstage.vhd(82);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input HRDATA_S14 is unused.||top.srr(1043);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1043||coreahblite_masterstage.vhd(83);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/83
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S14 is unused.||top.srr(1044);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1044||coreahblite_masterstage.vhd(84);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/84
Implementation;Synthesis||CL159||@N: Input HRDATA_S15 is unused.||top.srr(1045);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1045||coreahblite_masterstage.vhd(85);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/85
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S15 is unused.||top.srr(1046);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1046||coreahblite_masterstage.vhd(86);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/86
Implementation;Synthesis||CL159||@N: Input SDATAREADY is unused.||top.srr(1053);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1053||coreahblite_masterstage.vhd(45);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input SHRESP is unused.||top.srr(1054);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1054||coreahblite_masterstage.vhd(46);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input HRDATA_S0 is unused.||top.srr(1055);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1055||coreahblite_masterstage.vhd(55);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/55
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S0 is unused.||top.srr(1056);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1056||coreahblite_masterstage.vhd(56);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/56
Implementation;Synthesis||CL159||@N: Input HRDATA_S1 is unused.||top.srr(1057);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1057||coreahblite_masterstage.vhd(57);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/57
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S1 is unused.||top.srr(1058);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1058||coreahblite_masterstage.vhd(58);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input HRDATA_S2 is unused.||top.srr(1059);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1059||coreahblite_masterstage.vhd(59);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/59
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S2 is unused.||top.srr(1060);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1060||coreahblite_masterstage.vhd(60);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/60
Implementation;Synthesis||CL159||@N: Input HRDATA_S3 is unused.||top.srr(1061);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1061||coreahblite_masterstage.vhd(61);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S3 is unused.||top.srr(1062);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1062||coreahblite_masterstage.vhd(62);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/62
Implementation;Synthesis||CL159||@N: Input HRDATA_S4 is unused.||top.srr(1063);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1063||coreahblite_masterstage.vhd(63);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/63
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S4 is unused.||top.srr(1064);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1064||coreahblite_masterstage.vhd(64);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input HRDATA_S5 is unused.||top.srr(1065);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1065||coreahblite_masterstage.vhd(65);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/65
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S5 is unused.||top.srr(1066);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1066||coreahblite_masterstage.vhd(66);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/66
Implementation;Synthesis||CL159||@N: Input HRDATA_S6 is unused.||top.srr(1067);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1067||coreahblite_masterstage.vhd(67);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/67
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S6 is unused.||top.srr(1068);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1068||coreahblite_masterstage.vhd(68);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/68
Implementation;Synthesis||CL159||@N: Input HRDATA_S7 is unused.||top.srr(1069);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1069||coreahblite_masterstage.vhd(69);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/69
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S7 is unused.||top.srr(1070);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1070||coreahblite_masterstage.vhd(70);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input HRDATA_S8 is unused.||top.srr(1071);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1071||coreahblite_masterstage.vhd(71);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/71
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S8 is unused.||top.srr(1072);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1072||coreahblite_masterstage.vhd(72);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/72
Implementation;Synthesis||CL159||@N: Input HRDATA_S9 is unused.||top.srr(1073);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1073||coreahblite_masterstage.vhd(73);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input HREADYOUT_S9 is unused.||top.srr(1074);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1074||coreahblite_masterstage.vhd(74);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/74
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register arbRegSMCurrentState.||top.srr(1079);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1079||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||CL247||@W:Input port bit 0 of htrans_m0(1 downto 0) is unused ||top.srr(1104);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1104||coreahblite.vhd(124);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/124
Implementation;Synthesis||CL247||@W:Input port bit 0 of htrans_m1(1 downto 0) is unused ||top.srr(1105);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1105||coreahblite.vhd(135);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/135
Implementation;Synthesis||CL247||@W:Input port bit 0 of htrans_m2(1 downto 0) is unused ||top.srr(1106);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1106||coreahblite.vhd(146);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/146
Implementation;Synthesis||CL247||@W:Input port bit 0 of htrans_m3(1 downto 0) is unused ||top.srr(1107);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1107||coreahblite.vhd(157);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/157
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s0(1 downto 0) is unused ||top.srr(1108);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1108||coreahblite.vhd(167);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/167
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s1(1 downto 0) is unused ||top.srr(1109);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1109||coreahblite.vhd(180);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/180
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s2(1 downto 0) is unused ||top.srr(1110);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1110||coreahblite.vhd(193);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/193
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s3(1 downto 0) is unused ||top.srr(1111);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1111||coreahblite.vhd(206);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/206
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s4(1 downto 0) is unused ||top.srr(1112);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1112||coreahblite.vhd(219);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/219
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s5(1 downto 0) is unused ||top.srr(1113);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1113||coreahblite.vhd(232);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/232
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s6(1 downto 0) is unused ||top.srr(1114);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1114||coreahblite.vhd(245);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/245
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s7(1 downto 0) is unused ||top.srr(1115);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1115||coreahblite.vhd(258);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/258
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s8(1 downto 0) is unused ||top.srr(1116);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1116||coreahblite.vhd(271);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/271
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s9(1 downto 0) is unused ||top.srr(1117);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1117||coreahblite.vhd(284);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/284
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s10(1 downto 0) is unused ||top.srr(1118);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1118||coreahblite.vhd(297);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/297
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s11(1 downto 0) is unused ||top.srr(1119);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1119||coreahblite.vhd(310);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/310
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s12(1 downto 0) is unused ||top.srr(1120);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1120||coreahblite.vhd(323);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/323
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s13(1 downto 0) is unused ||top.srr(1121);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1121||coreahblite.vhd(336);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/336
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s14(1 downto 0) is unused ||top.srr(1122);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1122||coreahblite.vhd(349);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/349
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s15(1 downto 0) is unused ||top.srr(1123);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1123||coreahblite.vhd(362);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/362
Implementation;Synthesis||CL247||@W:Input port bit 1 of hresp_s16(1 downto 0) is unused ||top.srr(1124);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1124||coreahblite.vhd(375);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite.vhd'/linenumber/375
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(1127);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1127||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(1128);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1128||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(1129);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1129||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2 and merging sdif3_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||top.srr(1130);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1130||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||top.srr(1131);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1131||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||top.srr(1138);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1138||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||top.srr(1145);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1145||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||top.srr(1152);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1152||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||top.srr(1159);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1159||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL247||@W:Input port bit 0 of fic_0_ahb_s_htrans(1 downto 0) is unused ||top.srr(1173);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1173||top_sb_HPMS.vhd(26);liberoaction://cross_probe/hdl/file/'<project>/component/work/top_sb_HPMS/top_sb_HPMS.vhd'/linenumber/26
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1323);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1323||coreahblite_matrix4x16.vhd(5268);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/5268
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1324);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1324||coreahblite_matrix4x16.vhd(5214);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/5214
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1325);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1325||coreahblite_matrix4x16.vhd(5160);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/5160
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1326);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1326||coreahblite_matrix4x16.vhd(5106);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/5106
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1327);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1327||coreahblite_matrix4x16.vhd(5052);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/5052
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1328);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1328||coreahblite_matrix4x16.vhd(4944);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4944
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1329);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1329||coreahblite_matrix4x16.vhd(4890);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4890
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1330);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1330||coreahblite_matrix4x16.vhd(4836);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4836
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1331);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1331||coreahblite_matrix4x16.vhd(4782);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4782
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1332);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1332||coreahblite_matrix4x16.vhd(4728);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4728
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_4 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1333);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1333||coreahblite_matrix4x16.vhd(4674);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4674
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_3 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1334);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1334||coreahblite_matrix4x16.vhd(4620);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4620
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_2 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1335);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1335||coreahblite_matrix4x16.vhd(4566);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4566
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1336);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1336||coreahblite_matrix4x16.vhd(4998);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4998
Implementation;Synthesis||BN132||@W:Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_1 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_0. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1337);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1337||coreahblite_matrix4x16.vhd(4512);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4512
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance top_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1338);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1338||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||top.srr(1345);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1345||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||top.srr(1346);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1346||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||top.srr(1347);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1347||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||top.srr(1348);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1348||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||top.srr(1349);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1349||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||top.srr(1350);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1350||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||top.srr(1351);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1351||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||top.srr(1352);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1352||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||top.srr(1353);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1353||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||top.srr(1354);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1354||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||top.srr(1355);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1355||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||top.srr(1356);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1356||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||top.srr(1357);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1357||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||top.srr(1358);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1358||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance top_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||top.srr(1359);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1359||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_3(coreahblite_masterstage_arch)) because it does not drive other instances.||top.srr(1366);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1366||coreahblite_masterstage.vhd(658);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/658
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_3(coreahblite_masterstage_arch)) because it does not drive other instances.||top.srr(1367);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1367||coreahblite_masterstage.vhd(277);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/277
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_2(coreahblite_masterstage_arch)) because it does not drive other instances.||top.srr(1368);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1368||coreahblite_masterstage.vhd(658);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/658
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_2(coreahblite_masterstage_arch)) because it does not drive other instances.||top.srr(1369);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1369||coreahblite_masterstage.vhd(277);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/277
Implementation;Synthesis||BN115||@N: Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_1(coreahblite_masterstage_arch)) because it does not drive other instances.||top.srr(1370);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1370||coreahblite_masterstage.vhd(658);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/658
Implementation;Synthesis||BN115||@N: Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_85_0_1(coreahblite_masterstage_arch)) because it does not drive other instances.||top.srr(1371);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1371||coreahblite_masterstage.vhd(277);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/277
Implementation;Synthesis||BN115||@N: Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) because it does not drive other instances.||top.srr(1372);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1372||coreahblite_matrix4x16.vhd(4238);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4238
Implementation;Synthesis||BN115||@N: Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) because it does not drive other instances.||top.srr(1373);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1373||coreahblite_matrix4x16.vhd(4311);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4311
Implementation;Synthesis||BN115||@N: Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) because it does not drive other instances.||top.srr(1374);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1374||coreahblite_matrix4x16.vhd(4384);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4384
Implementation;Synthesis||BN362||@N: Removing sequential instance ctrl\.alu_cp_trig[4:3] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1375);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1375||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1376);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1376||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1377);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1377||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1378);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1378||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1379);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1379||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1380);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1380||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1381);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1381||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1382);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1382||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1383);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1383||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1384);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1384||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1385);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1385||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1386);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1386||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1387);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1387||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance uart_rts_o (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1388);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1388||neorv32_uart.vhd(492);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/492
Implementation;Synthesis||BN115||@N: Removing instance slavestage_0 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) because it does not drive other instances.||top.srr(1389);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1389||coreahblite_matrix4x16.vhd(4458);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_matrix4x16.vhd'/linenumber/4458
Implementation;Synthesis||BN362||@N: Removing sequential instance ctrl\.lsu_fence (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1390);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1390||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||BN362||@N: Removing sequential instance ctrl\.lsu_fencei (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1391);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1391||neorv32_cpu_control.vhd(629);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/629
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(1392);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1392||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(1393);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1393||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(1394);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1394||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(1395);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1395||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance ctrl\.priv (in view: neorv32.neorv32_wishbone(neorv32_wishbone_rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1396);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1396||neorv32_wishbone.vhd(140);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_wishbone.vhd'/linenumber/140
Implementation;Synthesis||BN362||@N: Removing sequential instance ctrl\.src (in view: neorv32.neorv32_wishbone(neorv32_wishbone_rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1397);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1397||neorv32_wishbone.vhd(140);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_wishbone.vhd'/linenumber/140
Implementation;Synthesis||BN362||@N: Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1398);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1398||coreahblite_slavestage.vhd(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd'/linenumber/122
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1399);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1399||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1400);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1400||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1401);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1401||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1402);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1402||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN115||@N: Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans)) because it does not drive other instances.||top.srr(1403);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1403||coreahblite_slavestage.vhd(137);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd'/linenumber/137
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1404);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1404||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1405);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1405||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1406);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1406||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1407);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1407||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||top.srr(1408);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1408||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance bus_req_o\.priv (in view: neorv32.neorv32_cpu_lsu(neorv32_cpu_lsu_rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||top.srr(1409);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1409||neorv32_cpu_lsu.vhd(105);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_lsu.vhd'/linenumber/105
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist top ||top.srr(1410);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1410||null;null
Implementation;Synthesis||MT688||@W:No path from master pin (-source) to source of clock top_sb_0/CCC_0/GL0 due to black box top_sb_0.CCC_0.CCC_INST ||top.srr(1414);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1414||synthesis.fdc(8);liberoaction://cross_probe/hdl/file/'<project>/designer/top/synthesis.fdc'/linenumber/8
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||top.srr(1443);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1443||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)); safe FSM implementation is not required.||top.srr(1480);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1480||neorv32_uart.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_engine\.state[3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1489);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1489||neorv32_uart.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/350
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_engine\.state[4] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1490);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1490||neorv32_uart.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/350
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "/home/tycho/git/NEORV32-SRAM/neorv32-sf2-with-envm/prj_dir/synthesis/top_cck.rpt" .||top.srr(1521);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1521||null;null
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.sdif3_spll_lock_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.CONFIG2_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1578);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1578||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.CONFIG2_DONE_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.CONFIG1_DONE_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1579);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1579||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.CONFIG2_DONE_clk_base because it is equivalent to instance top_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1580);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1580||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.CONFIG1_DONE_clk_base because it is equivalent to instance top_sb_0.CORERESETP_0.sdif3_spll_lock_q2. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1581);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1581||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.sdif3_areset_n_rcosc_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1582);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1582||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.sdif2_areset_n_rcosc_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1583);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1583||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.sdif1_areset_n_rcosc_q1 because it is equivalent to instance top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc_q1. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1584);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1584||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.sdif3_areset_n_rcosc because it is equivalent to instance top_sb_0.CORERESETP_0.sdif2_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1585);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1585||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.sdif2_areset_n_rcosc because it is equivalent to instance top_sb_0.CORERESETP_0.sdif1_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1586);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1586||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN132||@W:Removing sequential instance top_sb_0.CORERESETP_0.sdif1_areset_n_rcosc because it is equivalent to instance top_sb_0.CORERESETP_0.sdif0_areset_n_rcosc. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1587);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1587||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd'/linenumber/872
Implementation;Synthesis||FX107||@W:RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b3[31:24] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(1596);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1596||neorv32_dmem.default.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/53
Implementation;Synthesis||FX107||@W:RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b2[23:16] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(1598);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1598||neorv32_dmem.default.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/53
Implementation;Synthesis||FX107||@W:RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b1[15:8] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(1600);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1600||neorv32_dmem.default.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/53
Implementation;Synthesis||FX107||@W:RAM memory_system\.neorv32_int_dmem_inst_true\.neorv32_int_dmem_inst.mem_ram_b0[7:0] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(1602);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1602||neorv32_dmem.default.vhd(53);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_dmem.default.vhd'/linenumber/53
Implementation;Synthesis||FX107||@W:RAM core_complex\.neorv32_cpu_inst.neorv32_cpu_regfile_inst.reg_file_1[31:0] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(1604);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1604||neorv32_cpu_regfile.vhd(83);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/83
Implementation;Synthesis||FX107||@W:RAM core_complex\.neorv32_cpu_inst.neorv32_cpu_regfile_inst.reg_file[31:0] (in view: neorv32.neorv32_top(neorv32_top_rtl)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||top.srr(1605);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1605||neorv32_cpu_regfile.vhd(83);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_regfile.vhd'/linenumber/83
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_top(neorv32_top_rtl) instance memory_system\.neorv32_wishbone_inst_true\.neorv32_wishbone_inst.ctrl\.timeout[8:0] ||top.srr(1606);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1606||neorv32_wishbone.vhd(140);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_wishbone.vhd'/linenumber/140
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_top(neorv32_top_rtl) instance clk_div[11:0] ||top.srr(1607);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1607||neorv32_top.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/443
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_top(neorv32_top_rtl) instance neorv32_bus_gateway_inst.keeper\.cnt[4:0] ||top.srr(1608);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1608||neorv32_intercon.vhd(371);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_intercon.vhd'/linenumber/371
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance fetch_engine\.pc[31:2] ||top.srr(1629);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1629||neorv32_cpu_control.vhd(363);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/363
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.lo_2[31:0] ||top.srr(1630);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1630||neorv32_cpu_control.vhd(2186);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2186
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.lo_0[31:0] ||top.srr(1631);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1631||neorv32_cpu_control.vhd(2186);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2186
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.hi_2[31:0] ||top.srr(1632);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1632||neorv32_cpu_control.vhd(2186);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2186
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl) instance cnt\.hi_0[31:0] ||top.srr(1633);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1633||neorv32_cpu_control.vhd(2186);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2186
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[2] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1634);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1634||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[0] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1635);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1635||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[18] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1636);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1636||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[17] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1637);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1637||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[16] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1638);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1638||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[15] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1639);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1639||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[14] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1640);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1640||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[13] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1641);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1641||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[12] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1642);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1642||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[11] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1643);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1643||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[10] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1644);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1644||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[9] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1645);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1645||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[8] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1646);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1646||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[7] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1647);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1647||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[4] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1648);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1648||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_pnd[3] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1649);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1649||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[18] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1650);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1650||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[17] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1651);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1651||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[16] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1652);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1652||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[15] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1653);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1653||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[14] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1654);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1654||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[13] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1655);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1655||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[12] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1656);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1656||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[11] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1657);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1657||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[10] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1658);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1658||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[9] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1659);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1659||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[8] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1660);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1660||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[7] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1661);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1661||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[4] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1662);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1662||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||MO160||@W:Register bit trap_ctrl\.irq_buf[3] (in view view:neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1663);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1663||neorv32_cpu_control.vhd(1389);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1389
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[1] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1664);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1664||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[14] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1665);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1665||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[13] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1666);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1666||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[10] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1667);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1667||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[5] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1668);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1668||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[4] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1669);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1669||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[12] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1670);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1670||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[11] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1671);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1671||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[8] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1672);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1672||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[15] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1673);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1673||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[9] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1674);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1674||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[7] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1675);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1675||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[6] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1676);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1676||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||BN362||@N: Removing sequential instance csr\.mip_firq_nclr[0] (in view: neorv32.neorv32_cpu_control(neorv32_cpu_control_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1677);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1677||neorv32_cpu_control.vhd(1613);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/1613
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un1_cmp (in view: neorv32.neorv32_cpu_alu(neorv32_cpu_cpu_rtl))||top.srr(1678);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1678||neorv32_cpu_alu.vhd(113);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_alu.vhd'/linenumber/113
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_cpu_cp_shifter(neorv32_cpu_cp_shifter_rtl) instance shifter\.cnt[4:0] ||top.srr(1679);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1679||neorv32_cpu_cp_shifter.vhd(91);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_cp_shifter.vhd'/linenumber/91
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_mtime(neorv32_mtime_rtl) instance mtime_lo[31:0] ||top.srr(1685);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1685||neorv32_mtime.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/81
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_mtime(neorv32_mtime_rtl) instance mtime_hi[31:0] ||top.srr(1686);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1686||neorv32_mtime.vhd(81);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/81
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un2_cmp_hi_eq (in view: neorv32.neorv32_mtime(neorv32_mtime_rtl))||top.srr(1687);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1687||neorv32_mtime.vhd(164);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_mtime.vhd'/linenumber/164
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_engine\.state[0:3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)); safe FSM implementation is not required.||top.srr(1694);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1694||neorv32_uart.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/421
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_engine\.state[3] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1703);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1703||neorv32_uart.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/350
Implementation;Synthesis||BN362||@N: Removing sequential instance tx_engine\.state[4] (in view: neorv32.neorv32_uart(neorv32_uart_rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||top.srr(1704);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1704||neorv32_uart.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/350
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_uart(neorv32_uart_rtl) instance rx_engine\.baudcnt[9:0] ||top.srr(1705);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1705||neorv32_uart.vhd(421);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/421
Implementation;Synthesis||MO231||@N: Found counter in view:neorv32.neorv32_uart(neorv32_uart_rtl) instance tx_engine\.baudcnt[9:0] ||top.srr(1706);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1706||neorv32_uart.vhd(350);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/350
Implementation;Synthesis||BN132||@W:Removing instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[20] because it is equivalent to instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1707);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1707||neorv32_uart.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/187
Implementation;Synthesis||BN132||@W:Removing instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[23] because it is equivalent to instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.bus_rsp_o.data[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1708);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1708||neorv32_uart.vhd(187);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_uart.vhd'/linenumber/187
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[6] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1709);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1709||coreahblite_masterstage.vhd(305);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/305
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[4] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1710);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1710||coreahblite_masterstage.vhd(305);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/305
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1711);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1711||coreahblite_masterstage.vhd(305);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/305
Implementation;Synthesis||MO160||@W:Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[0] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1712);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1712||coreahblite_masterstage.vhd(305);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_masterstage.vhd'/linenumber/305
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1731);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1731||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1732);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1732||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||MO160||@W:Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||top.srr(1733);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1733||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.clk_gen_en_ff because it is equivalent to instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.io_system.neorv32_uart0_inst_true.neorv32_uart0_inst.rx_engine.state[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1746);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1746||neorv32_top.vhd(443);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_top.vhd'/linenumber/443
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[8] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1751);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1751||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[4] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1752);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1752||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[3] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1753);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1753||coreahblite_slavestage.vhd(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd'/linenumber/122
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[2] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1754);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1754||coreahblite_slavestage.vhd(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd'/linenumber/122
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[5] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1755);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1755||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[1] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(1756);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1756||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[0] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(1757);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1757||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[9] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(1758);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1758||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.masterDataInProg[1] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(1759);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1759||coreahblite_slavestage.vhd(122);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavestage.vhd'/linenumber/122
Implementation;Synthesis||BN132||@W:Removing instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[10] because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1763);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1763||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||BN132||@W:Removing instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex.neorv32_cpu_inst.neorv32_cpu_control_inst.csr.re because it is equivalent to instance neorv32_ProcessorTop_Minimal_0.neorv32_inst.core_complex.neorv32_cpu_inst.neorv32_cpu_control_inst.execute_engine.state[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||top.srr(1764);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1764||neorv32_cpu_control.vhd(2140);liberoaction://cross_probe/hdl/file/'<project>/hdl/neorv32_cpu_control.vhd'/linenumber/2140
Implementation;Synthesis||BN362||@N: Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16.slave_arbiter.arbRegSMCurrentState[6] (in view: work.top(rtl)) because it does not drive other instances.||top.srr(1765);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1765||coreahblite_slavearbiter.vhd(398);liberoaction://cross_probe/hdl/file/'<project>/component/Actel/DirectCore/CoreAHBLite/5.2.100/rtl/vhdl/core/coreahblite_slavearbiter.vhd'/linenumber/398
Implementation;Synthesis||FP130||@N: Promoting Net neorv32_ProcessorTop_Minimal_0.neorv32_inst.rstn_sys on CLKINT  I_459 ||top.srr(1784);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1784||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_sb_0.MSS_HPMS_READY_int_arst on CLKINT  I_460 ||top.srr(1785);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1785||null;null
Implementation;Synthesis||FP130||@N: Promoting Net top_sb_0.CORERESETP_0.sm0_areset_n_clk_base on CLKINT  I_461 ||top.srr(1786);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1786||null;null
Implementation;Synthesis||MT615||@N: Found clock top_sb_0/FABOSC_0/I_RCOSC_25_50MHZ/CLKOUT with period 20.00ns ||top.srr(1850);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1850||null;null
Implementation;Synthesis||MT615||@N: Found clock top_sb_0/CCC_0/GL0 with period 100.00ns ||top.srr(1851);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/1851||null;null
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_nets { top_sb_0.CORERESETP_0.CONFIG1_DONE top_sb_0.CORERESETP_0.CONFIG2_DONE top_sb_0.CORERESETP_0.SDIF*_PERST_N top_sb_0.CORERESETP_0.SDIF*_PSEL top_sb_0.CORERESETP_0.SDIF*_PWRITE top_sb_0.CORERESETP_0.SDIF*_PRDATA[*] top_sb_0.CORERESETP_0.SOFT_EXT_RESET_OUT top_sb_0.CORERESETP_0.SOFT_RESET_F2M top_sb_0.CORERESETP_0.SOFT_M3_RESET top_sb_0.CORERESETP_0.SOFT_MDDR_DDR_AXI_S_CORE_RESET top_sb_0.CORERESETP_0.SOFT_FDDR_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF*_PHY_RESET top_sb_0.CORERESETP_0.SOFT_SDIF*_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF0_0_CORE_RESET top_sb_0.CORERESETP_0.SOFT_SDIF0_1_CORE_RESET }]) (false path) was not applied to the design because none of the '-through' objects specified by the constraint exist in the design ||top.srr(2141);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2141||synthesis.fdc(12);liberoaction://cross_probe/hdl/file/'<project>/designer/top/synthesis.fdc'/linenumber/12
Implementation;Synthesis||MT447||@W:Timing constraint (through [get_pins { top_sb_0.top_sb_HPMS_0.MSS_ADLIB_INST.CONFIG_PRESET_N }]) (false path) was not applied to the design because none of the paths specified by the constraint exist in the design ||top.srr(2142);liberoaction://cross_probe/hdl/file/'<project>/synthesis/top.srr'/linenumber/2142||synthesis.fdc(13);liberoaction://cross_probe/hdl/file/'<project>/designer/top/synthesis.fdc'/linenumber/13
Implementation;Place and Route;RootName:top
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||top_layout_log.log;liberoaction://open_report/file/top_layout_log.log||(null);(null)
