// Seed: 3275454459
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri  id_0,
    input  wand id_1,
    output tri0 id_2
    , id_10,
    input  wire id_3,
    output wand id_4,
    input  wor  id_5,
    output wand id_6,
    input  wand id_7,
    input  wand id_8
);
  assign id_6 = id_7;
  always id_10 <= -1;
  logic id_11;
  assign id_4 = -1;
  wire id_12;
  assign id_2 = 1'b0;
  logic id_13;
  ;
  module_0 modCall_1 (id_11);
endmodule
