INFO: [VRFC 10-163] Analyzing VHDL file "J:/Kody/vhdl/IUP_Laby/RS_232_2/RS_232_2.srcs/sources_1/new/bus_controller.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bus_controller'
INFO: [VRFC 10-163] Analyzing VHDL file "J:/Kody/vhdl/IUP_Laby/RS_232_2/RS_232_2.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
