# //  ModelSim SE-64 10.7b Jun  8 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do sim.do
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:03 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../../src/BCD.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity BCD
# -- Compiling architecture arc of BCD
# End time: 19:59:04 on Mar 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:04 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../../src/double_dabble.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity double_dabble
# -- Compiling architecture Behavioral of double_dabble
# End time: 19:59:04 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:04 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../../src/FSM_Angle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM_Angle
# -- Compiling architecture beh of FSM_Angle
# End time: 19:59:04 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:05 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../../src/FSM_Servo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM_Servo
# -- Compiling architecture beh of FSM_Servo
# End time: 19:59:05 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:05 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter_Angle.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_counter_Angle
# -- Compiling architecture beh of generic_counter_Angle
# End time: 19:59:05 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:05 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../../src/generic_counter_Time.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity generic_counter_Time
# -- Compiling architecture beh of generic_counter_Time
# End time: 19:59:06 on Mar 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:06 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../../src/components_include.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling package components_include
# End time: 19:59:06 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:06 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../../src/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture beh of memory
# End time: 19:59:06 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:06 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../../src/rising_edge_synchronizer.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rising_edge_synchronizer
# -- Compiling architecture beh of rising_edge_synchronizer
# End time: 19:59:07 on Mar 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:07 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../../src/synchronizer4bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer4bit
# -- Compiling architecture beh of synchronizer4bit
# End time: 19:59:07 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:07 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../../src/synchronizer8bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity synchronizer8bit
# -- Compiling architecture beh of synchronizer8bit
# End time: 19:59:07 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:07 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../../src/Top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package components_include
# -- Compiling entity Top
# -- Compiling architecture ServoMotor of Top
# End time: 19:59:08 on Mar 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vcom 10.7b Compiler 2018.06 Jun  8 2018
# Start time: 19:59:08 on Mar 03,2019
# vcom -reportprogress 300 -93 -work work ../src/top_level_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_SIGNED
# -- Compiling entity top_level_tb
# -- Compiling architecture arch of top_level_tb
# End time: 19:59:08 on Mar 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt top_level_tb 
# Start time: 19:59:08 on Mar 03,2019
# ** Error (suppressible): (vsim-12110) All optimizations are disabled because the -novopt option is in effect. This will cause your simulation to run very slowly. If you are using this switch to preserve visibility for Debug or PLI features, please see the User's Manual section on Preserving Object Visibility with vopt. -novopt option is now deprecated and will be removed in future releases.
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./sim.do PAUSED at line 15
# End time: 19:59:20 on Mar 03,2019, Elapsed time: 0:00:12
# Errors: 1, Warnings: 0
