/*
 * Generated by Bluespec Compiler, version 2021.07 (build 4cac6eb)
 * 
 * On Tue Mar  8 15:41:57 GMT 2022
 * 
 */
#include "bluesim_primitives.h"
#include "mkDM_System_Bus.h"


/* String declarations */
static std::string const __str_literal_17("\n", 1u);
static std::string const __str_literal_57("    ERROR: existing sbbusyerror (%0d) is not being cleared.",
					  59u);
static std::string const __str_literal_55("    ERROR: existing sberror (0x%0h) is not being cleared.",
					  57u);
static std::string const __str_literal_58("    ERROR: sbaccess ", 20u);
static std::string const __str_literal_56("    Must be cleared to re-enable system bus access.",
					  51u);
static std::string const __str_literal_2("    rdr = ", 10u);
static std::string const __str_literal_61(" not supported", 14u);
static std::string const __str_literal_16(" }", 2u);
static std::string const __str_literal_5("'h%h", 4u);
static std::string const __str_literal_6(", ", 2u);
static std::string const __str_literal_52("<Unknown dm_abstract_command dm_addr 0x%0h>", 43u);
static std::string const __str_literal_3("AXI4_RFlit { ", 13u);
static std::string const __str_literal_11("DECERR", 6u);
static std::string const __str_literal_60("DM_SBACCESS_128_BIT", 19u);
static std::string const __str_literal_59("DM_SBACCESS_64_BIT", 18u);
static std::string const __str_literal_21("DM_System_Bus.read: [", 21u);
static std::string const __str_literal_1("DM_System_Bus.rule_sb_read_finish: setting rg_sbcs_sberror to DM_SBERROR_OTHER\n",
					 79u);
static std::string const __str_literal_64("DM_System_Bus.sbaddress.write: busy, setting sbbusyerror",
					  56u);
static std::string const __str_literal_62("DM_System_Bus.sbaddress.write: ignoring due to sbbusyerror",
					  58u);
static std::string const __str_literal_63("DM_System_Bus.sbaddress.write: ignoring due to sberror = 0x%0h",
					  62u);
static std::string const __str_literal_54("DM_System_Bus.sbcs_write <= 0x%08h: ERROR", 41u);
static std::string const __str_literal_20("DM_System_Bus.sbdata.read: busy, setting sbbusyerror",
					  52u);
static std::string const __str_literal_18("DM_System_Bus.sbdata.read: ignoring due to sbbusyerror",
					  54u);
static std::string const __str_literal_19("DM_System_Bus.sbdata.read: ignoring due to sberror = 0x%0h",
					  58u);
static std::string const __str_literal_67("DM_System_Bus.sbdata.write: busy, setting sbbusyerror",
					  53u);
static std::string const __str_literal_65("DM_System_Bus.sbdata.write: ignoring due to sbbusyerror",
					  55u);
static std::string const __str_literal_66("DM_System_Bus.sbdata.write: ignoring due to sberror = 0x%0h",
					  59u);
static std::string const __str_literal_68("DM_System_Bus.write: [", 22u);
static std::string const __str_literal_9("EXOKAY", 6u);
static std::string const __str_literal_14("False", 5u);
static std::string const __str_literal_10("SLVERR", 6u);
static std::string const __str_literal_13("True", 4u);
static std::string const __str_literal_69("] <= 0x%08h; addr not supported", 31u);
static std::string const __str_literal_53("] not supported", 15u);
static std::string const __str_literal_46("dm_addr_abstractauto", 20u);
static std::string const __str_literal_33("dm_addr_abstractcs", 18u);
static std::string const __str_literal_29("dm_addr_authdata", 16u);
static std::string const __str_literal_34("dm_addr_command", 15u);
static std::string const __str_literal_35("dm_addr_data0", 13u);
static std::string const __str_literal_36("dm_addr_data1", 13u);
static std::string const __str_literal_45("dm_addr_data11", 14u);
static std::string const __str_literal_37("dm_addr_data2", 13u);
static std::string const __str_literal_38("dm_addr_data3", 13u);
static std::string const __str_literal_39("dm_addr_data4", 13u);
static std::string const __str_literal_40("dm_addr_data5", 13u);
static std::string const __str_literal_41("dm_addr_data6", 13u);
static std::string const __str_literal_42("dm_addr_data7", 13u);
static std::string const __str_literal_43("dm_addr_data8", 13u);
static std::string const __str_literal_44("dm_addr_data9", 13u);
static std::string const __str_literal_28("dm_addr_devtreeaddr0", 20u);
static std::string const __str_literal_22("dm_addr_dmcontrol", 17u);
static std::string const __str_literal_23("dm_addr_dmstatus", 16u);
static std::string const __str_literal_30("dm_addr_haltregion0", 19u);
static std::string const __str_literal_31("dm_addr_haltregion31", 20u);
static std::string const __str_literal_25("dm_addr_haltsum", 15u);
static std::string const __str_literal_24("dm_addr_hartinfo", 16u);
static std::string const __str_literal_27("dm_addr_hawindow", 16u);
static std::string const __str_literal_26("dm_addr_hawindowsel", 19u);
static std::string const __str_literal_47("dm_addr_progbuf0", 16u);
static std::string const __str_literal_48("dm_addr_sbaddress2", 18u);
static std::string const __str_literal_49("dm_addr_sbdata1", 15u);
static std::string const __str_literal_50("dm_addr_sbdata2", 15u);
static std::string const __str_literal_51("dm_addr_sbdata3", 15u);
static std::string const __str_literal_32("dm_addr_verbosity", 17u);
static std::string const __str_literal_7("rdata: ", 7u);
static std::string const __str_literal_4("rid: ", 5u);
static std::string const __str_literal_12("rlast: ", 7u);
static std::string const __str_literal_8("rresp: ", 7u);
static std::string const __str_literal_15("ruser: ", 7u);


/* Constructor */
MOD_mkDM_System_Bus::MOD_mkDM_System_Bus(tSimStateHdl simHdl, char const *name, Module *parent)
  : Module(simHdl, name, parent),
    __clk_handle_0(BAD_CLOCK_HANDLE),
    INST_masterPortShim_arff(simHdl, "masterPortShim_arff", this, 97u, 2u, (tUInt8)1u, 0u),
    INST_masterPortShim_awff(simHdl, "masterPortShim_awff", this, 97u, 2u, (tUInt8)1u, 0u),
    INST_masterPortShim_bff(simHdl, "masterPortShim_bff", this, 6u, 2u, (tUInt8)1u, 0u),
    INST_masterPortShim_rff(simHdl, "masterPortShim_rff", this, 72u, 2u, (tUInt8)1u, 0u),
    INST_masterPortShim_wff(simHdl, "masterPortShim_wff", this, 74u, 2u, (tUInt8)1u, 0u),
    INST_rg_sb_state(simHdl, "rg_sb_state", this, 2u),
    INST_rg_sbaddress0(simHdl, "rg_sbaddress0", this, 32u, 0u, (tUInt8)0u),
    INST_rg_sbaddress1(simHdl, "rg_sbaddress1", this, 32u, 0u, (tUInt8)0u),
    INST_rg_sbaddress_reading(simHdl, "rg_sbaddress_reading", this, 64u),
    INST_rg_sbcs_sbaccess(simHdl, "rg_sbcs_sbaccess", this, 3u),
    INST_rg_sbcs_sbautoincrement(simHdl, "rg_sbcs_sbautoincrement", this, 1u),
    INST_rg_sbcs_sbbusyerror(simHdl, "rg_sbcs_sbbusyerror", this, 1u),
    INST_rg_sbcs_sberror(simHdl, "rg_sbcs_sberror", this, 3u),
    INST_rg_sbcs_sbreadonaddr(simHdl, "rg_sbcs_sbreadonaddr", this, 1u),
    INST_rg_sbcs_sbreadondata(simHdl, "rg_sbcs_sbreadondata", this, 1u),
    INST_rg_sbdata0(simHdl, "rg_sbdata0", this, 32u),
    PORT_RST_N((tUInt8)1u),
    DEF_masterPortShim_rff_first____d10(72u),
    DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_write_dm_word_ETC___d326(97u),
    DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d124(97u),
    DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d340(97u),
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_OR_rg_sbcs_sbacce_ETC___d355(74u)
{
  PORT_master_r_put_val.setSize(72u);
  PORT_master_r_put_val.clear();
  PORT_master_aw_peek.setSize(97u);
  PORT_master_aw_peek.clear();
  PORT_master_w_peek.setSize(74u);
  PORT_master_w_peek.clear();
  PORT_master_ar_peek.setSize(97u);
  PORT_master_ar_peek.clear();
  symbol_count = 28u;
  symbols = new tSym[symbol_count];
  init_symbols_0();
}


/* Symbol init fns */

void MOD_mkDM_System_Bus::init_symbols_0()
{
  init_symbol(&symbols[0u], "master_ar_peek", SYM_PORT, &PORT_master_ar_peek, 97u);
  init_symbol(&symbols[1u], "master_aw_peek", SYM_PORT, &PORT_master_aw_peek, 97u);
  init_symbol(&symbols[2u], "master_r_put_val", SYM_PORT, &PORT_master_r_put_val, 72u);
  init_symbol(&symbols[3u], "master_w_peek", SYM_PORT, &PORT_master_w_peek, 74u);
  init_symbol(&symbols[4u], "masterPortShim_arff", SYM_MODULE, &INST_masterPortShim_arff);
  init_symbol(&symbols[5u], "masterPortShim_awff", SYM_MODULE, &INST_masterPortShim_awff);
  init_symbol(&symbols[6u], "masterPortShim_bff", SYM_MODULE, &INST_masterPortShim_bff);
  init_symbol(&symbols[7u], "masterPortShim_rff", SYM_MODULE, &INST_masterPortShim_rff);
  init_symbol(&symbols[8u], "masterPortShim_wff", SYM_MODULE, &INST_masterPortShim_wff);
  init_symbol(&symbols[9u], "RL_rl_sb_read_finish", SYM_RULE);
  init_symbol(&symbols[10u], "RL_rl_sb_write_response", SYM_RULE);
  init_symbol(&symbols[11u], "rg_sb_state", SYM_MODULE, &INST_rg_sb_state);
  init_symbol(&symbols[12u], "rg_sb_state__h828", SYM_DEF, &DEF_rg_sb_state__h828, 2u);
  init_symbol(&symbols[13u], "rg_sbaddress0", SYM_MODULE, &INST_rg_sbaddress0);
  init_symbol(&symbols[14u], "rg_sbaddress1", SYM_MODULE, &INST_rg_sbaddress1);
  init_symbol(&symbols[15u], "rg_sbaddress_reading", SYM_MODULE, &INST_rg_sbaddress_reading);
  init_symbol(&symbols[16u], "rg_sbcs_sbaccess", SYM_MODULE, &INST_rg_sbcs_sbaccess);
  init_symbol(&symbols[17u], "rg_sbcs_sbautoincrement", SYM_MODULE, &INST_rg_sbcs_sbautoincrement);
  init_symbol(&symbols[18u], "rg_sbcs_sbbusyerror", SYM_MODULE, &INST_rg_sbcs_sbbusyerror);
  init_symbol(&symbols[19u],
	      "rg_sbcs_sbbusyerror__h2279",
	      SYM_DEF,
	      &DEF_rg_sbcs_sbbusyerror__h2279,
	      1u);
  init_symbol(&symbols[20u], "rg_sbcs_sberror", SYM_MODULE, &INST_rg_sbcs_sberror);
  init_symbol(&symbols[21u], "rg_sbcs_sberror__h840", SYM_DEF, &DEF_rg_sbcs_sberror__h840, 3u);
  init_symbol(&symbols[22u], "rg_sbcs_sbreadonaddr", SYM_MODULE, &INST_rg_sbcs_sbreadonaddr);
  init_symbol(&symbols[23u],
	      "rg_sbcs_sbreadonaddr__h2281",
	      SYM_DEF,
	      &DEF_rg_sbcs_sbreadonaddr__h2281,
	      1u);
  init_symbol(&symbols[24u], "rg_sbcs_sbreadondata", SYM_MODULE, &INST_rg_sbcs_sbreadondata);
  init_symbol(&symbols[25u],
	      "rg_sbcs_sbreadondata__h2719",
	      SYM_DEF,
	      &DEF_rg_sbcs_sbreadondata__h2719,
	      1u);
  init_symbol(&symbols[26u], "rg_sbdata0", SYM_MODULE, &INST_rg_sbdata0);
  init_symbol(&symbols[27u],
	      "WILL_FIRE_RL_rl_sb_read_finish",
	      SYM_DEF,
	      &DEF_WILL_FIRE_RL_rl_sb_read_finish,
	      1u);
}


/* Rule actions */

void MOD_mkDM_System_Bus::RL_rl_sb_read_finish()
{
  tUInt8 DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d23;
  tUInt8 DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d21;
  tUInt8 DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13;
  tUInt8 DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d25;
  tUInt8 DEF_masterPortShim_rff_first__0_BITS_3_TO_2_1_EQ_1___d16;
  tUInt8 DEF_masterPortShim_rff_first__0_BITS_3_TO_2_1_EQ_2___d17;
  tUInt64 DEF_result__h1546;
  tUInt64 DEF_result__h1393;
  tUInt64 DEF_result__h1420;
  tUInt64 DEF_result__h1366;
  tUInt64 DEF_result__h1519;
  tUInt64 DEF_result__h1339;
  tUInt64 DEF_result__h1614;
  tUInt64 DEF_result__h1312;
  tUInt64 DEF_result__h1492;
  tUInt64 DEF_result__h1285;
  tUInt64 DEF_result__h1258;
  tUInt64 DEF_result__h1465;
  tUInt64 DEF_result__h1228;
  tUInt64 DEF_result__h1587;
  tUInt64 DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d82;
  tUInt64 DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d75;
  tUInt64 DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d62;
  tUInt8 DEF_masterPortShim_rff_first__0_BIT_0___d26;
  tUInt8 DEF_masterPortShim_rff_first__0_BIT_1___d22;
  tUInt8 DEF_masterPortShim_rff_first__0_BITS_3_TO_2___d11;
  tUInt8 DEF__theResult____h1182;
  tUInt8 DEF_masterPortShim_rff_first__0_BITS_71_TO_68___d14;
  tUInt8 DEF_x__h1231;
  tUInt8 DEF_x__h1261;
  tUInt8 DEF_x__h1288;
  tUInt8 DEF_x__h1315;
  tUInt8 DEF_x__h1342;
  tUInt8 DEF_x__h1369;
  tUInt8 DEF_x__h1396;
  tUInt8 DEF_x__h1423;
  tUInt32 DEF_x__h1468;
  tUInt32 DEF_x__h1495;
  tUInt32 DEF_x__h1522;
  tUInt32 DEF_x__h1549;
  tUInt64 DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_IF_rg_sbaddr_ETC___d88;
  tUInt32 DEF_x__h1127;
  tUInt32 DEF_x__h1590;
  tUInt32 DEF_x__h1617;
  tUInt64 DEF_rdata64__h928;
  tUInt64 DEF_rg_sbaddress_reading__h1222;
  DEF_masterPortShim_rff_first____d10 = INST_masterPortShim_rff.METH_first();
  DEF_rg_sbaddress_reading__h1222 = INST_rg_sbaddress_reading.METH_read();
  DEF_rg_sbcs_sbaccess__h1191 = INST_rg_sbcs_sbaccess.METH_read();
  DEF_rdata64__h928 = primExtract64(64u, 72u, DEF_masterPortShim_rff_first____d10, 32u, 67u, 32u, 4u);
  DEF_x__h1617 = primExtract32(32u, 72u, DEF_masterPortShim_rff_first____d10, 32u, 67u, 32u, 36u);
  DEF_x__h1590 = primExtract32(32u, 72u, DEF_masterPortShim_rff_first____d10, 32u, 35u, 32u, 4u);
  DEF_x__h1549 = primExtract32(16u, 72u, DEF_masterPortShim_rff_first____d10, 32u, 67u, 32u, 52u);
  DEF_x__h1522 = DEF_masterPortShim_rff_first____d10.get_bits_in_word32(1u, 4u, 16u);
  DEF_x__h1495 = primExtract32(16u, 72u, DEF_masterPortShim_rff_first____d10, 32u, 35u, 32u, 20u);
  DEF_x__h1468 = DEF_masterPortShim_rff_first____d10.get_bits_in_word32(0u, 4u, 16u);
  DEF_x__h1423 = primExtract8(8u, 72u, DEF_masterPortShim_rff_first____d10, 32u, 67u, 32u, 60u);
  DEF_x__h1396 = DEF_masterPortShim_rff_first____d10.get_bits_in_word8(1u, 20u, 8u);
  DEF_x__h1342 = DEF_masterPortShim_rff_first____d10.get_bits_in_word8(1u, 4u, 8u);
  DEF_x__h1369 = DEF_masterPortShim_rff_first____d10.get_bits_in_word8(1u, 12u, 8u);
  DEF_x__h1315 = primExtract8(8u, 72u, DEF_masterPortShim_rff_first____d10, 32u, 35u, 32u, 28u);
  DEF_x__h1288 = DEF_masterPortShim_rff_first____d10.get_bits_in_word8(0u, 20u, 8u);
  DEF_x__h1261 = DEF_masterPortShim_rff_first____d10.get_bits_in_word8(0u, 12u, 8u);
  DEF_masterPortShim_rff_first__0_BITS_71_TO_68___d14 = DEF_masterPortShim_rff_first____d10.get_bits_in_word8(2u,
													      4u,
													      4u);
  DEF_x__h1231 = DEF_masterPortShim_rff_first____d10.get_bits_in_word8(0u, 4u, 8u);
  DEF__theResult____h1182 = (tUInt8)((tUInt8)7u & DEF_rg_sbaddress_reading__h1222);
  DEF_masterPortShim_rff_first__0_BITS_3_TO_2___d11 = DEF_masterPortShim_rff_first____d10.get_bits_in_word8(0u,
													    2u,
													    2u);
  DEF_masterPortShim_rff_first__0_BIT_1___d22 = DEF_masterPortShim_rff_first____d10.get_bits_in_word8(0u,
												      1u,
												      1u);
  DEF_masterPortShim_rff_first__0_BIT_0___d26 = DEF_masterPortShim_rff_first____d10.get_bits_in_word8(0u,
												      0u,
												      1u);
  DEF_result__h1587 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h1590);
  DEF_result__h1228 = (tUInt64)(DEF_x__h1231);
  DEF_result__h1465 = (tUInt64)(DEF_x__h1468);
  DEF_result__h1258 = (tUInt64)(DEF_x__h1261);
  DEF_result__h1285 = (tUInt64)(DEF_x__h1288);
  DEF_result__h1492 = (tUInt64)(DEF_x__h1495);
  DEF_result__h1312 = (tUInt64)(DEF_x__h1315);
  DEF_result__h1614 = (((tUInt64)(0u)) << 32u) | (tUInt64)(DEF_x__h1617);
  switch (DEF__theResult____h1182) {
  case (tUInt8)0u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d82 = DEF_result__h1587;
    break;
  case (tUInt8)4u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d82 = DEF_result__h1614;
    break;
  default:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d82 = 0llu;
  }
  DEF_result__h1339 = (tUInt64)(DEF_x__h1342);
  DEF_result__h1519 = (tUInt64)(DEF_x__h1522);
  DEF_result__h1366 = (tUInt64)(DEF_x__h1369);
  DEF_result__h1420 = (tUInt64)(DEF_x__h1423);
  DEF_result__h1393 = (tUInt64)(DEF_x__h1396);
  switch (DEF__theResult____h1182) {
  case (tUInt8)0u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d62 = DEF_result__h1228;
    break;
  case (tUInt8)1u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d62 = DEF_result__h1258;
    break;
  case (tUInt8)2u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d62 = DEF_result__h1285;
    break;
  case (tUInt8)3u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d62 = DEF_result__h1312;
    break;
  case (tUInt8)4u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d62 = DEF_result__h1339;
    break;
  case (tUInt8)5u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d62 = DEF_result__h1366;
    break;
  case (tUInt8)6u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d62 = DEF_result__h1393;
    break;
  case (tUInt8)7u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d62 = DEF_result__h1420;
    break;
  default:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d62 = 0llu;
  }
  DEF_result__h1546 = (tUInt64)(DEF_x__h1549);
  switch (DEF__theResult____h1182) {
  case (tUInt8)0u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d75 = DEF_result__h1465;
    break;
  case (tUInt8)2u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d75 = DEF_result__h1492;
    break;
  case (tUInt8)4u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d75 = DEF_result__h1519;
    break;
  case (tUInt8)6u:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d75 = DEF_result__h1546;
    break;
  default:
    DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d75 = 0llu;
  }
  switch (DEF_rg_sbcs_sbaccess__h1191) {
  case (tUInt8)0u:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_IF_rg_sbaddr_ETC___d88 = DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d62;
    break;
  case (tUInt8)1u:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_IF_rg_sbaddr_ETC___d88 = DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d75;
    break;
  case (tUInt8)2u:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_IF_rg_sbaddr_ETC___d88 = DEF_IF_rg_sbaddress_reading_9_BITS_2_TO_0_0_EQ_0x0_ETC___d82;
    break;
  case (tUInt8)3u:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_IF_rg_sbaddr_ETC___d88 = DEF__theResult____h1182 == (tUInt8)0u ? DEF_rdata64__h928 : 0llu;
    break;
  default:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_IF_rg_sbaddr_ETC___d88 = 0llu;
  }
  DEF_x__h1127 = (tUInt32)(DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_IF_rg_sbaddr_ETC___d88);
  DEF_masterPortShim_rff_first__0_BITS_3_TO_2_1_EQ_2___d17 = DEF_masterPortShim_rff_first__0_BITS_3_TO_2___d11 == (tUInt8)2u;
  DEF_masterPortShim_rff_first__0_BITS_3_TO_2_1_EQ_1___d16 = DEF_masterPortShim_rff_first__0_BITS_3_TO_2___d11 == (tUInt8)1u;
  DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13 = !(DEF_masterPortShim_rff_first__0_BITS_3_TO_2___d11 == (tUInt8)0u);
  DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d25 = DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13 && !DEF_masterPortShim_rff_first__0_BIT_1___d22;
  DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d21 = DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13 && (!DEF_masterPortShim_rff_first__0_BITS_3_TO_2_1_EQ_1___d16 && !DEF_masterPortShim_rff_first__0_BITS_3_TO_2_1_EQ_2___d17);
  DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d23 = DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13 && DEF_masterPortShim_rff_first__0_BIT_1___d22;
  INST_masterPortShim_rff.METH_deq();
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13)
      dollar_display(sim_hdl, this, "s", &__str_literal_1);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13)
      dollar_write(sim_hdl, this, "s", &__str_literal_2);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_3, &__str_literal_4);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13)
      dollar_write(sim_hdl,
		   this,
		   "s,4",
		   &__str_literal_5,
		   DEF_masterPortShim_rff_first__0_BITS_71_TO_68___d14);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_6, &__str_literal_7);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13)
      dollar_write(sim_hdl, this, "s,64", &__str_literal_5, DEF_rdata64__h928);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_6, &__str_literal_8);
    if (DEF_masterPortShim_rff_first__0_BITS_3_TO_2_1_EQ_1___d16)
      dollar_write(sim_hdl, this, "s", &__str_literal_9);
    if (DEF_masterPortShim_rff_first__0_BITS_3_TO_2_1_EQ_2___d17)
      dollar_write(sim_hdl, this, "s", &__str_literal_10);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d21)
      dollar_write(sim_hdl, this, "s", &__str_literal_11);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_6, &__str_literal_12);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d23)
      dollar_write(sim_hdl, this, "s", &__str_literal_13);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d25)
      dollar_write(sim_hdl, this, "s", &__str_literal_14);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_6, &__str_literal_15);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13)
      dollar_write(sim_hdl,
		   this,
		   "s,1,s",
		   &__str_literal_5,
		   DEF_masterPortShim_rff_first__0_BIT_0___d26,
		   &__str_literal_16);
    if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13)
      dollar_write(sim_hdl, this, "s", &__str_literal_17);
  }
  if (DEF_NOT_masterPortShim_rff_first__0_BITS_3_TO_2_1__ETC___d13)
    INST_rg_sbcs_sberror.METH_write((tUInt8)3u);
  INST_rg_sbdata0.METH_write(DEF_x__h1127);
  INST_rg_sb_state.METH_write((tUInt8)0u);
}

void MOD_mkDM_System_Bus::RL_rl_sb_write_response()
{
  tUInt8 DEF_NOT_masterPortShim_bff_first__3_BITS_1_TO_0_4__ETC___d96;
  DEF_NOT_masterPortShim_bff_first__3_BITS_1_TO_0_4__ETC___d96 = !(((tUInt8)((tUInt8)3u & INST_masterPortShim_bff.METH_first())) == (tUInt8)0u);
  INST_masterPortShim_bff.METH_deq();
  if (DEF_NOT_masterPortShim_bff_first__3_BITS_1_TO_0_4__ETC___d96)
    INST_rg_sbcs_sberror.METH_write((tUInt8)3u);
}


/* Methods */

void MOD_mkDM_System_Bus::METH_reset()
{
  INST_masterPortShim_awff.METH_clear();
  INST_masterPortShim_wff.METH_clear();
  INST_masterPortShim_bff.METH_clear();
  INST_masterPortShim_arff.METH_clear();
  INST_masterPortShim_rff.METH_clear();
  INST_rg_sb_state.METH_write((tUInt8)0u);
  INST_rg_sbcs_sbbusyerror.METH_write((tUInt8)0u);
  INST_rg_sbcs_sbreadonaddr.METH_write((tUInt8)0u);
  INST_rg_sbcs_sbaccess.METH_write((tUInt8)2u);
  INST_rg_sbcs_sbautoincrement.METH_write((tUInt8)0u);
  INST_rg_sbcs_sbreadondata.METH_write((tUInt8)0u);
  INST_rg_sbcs_sberror.METH_write((tUInt8)0u);
  INST_rg_sbaddress0.METH_write(0u);
  INST_rg_sbdata0.METH_write(0u);
  INST_rg_sbaddress1.METH_write(0u);
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_reset()
{
  tUInt8 DEF_CAN_FIRE_reset;
  tUInt8 PORT_RDY_reset;
  DEF_CAN_FIRE_reset = (tUInt8)1u;
  PORT_RDY_reset = DEF_CAN_FIRE_reset;
  return PORT_RDY_reset;
}

tUInt32 MOD_mkDM_System_Bus::METH_av_read(tUInt8 ARG_av_read_dm_addr)
{
  tUInt32 DEF_v__h2261;
  tUInt8 DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d107;
  tUInt8 DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d101;
  tUInt8 DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d122;
  tUInt8 DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d128;
  tUInt8 DEF_av_read_dm_addr_EQ_0x3C_7_AND_NOT_rg_sb_state__ETC___d130;
  tUInt8 DEF_NOT_av_read_dm_addr_EQ_0x38_31_32_AND_NOT_av_r_ETC___d140;
  tUInt8 DEF_NOT_av_read_dm_addr_EQ_0x38_31_32_AND_NOT_av_r_ETC___d138;
  tUInt8 DEF_NOT_av_read_dm_addr_EQ_0x38_31_32_AND_NOT_av_r_ETC___d231;
  tUInt8 DEF_NOT_av_read_dm_addr_EQ_0x3C_7___d139;
  tUInt8 DEF_av_read_dm_addr_EQ_0x4___d154;
  tUInt8 DEF_av_read_dm_addr_EQ_0x5___d155;
  tUInt8 DEF_av_read_dm_addr_EQ_0x6___d156;
  tUInt8 DEF_av_read_dm_addr_EQ_0x7___d157;
  tUInt8 DEF_av_read_dm_addr_EQ_0x8___d158;
  tUInt8 DEF_av_read_dm_addr_EQ_0x9___d159;
  tUInt8 DEF_av_read_dm_addr_EQ_0xA___d160;
  tUInt8 DEF_av_read_dm_addr_EQ_0xB___d161;
  tUInt8 DEF_av_read_dm_addr_EQ_0xC___d162;
  tUInt8 DEF_av_read_dm_addr_EQ_0xD___d163;
  tUInt8 DEF_av_read_dm_addr_EQ_0xF___d164;
  tUInt8 DEF_av_read_dm_addr_EQ_0x10___d141;
  tUInt8 DEF_av_read_dm_addr_EQ_0x11___d142;
  tUInt8 DEF_av_read_dm_addr_EQ_0x12___d143;
  tUInt8 DEF_av_read_dm_addr_EQ_0x13___d144;
  tUInt8 DEF_av_read_dm_addr_EQ_0x14___d145;
  tUInt8 DEF_av_read_dm_addr_EQ_0x15___d146;
  tUInt8 DEF_av_read_dm_addr_EQ_0x16___d152;
  tUInt8 DEF_av_read_dm_addr_EQ_0x17___d153;
  tUInt8 DEF_av_read_dm_addr_EQ_0x18___d165;
  tUInt8 DEF_av_read_dm_addr_EQ_0x19___d147;
  tUInt8 DEF_av_read_dm_addr_EQ_0x20___d166;
  tUInt8 DEF_av_read_dm_addr_EQ_0x30___d148;
  tUInt8 DEF_av_read_dm_addr_EQ_0x3B___d167;
  tUInt8 DEF_av_read_dm_addr_EQ_0x3D___d168;
  tUInt8 DEF_av_read_dm_addr_EQ_0x3E___d169;
  tUInt8 DEF_av_read_dm_addr_EQ_0x3F___d170;
  tUInt8 DEF_av_read_dm_addr_EQ_0x40___d149;
  tUInt8 DEF_av_read_dm_addr_EQ_0x5F___d150;
  tUInt8 DEF_av_read_dm_addr_EQ_0x60___d151;
  tUInt8 DEF_av_read_dm_addr_EQ_0x3C___d97;
  tUInt32 DEF_v__h2374;
  tUInt32 DEF_v__h2546;
  tUInt32 PORT_av_read;
  DEF_rg_sbcs_sbbusyerror__h2279 = INST_rg_sbcs_sbbusyerror.METH_read();
  DEF_rg_sbcs_sbreadonaddr__h2281 = INST_rg_sbcs_sbreadonaddr.METH_read();
  DEF_rg_sbcs_sbautoincrement__h2283 = INST_rg_sbcs_sbautoincrement.METH_read();
  DEF_rg_sbcs_sbreadondata__h2719 = INST_rg_sbcs_sbreadondata.METH_read();
  DEF_rg_sbcs_sberror__h840 = INST_rg_sbcs_sberror.METH_read();
  DEF_v__h2342 = INST_rg_sbaddress1.METH_read();
  DEF_rg_sb_state__h828 = INST_rg_sb_state.METH_read();
  DEF_rg_sb_state_EQ_0___d98 = DEF_rg_sb_state__h828 == (tUInt8)0u;
  DEF_NOT_rg_sb_state_EQ_0_8___d129 = !DEF_rg_sb_state_EQ_0___d98;
  DEF_v__h2546 = INST_rg_sbdata0.METH_read();
  DEF_v__h2310 = INST_rg_sbaddress0.METH_read();
  DEF_rg_sbcs_sbaccess__h1191 = INST_rg_sbcs_sbaccess.METH_read();
  switch (DEF_rg_sbcs_sbaccess__h1191) {
  case (tUInt8)0u:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114 = 1llu;
    break;
  case (tUInt8)1u:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114 = 2llu;
    break;
  case (tUInt8)2u:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114 = 4llu;
    break;
  case (tUInt8)3u:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114 = 8llu;
    break;
  default:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114 = 16llu;
  }
  DEF_av_read_dm_addr_EQ_0x3C___d97 = ARG_av_read_dm_addr == (tUInt8)60u;
  DEF_rg_sbcs_sberror_EQ_0___d7 = DEF_rg_sbcs_sberror__h840 == (tUInt8)0u;
  DEF_NOT_rg_sbcs_sberror_EQ_0___d125 = !DEF_rg_sbcs_sberror_EQ_0___d7;
  DEF_v__h2374 = DEF_NOT_rg_sb_state_EQ_0_8___d129 || (DEF_rg_sbcs_sbbusyerror__h2279 || DEF_NOT_rg_sbcs_sberror_EQ_0___d125) ? 0u : DEF_v__h2546;
  DEF_av_read_dm_addr_EQ_0x3E___d169 = ARG_av_read_dm_addr == (tUInt8)62u;
  DEF_av_read_dm_addr_EQ_0x60___d151 = ARG_av_read_dm_addr == (tUInt8)96u;
  DEF_av_read_dm_addr_EQ_0x5F___d150 = ARG_av_read_dm_addr == (tUInt8)95u;
  DEF_av_read_dm_addr_EQ_0x40___d149 = ARG_av_read_dm_addr == (tUInt8)64u;
  DEF_av_read_dm_addr_EQ_0x3F___d170 = ARG_av_read_dm_addr == (tUInt8)63u;
  DEF_av_read_dm_addr_EQ_0x3D___d168 = ARG_av_read_dm_addr == (tUInt8)61u;
  DEF_av_read_dm_addr_EQ_0x3B___d167 = ARG_av_read_dm_addr == (tUInt8)59u;
  DEF_av_read_dm_addr_EQ_0x30___d148 = ARG_av_read_dm_addr == (tUInt8)48u;
  DEF_av_read_dm_addr_EQ_0x20___d166 = ARG_av_read_dm_addr == (tUInt8)32u;
  DEF_av_read_dm_addr_EQ_0x19___d147 = ARG_av_read_dm_addr == (tUInt8)25u;
  DEF_av_read_dm_addr_EQ_0x18___d165 = ARG_av_read_dm_addr == (tUInt8)24u;
  DEF_av_read_dm_addr_EQ_0x17___d153 = ARG_av_read_dm_addr == (tUInt8)23u;
  DEF_av_read_dm_addr_EQ_0x15___d146 = ARG_av_read_dm_addr == (tUInt8)21u;
  DEF_av_read_dm_addr_EQ_0x16___d152 = ARG_av_read_dm_addr == (tUInt8)22u;
  DEF_av_read_dm_addr_EQ_0x14___d145 = ARG_av_read_dm_addr == (tUInt8)20u;
  DEF_av_read_dm_addr_EQ_0x13___d144 = ARG_av_read_dm_addr == (tUInt8)19u;
  DEF_av_read_dm_addr_EQ_0x12___d143 = ARG_av_read_dm_addr == (tUInt8)18u;
  DEF_av_read_dm_addr_EQ_0x11___d142 = ARG_av_read_dm_addr == (tUInt8)17u;
  DEF_av_read_dm_addr_EQ_0x10___d141 = ARG_av_read_dm_addr == (tUInt8)16u;
  DEF_av_read_dm_addr_EQ_0xD___d163 = ARG_av_read_dm_addr == (tUInt8)13u;
  DEF_av_read_dm_addr_EQ_0xF___d164 = ARG_av_read_dm_addr == (tUInt8)15u;
  DEF_av_read_dm_addr_EQ_0xC___d162 = ARG_av_read_dm_addr == (tUInt8)12u;
  DEF_av_read_dm_addr_EQ_0xB___d161 = ARG_av_read_dm_addr == (tUInt8)11u;
  DEF_av_read_dm_addr_EQ_0xA___d160 = ARG_av_read_dm_addr == (tUInt8)10u;
  DEF_av_read_dm_addr_EQ_0x9___d159 = ARG_av_read_dm_addr == (tUInt8)9u;
  DEF_av_read_dm_addr_EQ_0x5___d155 = ARG_av_read_dm_addr == (tUInt8)5u;
  DEF_av_read_dm_addr_EQ_0x8___d158 = ARG_av_read_dm_addr == (tUInt8)8u;
  DEF_av_read_dm_addr_EQ_0x7___d157 = ARG_av_read_dm_addr == (tUInt8)7u;
  DEF_av_read_dm_addr_EQ_0x6___d156 = ARG_av_read_dm_addr == (tUInt8)6u;
  DEF_av_read_dm_addr_EQ_0x4___d154 = ARG_av_read_dm_addr == (tUInt8)4u;
  DEF_NOT_rg_sbcs_sbbusyerror_9___d102 = !DEF_rg_sbcs_sbbusyerror__h2279;
  DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127 = DEF_rg_sb_state_EQ_0___d98 && (DEF_NOT_rg_sbcs_sbbusyerror_9___d102 && DEF_NOT_rg_sbcs_sberror_EQ_0___d125);
  DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100 = DEF_rg_sb_state_EQ_0___d98 && DEF_rg_sbcs_sbbusyerror__h2279;
  DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106 = DEF_rg_sb_state_EQ_0___d98 && (DEF_NOT_rg_sbcs_sbbusyerror_9___d102 && (DEF_rg_sbcs_sberror_EQ_0___d7 && DEF_rg_sbcs_sbautoincrement__h2283));
  DEF_NOT_av_read_dm_addr_EQ_0x3C_7___d139 = !DEF_av_read_dm_addr_EQ_0x3C___d97;
  DEF_NOT_av_read_dm_addr_EQ_0x38_31_32_AND_NOT_av_r_ETC___d138 = !(ARG_av_read_dm_addr == (tUInt8)56u) && (!(ARG_av_read_dm_addr == (tUInt8)57u) && !(ARG_av_read_dm_addr == (tUInt8)58u));
  DEF_NOT_av_read_dm_addr_EQ_0x38_31_32_AND_NOT_av_r_ETC___d231 = DEF_NOT_av_read_dm_addr_EQ_0x38_31_32_AND_NOT_av_r_ETC___d138 && (DEF_NOT_av_read_dm_addr_EQ_0x3C_7___d139 && (!DEF_av_read_dm_addr_EQ_0x10___d141 && (!DEF_av_read_dm_addr_EQ_0x11___d142 && (!DEF_av_read_dm_addr_EQ_0x12___d143 && (!DEF_av_read_dm_addr_EQ_0x13___d144 && (!DEF_av_read_dm_addr_EQ_0x14___d145 && (!DEF_av_read_dm_addr_EQ_0x15___d146 && (!DEF_av_read_dm_addr_EQ_0x19___d147 && (!DEF_av_read_dm_addr_EQ_0x30___d148 && (!DEF_av_read_dm_addr_EQ_0x40___d149 && (!DEF_av_read_dm_addr_EQ_0x5F___d150 && (!DEF_av_read_dm_addr_EQ_0x60___d151 && (!DEF_av_read_dm_addr_EQ_0x16___d152 && (!DEF_av_read_dm_addr_EQ_0x17___d153 && (!DEF_av_read_dm_addr_EQ_0x4___d154 && (!DEF_av_read_dm_addr_EQ_0x5___d155 && (!DEF_av_read_dm_addr_EQ_0x6___d156 && (!DEF_av_read_dm_addr_EQ_0x7___d157 && (!DEF_av_read_dm_addr_EQ_0x8___d158 && (!DEF_av_read_dm_addr_EQ_0x9___d159 && (!DEF_av_read_dm_addr_EQ_0xA___d160 && (!DEF_av_read_dm_addr_EQ_0xB___d161 && (!DEF_av_read_dm_addr_EQ_0xC___d162 && (!DEF_av_read_dm_addr_EQ_0xD___d163 && (!DEF_av_read_dm_addr_EQ_0xF___d164 && (!DEF_av_read_dm_addr_EQ_0x18___d165 && (!DEF_av_read_dm_addr_EQ_0x20___d166 && (!DEF_av_read_dm_addr_EQ_0x3B___d167 && (!DEF_av_read_dm_addr_EQ_0x3D___d168 && (!DEF_av_read_dm_addr_EQ_0x3E___d169 && !DEF_av_read_dm_addr_EQ_0x3F___d170))))))))))))))))))))))))))))));
  DEF_NOT_av_read_dm_addr_EQ_0x38_31_32_AND_NOT_av_r_ETC___d140 = DEF_NOT_av_read_dm_addr_EQ_0x38_31_32_AND_NOT_av_r_ETC___d138 && DEF_NOT_av_read_dm_addr_EQ_0x3C_7___d139;
  DEF_av_read_dm_addr_EQ_0x3C_7_AND_NOT_rg_sb_state__ETC___d130 = DEF_av_read_dm_addr_EQ_0x3C___d97 && DEF_NOT_rg_sb_state_EQ_0_8___d129;
  DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d128 = DEF_av_read_dm_addr_EQ_0x3C___d97 && DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127;
  DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d122 = DEF_av_read_dm_addr_EQ_0x3C___d97 && (DEF_rg_sb_state_EQ_0___d98 && (DEF_NOT_rg_sbcs_sbbusyerror_9___d102 && (DEF_rg_sbcs_sberror_EQ_0___d7 && DEF_rg_sbcs_sbreadondata__h2719)));
  DEF_sbaddress__h630 = (((tUInt64)(DEF_v__h2342)) << 32u) | (tUInt64)(DEF_v__h2310);
  DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115 = DEF_sbaddress__h630 + DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114;
  DEF_x__h2576 = (tUInt32)(DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115 >> 32u);
  DEF_x__h2658 = (tUInt32)(DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115);
  DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d101 = DEF_av_read_dm_addr_EQ_0x3C___d97 && DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100;
  DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d107 = DEF_av_read_dm_addr_EQ_0x3C___d97 && DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106;
  DEF__0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123 = 536870911u & (((((tUInt32)((tUInt8)0u)) << 21u) | (((tUInt32)(DEF_rg_sbcs_sbaccess__h1191)) << 18u)) | 65536u);
  DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d124.set_bits_in_word((tUInt8)((tUInt8)0u),
										  3u,
										  0u,
										  1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_sbaddress__h630 >> 35u),
												     2u).set_whole_word((tUInt32)(DEF_sbaddress__h630 >> 3u),
															1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_sbaddress__h630))) << 29u) | DEF__0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123,
																	   0u);
  DEF_v__h2261 = ((((((((64u << 23u) | (((tUInt32)(DEF_rg_sbcs_sbbusyerror__h2279)) << 22u)) | (((tUInt32)(DEF_NOT_rg_sb_state_EQ_0_8___d129)) << 21u)) | (((tUInt32)(DEF_rg_sbcs_sbreadonaddr__h2281)) << 20u)) | (((tUInt32)(DEF_rg_sbcs_sbaccess__h1191)) << 17u)) | (((tUInt32)(DEF_rg_sbcs_sbautoincrement__h2283)) << 16u)) | (((tUInt32)(DEF_rg_sbcs_sbreadondata__h2719)) << 15u)) | (((tUInt32)(DEF_rg_sbcs_sberror__h840)) << 12u)) | 2055u;
  switch (ARG_av_read_dm_addr) {
  case (tUInt8)56u:
    PORT_av_read = DEF_v__h2261;
    break;
  case (tUInt8)57u:
    PORT_av_read = DEF_v__h2310;
    break;
  case (tUInt8)58u:
    PORT_av_read = DEF_v__h2342;
    break;
  case (tUInt8)60u:
    PORT_av_read = DEF_v__h2374;
    break;
  default:
    PORT_av_read = 0u;
  }
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d101)
      dollar_display(sim_hdl, this, "s", &__str_literal_18);
  if (DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d107)
    INST_rg_sbaddress1.METH_write(DEF_x__h2576);
  if (DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d107)
    INST_rg_sbaddress0.METH_write(DEF_x__h2658);
  if (DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d122)
    INST_masterPortShim_arff.METH_enq(DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d124);
  if (DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d122)
    INST_rg_sbaddress_reading.METH_write(DEF_sbaddress__h630);
  if (DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d122)
    INST_rg_sb_state.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_av_read_dm_addr_EQ_0x3C_7_AND_rg_sb_state_EQ_0_ETC___d128)
      dollar_display(sim_hdl, this, "s,3", &__str_literal_19, DEF_rg_sbcs_sberror__h840);
    if (DEF_av_read_dm_addr_EQ_0x3C_7_AND_NOT_rg_sb_state__ETC___d130)
      dollar_display(sim_hdl, this, "s", &__str_literal_20);
  }
  if (DEF_av_read_dm_addr_EQ_0x3C_7_AND_NOT_rg_sb_state__ETC___d130)
    INST_rg_sbcs_sbbusyerror.METH_write((tUInt8)1u);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_av_read_dm_addr_EQ_0x38_31_32_AND_NOT_av_r_ETC___d140)
      dollar_write(sim_hdl, this, "s", &__str_literal_21);
    if (DEF_av_read_dm_addr_EQ_0x10___d141)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_av_read_dm_addr_EQ_0x11___d142)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    if (DEF_av_read_dm_addr_EQ_0x12___d143)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_av_read_dm_addr_EQ_0x13___d144)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_av_read_dm_addr_EQ_0x14___d145)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_av_read_dm_addr_EQ_0x15___d146)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_av_read_dm_addr_EQ_0x19___d147)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_av_read_dm_addr_EQ_0x30___d148)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_av_read_dm_addr_EQ_0x40___d149)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_av_read_dm_addr_EQ_0x5F___d150)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_av_read_dm_addr_EQ_0x60___d151)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_av_read_dm_addr_EQ_0x16___d152)
      dollar_write(sim_hdl, this, "s", &__str_literal_33);
    if (DEF_av_read_dm_addr_EQ_0x17___d153)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_av_read_dm_addr_EQ_0x4___d154)
      dollar_write(sim_hdl, this, "s", &__str_literal_35);
    if (DEF_av_read_dm_addr_EQ_0x5___d155)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_av_read_dm_addr_EQ_0x6___d156)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_av_read_dm_addr_EQ_0x7___d157)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_av_read_dm_addr_EQ_0x8___d158)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_av_read_dm_addr_EQ_0x9___d159)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_av_read_dm_addr_EQ_0xA___d160)
      dollar_write(sim_hdl, this, "s", &__str_literal_41);
    if (DEF_av_read_dm_addr_EQ_0xB___d161)
      dollar_write(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_av_read_dm_addr_EQ_0xC___d162)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_av_read_dm_addr_EQ_0xD___d163)
      dollar_write(sim_hdl, this, "s", &__str_literal_44);
    if (DEF_av_read_dm_addr_EQ_0xF___d164)
      dollar_write(sim_hdl, this, "s", &__str_literal_45);
    if (DEF_av_read_dm_addr_EQ_0x18___d165)
      dollar_write(sim_hdl, this, "s", &__str_literal_46);
    if (DEF_av_read_dm_addr_EQ_0x20___d166)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_av_read_dm_addr_EQ_0x3B___d167)
      dollar_write(sim_hdl, this, "s", &__str_literal_48);
    if (DEF_av_read_dm_addr_EQ_0x3D___d168)
      dollar_write(sim_hdl, this, "s", &__str_literal_49);
    if (DEF_av_read_dm_addr_EQ_0x3E___d169)
      dollar_write(sim_hdl, this, "s", &__str_literal_50);
    if (DEF_av_read_dm_addr_EQ_0x3F___d170)
      dollar_write(sim_hdl, this, "s", &__str_literal_51);
    if (DEF_NOT_av_read_dm_addr_EQ_0x38_31_32_AND_NOT_av_r_ETC___d231)
      dollar_write(sim_hdl, this, "s,7", &__str_literal_52, ARG_av_read_dm_addr);
    if (DEF_NOT_av_read_dm_addr_EQ_0x38_31_32_AND_NOT_av_r_ETC___d140)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_53, &__str_literal_17);
  }
  return PORT_av_read;
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_av_read()
{
  tUInt8 DEF_CAN_FIRE_av_read;
  tUInt8 PORT_RDY_av_read;
  DEF_rg_sbcs_sbbusyerror__h2279 = INST_rg_sbcs_sbbusyerror.METH_read();
  DEF_rg_sbcs_sbreadondata__h2719 = INST_rg_sbcs_sbreadondata.METH_read();
  DEF_rg_sbcs_sberror__h840 = INST_rg_sbcs_sberror.METH_read();
  DEF_masterPortShim_arff_i_notFull____d245 = INST_masterPortShim_arff.METH_i_notFull();
  DEF_rg_sb_state__h828 = INST_rg_sb_state.METH_read();
  DEF_rg_sb_state_EQ_0___d98 = DEF_rg_sb_state__h828 == (tUInt8)0u;
  DEF_rg_sbcs_sberror_EQ_0___d7 = DEF_rg_sbcs_sberror__h840 == (tUInt8)0u;
  DEF_NOT_rg_sbcs_sberror_EQ_0___d125 = !DEF_rg_sbcs_sberror_EQ_0___d7;
  DEF_CAN_FIRE_av_read = DEF_rg_sb_state_EQ_0___d98 && (DEF_rg_sbcs_sbbusyerror__h2279 || (DEF_NOT_rg_sbcs_sberror_EQ_0___d125 || (!DEF_rg_sbcs_sbreadondata__h2719 || DEF_masterPortShim_arff_i_notFull____d245)));
  PORT_RDY_av_read = DEF_CAN_FIRE_av_read;
  return PORT_RDY_av_read;
}

void MOD_mkDM_System_Bus::METH_write(tUInt8 ARG_write_dm_addr, tUInt32 ARG_write_dm_word)
{
  tUInt64 DEF_addr64__h3970;
  tUInt8 DEF_shift_bits__h4653;
  tUInt8 DEF_write_dm_addr_EQ_0x38_49_AND_NOT_rg_sbcs_sberr_ETC___d275;
  tUInt8 DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d279;
  tUInt8 DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d281;
  tUInt8 DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d286;
  tUInt8 DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d289;
  tUInt8 DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d292;
  tUInt8 DEF_write_dm_addr_EQ_0x39_66_AND_rg_sb_state_EQ_0__ETC___d325;
  tUInt8 DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d331;
  tUInt8 DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d356;
  tUInt8 DEF_write_dm_addr_EQ_0x3C_69_AND_NOT_rg_sb_state_E_ETC___d357;
  tUInt8 DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d334;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_write_dm_a_ETC___d305;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_rg_sb_stat_ETC___d315;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_write_dm_a_ETC___d321;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_write_dm_a_ETC___d328;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_write_dm_a_ETC___d330;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_NOT_write__ETC___d362;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x38_49___d265;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_NOT_write__ETC___d454;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x39_66_97_AND_NOT_write__ETC___d359;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x3C_69___d360;
  tUInt8 DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d273;
  tUInt8 DEF_write_dm_addr_EQ_0x4___d376;
  tUInt8 DEF_write_dm_addr_EQ_0x5___d377;
  tUInt8 DEF_write_dm_addr_EQ_0x6___d378;
  tUInt8 DEF_write_dm_addr_EQ_0x7___d379;
  tUInt8 DEF_write_dm_addr_EQ_0x8___d380;
  tUInt8 DEF_write_dm_addr_EQ_0x9___d381;
  tUInt8 DEF_write_dm_addr_EQ_0xA___d382;
  tUInt8 DEF_write_dm_addr_EQ_0xB___d383;
  tUInt8 DEF_write_dm_addr_EQ_0xC___d384;
  tUInt8 DEF_write_dm_addr_EQ_0xD___d385;
  tUInt8 DEF_write_dm_addr_EQ_0xF___d386;
  tUInt8 DEF_write_dm_addr_EQ_0x10___d363;
  tUInt8 DEF_write_dm_addr_EQ_0x11___d364;
  tUInt8 DEF_write_dm_addr_EQ_0x12___d365;
  tUInt8 DEF_write_dm_addr_EQ_0x13___d366;
  tUInt8 DEF_write_dm_addr_EQ_0x14___d367;
  tUInt8 DEF_write_dm_addr_EQ_0x15___d368;
  tUInt8 DEF_write_dm_addr_EQ_0x16___d374;
  tUInt8 DEF_write_dm_addr_EQ_0x17___d375;
  tUInt8 DEF_write_dm_addr_EQ_0x18___d387;
  tUInt8 DEF_write_dm_addr_EQ_0x19___d369;
  tUInt8 DEF_write_dm_addr_EQ_0x20___d388;
  tUInt8 DEF_write_dm_addr_EQ_0x30___d370;
  tUInt8 DEF_write_dm_addr_EQ_0x38___d249;
  tUInt8 DEF_write_dm_addr_EQ_0x3A___d267;
  tUInt8 DEF_write_dm_addr_EQ_0x3B___d389;
  tUInt8 DEF_write_dm_addr_EQ_0x3C___d269;
  tUInt8 DEF_write_dm_addr_EQ_0x3D___d390;
  tUInt8 DEF_write_dm_addr_EQ_0x3E___d391;
  tUInt8 DEF_write_dm_addr_EQ_0x3F___d392;
  tUInt8 DEF_write_dm_addr_EQ_0x40___d371;
  tUInt8 DEF_write_dm_addr_EQ_0x5F___d372;
  tUInt8 DEF_write_dm_addr_EQ_0x60___d373;
  tUInt8 DEF_write_dm_word_BITS_14_TO_12_50_EQ_0___d251;
  tUInt8 DEF_write_dm_word_BITS_19_TO_17_56_EQ_3___d259;
  tUInt8 DEF_write_dm_word_BITS_19_TO_17_56_EQ_4___d257;
  tUInt8 DEF_IF_write_dm_word_BITS_19_TO_17_56_EQ_4_57_OR_w_ETC___d283;
  tUInt8 DEF__theResult___snd_snd_val__h4720;
  tUInt8 DEF_strobe64__h4711;
  tUInt8 DEF_strobe64__h4707;
  tUInt8 DEF_strobe64__h4703;
  tUInt8 DEF_wrd_wstrb__h4763;
  tUInt8 DEF_write_dm_addr_EQ_0x39___d266;
  tUInt32 DEF_IF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_E_ETC___d319;
  tUInt32 DEF_IF_write_dm_addr_EQ_0x39_66_THEN_rg_sbaddress1_ETC___d309;
  tUInt32 DEF_IF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_E_ETC___d310;
  tUInt32 DEF_IF_rg_sbcs_sbreadonaddr_32_THEN_IF_rg_sbcs_sba_ETC___d318;
  tUInt64 DEF_word64__h4650;
  tUInt64 DEF__theResult___fst__h4705;
  tUInt64 DEF_wrd_wdata__h4762;
  tUInt8 DEF_write_dm_word_BIT_15___d295;
  tUInt8 DEF_write_dm_word_BIT_16___d294;
  tUInt8 DEF_write_dm_word_BIT_20___d293;
  tUInt8 DEF_shift_bytes__h4652;
  tUInt32 DEF_x__h4321;
  tUInt64 DEF_rg_sbaddress1_08_CONCAT_write_dm_word_06_PLUS__ETC___d307;
  tUInt32 DEF_x__h4266;
  tUInt8 DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d264;
  tUInt8 DEF_write_dm_word_BITS_19_TO_17___d256;
  tUInt8 DEF_write_dm_word_BIT_22___d254;
  tUInt8 DEF_rg_sbcs_sberror_EQ_0_OR_NOT_write_dm_word_BITS_ETC___d253;
  tUInt8 DEF_NOT_rg_sbcs_sbbusyerror_9_02_OR_write_dm_word__ETC___d255;
  tUInt8 DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d303;
  tUInt8 DEF_NOT_write_dm_addr_EQ_0x39_66___d297;
  tUInt8 DEF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_EQ_0_ETC___d268;
  DEF_rg_sbcs_sbbusyerror__h2279 = INST_rg_sbcs_sbbusyerror.METH_read();
  DEF_rg_sbcs_sbreadonaddr__h2281 = INST_rg_sbcs_sbreadonaddr.METH_read();
  DEF_rg_sbcs_sbautoincrement__h2283 = INST_rg_sbcs_sbautoincrement.METH_read();
  DEF_write_dm_word_BIT_22___d254 = (tUInt8)((tUInt8)1u & (ARG_write_dm_word >> 22u));
  DEF_write_dm_word_BITS_19_TO_17___d256 = (tUInt8)((tUInt8)7u & (ARG_write_dm_word >> 17u));
  DEF_rg_sbcs_sberror__h840 = INST_rg_sbcs_sberror.METH_read();
  DEF_rg_sb_state__h828 = INST_rg_sb_state.METH_read();
  DEF_rg_sb_state_EQ_0___d98 = DEF_rg_sb_state__h828 == (tUInt8)0u;
  DEF_NOT_rg_sb_state_EQ_0_8___d129 = !DEF_rg_sb_state_EQ_0___d98;
  DEF_v__h2342 = INST_rg_sbaddress1.METH_read();
  DEF_v__h2310 = INST_rg_sbaddress0.METH_read();
  DEF_rg_sbcs_sbaccess__h1191 = INST_rg_sbcs_sbaccess.METH_read();
  DEF_shift_bytes__h4652 = (tUInt8)((tUInt8)7u & DEF_v__h2310);
  DEF_write_dm_word_BIT_20___d293 = (tUInt8)((tUInt8)1u & (ARG_write_dm_word >> 20u));
  DEF_write_dm_word_BIT_16___d294 = (tUInt8)((tUInt8)1u & (ARG_write_dm_word >> 16u));
  DEF_write_dm_word_BIT_15___d295 = (tUInt8)((tUInt8)1u & (ARG_write_dm_word >> 15u));
  DEF_word64__h4650 = (((tUInt64)(0u)) << 32u) | (tUInt64)(ARG_write_dm_word);
  switch (DEF_rg_sbcs_sbaccess__h1191) {
  case (tUInt8)0u:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114 = 1llu;
    break;
  case (tUInt8)1u:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114 = 2llu;
    break;
  case (tUInt8)2u:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114 = 4llu;
    break;
  case (tUInt8)3u:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114 = 8llu;
    break;
  default:
    DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114 = 16llu;
  }
  DEF_write_dm_addr_EQ_0x39___d266 = ARG_write_dm_addr == (tUInt8)57u;
  DEF_NOT_write_dm_addr_EQ_0x39_66___d297 = !DEF_write_dm_addr_EQ_0x39___d266;
  DEF_strobe64__h4703 = primShiftL8(8u, 8u, (tUInt8)1u, 3u, (tUInt8)(DEF_shift_bytes__h4652));
  DEF_strobe64__h4707 = primShiftL8(8u, 8u, (tUInt8)3u, 3u, (tUInt8)(DEF_shift_bytes__h4652));
  DEF_strobe64__h4711 = primShiftL8(8u, 8u, (tUInt8)15u, 3u, (tUInt8)(DEF_shift_bytes__h4652));
  switch (DEF_rg_sbcs_sbaccess__h1191) {
  case (tUInt8)0u:
    DEF_wrd_wstrb__h4763 = DEF_strobe64__h4703;
    break;
  case (tUInt8)1u:
    DEF_wrd_wstrb__h4763 = DEF_strobe64__h4707;
    break;
  case (tUInt8)2u:
    DEF_wrd_wstrb__h4763 = DEF_strobe64__h4711;
    break;
  case (tUInt8)3u:
    DEF_wrd_wstrb__h4763 = (tUInt8)255u;
    break;
  default:
    DEF_wrd_wstrb__h4763 = (tUInt8)0u;
  }
  switch (DEF_rg_sbcs_sbaccess__h1191) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
  case (tUInt8)3u:
    DEF__theResult___snd_snd_val__h4720 = DEF_rg_sbcs_sbaccess__h1191;
    break;
  default:
    DEF__theResult___snd_snd_val__h4720 = (tUInt8)7u;
  }
  switch (DEF_write_dm_word_BITS_19_TO_17___d256) {
  case (tUInt8)3u:
  case (tUInt8)4u:
    DEF_IF_write_dm_word_BITS_19_TO_17_56_EQ_4_57_OR_w_ETC___d283 = (tUInt8)3u;
    break;
  default:
    DEF_IF_write_dm_word_BITS_19_TO_17_56_EQ_4_57_OR_w_ETC___d283 = (tUInt8)0u;
  }
  DEF_write_dm_word_BITS_19_TO_17_56_EQ_4___d257 = DEF_write_dm_word_BITS_19_TO_17___d256 == (tUInt8)4u;
  DEF_write_dm_word_BITS_19_TO_17_56_EQ_3___d259 = DEF_write_dm_word_BITS_19_TO_17___d256 == (tUInt8)3u;
  DEF_write_dm_word_BITS_14_TO_12_50_EQ_0___d251 = ((tUInt8)((tUInt8)7u & (ARG_write_dm_word >> 12u))) == (tUInt8)0u;
  DEF_rg_sbcs_sberror_EQ_0___d7 = DEF_rg_sbcs_sberror__h840 == (tUInt8)0u;
  DEF_rg_sbcs_sberror_EQ_0_OR_NOT_write_dm_word_BITS_ETC___d253 = DEF_rg_sbcs_sberror_EQ_0___d7 || !DEF_write_dm_word_BITS_14_TO_12_50_EQ_0___d251;
  DEF_NOT_rg_sbcs_sberror_EQ_0___d125 = !DEF_rg_sbcs_sberror_EQ_0___d7;
  DEF_write_dm_addr_EQ_0x60___d373 = ARG_write_dm_addr == (tUInt8)96u;
  DEF_write_dm_addr_EQ_0x40___d371 = ARG_write_dm_addr == (tUInt8)64u;
  DEF_write_dm_addr_EQ_0x5F___d372 = ARG_write_dm_addr == (tUInt8)95u;
  DEF_write_dm_addr_EQ_0x3F___d392 = ARG_write_dm_addr == (tUInt8)63u;
  DEF_write_dm_addr_EQ_0x3E___d391 = ARG_write_dm_addr == (tUInt8)62u;
  DEF_write_dm_addr_EQ_0x3D___d390 = ARG_write_dm_addr == (tUInt8)61u;
  DEF_write_dm_addr_EQ_0x3C___d269 = ARG_write_dm_addr == (tUInt8)60u;
  DEF_write_dm_addr_EQ_0x3B___d389 = ARG_write_dm_addr == (tUInt8)59u;
  DEF_write_dm_addr_EQ_0x3A___d267 = ARG_write_dm_addr == (tUInt8)58u;
  DEF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_EQ_0_ETC___d268 = DEF_write_dm_addr_EQ_0x39___d266 || DEF_write_dm_addr_EQ_0x3A___d267;
  DEF_write_dm_addr_EQ_0x38___d249 = ARG_write_dm_addr == (tUInt8)56u;
  DEF_write_dm_addr_EQ_0x30___d370 = ARG_write_dm_addr == (tUInt8)48u;
  DEF_write_dm_addr_EQ_0x20___d388 = ARG_write_dm_addr == (tUInt8)32u;
  DEF_write_dm_addr_EQ_0x18___d387 = ARG_write_dm_addr == (tUInt8)24u;
  DEF_write_dm_addr_EQ_0x19___d369 = ARG_write_dm_addr == (tUInt8)25u;
  DEF_write_dm_addr_EQ_0x17___d375 = ARG_write_dm_addr == (tUInt8)23u;
  DEF_write_dm_addr_EQ_0x16___d374 = ARG_write_dm_addr == (tUInt8)22u;
  DEF_write_dm_addr_EQ_0x15___d368 = ARG_write_dm_addr == (tUInt8)21u;
  DEF_write_dm_addr_EQ_0x14___d367 = ARG_write_dm_addr == (tUInt8)20u;
  DEF_write_dm_addr_EQ_0x13___d366 = ARG_write_dm_addr == (tUInt8)19u;
  DEF_write_dm_addr_EQ_0x12___d365 = ARG_write_dm_addr == (tUInt8)18u;
  DEF_write_dm_addr_EQ_0x11___d364 = ARG_write_dm_addr == (tUInt8)17u;
  DEF_write_dm_addr_EQ_0x10___d363 = ARG_write_dm_addr == (tUInt8)16u;
  DEF_write_dm_addr_EQ_0xF___d386 = ARG_write_dm_addr == (tUInt8)15u;
  DEF_write_dm_addr_EQ_0xC___d384 = ARG_write_dm_addr == (tUInt8)12u;
  DEF_write_dm_addr_EQ_0xD___d385 = ARG_write_dm_addr == (tUInt8)13u;
  DEF_write_dm_addr_EQ_0xB___d383 = ARG_write_dm_addr == (tUInt8)11u;
  DEF_write_dm_addr_EQ_0xA___d382 = ARG_write_dm_addr == (tUInt8)10u;
  DEF_write_dm_addr_EQ_0x9___d381 = ARG_write_dm_addr == (tUInt8)9u;
  DEF_write_dm_addr_EQ_0x8___d380 = ARG_write_dm_addr == (tUInt8)8u;
  DEF_write_dm_addr_EQ_0x7___d379 = ARG_write_dm_addr == (tUInt8)7u;
  DEF_write_dm_addr_EQ_0x6___d378 = ARG_write_dm_addr == (tUInt8)6u;
  DEF_write_dm_addr_EQ_0x4___d376 = ARG_write_dm_addr == (tUInt8)4u;
  DEF_write_dm_addr_EQ_0x5___d377 = ARG_write_dm_addr == (tUInt8)5u;
  DEF_NOT_rg_sbcs_sbbusyerror_9___d102 = !DEF_rg_sbcs_sbbusyerror__h2279;
  DEF_NOT_rg_sbcs_sbbusyerror_9_02_OR_write_dm_word__ETC___d255 = DEF_NOT_rg_sbcs_sbbusyerror_9___d102 || DEF_write_dm_word_BIT_22___d254;
  DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d264 = DEF_write_dm_addr_EQ_0x38___d249 && (DEF_rg_sbcs_sberror_EQ_0_OR_NOT_write_dm_word_BITS_ETC___d253 && (DEF_NOT_rg_sbcs_sbbusyerror_9_02_OR_write_dm_word__ETC___d255 && (!DEF_write_dm_word_BITS_19_TO_17_56_EQ_4___d257 && !DEF_write_dm_word_BITS_19_TO_17_56_EQ_3___d259)));
  DEF_NOT_write_dm_addr_EQ_0x3C_69___d360 = !DEF_write_dm_addr_EQ_0x3C___d269;
  DEF_NOT_write_dm_addr_EQ_0x39_66_97_AND_NOT_write__ETC___d359 = DEF_NOT_write_dm_addr_EQ_0x39_66___d297 && !DEF_write_dm_addr_EQ_0x3A___d267;
  DEF_NOT_write_dm_addr_EQ_0x38_49___d265 = !DEF_write_dm_addr_EQ_0x38___d249;
  DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d273 = DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d264 || (DEF_NOT_write_dm_addr_EQ_0x38_49___d265 && ((DEF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_EQ_0_ETC___d268 || DEF_write_dm_addr_EQ_0x3C___d269) && DEF_NOT_rg_sb_state_EQ_0_8___d129));
  DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_NOT_write__ETC___d454 = DEF_NOT_write_dm_addr_EQ_0x38_49___d265 && (DEF_NOT_write_dm_addr_EQ_0x39_66_97_AND_NOT_write__ETC___d359 && (DEF_NOT_write_dm_addr_EQ_0x3C_69___d360 && (!DEF_write_dm_addr_EQ_0x10___d363 && (!DEF_write_dm_addr_EQ_0x11___d364 && (!DEF_write_dm_addr_EQ_0x12___d365 && (!DEF_write_dm_addr_EQ_0x13___d366 && (!DEF_write_dm_addr_EQ_0x14___d367 && (!DEF_write_dm_addr_EQ_0x15___d368 && (!DEF_write_dm_addr_EQ_0x19___d369 && (!DEF_write_dm_addr_EQ_0x30___d370 && (!DEF_write_dm_addr_EQ_0x40___d371 && (!DEF_write_dm_addr_EQ_0x5F___d372 && (!DEF_write_dm_addr_EQ_0x60___d373 && (!DEF_write_dm_addr_EQ_0x16___d374 && (!DEF_write_dm_addr_EQ_0x17___d375 && (!DEF_write_dm_addr_EQ_0x4___d376 && (!DEF_write_dm_addr_EQ_0x5___d377 && (!DEF_write_dm_addr_EQ_0x6___d378 && (!DEF_write_dm_addr_EQ_0x7___d379 && (!DEF_write_dm_addr_EQ_0x8___d380 && (!DEF_write_dm_addr_EQ_0x9___d381 && (!DEF_write_dm_addr_EQ_0xA___d382 && (!DEF_write_dm_addr_EQ_0xB___d383 && (!DEF_write_dm_addr_EQ_0xC___d384 && (!DEF_write_dm_addr_EQ_0xD___d385 && (!DEF_write_dm_addr_EQ_0xF___d386 && (!DEF_write_dm_addr_EQ_0x18___d387 && (!DEF_write_dm_addr_EQ_0x20___d388 && (!DEF_write_dm_addr_EQ_0x3B___d389 && (!DEF_write_dm_addr_EQ_0x3D___d390 && (!DEF_write_dm_addr_EQ_0x3E___d391 && !DEF_write_dm_addr_EQ_0x3F___d392)))))))))))))))))))))))))))))));
  DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_NOT_write__ETC___d362 = DEF_NOT_write_dm_addr_EQ_0x38_49___d265 && (DEF_NOT_write_dm_addr_EQ_0x39_66_97_AND_NOT_write__ETC___d359 && DEF_NOT_write_dm_addr_EQ_0x3C_69___d360);
  DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_write_dm_a_ETC___d330 = DEF_NOT_write_dm_addr_EQ_0x38_49___d265 && (DEF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_EQ_0_ETC___d268 && DEF_NOT_rg_sb_state_EQ_0_8___d129);
  DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d334 = DEF_write_dm_addr_EQ_0x3C___d269 && (DEF_rg_sb_state_EQ_0___d98 && (DEF_NOT_rg_sbcs_sbbusyerror_9___d102 && DEF_rg_sbcs_sberror_EQ_0___d7));
  DEF_write_dm_addr_EQ_0x3C_69_AND_NOT_rg_sb_state_E_ETC___d357 = DEF_write_dm_addr_EQ_0x3C___d269 && DEF_NOT_rg_sb_state_EQ_0_8___d129;
  DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127 = DEF_rg_sb_state_EQ_0___d98 && (DEF_NOT_rg_sbcs_sbbusyerror_9___d102 && DEF_NOT_rg_sbcs_sberror_EQ_0___d125);
  DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_write_dm_a_ETC___d328 = DEF_NOT_write_dm_addr_EQ_0x38_49___d265 && (DEF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_EQ_0_ETC___d268 && DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127);
  DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d356 = DEF_write_dm_addr_EQ_0x3C___d269 && DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127;
  DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100 = DEF_rg_sb_state_EQ_0___d98 && DEF_rg_sbcs_sbbusyerror__h2279;
  DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_write_dm_a_ETC___d321 = DEF_NOT_write_dm_addr_EQ_0x38_49___d265 && (DEF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_EQ_0_ETC___d268 && DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100);
  DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d331 = DEF_write_dm_addr_EQ_0x3C___d269 && DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100;
  DEF_write_dm_addr_EQ_0x39_66_AND_rg_sb_state_EQ_0__ETC___d325 = DEF_write_dm_addr_EQ_0x39___d266 && (DEF_rg_sb_state_EQ_0___d98 && (DEF_NOT_rg_sbcs_sbbusyerror_9___d102 && (DEF_rg_sbcs_sberror_EQ_0___d7 && DEF_rg_sbcs_sbreadonaddr__h2281)));
  DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106 = DEF_rg_sb_state_EQ_0___d98 && (DEF_NOT_rg_sbcs_sbbusyerror_9___d102 && (DEF_rg_sbcs_sberror_EQ_0___d7 && DEF_rg_sbcs_sbautoincrement__h2283));
  DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d303 = DEF_write_dm_addr_EQ_0x3C___d269 && DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106;
  DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_rg_sb_stat_ETC___d315 = DEF_NOT_write_dm_addr_EQ_0x38_49___d265 && ((DEF_rg_sb_state_EQ_0___d98 && (DEF_NOT_rg_sbcs_sbbusyerror_9___d102 && (DEF_rg_sbcs_sberror_EQ_0___d7 && DEF_write_dm_addr_EQ_0x39___d266))) || DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d303);
  DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_write_dm_a_ETC___d305 = DEF_NOT_write_dm_addr_EQ_0x38_49___d265 && ((DEF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_EQ_0_ETC___d268 && (DEF_rg_sb_state_EQ_0___d98 && (DEF_NOT_rg_sbcs_sbbusyerror_9___d102 && (DEF_rg_sbcs_sberror_EQ_0___d7 && ((DEF_rg_sbcs_sbreadonaddr__h2281 && DEF_rg_sbcs_sbautoincrement__h2283) || DEF_NOT_write_dm_addr_EQ_0x39_66___d297))))) || DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d303);
  DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d292 = DEF_write_dm_addr_EQ_0x38___d249 && (DEF_rg_sbcs_sberror_EQ_0_OR_NOT_write_dm_word_BITS_ETC___d253 && (DEF_NOT_rg_sbcs_sbbusyerror_9_02_OR_write_dm_word__ETC___d255 && DEF_write_dm_word_BITS_19_TO_17_56_EQ_4___d257));
  DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d286 = DEF_write_dm_addr_EQ_0x38___d249 && (DEF_rg_sbcs_sberror_EQ_0_OR_NOT_write_dm_word_BITS_ETC___d253 && (DEF_NOT_rg_sbcs_sbbusyerror_9_02_OR_write_dm_word__ETC___d255 && (DEF_write_dm_word_BITS_19_TO_17_56_EQ_4___d257 || DEF_write_dm_word_BITS_19_TO_17_56_EQ_3___d259)));
  DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d289 = DEF_write_dm_addr_EQ_0x38___d249 && (DEF_rg_sbcs_sberror_EQ_0_OR_NOT_write_dm_word_BITS_ETC___d253 && (DEF_NOT_rg_sbcs_sbbusyerror_9_02_OR_write_dm_word__ETC___d255 && DEF_write_dm_word_BITS_19_TO_17_56_EQ_3___d259));
  DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d281 = DEF_write_dm_addr_EQ_0x38___d249 && (DEF_rg_sbcs_sberror_EQ_0_OR_NOT_write_dm_word_BITS_ETC___d253 && DEF_NOT_rg_sbcs_sbbusyerror_9_02_OR_write_dm_word__ETC___d255);
  DEF_write_dm_addr_EQ_0x38_49_AND_NOT_rg_sbcs_sberr_ETC___d275 = DEF_write_dm_addr_EQ_0x38___d249 && (DEF_NOT_rg_sbcs_sberror_EQ_0___d125 && DEF_write_dm_word_BITS_14_TO_12_50_EQ_0___d251);
  DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d279 = DEF_write_dm_addr_EQ_0x38___d249 && (DEF_rg_sbcs_sberror_EQ_0_OR_NOT_write_dm_word_BITS_ETC___d253 && (DEF_rg_sbcs_sbbusyerror__h2279 && !DEF_write_dm_word_BIT_22___d254));
  DEF_shift_bits__h4653 = (tUInt8)63u & (DEF_shift_bytes__h4652 << 3u);
  DEF__theResult___fst__h4705 = primShiftL64(64u,
					     64u,
					     (tUInt64)(DEF_word64__h4650),
					     6u,
					     (tUInt8)(DEF_shift_bits__h4653));
  switch (DEF_rg_sbcs_sbaccess__h1191) {
  case (tUInt8)0u:
  case (tUInt8)1u:
  case (tUInt8)2u:
    DEF_wrd_wdata__h4762 = DEF__theResult___fst__h4705;
    break;
  default:
    DEF_wrd_wdata__h4762 = DEF_word64__h4650;
  }
  DEF_addr64__h3970 = (((tUInt64)(DEF_v__h2342)) << 32u) | (tUInt64)(ARG_write_dm_word);
  DEF_rg_sbaddress1_08_CONCAT_write_dm_word_06_PLUS__ETC___d307 = DEF_addr64__h3970 + DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114;
  DEF_x__h4266 = (tUInt32)(DEF_rg_sbaddress1_08_CONCAT_write_dm_word_06_PLUS__ETC___d307 >> 32u);
  DEF_x__h4321 = (tUInt32)(DEF_rg_sbaddress1_08_CONCAT_write_dm_word_06_PLUS__ETC___d307);
  DEF_IF_rg_sbcs_sbreadonaddr_32_THEN_IF_rg_sbcs_sba_ETC___d318 = DEF_rg_sbcs_sbreadonaddr__h2281 ? (DEF_rg_sbcs_sbautoincrement__h2283 ? DEF_x__h4321 : ARG_write_dm_word) : ARG_write_dm_word;
  DEF_IF_write_dm_addr_EQ_0x39_66_THEN_rg_sbaddress1_ETC___d309 = DEF_write_dm_addr_EQ_0x39___d266 ? DEF_x__h4266 : ARG_write_dm_word;
  DEF_sbaddress__h630 = (((tUInt64)(DEF_v__h2342)) << 32u) | (tUInt64)(DEF_v__h2310);
  DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115 = DEF_sbaddress__h630 + DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114;
  DEF_x__h2576 = (tUInt32)(DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115 >> 32u);
  DEF_x__h2658 = (tUInt32)(DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115);
  switch (ARG_write_dm_addr) {
  case (tUInt8)57u:
  case (tUInt8)58u:
    DEF_IF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_E_ETC___d310 = DEF_IF_write_dm_addr_EQ_0x39_66_THEN_rg_sbaddress1_ETC___d309;
    break;
  default:
    DEF_IF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_E_ETC___d310 = DEF_x__h2576;
  }
  switch (ARG_write_dm_addr) {
  case (tUInt8)57u:
  case (tUInt8)58u:
    DEF_IF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_E_ETC___d319 = DEF_IF_rg_sbcs_sbreadonaddr_32_THEN_IF_rg_sbcs_sba_ETC___d318;
    break;
  default:
    DEF_IF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_E_ETC___d319 = DEF_x__h2658;
  }
  DEF__0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123 = 536870911u & (((((tUInt32)((tUInt8)0u)) << 21u) | (((tUInt32)(DEF_rg_sbcs_sbaccess__h1191)) << 18u)) | 65536u);
  DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_write_dm_word_ETC___d326.set_bits_in_word((tUInt8)((tUInt8)0u),
										  3u,
										  0u,
										  1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_addr64__h3970 >> 35u),
												     2u).set_whole_word((tUInt32)(DEF_addr64__h3970 >> 3u),
															1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & DEF_addr64__h3970))) << 29u) | DEF__0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123,
																	   0u);
  DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d340.set_bits_in_word((tUInt8)((tUInt8)0u),
										  3u,
										  0u,
										  1u).set_whole_word((((tUInt32)((tUInt8)((tUInt8)7u & (tUInt8)0u))) << 29u) | (tUInt32)(DEF_sbaddress__h630 >> 35u),
												     2u).set_whole_word((tUInt32)(DEF_sbaddress__h630 >> 3u),
															1u).set_whole_word((((((tUInt32)((tUInt8)((tUInt8)7u & DEF_sbaddress__h630))) << 29u) | (((tUInt32)((tUInt8)0u)) << 21u)) | (((tUInt32)(DEF__theResult___snd_snd_val__h4720)) << 18u)) | 65536u,
																	   0u);
  DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_OR_rg_sbcs_sbacce_ETC___d355.set_bits_in_word((tUInt32)(DEF_wrd_wdata__h4762 >> 54u),
										 2u,
										 0u,
										 10u).set_whole_word((tUInt32)(DEF_wrd_wdata__h4762 >> 22u),
												     1u).set_whole_word(((((tUInt32)(4194303u & DEF_wrd_wdata__h4762)) << 10u) | (((tUInt32)(DEF_wrd_wstrb__h4763)) << 2u)) | (tUInt32)((tUInt8)2u),
															0u);
  if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d273)
    INST_rg_sbcs_sbbusyerror.METH_write(DEF_NOT_write_dm_addr_EQ_0x38_49___d265);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_write_dm_addr_EQ_0x38_49_AND_NOT_rg_sbcs_sberr_ETC___d275)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_54, ARG_write_dm_word);
    if (DEF_write_dm_addr_EQ_0x38_49_AND_NOT_rg_sbcs_sberr_ETC___d275)
      dollar_display(sim_hdl, this, "s,3", &__str_literal_55, DEF_rg_sbcs_sberror__h840);
    if (DEF_write_dm_addr_EQ_0x38_49_AND_NOT_rg_sbcs_sberr_ETC___d275)
      dollar_display(sim_hdl, this, "s", &__str_literal_56);
    if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d279)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_54, ARG_write_dm_word);
    if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d279)
      dollar_display(sim_hdl, this, "s,1", &__str_literal_57, DEF_rg_sbcs_sbbusyerror__h2279);
    if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d279)
      dollar_display(sim_hdl, this, "s", &__str_literal_56);
  }
  if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d281)
    INST_rg_sbcs_sberror.METH_write(DEF_IF_write_dm_word_BITS_19_TO_17_56_EQ_4_57_OR_w_ETC___d283);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d286)
      dollar_display(sim_hdl, this, "s,32", &__str_literal_54, ARG_write_dm_word);
    if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d286)
      dollar_write(sim_hdl, this, "s", &__str_literal_58);
    if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d289)
      dollar_write(sim_hdl, this, "s", &__str_literal_59);
    if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d292)
      dollar_write(sim_hdl, this, "s", &__str_literal_60);
    if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d286)
      dollar_write(sim_hdl, this, "s,s", &__str_literal_61, &__str_literal_17);
  }
  if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d264)
    INST_rg_sbcs_sbreadonaddr.METH_write(DEF_write_dm_word_BIT_20___d293);
  if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d264)
    INST_rg_sbcs_sbaccess.METH_write(DEF_write_dm_word_BITS_19_TO_17___d256);
  if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d264)
    INST_rg_sbcs_sbautoincrement.METH_write(DEF_write_dm_word_BIT_16___d294);
  if (DEF_write_dm_addr_EQ_0x38_49_AND_rg_sbcs_sberror_E_ETC___d264)
    INST_rg_sbcs_sbreadondata.METH_write(DEF_write_dm_word_BIT_15___d295);
  if (DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_write_dm_a_ETC___d305)
    INST_rg_sbaddress1.METH_write(DEF_IF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_E_ETC___d310);
  if (DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_rg_sb_stat_ETC___d315)
    INST_rg_sbaddress0.METH_write(DEF_IF_write_dm_addr_EQ_0x39_66_OR_write_dm_addr_E_ETC___d319);
  if (!(PORT_RST_N == (tUInt8)0u))
    if (DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_write_dm_a_ETC___d321)
      dollar_display(sim_hdl, this, "s", &__str_literal_62);
  if (DEF_write_dm_addr_EQ_0x39_66_AND_rg_sb_state_EQ_0__ETC___d325)
    INST_masterPortShim_arff.METH_enq(DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_write_dm_word_ETC___d326);
  if (DEF_write_dm_addr_EQ_0x39_66_AND_rg_sb_state_EQ_0__ETC___d325)
    INST_rg_sb_state.METH_write((tUInt8)1u);
  if (DEF_write_dm_addr_EQ_0x39_66_AND_rg_sb_state_EQ_0__ETC___d325)
    INST_rg_sbaddress_reading.METH_write(DEF_addr64__h3970);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_write_dm_a_ETC___d328)
      dollar_display(sim_hdl, this, "s,3", &__str_literal_63, DEF_rg_sbcs_sberror__h840);
    if (DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_write_dm_a_ETC___d330)
      dollar_display(sim_hdl, this, "s", &__str_literal_64);
    if (DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d331)
      dollar_display(sim_hdl, this, "s", &__str_literal_65);
  }
  if (DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d334)
    INST_rg_sbdata0.METH_write(ARG_write_dm_word);
  if (DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d334)
    INST_masterPortShim_awff.METH_enq(DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d340);
  if (DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d334)
    INST_masterPortShim_wff.METH_enq(DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_OR_rg_sbcs_sbacce_ETC___d355);
  if (!(PORT_RST_N == (tUInt8)0u))
  {
    if (DEF_write_dm_addr_EQ_0x3C_69_AND_rg_sb_state_EQ_0__ETC___d356)
      dollar_display(sim_hdl, this, "s,3", &__str_literal_66, DEF_rg_sbcs_sberror__h840);
    if (DEF_write_dm_addr_EQ_0x3C_69_AND_NOT_rg_sb_state_E_ETC___d357)
      dollar_display(sim_hdl, this, "s", &__str_literal_67);
    if (DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_NOT_write__ETC___d362)
      dollar_write(sim_hdl, this, "s", &__str_literal_68);
    if (DEF_write_dm_addr_EQ_0x10___d363)
      dollar_write(sim_hdl, this, "s", &__str_literal_22);
    if (DEF_write_dm_addr_EQ_0x11___d364)
      dollar_write(sim_hdl, this, "s", &__str_literal_23);
    if (DEF_write_dm_addr_EQ_0x12___d365)
      dollar_write(sim_hdl, this, "s", &__str_literal_24);
    if (DEF_write_dm_addr_EQ_0x13___d366)
      dollar_write(sim_hdl, this, "s", &__str_literal_25);
    if (DEF_write_dm_addr_EQ_0x14___d367)
      dollar_write(sim_hdl, this, "s", &__str_literal_26);
    if (DEF_write_dm_addr_EQ_0x15___d368)
      dollar_write(sim_hdl, this, "s", &__str_literal_27);
    if (DEF_write_dm_addr_EQ_0x19___d369)
      dollar_write(sim_hdl, this, "s", &__str_literal_28);
    if (DEF_write_dm_addr_EQ_0x30___d370)
      dollar_write(sim_hdl, this, "s", &__str_literal_29);
    if (DEF_write_dm_addr_EQ_0x40___d371)
      dollar_write(sim_hdl, this, "s", &__str_literal_30);
    if (DEF_write_dm_addr_EQ_0x5F___d372)
      dollar_write(sim_hdl, this, "s", &__str_literal_31);
    if (DEF_write_dm_addr_EQ_0x60___d373)
      dollar_write(sim_hdl, this, "s", &__str_literal_32);
    if (DEF_write_dm_addr_EQ_0x16___d374)
      dollar_write(sim_hdl, this, "s", &__str_literal_33);
    if (DEF_write_dm_addr_EQ_0x17___d375)
      dollar_write(sim_hdl, this, "s", &__str_literal_34);
    if (DEF_write_dm_addr_EQ_0x4___d376)
      dollar_write(sim_hdl, this, "s", &__str_literal_35);
    if (DEF_write_dm_addr_EQ_0x5___d377)
      dollar_write(sim_hdl, this, "s", &__str_literal_36);
    if (DEF_write_dm_addr_EQ_0x6___d378)
      dollar_write(sim_hdl, this, "s", &__str_literal_37);
    if (DEF_write_dm_addr_EQ_0x7___d379)
      dollar_write(sim_hdl, this, "s", &__str_literal_38);
    if (DEF_write_dm_addr_EQ_0x8___d380)
      dollar_write(sim_hdl, this, "s", &__str_literal_39);
    if (DEF_write_dm_addr_EQ_0x9___d381)
      dollar_write(sim_hdl, this, "s", &__str_literal_40);
    if (DEF_write_dm_addr_EQ_0xA___d382)
      dollar_write(sim_hdl, this, "s", &__str_literal_41);
    if (DEF_write_dm_addr_EQ_0xB___d383)
      dollar_write(sim_hdl, this, "s", &__str_literal_42);
    if (DEF_write_dm_addr_EQ_0xC___d384)
      dollar_write(sim_hdl, this, "s", &__str_literal_43);
    if (DEF_write_dm_addr_EQ_0xD___d385)
      dollar_write(sim_hdl, this, "s", &__str_literal_44);
    if (DEF_write_dm_addr_EQ_0xF___d386)
      dollar_write(sim_hdl, this, "s", &__str_literal_45);
    if (DEF_write_dm_addr_EQ_0x18___d387)
      dollar_write(sim_hdl, this, "s", &__str_literal_46);
    if (DEF_write_dm_addr_EQ_0x20___d388)
      dollar_write(sim_hdl, this, "s", &__str_literal_47);
    if (DEF_write_dm_addr_EQ_0x3B___d389)
      dollar_write(sim_hdl, this, "s", &__str_literal_48);
    if (DEF_write_dm_addr_EQ_0x3D___d390)
      dollar_write(sim_hdl, this, "s", &__str_literal_49);
    if (DEF_write_dm_addr_EQ_0x3E___d391)
      dollar_write(sim_hdl, this, "s", &__str_literal_50);
    if (DEF_write_dm_addr_EQ_0x3F___d392)
      dollar_write(sim_hdl, this, "s", &__str_literal_51);
    if (DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_NOT_write__ETC___d454)
      dollar_write(sim_hdl, this, "s,7", &__str_literal_52, ARG_write_dm_addr);
    if (DEF_NOT_write_dm_addr_EQ_0x38_49_65_AND_NOT_write__ETC___d362)
      dollar_write(sim_hdl, this, "s,32,s", &__str_literal_69, ARG_write_dm_word, &__str_literal_17);
  }
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_write()
{
  tUInt8 DEF_CAN_FIRE_write;
  tUInt8 PORT_RDY_write;
  DEF_rg_sbcs_sbbusyerror__h2279 = INST_rg_sbcs_sbbusyerror.METH_read();
  DEF_rg_sbcs_sbreadonaddr__h2281 = INST_rg_sbcs_sbreadonaddr.METH_read();
  DEF_rg_sbcs_sberror__h840 = INST_rg_sbcs_sberror.METH_read();
  DEF_masterPortShim_arff_i_notFull____d245 = INST_masterPortShim_arff.METH_i_notFull();
  DEF_rg_sb_state__h828 = INST_rg_sb_state.METH_read();
  DEF_rg_sb_state_EQ_0___d98 = DEF_rg_sb_state__h828 == (tUInt8)0u;
  DEF_NOT_rg_sb_state_EQ_0_8___d129 = !DEF_rg_sb_state_EQ_0___d98;
  DEF_rg_sbcs_sberror_EQ_0___d7 = DEF_rg_sbcs_sberror__h840 == (tUInt8)0u;
  DEF_NOT_rg_sbcs_sberror_EQ_0___d125 = !DEF_rg_sbcs_sberror_EQ_0___d7;
  DEF_CAN_FIRE_write = (DEF_NOT_rg_sb_state_EQ_0_8___d129 || (DEF_rg_sbcs_sbbusyerror__h2279 || (DEF_NOT_rg_sbcs_sberror_EQ_0___d125 || (!DEF_rg_sbcs_sbreadonaddr__h2281 || DEF_masterPortShim_arff_i_notFull____d245)))) && (DEF_NOT_rg_sb_state_EQ_0_8___d129 || (DEF_rg_sbcs_sbbusyerror__h2279 || (DEF_NOT_rg_sbcs_sberror_EQ_0___d125 || (INST_masterPortShim_awff.METH_i_notFull() && INST_masterPortShim_wff.METH_i_notFull()))));
  PORT_RDY_write = DEF_CAN_FIRE_write && !DEF_WILL_FIRE_RL_rl_sb_read_finish;
  return PORT_RDY_write;
}

tUInt8 MOD_mkDM_System_Bus::METH_master_aw_canPeek()
{
  tUInt8 PORT_master_aw_canPeek;
  PORT_master_aw_canPeek = INST_masterPortShim_awff.METH_notEmpty();
  return PORT_master_aw_canPeek;
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_aw_canPeek()
{
  tUInt8 PORT_RDY_master_aw_canPeek;
  tUInt8 DEF_CAN_FIRE_master_aw_canPeek;
  DEF_CAN_FIRE_master_aw_canPeek = (tUInt8)1u;
  PORT_RDY_master_aw_canPeek = DEF_CAN_FIRE_master_aw_canPeek;
  return PORT_RDY_master_aw_canPeek;
}

tUWide MOD_mkDM_System_Bus::METH_master_aw_peek()
{
  PORT_master_aw_peek = INST_masterPortShim_awff.METH_first();
  return PORT_master_aw_peek;
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_aw_peek()
{
  tUInt8 DEF_CAN_FIRE_master_aw_peek;
  tUInt8 PORT_RDY_master_aw_peek;
  DEF_masterPortShim_awff_i_notEmpty____d466 = INST_masterPortShim_awff.METH_i_notEmpty();
  DEF_CAN_FIRE_master_aw_peek = DEF_masterPortShim_awff_i_notEmpty____d466;
  PORT_RDY_master_aw_peek = DEF_CAN_FIRE_master_aw_peek;
  return PORT_RDY_master_aw_peek;
}

void MOD_mkDM_System_Bus::METH_master_aw_drop()
{
  INST_masterPortShim_awff.METH_deq();
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_aw_drop()
{
  tUInt8 DEF_CAN_FIRE_master_aw_drop;
  tUInt8 PORT_RDY_master_aw_drop;
  DEF_masterPortShim_awff_i_notEmpty____d466 = INST_masterPortShim_awff.METH_i_notEmpty();
  DEF_CAN_FIRE_master_aw_drop = DEF_masterPortShim_awff_i_notEmpty____d466;
  PORT_RDY_master_aw_drop = DEF_CAN_FIRE_master_aw_drop;
  return PORT_RDY_master_aw_drop;
}

tUInt8 MOD_mkDM_System_Bus::METH_master_w_canPeek()
{
  tUInt8 PORT_master_w_canPeek;
  PORT_master_w_canPeek = INST_masterPortShim_wff.METH_notEmpty();
  return PORT_master_w_canPeek;
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_w_canPeek()
{
  tUInt8 PORT_RDY_master_w_canPeek;
  tUInt8 DEF_CAN_FIRE_master_w_canPeek;
  DEF_CAN_FIRE_master_w_canPeek = (tUInt8)1u;
  PORT_RDY_master_w_canPeek = DEF_CAN_FIRE_master_w_canPeek;
  return PORT_RDY_master_w_canPeek;
}

tUWide MOD_mkDM_System_Bus::METH_master_w_peek()
{
  PORT_master_w_peek = INST_masterPortShim_wff.METH_first();
  return PORT_master_w_peek;
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_w_peek()
{
  tUInt8 DEF_CAN_FIRE_master_w_peek;
  tUInt8 PORT_RDY_master_w_peek;
  DEF_masterPortShim_wff_i_notEmpty____d467 = INST_masterPortShim_wff.METH_i_notEmpty();
  DEF_CAN_FIRE_master_w_peek = DEF_masterPortShim_wff_i_notEmpty____d467;
  PORT_RDY_master_w_peek = DEF_CAN_FIRE_master_w_peek;
  return PORT_RDY_master_w_peek;
}

void MOD_mkDM_System_Bus::METH_master_w_drop()
{
  INST_masterPortShim_wff.METH_deq();
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_w_drop()
{
  tUInt8 DEF_CAN_FIRE_master_w_drop;
  tUInt8 PORT_RDY_master_w_drop;
  DEF_masterPortShim_wff_i_notEmpty____d467 = INST_masterPortShim_wff.METH_i_notEmpty();
  DEF_CAN_FIRE_master_w_drop = DEF_masterPortShim_wff_i_notEmpty____d467;
  PORT_RDY_master_w_drop = DEF_CAN_FIRE_master_w_drop;
  return PORT_RDY_master_w_drop;
}

tUInt8 MOD_mkDM_System_Bus::METH_master_b_canPut()
{
  tUInt8 PORT_master_b_canPut;
  PORT_master_b_canPut = INST_masterPortShim_bff.METH_notFull();
  return PORT_master_b_canPut;
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_b_canPut()
{
  tUInt8 PORT_RDY_master_b_canPut;
  tUInt8 DEF_CAN_FIRE_master_b_canPut;
  DEF_CAN_FIRE_master_b_canPut = (tUInt8)1u;
  PORT_RDY_master_b_canPut = DEF_CAN_FIRE_master_b_canPut;
  return PORT_RDY_master_b_canPut;
}

void MOD_mkDM_System_Bus::METH_master_b_put(tUInt8 ARG_master_b_put_val)
{
  INST_masterPortShim_bff.METH_enq(ARG_master_b_put_val);
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_b_put()
{
  tUInt8 DEF_CAN_FIRE_master_b_put;
  tUInt8 PORT_RDY_master_b_put;
  DEF_CAN_FIRE_master_b_put = INST_masterPortShim_bff.METH_i_notFull();
  PORT_RDY_master_b_put = DEF_CAN_FIRE_master_b_put;
  return PORT_RDY_master_b_put;
}

tUInt8 MOD_mkDM_System_Bus::METH_master_ar_canPeek()
{
  tUInt8 PORT_master_ar_canPeek;
  PORT_master_ar_canPeek = INST_masterPortShim_arff.METH_notEmpty();
  return PORT_master_ar_canPeek;
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_ar_canPeek()
{
  tUInt8 PORT_RDY_master_ar_canPeek;
  tUInt8 DEF_CAN_FIRE_master_ar_canPeek;
  DEF_CAN_FIRE_master_ar_canPeek = (tUInt8)1u;
  PORT_RDY_master_ar_canPeek = DEF_CAN_FIRE_master_ar_canPeek;
  return PORT_RDY_master_ar_canPeek;
}

tUWide MOD_mkDM_System_Bus::METH_master_ar_peek()
{
  PORT_master_ar_peek = INST_masterPortShim_arff.METH_first();
  return PORT_master_ar_peek;
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_ar_peek()
{
  tUInt8 DEF_CAN_FIRE_master_ar_peek;
  tUInt8 PORT_RDY_master_ar_peek;
  DEF_masterPortShim_arff_i_notEmpty____d468 = INST_masterPortShim_arff.METH_i_notEmpty();
  DEF_CAN_FIRE_master_ar_peek = DEF_masterPortShim_arff_i_notEmpty____d468;
  PORT_RDY_master_ar_peek = DEF_CAN_FIRE_master_ar_peek;
  return PORT_RDY_master_ar_peek;
}

void MOD_mkDM_System_Bus::METH_master_ar_drop()
{
  INST_masterPortShim_arff.METH_deq();
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_ar_drop()
{
  tUInt8 DEF_CAN_FIRE_master_ar_drop;
  tUInt8 PORT_RDY_master_ar_drop;
  DEF_masterPortShim_arff_i_notEmpty____d468 = INST_masterPortShim_arff.METH_i_notEmpty();
  DEF_CAN_FIRE_master_ar_drop = DEF_masterPortShim_arff_i_notEmpty____d468;
  PORT_RDY_master_ar_drop = DEF_CAN_FIRE_master_ar_drop;
  return PORT_RDY_master_ar_drop;
}

tUInt8 MOD_mkDM_System_Bus::METH_master_r_canPut()
{
  tUInt8 PORT_master_r_canPut;
  PORT_master_r_canPut = INST_masterPortShim_rff.METH_notFull();
  return PORT_master_r_canPut;
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_r_canPut()
{
  tUInt8 PORT_RDY_master_r_canPut;
  tUInt8 DEF_CAN_FIRE_master_r_canPut;
  DEF_CAN_FIRE_master_r_canPut = (tUInt8)1u;
  PORT_RDY_master_r_canPut = DEF_CAN_FIRE_master_r_canPut;
  return PORT_RDY_master_r_canPut;
}

void MOD_mkDM_System_Bus::METH_master_r_put(tUWide ARG_master_r_put_val)
{
  PORT_master_r_put_val = ARG_master_r_put_val;
  INST_masterPortShim_rff.METH_enq(ARG_master_r_put_val);
}

tUInt8 MOD_mkDM_System_Bus::METH_RDY_master_r_put()
{
  tUInt8 DEF_CAN_FIRE_master_r_put;
  tUInt8 PORT_RDY_master_r_put;
  DEF_CAN_FIRE_master_r_put = INST_masterPortShim_rff.METH_i_notFull();
  PORT_RDY_master_r_put = DEF_CAN_FIRE_master_r_put;
  return PORT_RDY_master_r_put;
}


/* Reset routines */

void MOD_mkDM_System_Bus::reset_RST_N(tUInt8 ARG_rst_in)
{
  PORT_RST_N = ARG_rst_in;
  INST_rg_sbaddress1.reset_RST(ARG_rst_in);
  INST_rg_sbaddress0.reset_RST(ARG_rst_in);
  INST_masterPortShim_wff.reset_RST(ARG_rst_in);
  INST_masterPortShim_rff.reset_RST(ARG_rst_in);
  INST_masterPortShim_bff.reset_RST(ARG_rst_in);
  INST_masterPortShim_awff.reset_RST(ARG_rst_in);
  INST_masterPortShim_arff.reset_RST(ARG_rst_in);
}


/* Static handles to reset routines */


/* Functions for the parent module to register its reset fns */


/* Functions to set the elaborated clock id */

void MOD_mkDM_System_Bus::set_clk_0(char const *s)
{
  __clk_handle_0 = bk_get_or_define_clock(sim_hdl, s);
}


/* State dumping routine */
void MOD_mkDM_System_Bus::dump_state(unsigned int indent)
{
  printf("%*s%s:\n", indent, "", inst_name);
  INST_masterPortShim_arff.dump_state(indent + 2u);
  INST_masterPortShim_awff.dump_state(indent + 2u);
  INST_masterPortShim_bff.dump_state(indent + 2u);
  INST_masterPortShim_rff.dump_state(indent + 2u);
  INST_masterPortShim_wff.dump_state(indent + 2u);
  INST_rg_sb_state.dump_state(indent + 2u);
  INST_rg_sbaddress0.dump_state(indent + 2u);
  INST_rg_sbaddress1.dump_state(indent + 2u);
  INST_rg_sbaddress_reading.dump_state(indent + 2u);
  INST_rg_sbcs_sbaccess.dump_state(indent + 2u);
  INST_rg_sbcs_sbautoincrement.dump_state(indent + 2u);
  INST_rg_sbcs_sbbusyerror.dump_state(indent + 2u);
  INST_rg_sbcs_sberror.dump_state(indent + 2u);
  INST_rg_sbcs_sbreadonaddr.dump_state(indent + 2u);
  INST_rg_sbcs_sbreadondata.dump_state(indent + 2u);
  INST_rg_sbdata0.dump_state(indent + 2u);
}


/* VCD dumping routines */

unsigned int MOD_mkDM_System_Bus::dump_VCD_defs(unsigned int levels)
{
  vcd_write_scope_start(sim_hdl, inst_name);
  vcd_num = vcd_reserve_ids(sim_hdl, 54u);
  unsigned int num = vcd_num;
  for (unsigned int clk = 0u; clk < bk_num_clocks(sim_hdl); ++clk)
    vcd_add_clock_def(sim_hdl, this, bk_clock_name(sim_hdl, clk), bk_clock_vcd_num(sim_hdl, clk));
  vcd_write_def(sim_hdl, bk_clock_vcd_num(sim_hdl, __clk_handle_0), "CLK", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_sbcs_sbaccess_7_EQ_0_8_OR_rg_sbcs_sbacce_ETC___d355", 74u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rg_sb_state_EQ_0_8___d129", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rg_sbcs_sbbusyerror_9___d102", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "NOT_rg_sbcs_sberror_EQ_0___d125", 1u);
  vcd_write_def(sim_hdl, num++, "RST_N", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "WILL_FIRE_RL_rl_sb_read_finish", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d124", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d340", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_sbaddress1_08_CONCAT_write_dm_word_ETC___d326", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "_0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123", 29u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "masterPortShim_arff_i_notEmpty____d468", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "masterPortShim_arff_i_notFull____d245", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "masterPortShim_awff_i_notEmpty____d466", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "masterPortShim_rff_first____d10", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "masterPortShim_wff_i_notEmpty____d467", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sb_state_EQ_0___d98", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sb_state__h828", 2u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sbcs_sbaccess__h1191", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sbcs_sbautoincrement__h2283", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sbcs_sbbusyerror__h2279", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sbcs_sberror_EQ_0___d7", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sbcs_sberror__h840", 3u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sbcs_sbreadonaddr__h2281", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "rg_sbcs_sbreadondata__h2719", 1u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "sbaddress__h630", 64u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2310", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "v__h2342", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h2576", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "x__h2658", 32u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_ar_peek", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_aw_peek", 97u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_r_put_val", 72u);
  vcd_set_clock(sim_hdl, num, __clk_handle_0);
  vcd_write_def(sim_hdl, num++, "master_w_peek", 74u);
  num = INST_masterPortShim_arff.dump_VCD_defs(num);
  num = INST_masterPortShim_awff.dump_VCD_defs(num);
  num = INST_masterPortShim_bff.dump_VCD_defs(num);
  num = INST_masterPortShim_rff.dump_VCD_defs(num);
  num = INST_masterPortShim_wff.dump_VCD_defs(num);
  num = INST_rg_sb_state.dump_VCD_defs(num);
  num = INST_rg_sbaddress0.dump_VCD_defs(num);
  num = INST_rg_sbaddress1.dump_VCD_defs(num);
  num = INST_rg_sbaddress_reading.dump_VCD_defs(num);
  num = INST_rg_sbcs_sbaccess.dump_VCD_defs(num);
  num = INST_rg_sbcs_sbautoincrement.dump_VCD_defs(num);
  num = INST_rg_sbcs_sbbusyerror.dump_VCD_defs(num);
  num = INST_rg_sbcs_sberror.dump_VCD_defs(num);
  num = INST_rg_sbcs_sbreadonaddr.dump_VCD_defs(num);
  num = INST_rg_sbcs_sbreadondata.dump_VCD_defs(num);
  num = INST_rg_sbdata0.dump_VCD_defs(num);
  vcd_write_scope_end(sim_hdl);
  return num;
}

void MOD_mkDM_System_Bus::dump_VCD(tVCDDumpType dt,
				   unsigned int levels,
				   MOD_mkDM_System_Bus &backing)
{
  vcd_defs(dt, backing);
  vcd_prims(dt, backing);
}

void MOD_mkDM_System_Bus::vcd_defs(tVCDDumpType dt, MOD_mkDM_System_Bus &backing)
{
  unsigned int num = vcd_num;
  if (dt == VCD_DUMP_XS)
  {
    vcd_write_x(sim_hdl, num++, 74u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 29u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 2u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 3u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 1u);
    vcd_write_x(sim_hdl, num++, 64u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 32u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 97u);
    vcd_write_x(sim_hdl, num++, 72u);
    vcd_write_x(sim_hdl, num++, 74u);
  }
  else
    if (dt == VCD_DUMP_CHANGES)
    {
      if ((backing.DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_OR_rg_sbcs_sbacce_ETC___d355) != DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_OR_rg_sbcs_sbacce_ETC___d355)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_OR_rg_sbcs_sbacce_ETC___d355, 74u);
	backing.DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_OR_rg_sbcs_sbacce_ETC___d355 = DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_OR_rg_sbcs_sbacce_ETC___d355;
      }
      ++num;
      if ((backing.DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114) != DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114)
      {
	vcd_write_val(sim_hdl, num, DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114, 64u);
	backing.DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114 = DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114;
      }
      ++num;
      if ((backing.DEF_NOT_rg_sb_state_EQ_0_8___d129) != DEF_NOT_rg_sb_state_EQ_0_8___d129)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rg_sb_state_EQ_0_8___d129, 1u);
	backing.DEF_NOT_rg_sb_state_EQ_0_8___d129 = DEF_NOT_rg_sb_state_EQ_0_8___d129;
      }
      ++num;
      if ((backing.DEF_NOT_rg_sbcs_sbbusyerror_9___d102) != DEF_NOT_rg_sbcs_sbbusyerror_9___d102)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rg_sbcs_sbbusyerror_9___d102, 1u);
	backing.DEF_NOT_rg_sbcs_sbbusyerror_9___d102 = DEF_NOT_rg_sbcs_sbbusyerror_9___d102;
      }
      ++num;
      if ((backing.DEF_NOT_rg_sbcs_sberror_EQ_0___d125) != DEF_NOT_rg_sbcs_sberror_EQ_0___d125)
      {
	vcd_write_val(sim_hdl, num, DEF_NOT_rg_sbcs_sberror_EQ_0___d125, 1u);
	backing.DEF_NOT_rg_sbcs_sberror_EQ_0___d125 = DEF_NOT_rg_sbcs_sberror_EQ_0___d125;
      }
      ++num;
      if ((backing.PORT_RST_N) != PORT_RST_N)
      {
	vcd_write_val(sim_hdl, num, PORT_RST_N, 1u);
	backing.PORT_RST_N = PORT_RST_N;
      }
      ++num;
      if ((backing.DEF_WILL_FIRE_RL_rl_sb_read_finish) != DEF_WILL_FIRE_RL_rl_sb_read_finish)
      {
	vcd_write_val(sim_hdl, num, DEF_WILL_FIRE_RL_rl_sb_read_finish, 1u);
	backing.DEF_WILL_FIRE_RL_rl_sb_read_finish = DEF_WILL_FIRE_RL_rl_sb_read_finish;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d124) != DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d124)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d124, 97u);
	backing.DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d124 = DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d124;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d340) != DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d340)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d340, 97u);
	backing.DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d340 = DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d340;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_write_dm_word_ETC___d326) != DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_write_dm_word_ETC___d326)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_write_dm_word_ETC___d326, 97u);
	backing.DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_write_dm_word_ETC___d326 = DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_write_dm_word_ETC___d326;
      }
      ++num;
      if ((backing.DEF__0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123) != DEF__0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123)
      {
	vcd_write_val(sim_hdl, num, DEF__0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123, 29u);
	backing.DEF__0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123 = DEF__0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123;
      }
      ++num;
      if ((backing.DEF_masterPortShim_arff_i_notEmpty____d468) != DEF_masterPortShim_arff_i_notEmpty____d468)
      {
	vcd_write_val(sim_hdl, num, DEF_masterPortShim_arff_i_notEmpty____d468, 1u);
	backing.DEF_masterPortShim_arff_i_notEmpty____d468 = DEF_masterPortShim_arff_i_notEmpty____d468;
      }
      ++num;
      if ((backing.DEF_masterPortShim_arff_i_notFull____d245) != DEF_masterPortShim_arff_i_notFull____d245)
      {
	vcd_write_val(sim_hdl, num, DEF_masterPortShim_arff_i_notFull____d245, 1u);
	backing.DEF_masterPortShim_arff_i_notFull____d245 = DEF_masterPortShim_arff_i_notFull____d245;
      }
      ++num;
      if ((backing.DEF_masterPortShim_awff_i_notEmpty____d466) != DEF_masterPortShim_awff_i_notEmpty____d466)
      {
	vcd_write_val(sim_hdl, num, DEF_masterPortShim_awff_i_notEmpty____d466, 1u);
	backing.DEF_masterPortShim_awff_i_notEmpty____d466 = DEF_masterPortShim_awff_i_notEmpty____d466;
      }
      ++num;
      if ((backing.DEF_masterPortShim_rff_first____d10) != DEF_masterPortShim_rff_first____d10)
      {
	vcd_write_val(sim_hdl, num, DEF_masterPortShim_rff_first____d10, 72u);
	backing.DEF_masterPortShim_rff_first____d10 = DEF_masterPortShim_rff_first____d10;
      }
      ++num;
      if ((backing.DEF_masterPortShim_wff_i_notEmpty____d467) != DEF_masterPortShim_wff_i_notEmpty____d467)
      {
	vcd_write_val(sim_hdl, num, DEF_masterPortShim_wff_i_notEmpty____d467, 1u);
	backing.DEF_masterPortShim_wff_i_notEmpty____d467 = DEF_masterPortShim_wff_i_notEmpty____d467;
      }
      ++num;
      if ((backing.DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106) != DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106, 1u);
	backing.DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106 = DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106;
      }
      ++num;
      if ((backing.DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127) != DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127, 1u);
	backing.DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127 = DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127;
      }
      ++num;
      if ((backing.DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100) != DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100, 1u);
	backing.DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100 = DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100;
      }
      ++num;
      if ((backing.DEF_rg_sb_state_EQ_0___d98) != DEF_rg_sb_state_EQ_0___d98)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sb_state_EQ_0___d98, 1u);
	backing.DEF_rg_sb_state_EQ_0___d98 = DEF_rg_sb_state_EQ_0___d98;
      }
      ++num;
      if ((backing.DEF_rg_sb_state__h828) != DEF_rg_sb_state__h828)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sb_state__h828, 2u);
	backing.DEF_rg_sb_state__h828 = DEF_rg_sb_state__h828;
      }
      ++num;
      if ((backing.DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115) != DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115, 64u);
	backing.DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115 = DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115;
      }
      ++num;
      if ((backing.DEF_rg_sbcs_sbaccess__h1191) != DEF_rg_sbcs_sbaccess__h1191)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sbcs_sbaccess__h1191, 3u);
	backing.DEF_rg_sbcs_sbaccess__h1191 = DEF_rg_sbcs_sbaccess__h1191;
      }
      ++num;
      if ((backing.DEF_rg_sbcs_sbautoincrement__h2283) != DEF_rg_sbcs_sbautoincrement__h2283)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sbcs_sbautoincrement__h2283, 1u);
	backing.DEF_rg_sbcs_sbautoincrement__h2283 = DEF_rg_sbcs_sbautoincrement__h2283;
      }
      ++num;
      if ((backing.DEF_rg_sbcs_sbbusyerror__h2279) != DEF_rg_sbcs_sbbusyerror__h2279)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sbcs_sbbusyerror__h2279, 1u);
	backing.DEF_rg_sbcs_sbbusyerror__h2279 = DEF_rg_sbcs_sbbusyerror__h2279;
      }
      ++num;
      if ((backing.DEF_rg_sbcs_sberror_EQ_0___d7) != DEF_rg_sbcs_sberror_EQ_0___d7)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sbcs_sberror_EQ_0___d7, 1u);
	backing.DEF_rg_sbcs_sberror_EQ_0___d7 = DEF_rg_sbcs_sberror_EQ_0___d7;
      }
      ++num;
      if ((backing.DEF_rg_sbcs_sberror__h840) != DEF_rg_sbcs_sberror__h840)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sbcs_sberror__h840, 3u);
	backing.DEF_rg_sbcs_sberror__h840 = DEF_rg_sbcs_sberror__h840;
      }
      ++num;
      if ((backing.DEF_rg_sbcs_sbreadonaddr__h2281) != DEF_rg_sbcs_sbreadonaddr__h2281)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sbcs_sbreadonaddr__h2281, 1u);
	backing.DEF_rg_sbcs_sbreadonaddr__h2281 = DEF_rg_sbcs_sbreadonaddr__h2281;
      }
      ++num;
      if ((backing.DEF_rg_sbcs_sbreadondata__h2719) != DEF_rg_sbcs_sbreadondata__h2719)
      {
	vcd_write_val(sim_hdl, num, DEF_rg_sbcs_sbreadondata__h2719, 1u);
	backing.DEF_rg_sbcs_sbreadondata__h2719 = DEF_rg_sbcs_sbreadondata__h2719;
      }
      ++num;
      if ((backing.DEF_sbaddress__h630) != DEF_sbaddress__h630)
      {
	vcd_write_val(sim_hdl, num, DEF_sbaddress__h630, 64u);
	backing.DEF_sbaddress__h630 = DEF_sbaddress__h630;
      }
      ++num;
      if ((backing.DEF_v__h2310) != DEF_v__h2310)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2310, 32u);
	backing.DEF_v__h2310 = DEF_v__h2310;
      }
      ++num;
      if ((backing.DEF_v__h2342) != DEF_v__h2342)
      {
	vcd_write_val(sim_hdl, num, DEF_v__h2342, 32u);
	backing.DEF_v__h2342 = DEF_v__h2342;
      }
      ++num;
      if ((backing.DEF_x__h2576) != DEF_x__h2576)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h2576, 32u);
	backing.DEF_x__h2576 = DEF_x__h2576;
      }
      ++num;
      if ((backing.DEF_x__h2658) != DEF_x__h2658)
      {
	vcd_write_val(sim_hdl, num, DEF_x__h2658, 32u);
	backing.DEF_x__h2658 = DEF_x__h2658;
      }
      ++num;
      if ((backing.PORT_master_ar_peek) != PORT_master_ar_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_master_ar_peek, 97u);
	backing.PORT_master_ar_peek = PORT_master_ar_peek;
      }
      ++num;
      if ((backing.PORT_master_aw_peek) != PORT_master_aw_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_master_aw_peek, 97u);
	backing.PORT_master_aw_peek = PORT_master_aw_peek;
      }
      ++num;
      if ((backing.PORT_master_r_put_val) != PORT_master_r_put_val)
      {
	vcd_write_val(sim_hdl, num, PORT_master_r_put_val, 72u);
	backing.PORT_master_r_put_val = PORT_master_r_put_val;
      }
      ++num;
      if ((backing.PORT_master_w_peek) != PORT_master_w_peek)
      {
	vcd_write_val(sim_hdl, num, PORT_master_w_peek, 74u);
	backing.PORT_master_w_peek = PORT_master_w_peek;
      }
      ++num;
    }
    else
    {
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_OR_rg_sbcs_sbacce_ETC___d355, 74u);
      backing.DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_OR_rg_sbcs_sbacce_ETC___d355 = DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_OR_rg_sbcs_sbacce_ETC___d355;
      vcd_write_val(sim_hdl, num++, DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114, 64u);
      backing.DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114 = DEF_IF_rg_sbcs_sbaccess_7_EQ_0_8_THEN_1_ELSE_IF_rg_ETC___d114;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rg_sb_state_EQ_0_8___d129, 1u);
      backing.DEF_NOT_rg_sb_state_EQ_0_8___d129 = DEF_NOT_rg_sb_state_EQ_0_8___d129;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rg_sbcs_sbbusyerror_9___d102, 1u);
      backing.DEF_NOT_rg_sbcs_sbbusyerror_9___d102 = DEF_NOT_rg_sbcs_sbbusyerror_9___d102;
      vcd_write_val(sim_hdl, num++, DEF_NOT_rg_sbcs_sberror_EQ_0___d125, 1u);
      backing.DEF_NOT_rg_sbcs_sberror_EQ_0___d125 = DEF_NOT_rg_sbcs_sberror_EQ_0___d125;
      vcd_write_val(sim_hdl, num++, PORT_RST_N, 1u);
      backing.PORT_RST_N = PORT_RST_N;
      vcd_write_val(sim_hdl, num++, DEF_WILL_FIRE_RL_rl_sb_read_finish, 1u);
      backing.DEF_WILL_FIRE_RL_rl_sb_read_finish = DEF_WILL_FIRE_RL_rl_sb_read_finish;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d124, 97u);
      backing.DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d124 = DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d124;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d340, 97u);
      backing.DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d340 = DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_rg_sbaddress0_ETC___d340;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_write_dm_word_ETC___d326, 97u);
      backing.DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_write_dm_word_ETC___d326 = DEF__0_CONCAT_rg_sbaddress1_08_CONCAT_write_dm_word_ETC___d326;
      vcd_write_val(sim_hdl, num++, DEF__0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123, 29u);
      backing.DEF__0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123 = DEF__0_CONCAT_rg_sbcs_sbaccess_7_CONCAT_65536___d123;
      vcd_write_val(sim_hdl, num++, DEF_masterPortShim_arff_i_notEmpty____d468, 1u);
      backing.DEF_masterPortShim_arff_i_notEmpty____d468 = DEF_masterPortShim_arff_i_notEmpty____d468;
      vcd_write_val(sim_hdl, num++, DEF_masterPortShim_arff_i_notFull____d245, 1u);
      backing.DEF_masterPortShim_arff_i_notFull____d245 = DEF_masterPortShim_arff_i_notFull____d245;
      vcd_write_val(sim_hdl, num++, DEF_masterPortShim_awff_i_notEmpty____d466, 1u);
      backing.DEF_masterPortShim_awff_i_notEmpty____d466 = DEF_masterPortShim_awff_i_notEmpty____d466;
      vcd_write_val(sim_hdl, num++, DEF_masterPortShim_rff_first____d10, 72u);
      backing.DEF_masterPortShim_rff_first____d10 = DEF_masterPortShim_rff_first____d10;
      vcd_write_val(sim_hdl, num++, DEF_masterPortShim_wff_i_notEmpty____d467, 1u);
      backing.DEF_masterPortShim_wff_i_notEmpty____d467 = DEF_masterPortShim_wff_i_notEmpty____d467;
      vcd_write_val(sim_hdl, num++, DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106, 1u);
      backing.DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106 = DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d106;
      vcd_write_val(sim_hdl, num++, DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127, 1u);
      backing.DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127 = DEF_rg_sb_state_EQ_0_8_AND_NOT_rg_sbcs_sbbusyerror_ETC___d127;
      vcd_write_val(sim_hdl, num++, DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100, 1u);
      backing.DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100 = DEF_rg_sb_state_EQ_0_8_AND_rg_sbcs_sbbusyerror_9___d100;
      vcd_write_val(sim_hdl, num++, DEF_rg_sb_state_EQ_0___d98, 1u);
      backing.DEF_rg_sb_state_EQ_0___d98 = DEF_rg_sb_state_EQ_0___d98;
      vcd_write_val(sim_hdl, num++, DEF_rg_sb_state__h828, 2u);
      backing.DEF_rg_sb_state__h828 = DEF_rg_sb_state__h828;
      vcd_write_val(sim_hdl, num++, DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115, 64u);
      backing.DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115 = DEF_rg_sbaddress1_08_CONCAT_rg_sbaddress0_09_10_PL_ETC___d115;
      vcd_write_val(sim_hdl, num++, DEF_rg_sbcs_sbaccess__h1191, 3u);
      backing.DEF_rg_sbcs_sbaccess__h1191 = DEF_rg_sbcs_sbaccess__h1191;
      vcd_write_val(sim_hdl, num++, DEF_rg_sbcs_sbautoincrement__h2283, 1u);
      backing.DEF_rg_sbcs_sbautoincrement__h2283 = DEF_rg_sbcs_sbautoincrement__h2283;
      vcd_write_val(sim_hdl, num++, DEF_rg_sbcs_sbbusyerror__h2279, 1u);
      backing.DEF_rg_sbcs_sbbusyerror__h2279 = DEF_rg_sbcs_sbbusyerror__h2279;
      vcd_write_val(sim_hdl, num++, DEF_rg_sbcs_sberror_EQ_0___d7, 1u);
      backing.DEF_rg_sbcs_sberror_EQ_0___d7 = DEF_rg_sbcs_sberror_EQ_0___d7;
      vcd_write_val(sim_hdl, num++, DEF_rg_sbcs_sberror__h840, 3u);
      backing.DEF_rg_sbcs_sberror__h840 = DEF_rg_sbcs_sberror__h840;
      vcd_write_val(sim_hdl, num++, DEF_rg_sbcs_sbreadonaddr__h2281, 1u);
      backing.DEF_rg_sbcs_sbreadonaddr__h2281 = DEF_rg_sbcs_sbreadonaddr__h2281;
      vcd_write_val(sim_hdl, num++, DEF_rg_sbcs_sbreadondata__h2719, 1u);
      backing.DEF_rg_sbcs_sbreadondata__h2719 = DEF_rg_sbcs_sbreadondata__h2719;
      vcd_write_val(sim_hdl, num++, DEF_sbaddress__h630, 64u);
      backing.DEF_sbaddress__h630 = DEF_sbaddress__h630;
      vcd_write_val(sim_hdl, num++, DEF_v__h2310, 32u);
      backing.DEF_v__h2310 = DEF_v__h2310;
      vcd_write_val(sim_hdl, num++, DEF_v__h2342, 32u);
      backing.DEF_v__h2342 = DEF_v__h2342;
      vcd_write_val(sim_hdl, num++, DEF_x__h2576, 32u);
      backing.DEF_x__h2576 = DEF_x__h2576;
      vcd_write_val(sim_hdl, num++, DEF_x__h2658, 32u);
      backing.DEF_x__h2658 = DEF_x__h2658;
      vcd_write_val(sim_hdl, num++, PORT_master_ar_peek, 97u);
      backing.PORT_master_ar_peek = PORT_master_ar_peek;
      vcd_write_val(sim_hdl, num++, PORT_master_aw_peek, 97u);
      backing.PORT_master_aw_peek = PORT_master_aw_peek;
      vcd_write_val(sim_hdl, num++, PORT_master_r_put_val, 72u);
      backing.PORT_master_r_put_val = PORT_master_r_put_val;
      vcd_write_val(sim_hdl, num++, PORT_master_w_peek, 74u);
      backing.PORT_master_w_peek = PORT_master_w_peek;
    }
}

void MOD_mkDM_System_Bus::vcd_prims(tVCDDumpType dt, MOD_mkDM_System_Bus &backing)
{
  INST_masterPortShim_arff.dump_VCD(dt, backing.INST_masterPortShim_arff);
  INST_masterPortShim_awff.dump_VCD(dt, backing.INST_masterPortShim_awff);
  INST_masterPortShim_bff.dump_VCD(dt, backing.INST_masterPortShim_bff);
  INST_masterPortShim_rff.dump_VCD(dt, backing.INST_masterPortShim_rff);
  INST_masterPortShim_wff.dump_VCD(dt, backing.INST_masterPortShim_wff);
  INST_rg_sb_state.dump_VCD(dt, backing.INST_rg_sb_state);
  INST_rg_sbaddress0.dump_VCD(dt, backing.INST_rg_sbaddress0);
  INST_rg_sbaddress1.dump_VCD(dt, backing.INST_rg_sbaddress1);
  INST_rg_sbaddress_reading.dump_VCD(dt, backing.INST_rg_sbaddress_reading);
  INST_rg_sbcs_sbaccess.dump_VCD(dt, backing.INST_rg_sbcs_sbaccess);
  INST_rg_sbcs_sbautoincrement.dump_VCD(dt, backing.INST_rg_sbcs_sbautoincrement);
  INST_rg_sbcs_sbbusyerror.dump_VCD(dt, backing.INST_rg_sbcs_sbbusyerror);
  INST_rg_sbcs_sberror.dump_VCD(dt, backing.INST_rg_sbcs_sberror);
  INST_rg_sbcs_sbreadonaddr.dump_VCD(dt, backing.INST_rg_sbcs_sbreadonaddr);
  INST_rg_sbcs_sbreadondata.dump_VCD(dt, backing.INST_rg_sbcs_sbreadondata);
  INST_rg_sbdata0.dump_VCD(dt, backing.INST_rg_sbdata0);
}
