INFO-FLOW: Workspace C:/Users/Dell/Downloads/dilithium_weak.prj/sign opened at Sun Feb 19 21:04:48 +0530 2023
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/dsp48e1.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Command     import_lib done; 0.137 sec.
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.168 sec.
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.343 sec.
Command     ap_source done; 0.345 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/artix7/artix7_fpv6.gen 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7a100tcsg324-2 
Execute       ap_part_info -name xc7a100tcsg324-2 -data single -quiet 
Command       ap_part_info done; 3.452 sec.
Execute       ap_part_info -name xc7a100tcsg324-2 -data info 
Execute       add_library xilinx/artix7/artix7:xc7a100t:-csg324:-2 
Execute         get_default_platform 
Execute         ap_part_info -data single -name xc7a100t-csg324-2 
Execute         ap_part_info -name xc7a100t-csg324-2 -data resources 
Execute         ap_part_info -name xc7a100t-csg324-2 -data info 
Execute         ap_part_info -name xc7a100t-csg324-2 -data info 
Execute         config_chip_info -quiet -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute         ap_part_info -name xc7a100t-csg324-2 -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.114 sec.
Execute       add_library xilinx/artix7/artix7_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7a100t-csg324-2'
Execute       ap_part_info -name xc7a100t-csg324-2 -data info 
Execute       get_default_platform 
Command     set_part done; 3.814 sec.
Execute     ap_part_info -data single -name xc7a100tcsg324-2 
Execute     ap_part_info -name xc7a100tcsg324-2 -data resources 
Execute     ap_part_info -name xc7a100tcsg324-2 -data info 
Execute     ap_part_info -name xc7a100tcsg324-2 -data info 
Execute     config_chip_info -quiet -resource {SLICE 15850} {LUT 63400} {FF 126800} {DSP48E 240} {BRAM 270} {URAM 0} 
Execute     ap_part_info -name xc7a100tcsg324-2 -data info 
Execute     config_chip_info -quiet -speed medium 
Execute     config_interface -clock_enable=0 
Execute     config_interface -expose_global=1 
Execute     config_interface -m_axi_addr64=0 
Execute     config_interface -m_axi_offset=off 
Execute     config_interface -register_io=off 
Execute     config_interface -trim_dangling_port=0 
Command   open_solution done; 4.512 sec.
Execute   csim_design -setup -use_gcc -quiet 
Execute     source C:/Users/Dell/Downloads/dilithium_weak.prj/sign/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     is_encrypted C:/Users/Dell/Downloads/test/cpucycles.c 
Execute     is_xip C:/Users/Dell/Downloads/test/cpucycles.c 
Execute     is_encrypted C:/Users/Dell/Downloads/test/cpucycles.h 
Execute     is_xip C:/Users/Dell/Downloads/test/cpucycles.h 
Execute     is_encrypted C:/Users/Dell/Downloads/test/speed.c 
Execute     is_xip C:/Users/Dell/Downloads/test/speed.c 
Execute     is_encrypted C:/Users/Dell/Downloads/test/speed.h 
Execute     is_xip C:/Users/Dell/Downloads/test/speed.h 
Execute     is_encrypted C:/Users/Dell/Downloads/test/test_dilithium.c 
Execute     is_xip C:/Users/Dell/Downloads/test/test_dilithium.c 
Execute     is_encrypted C:/Users/Dell/Downloads/test/test_mul.c 
Execute     is_xip C:/Users/Dell/Downloads/test/test_mul.c 
Execute     is_encrypted C:/Users/Dell/Downloads/test/test_vectors.c 
Execute     is_xip C:/Users/Dell/Downloads/test/test_vectors.c 
Execute     is_encrypted C:/Users/Dell/Downloads/aes.c 
Execute     is_xip C:/Users/Dell/Downloads/aes.c 
Execute     is_encrypted C:/Users/Dell/Downloads/fips202.c 
Execute     is_xip C:/Users/Dell/Downloads/fips202.c 
Execute     is_encrypted C:/Users/Dell/Downloads/ntt.c 
Execute     is_xip C:/Users/Dell/Downloads/ntt.c 
Execute     is_encrypted C:/Users/Dell/Downloads/packing.c 
Execute     is_xip C:/Users/Dell/Downloads/packing.c 
Execute     is_encrypted C:/Users/Dell/Downloads/poly.c 
Execute     is_xip C:/Users/Dell/Downloads/poly.c 
Execute     is_encrypted C:/Users/Dell/Downloads/polyvec.c 
Execute     is_xip C:/Users/Dell/Downloads/polyvec.c 
Execute     is_encrypted C:/Users/Dell/Downloads/reduce.c 
Execute     is_xip C:/Users/Dell/Downloads/reduce.c 
Execute     is_encrypted C:/Users/Dell/Downloads/rng.c 
Execute     is_xip C:/Users/Dell/Downloads/rng.c 
Execute     is_encrypted C:/Users/Dell/Downloads/sign.c 
Execute     is_xip C:/Users/Dell/Downloads/sign.c 
Execute     ap_part_info -name xc7a100tcsg324-2 -data info 
ERROR: [SIM 211-100] CSim file generation failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; error code: 2; 7.667 sec.
Command ap_source done; error code: 1; 12.197 sec.
Execute cleanup_all 
