Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Oct 13 17:39:22 2025
| Host         : TUF15 running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/fmm_reduce_kernel_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+------------------------------------------------------------------------------------------------+
|      Characteristics      |                                             Path #1                                            |
+---------------------------+------------------------------------------------------------------------------------------------+
| Requirement               | 100.000                                                                                        |
| Path Delay                | 8.252                                                                                          |
| Logic Delay               | 5.699(70%)                                                                                     |
| Net Delay                 | 2.553(30%)                                                                                     |
| Clock Skew                | -0.035                                                                                         |
| Slack                     | 91.553                                                                                         |
| Clock Uncertainty         | 0.035                                                                                          |
| Clock Pair Classification | Timed                                                                                          |
| Clock Delay Group         | Same Clock                                                                                     |
| Logic Levels              | 9                                                                                              |
| Routes                    | NA                                                                                             |
| Logical Path              | FDRE/C-(103)-LUT5-(1)-LUT3-(1)-DSP48E1-(1)-DSP48E1-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-FDRE/D |
| Start Point Clock         | ap_clk                                                                                         |
| End Point Clock           | ap_clk                                                                                         |
| DSP Block                 | Comb                                                                                           |
| RAM Registers             | None-None                                                                                      |
| IO Crossings              | 0                                                                                              |
| Config Crossings          | 0                                                                                              |
| SLR Crossings             | 0                                                                                              |
| PBlocks                   | 0                                                                                              |
| High Fanout               | 103                                                                                            |
| ASYNC REG                 | 0                                                                                              |
| Dont Touch                | 0                                                                                              |
| Mark Debug                | 0                                                                                              |
| Start Point Pin Primitive | FDRE/C                                                                                         |
| End Point Pin Primitive   | FDRE/D                                                                                         |
| Start Point Pin           | ap_CS_fsm_reg[40]/C                                                                            |
| End Point Pin             | mul_ln214_reg_3465_reg[31]/D                                                                   |
+---------------------------+------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+---+-----+----+----+----+-----+-----+----+-----+----+----+----+----+----+----+----+----+----+
| End Point Clock | Requirement | 4 |  5  |  6 |  7 |  8 |  9  |  10 | 11 |  12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 |
+-----------------+-------------+---+-----+----+----+----+-----+-----+----+-----+----+----+----+----+----+----+----+----+----+
| ap_clk          | 100.000ns   | 3 | 160 | 12 | 16 | 20 | 276 | 263 |  8 | 142 | 20 | 20 | 12 |  8 |  8 |  8 |  8 |  8 |  8 |
+-----------------+-------------+---+-----+----+----+----+-----+-----+----+-----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


