

================================================================
== Vitis HLS Report for 'VITIS_LOOP_129_12_proc'
================================================================
* Date:           Wed Jul  5 10:00:12 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      150|      150|  0.600 us|  0.600 us|  150|  150|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                       Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_VITIS_LOOP_129_12_proc_Pipeline_VITIS_LOOP_129_12_fu_74  |VITIS_LOOP_129_12_proc_Pipeline_VITIS_LOOP_129_12  |       76|       76|  0.304 us|  0.304 us|   76|   76|       no|
        +-------------------------------------------------------------+---------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|       73|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      605|       73|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      542|    -|
|Register             |        -|     -|      198|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      803|      688|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+-----+----+-----+
    |                           Instance                          |                       Module                      | BRAM_18K| DSP|  FF | LUT| URAM|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+-----+----+-----+
    |grp_VITIS_LOOP_129_12_proc_Pipeline_VITIS_LOOP_129_12_fu_74  |VITIS_LOOP_129_12_proc_Pipeline_VITIS_LOOP_129_12  |        0|   0|  605|  73|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+-----+----+-----+
    |Total                                                        |                                                   |        0|   0|  605|  73|    0|
    +-------------------------------------------------------------+---------------------------------------------------+---------+----+-----+----+-----+

    * DSP: 
    +--------------------------------+--------------------------+-----------+
    |            Instance            |          Module          | Expression|
    +--------------------------------+--------------------------+-----------+
    |mul_mul_13ns_14ns_27_4_1_U5037  |mul_mul_13ns_14ns_27_4_1  |    i0 * i1|
    +--------------------------------+--------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln72_fu_90_p2  |         +|   0|  0|  71|          64|          64|
    |ap_block_state1    |        or|   0|  0|   2|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  73|          65|          65|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm             |  351|         76|    1|         76|
    |ap_done               |    9|          2|    1|          2|
    |gmem2_blk_n_AW        |    9|          2|    1|          2|
    |gmem2_blk_n_B         |    9|          2|    1|          2|
    |k_blk_n               |    9|          2|    1|          2|
    |m_axi_gmem2_AWADDR    |   14|          3|   64|        192|
    |m_axi_gmem2_AWBURST   |    9|          2|    2|          4|
    |m_axi_gmem2_AWCACHE   |    9|          2|    4|          8|
    |m_axi_gmem2_AWID      |    9|          2|    1|          2|
    |m_axi_gmem2_AWLEN     |   14|          3|   32|         96|
    |m_axi_gmem2_AWLOCK    |    9|          2|    2|          4|
    |m_axi_gmem2_AWPROT    |    9|          2|    3|          6|
    |m_axi_gmem2_AWQOS     |    9|          2|    4|          8|
    |m_axi_gmem2_AWREGION  |    9|          2|    4|          8|
    |m_axi_gmem2_AWSIZE    |    9|          2|    3|          6|
    |m_axi_gmem2_AWUSER    |    9|          2|    1|          2|
    |m_axi_gmem2_AWVALID   |   14|          3|    1|          3|
    |m_axi_gmem2_BREADY    |   14|          3|    1|          3|
    |m_axi_gmem2_WVALID    |    9|          2|    1|          2|
    |out_r_blk_n           |    9|          2|    1|          2|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  542|        118|  129|        430|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |  75|   0|   75|          0|
    |ap_done_reg                                                               |   1|   0|    1|          0|
    |grp_VITIS_LOOP_129_12_proc_Pipeline_VITIS_LOOP_129_12_fu_74_ap_start_reg  |   1|   0|    1|          0|
    |out_r_read_reg_122                                                        |  64|   0|   64|          0|
    |trunc_ln_reg_132                                                          |  57|   0|   57|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 198|   0|  198|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+------+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits |  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+------+------------+------------------------+--------------+
|ap_clk                 |   in|     1|  ap_ctrl_hs|  VITIS_LOOP_129_12_proc|  return value|
|ap_rst                 |   in|     1|  ap_ctrl_hs|  VITIS_LOOP_129_12_proc|  return value|
|ap_start               |   in|     1|  ap_ctrl_hs|  VITIS_LOOP_129_12_proc|  return value|
|ap_done                |  out|     1|  ap_ctrl_hs|  VITIS_LOOP_129_12_proc|  return value|
|ap_continue            |   in|     1|  ap_ctrl_hs|  VITIS_LOOP_129_12_proc|  return value|
|ap_idle                |  out|     1|  ap_ctrl_hs|  VITIS_LOOP_129_12_proc|  return value|
|ap_ready               |  out|     1|  ap_ctrl_hs|  VITIS_LOOP_129_12_proc|  return value|
|k_dout                 |   in|    13|     ap_fifo|                       k|       pointer|
|k_num_data_valid       |   in|     4|     ap_fifo|                       k|       pointer|
|k_fifo_cap             |   in|     4|     ap_fifo|                       k|       pointer|
|k_empty_n              |   in|     1|     ap_fifo|                       k|       pointer|
|k_read                 |  out|     1|     ap_fifo|                       k|       pointer|
|out_r_dout             |   in|    64|     ap_fifo|                   out_r|       pointer|
|out_r_num_data_valid   |   in|     4|     ap_fifo|                   out_r|       pointer|
|out_r_fifo_cap         |   in|     4|     ap_fifo|                   out_r|       pointer|
|out_r_empty_n          |   in|     1|     ap_fifo|                   out_r|       pointer|
|out_r_read             |  out|     1|     ap_fifo|                   out_r|       pointer|
|m_axi_gmem2_AWVALID    |  out|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|    64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|     3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|     2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|     2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|     4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|     3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|     4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|     4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|  1024|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|   128|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WID        |  out|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|    64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|     3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|     2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|     2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|     4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|     3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|     4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|     4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|  1024|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RID        |   in|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RFIFONUM   |   in|     9|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|     2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|     2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BID        |   in|     1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|     1|       m_axi|                   gmem2|       pointer|
|out_buf_V217_address0  |  out|     7|   ap_memory|            out_buf_V217|         array|
|out_buf_V217_ce0       |  out|     1|   ap_memory|            out_buf_V217|         array|
|out_buf_V217_q0        |   in|   592|   ap_memory|            out_buf_V217|         array|
+-----------------------+-----+------+------------+------------------------+--------------+

