<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 658</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:14px;font-family:Times;color:#0860a8;}
	.ft04{font-size:12px;font-family:Times;color:#0860a8;}
	.ft05{font-size:8px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page658-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce658.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">18-22&#160;Vol. 3B</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">PERFORMANCE MONITORING</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft06">A&#160;comparison of the&#160;sequence of requirements to&#160;program&#160;PEBS&#160;for processors based&#160;on Intel&#160;Core and&#160;Intel&#160;<br/>NetBurst&#160;microarchitectures is&#160;liste<a href="o_fe12b1e2a880e0ce-658.html">d in Table&#160;18-11.</a></p>
<p style="position:absolute;top:912px;left:68px;white-space:nowrap" class="ft03">18.4.4.4 &#160;&#160;Re-configuring PEBS Facilities</p>
<p style="position:absolute;top:940px;left:68px;white-space:nowrap" class="ft06">When software&#160;needs to reconfigure&#160;PEBS&#160;facilities, it&#160;should allow a&#160;quiescent&#160;period between stopping the&#160;prior&#160;<br/>event counting&#160;and setting&#160;up a&#160;new&#160;PEBS&#160;event. The quiescent&#160;period&#160;is to&#160;allow&#160;any latent residual PEBS records&#160;<br/>to complete its&#160;capture&#160;at their&#160;previously specified buffer&#160;address (provided by&#160;IA32_DS_AREA).</p>
<p style="position:absolute;top:158px;left:299px;white-space:nowrap" class="ft04">Table&#160;18-11.&#160;&#160;Requirements&#160;to&#160;Program PEBS</p>
<p style="position:absolute;top:182px;left:293px;white-space:nowrap" class="ft02">For Processors&#160;based on&#160;Intel&#160;Core&#160;</p>
<p style="position:absolute;top:199px;left:293px;white-space:nowrap" class="ft02">microarchitecture</p>
<p style="position:absolute;top:182px;left:572px;white-space:nowrap" class="ft02">For Processors based on&#160;Intel&#160;NetBurst&#160;</p>
<p style="position:absolute;top:199px;left:572px;white-space:nowrap" class="ft02">microarchitecture</p>
<p style="position:absolute;top:223px;left:74px;white-space:nowrap" class="ft02">Verify&#160;PEBS&#160;support&#160;of&#160;</p>
<p style="position:absolute;top:240px;left:74px;white-space:nowrap" class="ft02">processor/OS&#160;</p>
<p style="position:absolute;top:223px;left:293px;white-space:nowrap" class="ft02">•&#160;IA32_MISC_ENABLE.EMON_AVAILABE (bit&#160;7) is&#160;set.</p>
<p style="position:absolute;top:238px;left:293px;white-space:nowrap" class="ft02">•&#160;IA32_MISC_ENABLE.PEBS_UNAVAILABE (bit&#160;12) is&#160;clear.</p>
<p style="position:absolute;top:263px;left:74px;white-space:nowrap" class="ft02">Ensure&#160;counters are in disabled</p>
<p style="position:absolute;top:263px;left:293px;white-space:nowrap" class="ft02">On&#160;initial set up&#160;or&#160;changing&#160;event&#160;</p>
<p style="position:absolute;top:280px;left:293px;white-space:nowrap" class="ft02">configurations,&#160;write&#160;</p>
<p style="position:absolute;top:297px;left:293px;white-space:nowrap" class="ft08">MSR_PERF_GLOBAL_CTRL&#160;MSR (38FH) with&#160;0.&#160;<br/>On&#160;subsequent&#160;entries:<br/>•&#160;Clear&#160;all counters&#160;if&#160;“Counter&#160;Freeze&#160;on&#160;PMI“&#160;</p>
<p style="position:absolute;top:353px;left:309px;white-space:nowrap" class="ft02">is not enabled.</p>
<p style="position:absolute;top:369px;left:293px;white-space:nowrap" class="ft02">•&#160;If IA32_DebugCTL.Freeze is&#160;enabled,&#160;</p>
<p style="position:absolute;top:384px;left:309px;white-space:nowrap" class="ft02">counters&#160;are automatically disabled.</p>
<p style="position:absolute;top:399px;left:293px;white-space:nowrap" class="ft02">Counters MUST be&#160;stopped before&#160;writing.</p>
<p style="position:absolute;top:396px;left:534px;white-space:nowrap" class="ft05">1</p>
<p style="position:absolute;top:842px;left:69px;white-space:nowrap" class="ft01">NOTES:</p>
<p style="position:absolute;top:861px;left:68px;white-space:nowrap" class="ft02">1.&#160;Counters read&#160;while enabled are&#160;not guaranteed&#160;to&#160;be&#160;precise&#160;with event counts that&#160;occur in&#160;timing&#160;proximity to&#160;the&#160;RDMSR.</p>
<p style="position:absolute;top:263px;left:572px;white-space:nowrap" class="ft02">Optional</p>
<p style="position:absolute;top:422px;left:74px;white-space:nowrap" class="ft02">Disable PEBS.</p>
<p style="position:absolute;top:422px;left:293px;white-space:nowrap" class="ft02">Clear&#160;ENABLE&#160;PMC0&#160;bit&#160;in&#160;IA32_PEBS_ENABLE&#160;</p>
<p style="position:absolute;top:439px;left:293px;white-space:nowrap" class="ft02">MSR (3F1H).</p>
<p style="position:absolute;top:422px;left:572px;white-space:nowrap" class="ft02">Optional</p>
<p style="position:absolute;top:463px;left:74px;white-space:nowrap" class="ft02">Check overflow&#160;conditions.</p>
<p style="position:absolute;top:463px;left:293px;white-space:nowrap" class="ft02">Check MSR_PERF_GLOBAL_STATUS&#160;MSR&#160;</p>
<p style="position:absolute;top:480px;left:293px;white-space:nowrap" class="ft02">(38EH)&#160;handle any overflow&#160;conditions.</p>
<p style="position:absolute;top:463px;left:572px;white-space:nowrap" class="ft02">Check&#160;OVF&#160;flag&#160;of&#160;each&#160;CCCR&#160;for&#160;overflow&#160;</p>
<p style="position:absolute;top:480px;left:572px;white-space:nowrap" class="ft02">condition</p>
<p style="position:absolute;top:503px;left:74px;white-space:nowrap" class="ft02">Clear&#160;overflow&#160;status.</p>
<p style="position:absolute;top:503px;left:293px;white-space:nowrap" class="ft02">Clear&#160;MSR_PERF_GLOBAL_STATUS&#160;MSR&#160;</p>
<p style="position:absolute;top:520px;left:293px;white-space:nowrap" class="ft02">(38EH) using&#160;IA32_PERF_GLOBAL_OVF_CTRL&#160;</p>
<p style="position:absolute;top:537px;left:293px;white-space:nowrap" class="ft02">MSR (390H).</p>
<p style="position:absolute;top:503px;left:572px;white-space:nowrap" class="ft02">Clear OVF flag of&#160;each CCCR.</p>
<p style="position:absolute;top:561px;left:74px;white-space:nowrap" class="ft02">Write “sample-after“ values.</p>
<p style="position:absolute;top:561px;left:293px;white-space:nowrap" class="ft02">Configure&#160;the&#160;counter(s) with&#160;the sample after value.</p>
<p style="position:absolute;top:584px;left:74px;white-space:nowrap" class="ft02">Configure specific&#160;counter&#160;</p>
<p style="position:absolute;top:601px;left:74px;white-space:nowrap" class="ft02">configuration&#160;MSR.</p>
<p style="position:absolute;top:584px;left:293px;white-space:nowrap" class="ft02">•&#160;Set&#160;local enable bit 22 - 1.</p>
<p style="position:absolute;top:600px;left:293px;white-space:nowrap" class="ft02">•&#160;Do NOT set local counter PMI/INT bit,&#160;bit 20&#160;</p>
<p style="position:absolute;top:615px;left:309px;white-space:nowrap" class="ft02">- 0.</p>
<p style="position:absolute;top:629px;left:293px;white-space:nowrap" class="ft02">•&#160;Event&#160;programmed&#160;must&#160;be&#160;PEBS&#160;capable.&#160;</p>
<p style="position:absolute;top:584px;left:572px;white-space:nowrap" class="ft02">•&#160;Set&#160;appropriate&#160;OVF_PMI bits - 1.</p>
<p style="position:absolute;top:600px;left:572px;white-space:nowrap" class="ft02">•&#160;Only CCCR&#160;for&#160;MSR_IQ_COUNTER4 support&#160;</p>
<p style="position:absolute;top:615px;left:587px;white-space:nowrap" class="ft02">PEBS.</p>
<p style="position:absolute;top:654px;left:74px;white-space:nowrap" class="ft02">Allocate buffer for PEBS states.</p>
<p style="position:absolute;top:654px;left:293px;white-space:nowrap" class="ft02">Allocate&#160;a buffer in&#160;memory for the precise&#160;information.</p>
<p style="position:absolute;top:678px;left:74px;white-space:nowrap" class="ft02">Program the IA32_DS_AREA MSR.</p>
<p style="position:absolute;top:678px;left:293px;white-space:nowrap" class="ft02">Program the&#160;IA32_DS_AREA MSR.</p>
<p style="position:absolute;top:701px;left:74px;white-space:nowrap" class="ft02">Configure the&#160;PEBS&#160;buffer&#160;</p>
<p style="position:absolute;top:718px;left:74px;white-space:nowrap" class="ft02">management&#160;records.</p>
<p style="position:absolute;top:701px;left:293px;white-space:nowrap" class="ft02">Configure the&#160;PEBS&#160;buffer management&#160;records in&#160;the&#160;DS&#160;buffer management&#160;area.</p>
<p style="position:absolute;top:742px;left:74px;white-space:nowrap" class="ft02">Configure/Enable PEBS.</p>
<p style="position:absolute;top:742px;left:293px;white-space:nowrap" class="ft02">Set&#160;Enable&#160;PMC0&#160;bit in&#160;IA32_PEBS_ENABLE&#160;</p>
<p style="position:absolute;top:759px;left:293px;white-space:nowrap" class="ft02">MSR (3F1H).</p>
<p style="position:absolute;top:742px;left:572px;white-space:nowrap" class="ft02">Configure&#160;MSR_PEBS_ENABLE,&#160;</p>
<p style="position:absolute;top:759px;left:572px;white-space:nowrap" class="ft02">MSR_PEBS_MATRIX_VERT&#160;and&#160;</p>
<p style="position:absolute;top:775px;left:572px;white-space:nowrap" class="ft02">MSR_PEBS_MATRIX_HORZ as&#160;needed.</p>
<p style="position:absolute;top:799px;left:74px;white-space:nowrap" class="ft02">Enable counters.</p>
<p style="position:absolute;top:799px;left:293px;white-space:nowrap" class="ft02">Set&#160;Enable&#160;bits&#160;in&#160;MSR_PERF_GLOBAL_CTRL&#160;</p>
<p style="position:absolute;top:816px;left:293px;white-space:nowrap" class="ft02">MSR (38FH).</p>
<p style="position:absolute;top:799px;left:572px;white-space:nowrap" class="ft02">Set each CCCR enable bit 12 - 1.</p>
</div>
</body>
</html>
