// -------------------------------------------------------------
//
// Module: inverseSinc
// Generated by MATLAB(R) 23.2 and Filter Design HDL Coder 23.2.
// Generated on: 2024-07-27 21:42:01
// -------------------------------------------------------------

// -------------------------------------------------------------
// HDL Code Generation Options:
//
// FIRAdderStyle: tree
// OptimizeForHDL: on
// AddPipelineRegisters: on
// Name: inverseSinc
// TargetLanguage: Verilog
// TestBenchName: inverseSinc_tb
// TestBenchStimulus: chirp
// LoopUnrolling: on

// Filter Specifications:
//
// Sample Rate          : 352.8 kHz
// Response             : Inverse-sinc Lowpass
// Specification        : N,Fp,Fst
// Interpolation Factor : 2
// Multirate Type       : Interpolator
// Passband Edge        : 22.05 kHz
// Stopband Edge        : 154.4 kHz
// Filter Order         : 11
// -------------------------------------------------------------

// -------------------------------------------------------------
// HDL Implementation    : Fully parallel
// Folding Factor        : 1
// -------------------------------------------------------------
// Filter Settings:
//
// Discrete-Time FIR Multirate Filter (real)
// -----------------------------------------
// Filter Structure      : Direct-Form FIR Polyphase Interpolator
// Interpolation Factor  : 2
// Polyphase Length      : 6
// Filter Length         : 12
// Stable                : Yes
// Linear Phase          : Yes (Type 2)
//
// Arithmetic            : fixed
// Numerator             : s16,15 -> [-1 1)
// -------------------------------------------------------------




`timescale 1 ns / 1 ns

module inverseSincOrg

               (
                clk,
                clk_enable,
                reset,
                filter_in,
                filter_out,
                ce_out
                );

  input   clk;
  input   clk_enable;
  input   reset;
  input   signed [19:0] filter_in; //sfix20_En15
  output  signed [17:0] filter_out; //sfix18_En15
  output  ce_out;

////////////////////////////////////////////////////////////////
//Module Architecture: inverseSinc
////////////////////////////////////////////////////////////////
  // Local Functions
  // Type Definitions
  // Constants
  parameter signed [15:0] coeffphase1_1 = 16'b0000000100011001; //sfix16_En15
  parameter signed [15:0] coeffphase1_2 = 16'b1111100000000111; //sfix16_En15
  parameter signed [15:0] coeffphase1_3 = 16'b0010001001000000; //sfix16_En15
  parameter signed [15:0] coeffphase1_4 = 16'b0111000011011011; //sfix16_En15
  parameter signed [15:0] coeffphase1_5 = 16'b1111000111101101; //sfix16_En15
  parameter signed [15:0] coeffphase1_6 = 16'b0000000111011001; //sfix16_En15
  parameter signed [15:0] coeffphase2_1 = 16'b0000000111011001; //sfix16_En15
  parameter signed [15:0] coeffphase2_2 = 16'b1111000111101101; //sfix16_En15
  parameter signed [15:0] coeffphase2_3 = 16'b0111000011011011; //sfix16_En15
  parameter signed [15:0] coeffphase2_4 = 16'b0010001001000000; //sfix16_En15
  parameter signed [15:0] coeffphase2_5 = 16'b1111100000000111; //sfix16_En15
  parameter signed [15:0] coeffphase2_6 = 16'b0000000100011001; //sfix16_En15

  // Signals
  reg  [1:0] cur_count; // ufix2
  wire phase_1; // boolean
  reg  signed [19:0] delay_pipeline [0:5] ; // sfix20_En15
  wire signed [35:0] product; // sfix36_En30
  wire signed [15:0] product_mux; // sfix16_En15
  wire signed [35:0] product_1; // sfix36_En30
  wire signed [15:0] product_mux_1; // sfix16_En15
  wire signed [35:0] product_2; // sfix36_En30
  wire signed [15:0] product_mux_2; // sfix16_En15
  wire signed [35:0] product_3; // sfix36_En30
  wire signed [15:0] product_mux_3; // sfix16_En15
  wire signed [35:0] product_4; // sfix36_En30
  wire signed [15:0] product_mux_4; // sfix16_En15
  wire signed [35:0] product_5; // sfix36_En30
  wire signed [15:0] product_mux_5; // sfix16_En15
  wire signed [38:0] sumvector1 [0:2] ; // sfix39_En30
  wire signed [35:0] add_signext; // sfix36_En30
  wire signed [35:0] add_signext_1; // sfix36_En30
  wire signed [36:0] add_temp; // sfix37_En30
  wire signed [35:0] add_signext_2; // sfix36_En30
  wire signed [35:0] add_signext_3; // sfix36_En30
  wire signed [36:0] add_temp_1; // sfix37_En30
  wire signed [35:0] add_signext_4; // sfix36_En30
  wire signed [35:0] add_signext_5; // sfix36_En30
  wire signed [36:0] add_temp_2; // sfix37_En30
  reg  signed [38:0] sumdelay_pipeline1 [0:2] ; // sfix39_En30
  wire signed [38:0] sumvector2 [0:1] ; // sfix39_En30
  wire signed [38:0] add_signext_6; // sfix39_En30
  wire signed [38:0] add_signext_7; // sfix39_En30
  wire signed [39:0] add_temp_3; // sfix40_En30
  reg  signed [38:0] sumdelay_pipeline2 [0:1] ; // sfix39_En30
  wire signed [38:0] sum3; // sfix39_En30
  wire signed [38:0] add_signext_8; // sfix39_En30
  wire signed [38:0] add_signext_9; // sfix39_En30
  wire signed [39:0] add_temp_4; // sfix40_En30
  wire signed [17:0] output_typeconvert; // sfix18_En15
  reg  signed [17:0] output_register; // sfix18_En15

  // Block Statements
  always @ (posedge clk or posedge reset)
    begin: ce_output
      if (reset == 1'b1) begin
        cur_count <= 2'b00;
      end
      else begin
        if (clk_enable == 1'b1) begin
          if (cur_count >= 2'b01) begin
            cur_count <= 2'b00;
          end
          else begin
            cur_count <= cur_count + 2'b01;
          end
        end
      end
    end // ce_output

  assign  phase_1 = (cur_count == 2'b01 && clk_enable == 1'b1) ? 1'b1 : 1'b0;

  //   ---------------- Delay Registers ----------------

  always @( posedge clk or posedge reset)
    begin: Delay_Pipeline_process
      if (reset == 1'b1) begin
        delay_pipeline[0] <= 0;
        delay_pipeline[1] <= 0;
        delay_pipeline[2] <= 0;
        delay_pipeline[3] <= 0;
        delay_pipeline[4] <= 0;
        delay_pipeline[5] <= 0;
      end
      else begin
        if (phase_1 == 1'b1) begin
          delay_pipeline[0] <= filter_in;
          delay_pipeline[1] <= delay_pipeline[0];
          delay_pipeline[2] <= delay_pipeline[1];
          delay_pipeline[3] <= delay_pipeline[2];
          delay_pipeline[4] <= delay_pipeline[3];
          delay_pipeline[5] <= delay_pipeline[4];
        end
      end
    end // Delay_Pipeline_process


  assign product_mux = (cur_count == 2'b00) ? coeffphase1_6 :
                      coeffphase2_6;
  assign product = delay_pipeline[5] * product_mux;

  assign product_mux_1 = (cur_count == 2'b00) ? coeffphase1_5 :
                        coeffphase2_5;
  assign product_1 = delay_pipeline[4] * product_mux_1;

  assign product_mux_2 = (cur_count == 2'b00) ? coeffphase1_4 :
                        coeffphase2_4;
  assign product_2 = delay_pipeline[3] * product_mux_2;

  assign product_mux_3 = (cur_count == 2'b00) ? coeffphase1_3 :
                        coeffphase2_3;
  assign product_3 = delay_pipeline[2] * product_mux_3;

  assign product_mux_4 = (cur_count == 2'b00) ? coeffphase1_2 :
                        coeffphase2_2;
  assign product_4 = delay_pipeline[1] * product_mux_4;

  assign product_mux_5 = (cur_count == 2'b00) ? coeffphase1_1 :
                        coeffphase2_1;
  assign product_5 = delay_pipeline[0] * product_mux_5;

  assign add_signext = product;
  assign add_signext_1 = product_1;
  assign add_temp = add_signext + add_signext_1;
  assign sumvector1[0] = $signed({{2{add_temp[36]}}, add_temp});

  assign add_signext_2 = product_2;
  assign add_signext_3 = product_3;
  assign add_temp_1 = add_signext_2 + add_signext_3;
  assign sumvector1[1] = $signed({{2{add_temp_1[36]}}, add_temp_1});

  assign add_signext_4 = product_4;
  assign add_signext_5 = product_5;
  assign add_temp_2 = add_signext_4 + add_signext_5;
  assign sumvector1[2] = $signed({{2{add_temp_2[36]}}, add_temp_2});

  always @ (posedge clk or posedge reset)
    begin: sumdelay_pipeline_process1
      if (reset == 1'b1) begin
        sumdelay_pipeline1[0] <= 0;
        sumdelay_pipeline1[1] <= 0;
        sumdelay_pipeline1[2] <= 0;
      end
      else begin
        if (clk_enable == 1'b1) begin
          sumdelay_pipeline1[0] <= sumvector1[0];
          sumdelay_pipeline1[1] <= sumvector1[1];
          sumdelay_pipeline1[2] <= sumvector1[2];
        end
      end
    end // sumdelay_pipeline_process1

  assign add_signext_6 = sumdelay_pipeline1[0];
  assign add_signext_7 = sumdelay_pipeline1[1];
  assign add_temp_3 = add_signext_6 + add_signext_7;
  assign sumvector2[0] = ((add_temp_3[39] == 1'b0 & add_temp_3[38] != 1'b0) || (add_temp_3[39] == 1'b0 && add_temp_3[38:0] == 39'b011111111111111111111111111111111111111) // special case0
) ? 39'b011111111111111111111111111111111111111 :
      (add_temp_3[39] == 1'b1 && add_temp_3[38] != 1'b1) ? 39'b100000000000000000000000000000000000000 : add_temp_3[38:0];

  assign sumvector2[1] = sumdelay_pipeline1[2];

  always @ (posedge clk or posedge reset)
    begin: sumdelay_pipeline_process2
      if (reset == 1'b1) begin
        sumdelay_pipeline2[0] <= 0;
        sumdelay_pipeline2[1] <= 0;
      end
      else begin
        if (clk_enable == 1'b1) begin
          sumdelay_pipeline2[0] <= sumvector2[0];
          sumdelay_pipeline2[1] <= sumvector2[1];
        end
      end
    end // sumdelay_pipeline_process2

  assign add_signext_8 = sumdelay_pipeline2[0];
  assign add_signext_9 = sumdelay_pipeline2[1];
  assign add_temp_4 = add_signext_8 + add_signext_9;
  assign sum3 = ((add_temp_4[39] == 1'b0 & add_temp_4[38] != 1'b0) || (add_temp_4[39] == 1'b0 && add_temp_4[38:0] == 39'b011111111111111111111111111111111111111) // special case0
) ? 39'b011111111111111111111111111111111111111 :
      (add_temp_4[39] == 1'b1 && add_temp_4[38] != 1'b1) ? 39'b100000000000000000000000000000000000000 : add_temp_4[38:0];

  assign output_typeconvert = ((sum3[38] == 1'b0 & sum3[37:32] != 6'b000000) || (sum3[38] == 1'b0 && sum3[32:15] == 18'b011111111111111111) // special case0
) ? 18'b011111111111111111 :
      (sum3[38] == 1'b1 && sum3[37:32] != 6'b111111) ? 18'b100000000000000000 : (sum3[32:0] + {sum3[15], {14{~sum3[15]}}})>>>15;

  always @ (posedge clk or posedge reset)
    begin: Output_Register_process
      if (reset == 1'b1) begin
        output_register <= 0;
      end
      else begin
        if (clk_enable == 1'b1) begin
          output_register <= output_typeconvert;
        end
      end
    end // Output_Register_process

  // Assignment Statements
  assign ce_out = phase_1;
  assign filter_out = output_register;
endmodule  // inverseSinc
