lbl_801D2454:
/* 801D2454 00000000  94 21 FF B0 */	stwu r1, -0x50(r1)
/* 801D2458 00000004  7C 08 02 A6 */	mflr r0
/* 801D245C 00000008  90 01 00 54 */	stw r0, 0x54(r1)
/* 801D2460 0000000C  DB E1 00 40 */	stfd f31, 0x40(r1)
/* 801D2464 00000010  F3 E1 00 48 */	psq_st f31, 72(r1), 0, 0 /* qr0 */
/* 801D2468 00000000  DB C1 00 30 */	stfd f30, 0x30(r1)
/* 801D246C 00000004  F3 C1 00 38 */	psq_st f30, 56(r1), 0, 0 /* qr0 */
/* 801D2470 00000008  DB A1 00 20 */	stfd f29, 0x20(r1)
/* 801D2474 00000020  F3 A1 00 28 */	psq_st f29, 40(r1), 0, 0 /* qr0 */
/* 801D2478 00000000  39 61 00 20 */	addi r11, r1, 0x20
/* 801D247C 00000004  48 18 FD 5D */	bl _savegpr_28
/* 801D2480 00000008  7C 7C 1B 78 */	mr r28, r3
/* 801D2484 0000000C  7C 9D 23 78 */	mr r29, r4
/* 801D2488 00000010  FF A0 08 90 */	fmr f29, f1
/* 801D248C 00000014  FF C0 10 90 */	fmr f30, f2
/* 801D2490 00000018  FF E0 18 90 */	fmr f31, f3
/* 801D2494 0000001C  7C FE 3B 78 */	mr r30, r7
/* 801D2498 00000020  7D 1F 43 78 */	mr r31, r8
/* 801D249C 00000024  7C A4 2B 78 */	mr r4, r5
/* 801D24A0 00000028  7C C5 33 78 */	mr r5, r6
/* 801D24A4 0000002C  38 C1 00 0C */	addi r6, r1, 0xc
/* 801D24A8 00000030  38 E1 00 08 */	addi r7, r1, 8
/* 801D24AC 00000034  48 00 08 1D */	bl calcOffset__18dMenu_Fmap2DBack_cFUcPCcPfPf
/* 801D24B0 00000038  7F 83 E3 78 */	mr r3, r28
/* 801D24B4 0000003C  7F A4 EB 78 */	mr r4, r29
/* 801D24B8 00000040  C0 01 00 0C */	lfs f0, 0xc(r1)
/* 801D24BC 00000044  EC 3D 00 2A */	fadds f1, f29, f0
/* 801D24C0 00000048  C0 01 00 08 */	lfs f0, 8(r1)
/* 801D24C4 0000004C  EC 5E 00 2A */	fadds f2, f30, f0
/* 801D24C8 00000050  FC 60 F8 90 */	fmr f3, f31
/* 801D24CC 00000054  7F C5 F3 78 */	mr r5, r30
/* 801D24D0 00000058  7F E6 FB 78 */	mr r6, r31
/* 801D24D4 0000005C  4B FF FC 2D */	bl setIcon2DPos__18dMenu_Fmap2DBack_cFUcfffUcb
/* 801D24D8 00000084  E3 E1 00 48 */	psq_l f31, 72(r1), 0, 0 /* qr0 */
/* 801D24DC 00000000  CB E1 00 40 */	lfd f31, 0x40(r1)
/* 801D24E0 0000008C  E3 C1 00 38 */	psq_l f30, 56(r1), 0, 0 /* qr0 */
/* 801D24E4 00000000  CB C1 00 30 */	lfd f30, 0x30(r1)
/* 801D24E8 00000094  E3 A1 00 28 */	psq_l f29, 40(r1), 0, 0 /* qr0 */
/* 801D24EC 00000000  CB A1 00 20 */	lfd f29, 0x20(r1)
/* 801D24F0 00000004  39 61 00 20 */	addi r11, r1, 0x20
/* 801D24F4 00000008  48 18 FD 31 */	bl _restgpr_28
/* 801D24F8 0000000C  80 01 00 54 */	lwz r0, 0x54(r1)
/* 801D24FC 00000010  7C 08 03 A6 */	mtlr r0
/* 801D2500 00000014  38 21 00 50 */	addi r1, r1, 0x50
/* 801D2504 00000018  4E 80 00 20 */	blr 
