Total Cycles:                               95663 (956.63 msec)
Execution Cycles:                           64840 ( 67.78%)
Stall Cycles:                               30823 ( 32.22%)
Nops:                                        6520 (  6.82%)
Executed operations:                       162264

Executed branches:                          18012 ( 11.10% ops)(27.78% insts)
Not taken branches:                          7712 (  4.75% ops)(11.89% insts)(42.82% br)
Taken branches:                             10300 (  6.35% ops)(15.89% insts)(57.18% br)
  Taken uncond branches:                     5274 (  3.25% ops)( 8.13% insts)(29.28% br)
  Taken cond branches:                       5026 (  3.10% ops)( 7.75% insts)(27.90% br)
Size of Loaded Code:                        29376 Bytes

Instruction Memory Operations:
  Accesses:                                 69773
    Hits (Hit Rate):                        69524 ( 99.64%)
    Misses (Miss Rate):                       249 (  0.36%)
Instruction Memory Stall Cycles
  Total (in cycles):                         4056 (100.00%)
    Due to Misses:                           3735 ( 92.09%)
    Due to Bus Conflicts:                     321 (  7.91%)

Data Memory Operations:                     Cache          
  Accesses:                                 50951 (100.00%)
    Hits (Hit Rate):                        50049 ( 98.23%)
    Misses (Miss Rate):                       902 (  1.77%)
  Write Backs (% of Misses):                  627 ( 69.51%)
Data Memory Stall Cycles
  Total (in cycles):                        16467 (100.00%)
    Due to Misses:                          12628 ( 76.69%)
    Due to Bus Conflicts:                    3839 ( 23.31%)

Percentage Bus Bandwidth Consumed:          24.31%


Avg. IPC (no stalls):   2.50
Avg. IPC (with stalls): 1.70

  cycle counter =        64840
  total ops     =       162264
   width[ 0] =          478
   width[ 1] =        21466
   width[ 2] =        13229
   width[ 3] =        10149
   width[ 4] =         5677
   width[ 5] =         2129
   width[ 6] =          984
   width[ 7] =          497
   width[ 8] =         1395
   width[11] =           25
   width[12] =           61
   width[13] =         2230

Flat profile (cycles)
       Total   Total%        Insts   Insts%       Dcache  Dcache%       Icache  Icache% Function
       24947    26.08        19994    30.84         2492     3.22          420     0.61 compressf
       21920    22.91        15740    24.28          476     0.61          510     0.74 decompress
       15549    16.25        13088    20.19          294     0.38          270     0.39 output
       15518    16.22        14034    21.64            0     0.00          360     0.52 compressgetcode
       13699    14.32          713     1.10         8764    11.31          450     0.66 cl_hash
         510     0.53          164     0.25           56     0.07          225     0.33 __sfvwrite
         386     0.40           58     0.09           84     0.11          210     0.31 Compress
         350     0.37          230     0.35           -0    -0.00           90     0.13 fflush
         315     0.33           92     0.14           56     0.07          150     0.22 _bcopy
         240     0.25           56     0.09           28     0.04          120     0.17 __smakebuf
         210     0.22           45     0.07           98     0.13           30     0.04 std
         198     0.21           16     0.02           14     0.02          150     0.22 rindex
         189     0.20           49     0.08           42     0.05           75     0.11 __swsetup
         188     0.20           64     0.10           28     0.04           90     0.13 _malloc_r
         134     0.14           49     0.08           14     0.02           60     0.09 _morecore_r
         134     0.14           21     0.03           14     0.02           60     0.09 __sinit
         129     0.13           18     0.03           42     0.05           45     0.07 _fstat_r
         125     0.13           72     0.11           -0    -0.00           45     0.07 __wrap_memchr
         115     0.12           27     0.04           14     0.02           60     0.09 exit
         109     0.11           54     0.08            0     0.00           45     0.07 _fwalk
         109     0.11           40     0.06           14     0.02           45     0.07 _write_r
         104     0.11           48     0.07           14     0.02           30     0.04 _sbrk_r
         100     0.10           10     0.02           56     0.07           30     0.04 __vex_main
          97     0.10           44     0.07            0     0.00           45     0.07 __swrite
          88     0.09           51     0.08            0     0.00           30     0.04 __wrap_strlen
          61     0.06            9     0.01           14     0.02           30     0.04 puts
          58     0.06           22     0.03            0     0.00           30     0.04 __wrap_memmove
          57     0.06           25     0.04           14     0.02           15     0.02 _puts_r
          24     0.03            7     0.01            0     0.00           15     0.02 _cleanup_r
           0             0             0  (others not profiled)

Simulation time  =     0.0074 s
Simulation speed =    21.9632 MOPS


ta_init using <run_dir>/vex.cfg

	CoreCkFreq           0.1
	BusCkFreq            0.1
	lg2CacheSize         15	# (CacheSize            = 32768)
	lg2Sets              2	# (Sets                 = 4)
	lg2LineSize          5	# (LineSize             = 32)
	MissPenalty          14
	WBPenalty            11
	lg2StrSize           9	# (StrSize              = 512)
	lg2StrSets           4	# (StrSets              = 16)
	lg2StrLineSize       5	# (StrLineSize          = 32)
	StrMissPenalty       14
	StrWBPenalty         11
	lg2ICacheSize        15	# (ICacheSize           = 32768)
	lg2ICacheSets        0	# (ICacheSets           = 1)
	lg2ICacheLineSize    6	# (ICacheLineSize       = 64)
	ICachePenalty        15
	NumCaches            1
	BranchStall          1
	StreamEnable         FALSE
	PrefetchEnable       TRUE
	LockEnable           FALSE
	ProfGranularity      AUTO


