/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [9:0] _02_;
  wire [5:0] _03_;
  reg [3:0] _04_;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_2z;
  wire [21:0] celloutsig_1_3z;
  wire [15:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = celloutsig_1_5z | ~(in_data[165]);
  assign celloutsig_1_0z = in_data[150] | in_data[127];
  assign celloutsig_0_2z = _00_ | _01_;
  reg [5:0] _08_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _08_ <= 6'h00;
    else _08_ <= in_data[28:23];
  assign { _00_, _03_[4], _01_, _03_[2:0] } = _08_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _02_ <= 10'h000;
    else _02_ <= { celloutsig_1_3z[9:3], celloutsig_1_2z[2], in_data[100:99] };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _04_ <= 4'h0;
    else _04_ <= celloutsig_1_3z[16:13];
  assign celloutsig_1_3z = { in_data[100], celloutsig_1_0z, celloutsig_1_2z[2], in_data[100:99], celloutsig_1_2z[2], in_data[100:99], celloutsig_1_2z[2], in_data[100:99], celloutsig_1_2z[2], in_data[100:99], 2'h0, celloutsig_1_2z[2], in_data[100:99], celloutsig_1_2z[2], in_data[100:99] } / { 1'h1, in_data[185:168], celloutsig_1_0z, 2'h0 };
  assign celloutsig_1_12z = { _02_[7:1], celloutsig_1_5z } <= celloutsig_1_4z[15:8];
  assign celloutsig_1_18z = { in_data[128:124], celloutsig_1_15z, _04_ } <= _02_;
  assign celloutsig_1_19z = { in_data[158:155], celloutsig_1_15z, celloutsig_1_12z, celloutsig_1_13z } < { celloutsig_1_13z, _04_, 1'h0, celloutsig_1_15z };
  assign celloutsig_1_5z = | { celloutsig_1_4z[15:4], celloutsig_1_0z };
  assign celloutsig_1_13z = | { _02_[9:4], celloutsig_1_0z };
  assign celloutsig_0_1z = { _00_, _03_[4], _01_, _03_[2:0] } << { _00_, _03_[4], _01_, _03_[2:0] };
  assign celloutsig_1_2z[2] = in_data[101] - in_data[120];
  assign celloutsig_1_4z = { celloutsig_1_3z[19:6], 1'h0, celloutsig_1_0z } - { in_data[173:165], 1'h0, celloutsig_1_0z, celloutsig_1_2z[2], in_data[100:99], 1'h0, celloutsig_1_0z };
  assign { _03_[5], _03_[3] } = { _00_, _01_ };
  assign celloutsig_1_2z[1:0] = in_data[100:99];
  assign { out_data[128], out_data[96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_1z, celloutsig_0_2z };
endmodule
