/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  wire celloutsig_0_10z;
  wire [31:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_2z;
  wire [23:0] celloutsig_0_3z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire [39:0] celloutsig_1_12z;
  wire [2:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = celloutsig_0_3z[17] | celloutsig_0_3z[10];
  assign celloutsig_0_9z = celloutsig_0_2z[5] | _00_;
  assign celloutsig_0_10z = celloutsig_0_2z[9] | celloutsig_0_9z;
  assign celloutsig_1_8z = celloutsig_1_4z | celloutsig_1_6z[0];
  assign celloutsig_1_1z = ~(celloutsig_1_0z[5] ^ in_data[168]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[3] ^ celloutsig_1_3z[2]);
  assign celloutsig_1_18z = ~(celloutsig_1_12z[4] ^ celloutsig_1_14z[1]);
  reg [8:0] _09_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _09_ <= 9'h000;
    else _09_ <= { celloutsig_0_2z[12:5], celloutsig_0_7z };
  assign { _01_[8:7], _00_, _01_[5:0] } = _09_;
  assign celloutsig_1_0z = - in_data[106:101];
  assign celloutsig_0_1z = - in_data[79:48];
  assign celloutsig_1_3z = - { celloutsig_1_0z[2:0], celloutsig_1_1z };
  assign celloutsig_1_6z = - { in_data[157:155], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_7z = - { celloutsig_1_0z[5:4], celloutsig_1_1z, celloutsig_1_6z };
  assign celloutsig_0_2z = - celloutsig_0_1z[22:10];
  assign celloutsig_1_9z = - { celloutsig_1_8z, celloutsig_1_0z };
  assign celloutsig_1_12z = - in_data[150:111];
  assign celloutsig_1_14z = - { celloutsig_1_7z[0], celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_3z = - in_data[27:4];
  assign celloutsig_1_19z = - { celloutsig_1_9z[4:1], celloutsig_1_1z, celloutsig_1_14z };
  assign _01_[6] = _00_;
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_9z, celloutsig_0_10z };
endmodule
