           
           Efinix FPGA Placement and Routing.
           Version: 2025.1.110.2.15 
           Compiled: Jun 21 2025.
           
           Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.

           
           The Tool Is Based on VPR of University of Toronto,
           a free open source code under MIT license.
           
           
INFO     : Running Placement and Routing for Family "Trion", Device "T120F576" ...
           
           ***** Beginning stage routing graph generation ... *****
INFO     : Read ipin pattern from /opt/efinix/efinity/2025.1/arch/./routing/ipin_oph.xml
INFO     : Finished parsing ipin pattern file '/opt/efinix/efinity/2025.1/arch/./routing/ipin_oph.xdb'.
INFO     : Finished parsing switch_block file '/opt/efinix/efinity/2025.1/arch/./routing/sb_connectivity_subset.xdb'.
INFO     : BuildGraph process took 13.4504 seconds.
INFO     : 	BuildGraph process took 12.97 seconds (approximately) in total CPU time.
INFO     : BuildGraph process virtual memory usage: begin = 419.932 MB, end = 2085.64 MB, delta = 1665.7 MB
INFO     : BuildGraph process resident set memory usage: begin = 318.744 MB, end = 1984.58 MB, delta = 1665.83 MB
INFO     : 	BuildGraph process peak resident set memory usage = 1984.58 MB
INFO     : check rr_graph process took 0.492249 seconds.
INFO     : 	check rr_graph process took 0.49 seconds (approximately) in total CPU time.
INFO     : check rr_graph process virtual memory usage: begin = 2293.6 MB, end = 2293.6 MB, delta = 0 MB
INFO     : check rr_graph process resident set memory usage: begin = 2192.63 MB, end = 2192.63 MB, delta = 0 MB
INFO     : 	check rr_graph process peak resident set memory usage = 2192.63 MB
INFO     : Generated 6654471 RR nodes and 25232254 RR edges
INFO     : This design has 0 global control net(s). See /home/lalli/Downloads/Efinity_stuff/testing_PLLs/outflow/testing_PLLs.route.rpt for details.
INFO     : Routing graph took 14.3806 seconds.
INFO     : 	Routing graph took 13.8 seconds (approximately) in total CPU time.
INFO     : Routing graph virtual memory usage: begin = 419.932 MB, end = 2293.6 MB, delta = 1873.66 MB
INFO     : Routing graph resident set memory usage: begin = 318.112 MB, end = 2192.81 MB, delta = 1874.7 MB
INFO     : 	Routing graph peak resident set memory usage = 2192.81 MB
           ***** Ending stage routing graph generation *****
           
           ***** Beginning stage routing ... *****
WARNING  : No ports matched 'clk'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:20] No valid pin(s) found for clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:20] Unable to run 'create_clock' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:28] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:28] set_output_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:28] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:29] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:29] set_output_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:29] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:30] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:30] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:30] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:31] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:31] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:31] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:32] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:32] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:32] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:33] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:33] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:33] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:34] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:34] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:34] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:35] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:35] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:35] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:36] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:36] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:36] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:37] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:37] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:37] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:38] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:38] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:38] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:39] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:39] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:39] Unable to run 'set_input_delay' constraint due to warnings found
INFO     : SDC file '/home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc' parsed successfully.
INFO     : 2 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.
INFO     :  ---------      -------     --------------      -------------
INFO     :  Iteration      Overuse     Crit Path (ns)      Calc Time (s)
INFO     :  ---------      -------     --------------      -------------
INFO     :          1         8087              17.94               1.12
INFO     :          2          423              17.94               3.01
INFO     :          3           59              17.94              0.767
INFO     :          4            1              17.94              0.306
INFO     :          5            1              17.94              0.193
INFO     :          6            1              17.94              0.192
INFO     :          7            1              17.94              0.191
INFO     :          8            1              17.94               0.19
INFO     :          9            1              17.94               0.19
INFO     :         10            1              17.94               0.19
INFO     :         11            3              18.26               0.19
INFO     :         12            0              18.26              0.204
           
INFO     : Successfully routed netlist after 12 routing iterations and 18266072 heapops
INFO     : Completed net delay value cross check successfully.
           ***** Beginning stage routing check ... *****
           ***** Ending stage routing check *****
           
INFO     : Serial number (magic cookie) for the routing is: 261375873
INFO     : Netlist fully routed.
INFO     : Successfully created FPGA route file '/home/lalli/Downloads/Efinity_stuff/testing_PLLs/outflow/testing_PLLs.route'
INFO     : Routing took 8.02741 seconds.
INFO     : 	Routing took 8.61 seconds (approximately) in total CPU time.
INFO     : Routing virtual memory usage: begin = 2293.6 MB, end = 2690.3 MB, delta = 396.704 MB
INFO     : Routing resident set memory usage: begin = 2192.81 MB, end = 2555.28 MB, delta = 362.468 MB
INFO     : 	Routing peak resident set memory usage = 2555.28 MB
           ***** Ending stage routing *****
           
           ***** Beginning stage final timing analysis ... *****
WARNING  : No ports matched 'clk'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:20] No valid pin(s) found for clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:20] Unable to run 'create_clock' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:28] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:28] set_output_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:28] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:29] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:29] set_output_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:29] Unable to run 'set_output_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:30] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:30] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:30] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:31] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:31] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:31] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:32] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:32] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:32] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:33] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:33] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:33] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:34] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:34] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:34] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:35] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:35] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:35] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:36] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:36] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:36] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:37] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:37] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:37] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:38] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:38] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:38] Unable to run 'set_input_delay' constraint due to warnings found
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:39] No clocks matched 'bscan_TCK'
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:39] set_input_delay: No valid clock found for -clock
WARNING  : [SDC /home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc:39] Unable to run 'set_input_delay' constraint due to warnings found
INFO     : SDC file '/home/lalli/Downloads/Efinity_stuff/testing_PLLs/testing_PLLs.pt.sdc' parsed successfully.
INFO     : 2 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
   clk_0        18.420        54.289         (R-R)
   clk_1        18.333        54.546         (R-R)

Geomean max period: 18.376

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     clk_0            clk_0            10.000           -8.420           (R-R)
     clk_0            clk_1            10.000            3.070           (R-R)
     clk_1            clk_1            20.000            1.667           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     clk_0            clk_0            0.000            0.307            (R-R)
     clk_0            clk_1            0.000            0.667            (R-R)
     clk_1            clk_1            0.000            0.309            (R-R)

WARNING  : Clock domain between clk_0 (rising) and clk_0 (rising) may not meet (slack: -8.420 ns) the setup (max) timing requirement
INFO     : Write Timing Report to "/home/lalli/Downloads/Efinity_stuff/testing_PLLs/outflow/testing_PLLs.timing.rpt" ...
INFO     : final timing analysis took 0.325098 seconds.
INFO     : 	final timing analysis took 0.21 seconds (approximately) in total CPU time.
INFO     : final timing analysis virtual memory usage: begin = 2690.3 MB, end = 2690.3 MB, delta = 0 MB
INFO     : final timing analysis resident set memory usage: begin = 2556.51 MB, end = 2557 MB, delta = 0.488 MB
INFO     : 	final timing analysis peak resident set memory usage = 2557 MB
           ***** Ending stage final timing analysis *****
           
           ***** Beginning stage bitstream generation ... *****
INFO     : Reading core interface constraints file "/home/lalli/Downloads/Efinity_stuff/testing_PLLs/outflow/testing_PLLs.interface.csv"
INFO     : Successfully read core interface constraints file "/home/lalli/Downloads/Efinity_stuff/testing_PLLs/outflow/testing_PLLs.interface.csv"
INFO     : Finished writing bitstream file /home/lalli/Downloads/Efinity_stuff/testing_PLLs/work_pnr/testing_PLLs.lbf.
INFO     : Bitstream generation took 2.37154 seconds.
INFO     : 	Bitstream generation took 2.3 seconds (approximately) in total CPU time.
INFO     : Bitstream generation virtual memory usage: begin = 2690.3 MB, end = 2690.3 MB, delta = 0 MB
INFO     : Bitstream generation resident set memory usage: begin = 2557 MB, end = 2557.93 MB, delta = 0.932 MB
INFO     : 	Bitstream generation peak resident set memory usage = 2557.93 MB
           ***** Ending stage bitstream generation *****
           
INFO     : The entire flow of EFX_PNR took 32.3907 seconds.
INFO     : 	The entire flow of EFX_PNR took 42.66 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_PNR virtual memory usage: begin = 119.364 MB, end = 2690.3 MB, delta = 2570.94 MB
INFO     : The entire flow of EFX_PNR resident set memory usage: begin = 39.208 MB, end = 2557.93 MB, delta = 2518.72 MB
INFO     : 	The entire flow of EFX_PNR peak resident set memory usage = 2557.93 MB
