#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Feb 12 18:07:16 2023
# Process ID: 8008
# Current directory: D:/Workspace/Verilog/verilog_practice
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11572 D:\Workspace\Verilog\verilog_practice\verilog_practice.xpr
# Log file: D:/Workspace/Verilog/verilog_practice/vivado.log
# Journal file: D:/Workspace/Verilog/verilog_practice\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Workspace/Verilog/verilog_practice/verilog_practice.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/Workspace/Verilog/verilog_practice/files/kuznechik_cipher.sv'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Workspace/Verilog/verilog_practice/verilog_practice.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.098 ; gain = 0.000
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/Workspace/Verilog/verilog_practice/files/kuznechik_cipher.sv] -no_script -reset -force -quiet
remove_files  D:/Workspace/Verilog/verilog_practice/files/kuznechik_cipher.sv
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim'
"xelab -wto 000d9e09ee6842c58a232bfac0dba701 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 000d9e09ee6842c58a232bfac0dba701 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/Verilog/verilog_practice/verilog_practice.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {D:/Workspace/Verilog/verilog_practice/testbench_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config D:/Workspace/Verilog/verilog_practice/testbench_behav.wcfg
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1013.098 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project project_1 D:/Workspace/Verilog/project_1 -part xc7a12ticsg325-1L
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1013.098 ; gain = 0.000
add_files -norecurse {D:/Workspace/Verilog/project_1/files/look_up_tables/keys.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_133.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_251.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_192.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_32.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_148.mem D:/Workspace/Verilog/project_1/files/look_up_tables/S_box.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_16.mem D:/Workspace/Verilog/project_1/files/look_up_tables/S_box_inverted.mem D:/Workspace/Verilog/project_1/files/look_up_tables/L_muliplications/L_194.mem}
add_files -norecurse {D:/Workspace/Verilog/project_1/files/testbench.sv D:/Workspace/Verilog/project_1/files/cipher.sv}
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module key_overlay_module
INFO: [VRFC 10-311] analyzing module linear_overlay_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_linear_result' is not allowed [D:/Workspace/Verilog/project_1/files/cipher.sv:190]
INFO: [VRFC 10-311] analyzing module nonlinear_overlay_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_overlay_module
Compiling module xil_defaultlib.linear_overlay_module
Compiling module xil_defaultlib.nonlinear_overlay_module
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb 12 18:16:26 2023. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 12 18:16:26 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1013.098 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1013.098 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1013.098 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module key_overlay_module
INFO: [VRFC 10-311] analyzing module linear_overlay_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_linear_result' is not allowed [D:/Workspace/Verilog/project_1/files/cipher.sv:190]
INFO: [VRFC 10-311] analyzing module nonlinear_overlay_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_overlay_module
Compiling module xil_defaultlib.linear_overlay_module
Compiling module xil_defaultlib.nonlinear_overlay_module
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1013.098 ; gain = 0.000
launch_runs synth_1 -jobs 3
[Sun Feb 12 18:20:53 2023] Launched synth_1...
Run output will be captured here: D:/Workspace/Verilog/project_1/project_1.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a12ticsg325-1L
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1160.168 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1234.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 1353.488 ; gain = 340.391
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 2381.078 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2381.078 ; gain = 0.000
open_wave_config {D:/Workspace/Verilog/verilog_practice/testbench_behav.wcfg}
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2381.078 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2381.078 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2381.078 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2381.078 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2381.078 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2381.078 ; gain = 0.000
run 35 us
Trying to cipher           1 chunk of data
Trying to cipher           2 chunk of data
Trying to cipher           3 chunk of data
Trying to cipher           4 chunk of data
Trying to cipher           5 chunk of data
Trying to cipher           6 chunk of data
Trying to cipher           7 chunk of data
Trying to cipher           8 chunk of data
Trying to cipher           9 chunk of data
Trying to cipher          10 chunk of data
Ciphering has been finished.
============================
===== Ciphered message =====
============================
0 žv—¹^¿|¼›(·h¨LñIýàhh£ò×m ~/ºwÃ…]Ê«a$&|ÿT®¶ŽÕušY Àƒ¢<­ý4âç‚iMå~”pïídV®Ü˜w
\sQ;Ôß–>6Ó}f0bQ;’–±ÅðNEƒ{í™æh;öpôaòï•Û¹”¸D-²é‹¶˜MüøfŽ‚‘&%3Ç.d>›(\L;ÂR)÷TˆÊ:üÀ€m~…¾
============================
$finish called at time : 19375 ns : File "D:/Workspace/Verilog/project_1/files/testbench.sv" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module key_overlay_module
INFO: [VRFC 10-311] analyzing module linear_overlay_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_linear_result' is not allowed [D:/Workspace/Verilog/project_1/files/cipher.sv:190]
INFO: [VRFC 10-311] analyzing module nonlinear_overlay_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_overlay_module
Compiling module xil_defaultlib.linear_overlay_module
Compiling module xil_defaultlib.nonlinear_overlay_module
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 2381.078 ; gain = 0.000
run 35 us
Trying to cipher           1 chunk of data
Trying to cipher           2 chunk of data
Trying to cipher           3 chunk of data
Trying to cipher           4 chunk of data
Trying to cipher           5 chunk of data
Trying to cipher           6 chunk of data
Trying to cipher           7 chunk of data
Trying to cipher           8 chunk of data
Trying to cipher           9 chunk of data
Trying to cipher          10 chunk of data
Ciphering has been finished.
============================
===== Ciphered message =====
============================
Never gonna give you up
Never gonna let you down
Never gonna run around and desert you
Never gonna make you cry
Never gonna say goodbye
Never gonna tell a lie and hurt you     
============================
$finish called at time : 18385 ns : File "D:/Workspace/Verilog/project_1/files/testbench.sv" Line 84
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module key_overlay_module
INFO: [VRFC 10-311] analyzing module linear_overlay_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_linear_result' is not allowed [D:/Workspace/Verilog/project_1/files/cipher.sv:190]
INFO: [VRFC 10-311] analyzing module nonlinear_overlay_module
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Workspace/Verilog/project_1/files/cipher.sv:311]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Workspace/Verilog/project_1/files/cipher.sv:312]
ERROR: [VRFC 10-2865] module 'nonlinear_overlay_module' ignored due to previous errors [D:/Workspace/Verilog/project_1/files/cipher.sv:202]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module key_overlay_module
INFO: [VRFC 10-311] analyzing module linear_overlay_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_linear_result' is not allowed [D:/Workspace/Verilog/project_1/files/cipher.sv:190]
INFO: [VRFC 10-311] analyzing module nonlinear_overlay_module
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Workspace/Verilog/project_1/files/cipher.sv:311]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [D:/Workspace/Verilog/project_1/files/cipher.sv:312]
ERROR: [VRFC 10-2865] module 'nonlinear_overlay_module' ignored due to previous errors [D:/Workspace/Verilog/project_1/files/cipher.sv:202]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module key_overlay_module
INFO: [VRFC 10-311] analyzing module linear_overlay_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_linear_result' is not allowed [D:/Workspace/Verilog/project_1/files/cipher.sv:190]
INFO: [VRFC 10-311] analyzing module nonlinear_overlay_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_overlay_module
Compiling module xil_defaultlib.linear_overlay_module
Compiling module xil_defaultlib.nonlinear_overlay_module
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 2381.078 ; gain = 0.000
run 35 us
Trying to cipher           1 chunk of data
Trying to cipher           2 chunk of data
Trying to cipher           3 chunk of data
Trying to cipher           4 chunk of data
Trying to cipher           5 chunk of data
Trying to cipher           6 chunk of data
Trying to cipher           7 chunk of data
Trying to cipher           8 chunk of data
Trying to cipher           9 chunk of data
Trying to cipher          10 chunk of data
Ciphering has been finished.
============================
===== Ciphered message =====
============================
Never gonna give you up
Never gonna let you down
Never gonna run around and desert you
Never gonna make you cry
Never gonna say goodbye
Never gonna tell a lie and hurt you     
============================
$finish called at time : 18385 ns : File "D:/Workspace/Verilog/project_1/files/testbench.sv" Line 84
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Workspace/Verilog/project_1/project_1.runs/synth_1

launch_runs synth_1 -jobs 3
[Sun Feb 12 21:39:43 2023] Launched synth_1...
Run output will be captured here: D:/Workspace/Verilog/project_1/project_1.runs/synth_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2381.078 ; gain = 0.000
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2381.078 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module key_overlay_module
INFO: [VRFC 10-311] analyzing module linear_overlay_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_linear_result' is not allowed [D:/Workspace/Verilog/project_1/files/cipher.sv:190]
INFO: [VRFC 10-311] analyzing module nonlinear_overlay_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_overlay_module
Compiling module xil_defaultlib.linear_overlay_module
Compiling module xil_defaultlib.nonlinear_overlay_module
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 2381.078 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/keys.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_133.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_251.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_192.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_32.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_148.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_16.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/S_box_inverted.mem'
INFO: [SIM-utils-43] Exported 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/L_194.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/cipher.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cipher
INFO: [VRFC 10-311] analyzing module key_overlay_module
INFO: [VRFC 10-311] analyzing module linear_overlay_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'data_linear_result' is not allowed [D:/Workspace/Verilog/project_1/files/cipher.sv:190]
INFO: [VRFC 10-311] analyzing module nonlinear_overlay_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Workspace/Verilog/project_1/files/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto af7c292b25bc4a228b230f710a2ff8ce --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Workspace/Verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.key_overlay_module
Compiling module xil_defaultlib.linear_overlay_module
Compiling module xil_defaultlib.nonlinear_overlay_module
Compiling module xil_defaultlib.cipher
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Testbench has been started.
Resetting
Trying to cipher           0 chunk of data
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 2381.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
open_project D:/Workspace/Verilog/verilog_practice/verilog_practice.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/Workspace/Verilog/verilog_practice/verilog_practice.srcs/sources_1'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
