# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../lab4.V" \
"../../../../../select.v" \
"../../../../../splitter1.v" \
"../../../../../splitter2.v" \
"../../../../../splitter3.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_T74LS373_0_0/sim/design_1_T74LS373_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_T74LS04_0_0/sim/design_1_T74LS04_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_m62256_0_0/sim/design_1_m62256_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_m62256_1_0/sim/design_1_m62256_1_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_select_0_0/sim/design_1_select_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_PIC16F873_0_0/sim/design_1_PIC16F873_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_splitter1_0_0/sim/design_1_splitter1_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_splitter2_0_0/sim/design_1_splitter2_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/ip/design_1_splitter3_0_0/sim/design_1_splitter3_0_0.v" \
"../../../../project_1.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \
"../../../../../test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
