{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706674546750 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706674546750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 30 23:15:46 2024 " "Processing started: Tue Jan 30 23:15:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706674546750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706674546750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ThirtyTwoBitToSevenSeg -c ThirtyTwoBitToSevenSeg " "Command: quartus_map --read_settings_files=on --write_settings_files=off ThirtyTwoBitToSevenSeg -c ThirtyTwoBitToSevenSeg" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706674546750 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1706674547041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobittosevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file thirtytwobittosevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ThirtyTwoBitToSevenSeg-behave " "Found design unit 1: ThirtyTwoBitToSevenSeg-behave" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706674547383 ""} { "Info" "ISGN_ENTITY_NAME" "1 ThirtyTwoBitToSevenSeg " "Found entity 1: ThirtyTwoBitToSevenSeg" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706674547383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706674547383 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ThirtyTwoBitToSevenSeg " "Elaborating entity \"ThirtyTwoBitToSevenSeg\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1706674547413 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bin1 ThirtyTwoBitToSevenSeg.vhd(70) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(70): signal \"bin1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706674547415 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bin2 ThirtyTwoBitToSevenSeg.vhd(71) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(71): signal \"bin2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706674547415 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex1 ThirtyTwoBitToSevenSeg.vhd(79) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(79): signal \"hex1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706674547416 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex2 ThirtyTwoBitToSevenSeg.vhd(80) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(80): signal \"hex2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706674547416 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex3 ThirtyTwoBitToSevenSeg.vhd(81) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(81): signal \"hex3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706674547417 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex4 ThirtyTwoBitToSevenSeg.vhd(82) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(82): signal \"hex4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706674547417 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex5 ThirtyTwoBitToSevenSeg.vhd(83) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(83): signal \"hex5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706674547418 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex6 ThirtyTwoBitToSevenSeg.vhd(84) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(84): signal \"hex6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706674547418 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex7 ThirtyTwoBitToSevenSeg.vhd(85) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(85): signal \"hex7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706674547418 "|ThirtyTwoBitToSevenSeg"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hex8 ThirtyTwoBitToSevenSeg.vhd(86) " "VHDL Process Statement warning at ThirtyTwoBitToSevenSeg.vhd(86): signal \"hex8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ThirtyTwoBitToSevenSeg.vhd" "" { Text "H:/School/Year 4/Winter/CEG 3156 - Computer Systems Design/Labs/32 Bit Binary Display Output/ThirtyTwoBitToSevenSeg.vhd" 86 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706674547419 "|ThirtyTwoBitToSevenSeg"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1706674547823 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706674547823 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "223 " "Implemented 223 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "41 " "Implemented 41 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1706674547845 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1706674547845 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1706674547845 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1706674547845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706674547857 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 30 23:15:47 2024 " "Processing ended: Tue Jan 30 23:15:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706674547857 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706674547857 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706674547857 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706674547857 ""}
