{
    "DESIGN_NAME": "freq_mul_x8",
    "VERILOG_FILES": "dir::repo/RST_CLK_CTRL/src/rtl/*.v",
    "FP_CORE_UTIL": 40,
    "FP_ASPECT_RATIO": 0.6,
    "FP_PDN_CORE_RING": true,
    "PL_TARGET_DENSITY": 0.60,
    "FP_PIN_ORDER_CFG": "dir::repo/RST_CLK_CTRL/openlane/freq_mul_x8_pins.cfg",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hs",
    "STD_CELL_LIBRARY_OPT": "sky130_fd_sc_hs",
    "SYNTH_CAP_LOAD": 50,
    "CLOCK_PORT": "fb_out",
    "CLOCK_PERIOD": 1.25,
    "BASE_SDC_FILE": "dir::repo/RST_CLK_CTRL/openlane/freq_mul_x8.sdc",
    "IO_PCT": 0.0,
    "PL_RESIZER_HOLD_SLACK_MARGIN": 0.25,
    "PL_RESIZER_SETUP_SLACK_MARGIN": 0.20,
    "GLB_RESIZER_SETUP_SLACK_MARGIN": 0.15,
    "SYNTH_READ_BLACKBOX_LIB": 1,
    "PL_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "PL_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "GLB_RESIZER_DESIGN_OPTIMIZATIONS": 1,
    "GLB_RESIZER_TIMING_OPTIMIZATIONS": 1,
    "SYNTH_BUFFERING": 0,
    "TOP_MARGIN_MULT": 1,
    "BOTTOM_MARGIN_MULT": 1,
    "LEFT_MARGIN_MULT": 8,
    "RIGHT_MARGIN_MULT": 8,
    "pdk::gf180mcu*": {
    },
    "pdk::sky130*": {
        
    }
}