<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Users\chris\OneDrive\HW_Projects\FuncGen\SynthesizerFiles\FunctionGen\FunctionGen_Implmnt\synlog\FunctionGen_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>FunctionGen_pll|PLLOUTCOREA_derived_clock</data>
<data>19.9 MHz</data>
<data>77.1 MHz</data>
<data>37.333</data>
</row>
<row>
<data>FunctionGen_pll|PLLOUTCOREB_derived_clock</data>
<data>9.9 MHz</data>
<data>124.8 MHz</data>
<data>92.605</data>
</row>
<row>
<data>FunctionGen|dds_clk_derived_clock</data>
<data>9.9 MHz</data>
<data>132.9 MHz</data>
<data>NA</data>
</row>
<row>
<data>FunctionGen|r_Clock</data>
<data>12.0 MHz</data>
<data>NA</data>
<data>NA</data>
</row>
</report_table>
