<profile>
    <ReportVersion>
        <Version>2023.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xck26-sfvc784-2LV-c</Part>
        <TopModelName>srcnn</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>1731744184</Best-caseLatency>
            <Average-caseLatency>1836601784</Average-caseLatency>
            <Worst-caseLatency>1940935096</Worst-caseLatency>
            <Best-caseRealTimeLatency>17.317 sec</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>18.366 sec</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>19.409 sec</Worst-caseRealTimeLatency>
            <Interval-min>1731744185</Interval-min>
            <Interval-max>1940935097</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_18_1>
                <Slack>7.30</Slack>
                <TripCount>64</TripCount>
                <Latency>12517568</Latency>
                <AbsoluteTimeLatency>125175680</AbsoluteTimeLatency>
                <IterationLatency>195587</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_19_2>
                    <Slack>7.30</Slack>
                    <TripCount>255</TripCount>
                    <Latency>195585</Latency>
                    <AbsoluteTimeLatency>1955850</AbsoluteTimeLatency>
                    <IterationLatency>767</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_20_3>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>765</Latency>
                        <AbsoluteTimeLatency>7650</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_20_3>
                </VITIS_LOOP_19_2>
            </VITIS_LOOP_18_1>
            <VITIS_LOOP_30_4>
                <Slack>7.30</Slack>
                <TripCount>32</TripCount>
                <Latency>6258784</Latency>
                <AbsoluteTimeLatency>62587840</AbsoluteTimeLatency>
                <IterationLatency>195587</IterationLatency>
                <InstanceList/>
                <VITIS_LOOP_31_5>
                    <Slack>7.30</Slack>
                    <TripCount>255</TripCount>
                    <Latency>195585</Latency>
                    <AbsoluteTimeLatency>1955850</AbsoluteTimeLatency>
                    <IterationLatency>767</IterationLatency>
                    <InstanceList/>
                    <VITIS_LOOP_32_6>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>765</Latency>
                        <AbsoluteTimeLatency>7650</AbsoluteTimeLatency>
                        <IterationLatency>3</IterationLatency>
                        <InstanceList/>
                    </VITIS_LOOP_32_6>
                </VITIS_LOOP_31_5>
            </VITIS_LOOP_30_4>
        </SummaryOfLoopLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>11102</BRAM_18K>
            <DSP>90</DSP>
            <FF>30917</FF>
            <LUT>21986</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>288</BRAM_18K>
            <DSP>1248</DSP>
            <FF>234240</FF>
            <LUT>117120</LUT>
            <URAM>64</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>srcnn</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_address0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_ce0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>input_ftmap_q0</name>
            <Object>input_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_address0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>13</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_ce0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_weights_q0</name>
            <Object>conv1_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_address0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>6</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_ce0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv1_biases_q0</name>
            <Object>conv1_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_address0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>11</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_ce0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_weights_q0</name>
            <Object>conv2_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_address0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>5</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_ce0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv2_biases_q0</name>
            <Object>conv2_biases</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_address0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>10</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_ce0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_weights_q0</name>
            <Object>conv3_weights</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>conv3_biases</name>
            <Object>conv3_biases</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_address0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>16</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_ce0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_we0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>output_ftmap_d0</name>
            <Object>output_ftmap</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>srcnn</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv1_fu_216</InstName>
                    <ModuleName>conv1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>216</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_conv1_Pipeline_debug2_fu_1203</InstName>
                            <ModuleName>conv1_Pipeline_debug2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>1203</ID>
                            <BindInstances>add_ln105_fu_3129_p2 add_ln105_1_fu_3165_p2 add_ln105_2_fu_3201_p2 add_ln105_3_fu_3237_p2 add_ln105_4_fu_3273_p2 add_ln105_5_fu_3309_p2 add_ln105_6_fu_3345_p2 fmul_32ns_32ns_32_3_max_dsp_1_U20 fmul_32ns_32ns_32_3_max_dsp_1_U21 fmul_32ns_32ns_32_3_max_dsp_1_U22 fmul_32ns_32ns_32_3_max_dsp_1_U23 fmul_32ns_32ns_32_3_max_dsp_1_U24 fmul_32ns_32ns_32_3_max_dsp_1_U25 fmul_32ns_32ns_32_3_max_dsp_1_U26 fmul_32ns_32ns_32_3_max_dsp_1_U27 fadd_32ns_32ns_32_4_full_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U20 fadd_32ns_32ns_32_4_full_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U21 fadd_32ns_32ns_32_4_full_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U22 fadd_32ns_32ns_32_4_full_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U23 fadd_32ns_32ns_32_4_full_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U24 fadd_32ns_32ns_32_4_full_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U25 fadd_32ns_32ns_32_4_full_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U26 fadd_32ns_32ns_32_4_full_dsp_1_U3 fmul_32ns_32ns_32_3_max_dsp_1_U27 fadd_32ns_32ns_32_4_full_dsp_1_U3 fadd_32ns_32ns_32_4_full_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U20 fadd_32ns_32ns_32_4_full_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U21 fadd_32ns_32ns_32_4_full_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U22 fadd_32ns_32ns_32_4_full_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U23 fadd_32ns_32ns_32_4_full_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U24 fadd_32ns_32ns_32_4_full_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U25 fadd_32ns_32ns_32_4_full_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U26 fadd_32ns_32ns_32_4_full_dsp_1_U5 fmul_32ns_32ns_32_3_max_dsp_1_U27 fadd_32ns_32ns_32_4_full_dsp_1_U5 fadd_32ns_32ns_32_4_full_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U20 fadd_32ns_32ns_32_4_full_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U21 fadd_32ns_32ns_32_4_full_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U22 fadd_32ns_32ns_32_4_full_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U23 fadd_32ns_32ns_32_4_full_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U24 fadd_32ns_32ns_32_4_full_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U25 fadd_32ns_32ns_32_4_full_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U26 fadd_32ns_32ns_32_4_full_dsp_1_U7 fmul_32ns_32ns_32_3_max_dsp_1_U27 fadd_32ns_32ns_32_4_full_dsp_1_U7 fadd_32ns_32ns_32_4_full_dsp_1_U9 fmul_32ns_32ns_32_3_max_dsp_1_U20 fadd_32ns_32ns_32_4_full_dsp_1_U9 fmul_32ns_32ns_32_3_max_dsp_1_U21 fadd_32ns_32ns_32_4_full_dsp_1_U9 fmul_32ns_32ns_32_3_max_dsp_1_U22 fadd_32ns_32ns_32_4_full_dsp_1_U9 fmul_32ns_32ns_32_3_max_dsp_1_U23 fadd_32ns_32ns_32_4_full_dsp_1_U9 fmul_32ns_32ns_32_3_max_dsp_1_U24 fadd_32ns_32ns_32_4_full_dsp_1_U9 fmul_32ns_32ns_32_3_max_dsp_1_U25 fadd_32ns_32ns_32_4_full_dsp_1_U9 fmul_32ns_32ns_32_3_max_dsp_1_U26 fadd_32ns_32ns_32_4_full_dsp_1_U9 fmul_32ns_32ns_32_3_max_dsp_1_U27 fadd_32ns_32ns_32_4_full_dsp_1_U9 fadd_32ns_32ns_32_4_full_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U20 fadd_32ns_32ns_32_4_full_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U21 fadd_32ns_32ns_32_4_full_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U22 fadd_32ns_32ns_32_4_full_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U23 fadd_32ns_32ns_32_4_full_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U24 fadd_32ns_32ns_32_4_full_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U25 fadd_32ns_32ns_32_4_full_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U26 fadd_32ns_32ns_32_4_full_dsp_1_U11 fmul_32ns_32ns_32_3_max_dsp_1_U27 fadd_32ns_32ns_32_4_full_dsp_1_U11 fadd_32ns_32ns_32_4_full_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U20 fadd_32ns_32ns_32_4_full_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U21 fadd_32ns_32ns_32_4_full_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U22 fadd_32ns_32ns_32_4_full_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U23 fadd_32ns_32ns_32_4_full_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U24 fadd_32ns_32ns_32_4_full_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U25 fadd_32ns_32ns_32_4_full_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U26 fadd_32ns_32ns_32_4_full_dsp_1_U13 fmul_32ns_32ns_32_3_max_dsp_1_U27 fadd_32ns_32ns_32_4_full_dsp_1_U13 fadd_32ns_32ns_32_4_full_dsp_1_U15 fmul_32ns_32ns_32_3_max_dsp_1_U20 fadd_32ns_32ns_32_4_full_dsp_1_U15 fmul_32ns_32ns_32_3_max_dsp_1_U21 fadd_32ns_32ns_32_4_full_dsp_1_U15 fmul_32ns_32ns_32_3_max_dsp_1_U22 fadd_32ns_32ns_32_4_full_dsp_1_U15 fmul_32ns_32ns_32_3_max_dsp_1_U23 fadd_32ns_32ns_32_4_full_dsp_1_U15 fmul_32ns_32ns_32_3_max_dsp_1_U24 fadd_32ns_32ns_32_4_full_dsp_1_U15 fmul_32ns_32ns_32_3_max_dsp_1_U25 fadd_32ns_32ns_32_4_full_dsp_1_U15 fmul_32ns_32ns_32_3_max_dsp_1_U26 fadd_32ns_32ns_32_4_full_dsp_1_U15 fmul_32ns_32ns_32_3_max_dsp_1_U27 fadd_32ns_32ns_32_4_full_dsp_1_U15 fadd_32ns_32ns_32_4_full_dsp_1_U17 fmul_32ns_32ns_32_3_max_dsp_1_U20 fadd_32ns_32ns_32_4_full_dsp_1_U17 fmul_32ns_32ns_32_3_max_dsp_1_U21 fadd_32ns_32ns_32_4_full_dsp_1_U17 fmul_32ns_32ns_32_3_max_dsp_1_U22 fadd_32ns_32ns_32_4_full_dsp_1_U17 fmul_32ns_32ns_32_3_max_dsp_1_U23 fadd_32ns_32ns_32_4_full_dsp_1_U17 fmul_32ns_32ns_32_3_max_dsp_1_U24 fadd_32ns_32ns_32_4_full_dsp_1_U17 fmul_32ns_32ns_32_3_max_dsp_1_U25 fadd_32ns_32ns_32_4_full_dsp_1_U17 fmul_32ns_32ns_32_3_max_dsp_1_U26 fadd_32ns_32ns_32_4_full_dsp_1_U17 fmul_32ns_32ns_32_3_max_dsp_1_U27 fadd_32ns_32ns_32_4_full_dsp_1_U17 add_ln105_7_fu_3110_p2 add_ln105_8_fu_3147_p2 add_ln105_9_fu_3183_p2 add_ln105_10_fu_3219_p2 add_ln105_11_fu_3255_p2 add_ln105_12_fu_3291_p2 add_ln105_13_fu_3327_p2 add_ln105_14_fu_3363_p2 add_ln100_fu_3059_p2 fmul_32ns_32ns_32_3_max_dsp_1_U28 fadd_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U29 fadd_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U31 fadd_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U2 fmul_32ns_32ns_32_3_max_dsp_1_U28 fadd_32ns_32ns_32_4_full_dsp_1_U4 fmul_32ns_32ns_32_3_max_dsp_1_U29 fadd_32ns_32ns_32_4_full_dsp_1_U4 fmul_32ns_32ns_32_3_max_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U4 fmul_32ns_32ns_32_3_max_dsp_1_U31 fadd_32ns_32ns_32_4_full_dsp_1_U4 fmul_32ns_32ns_32_3_max_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U4 fmul_32ns_32ns_32_3_max_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U4 fmul_32ns_32ns_32_3_max_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U4 fmul_32ns_32ns_32_3_max_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U4 fmul_32ns_32ns_32_3_max_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U4 fmul_32ns_32ns_32_3_max_dsp_1_U28 fadd_32ns_32ns_32_4_full_dsp_1_U6 fmul_32ns_32ns_32_3_max_dsp_1_U29 fadd_32ns_32ns_32_4_full_dsp_1_U6 fmul_32ns_32ns_32_3_max_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U6 fmul_32ns_32ns_32_3_max_dsp_1_U31 fadd_32ns_32ns_32_4_full_dsp_1_U6 fmul_32ns_32ns_32_3_max_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U6 fmul_32ns_32ns_32_3_max_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U6 fmul_32ns_32ns_32_3_max_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U6 fmul_32ns_32ns_32_3_max_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U6 fmul_32ns_32ns_32_3_max_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U6 fmul_32ns_32ns_32_3_max_dsp_1_U28 fadd_32ns_32ns_32_4_full_dsp_1_U8 fmul_32ns_32ns_32_3_max_dsp_1_U29 fadd_32ns_32ns_32_4_full_dsp_1_U8 fmul_32ns_32ns_32_3_max_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U8 fmul_32ns_32ns_32_3_max_dsp_1_U31 fadd_32ns_32ns_32_4_full_dsp_1_U8 fmul_32ns_32ns_32_3_max_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U8 fmul_32ns_32ns_32_3_max_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U8 fmul_32ns_32ns_32_3_max_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U8 fmul_32ns_32ns_32_3_max_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U8 fmul_32ns_32ns_32_3_max_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U8 fmul_32ns_32ns_32_3_max_dsp_1_U28 fadd_32ns_32ns_32_4_full_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U29 fadd_32ns_32ns_32_4_full_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U31 fadd_32ns_32ns_32_4_full_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U10 fmul_32ns_32ns_32_3_max_dsp_1_U28 fadd_32ns_32ns_32_4_full_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U29 fadd_32ns_32ns_32_4_full_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U31 fadd_32ns_32ns_32_4_full_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U12 fmul_32ns_32ns_32_3_max_dsp_1_U28 fadd_32ns_32ns_32_4_full_dsp_1_U14 fmul_32ns_32ns_32_3_max_dsp_1_U29 fadd_32ns_32ns_32_4_full_dsp_1_U14 fmul_32ns_32ns_32_3_max_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U14 fmul_32ns_32ns_32_3_max_dsp_1_U31 fadd_32ns_32ns_32_4_full_dsp_1_U14 fmul_32ns_32ns_32_3_max_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U14 fmul_32ns_32ns_32_3_max_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U14 fmul_32ns_32ns_32_3_max_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U14 fmul_32ns_32ns_32_3_max_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U14 fmul_32ns_32ns_32_3_max_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U14 fmul_32ns_32ns_32_3_max_dsp_1_U28 fadd_32ns_32ns_32_4_full_dsp_1_U16 fmul_32ns_32ns_32_3_max_dsp_1_U29 fadd_32ns_32ns_32_4_full_dsp_1_U16 fmul_32ns_32ns_32_3_max_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U16 fmul_32ns_32ns_32_3_max_dsp_1_U31 fadd_32ns_32ns_32_4_full_dsp_1_U16 fmul_32ns_32ns_32_3_max_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U16 fmul_32ns_32ns_32_3_max_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U16 fmul_32ns_32ns_32_3_max_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U16 fmul_32ns_32ns_32_3_max_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U16 fmul_32ns_32ns_32_3_max_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U16 fmul_32ns_32ns_32_3_max_dsp_1_U28 fadd_32ns_32ns_32_4_full_dsp_1_U18 fmul_32ns_32ns_32_3_max_dsp_1_U29 fadd_32ns_32ns_32_4_full_dsp_1_U18 fmul_32ns_32ns_32_3_max_dsp_1_U30 fadd_32ns_32ns_32_4_full_dsp_1_U18 fmul_32ns_32ns_32_3_max_dsp_1_U31 fadd_32ns_32ns_32_4_full_dsp_1_U18 fmul_32ns_32ns_32_3_max_dsp_1_U32 fadd_32ns_32ns_32_4_full_dsp_1_U18 fmul_32ns_32ns_32_3_max_dsp_1_U33 fadd_32ns_32ns_32_4_full_dsp_1_U18 fmul_32ns_32ns_32_3_max_dsp_1_U34 fadd_32ns_32ns_32_4_full_dsp_1_U18 fmul_32ns_32ns_32_3_max_dsp_1_U35 fadd_32ns_32ns_32_4_full_dsp_1_U18 fmul_32ns_32ns_32_3_max_dsp_1_U36 fadd_32ns_32ns_32_4_full_dsp_1_U18 add_ln96_fu_3078_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln34_fu_1341_p2 sub77_fu_1377_p2 add_ln37_fu_1403_p2 add_ln40_fu_1461_p2 add_ln44_fu_1506_p2 add_ln41_fu_1529_p2 add_ln44_1_fu_1544_p2 add_ln42_fu_1564_p2 sub81_fu_1493_p2 add_ln62_fu_1600_p2 add_ln57_fu_1620_p2 tmp_fu_1631_p2 empty_44_fu_1641_p2 empty_45_fu_1664_p2 sub_ln62_fu_1703_p2 add_ln62_1_fu_1713_p2 add_ln58_fu_1737_p2 add_ln61_fu_1753_p2 add_ln61_1_fu_1763_p2 add_ln11_fu_1782_p2 add_ln62_2_fu_1821_p2 empty_47_fu_1848_p2 add_ln70_fu_1864_p2 empty_48_fu_1873_p2 add_ln75_fu_1895_p2 empty_49_fu_1909_p2 add_ln75_1_fu_1927_p2 add_ln75_2_fu_1944_p2 add_ln73_fu_1956_p2 add_ln75_3_fu_1966_p2 add_ln74_fu_1982_p2 empty_50_fu_2021_p2 indvars_iv_next225_fu_2037_p2 empty_51_fu_2068_p2 empty_52_fu_2074_p2 empty_53_fu_2100_p2 empty_54_fu_2106_p2 empty_55_fu_2132_p2 empty_56_fu_2138_p2 empty_57_fu_2164_p2 empty_58_fu_2170_p2 empty_59_fu_2196_p2 empty_60_fu_2202_p2 empty_61_fu_2228_p2 empty_62_fu_2234_p2 empty_63_fu_2260_p2 empty_64_fu_2266_p2 empty_65_fu_2292_p2 empty_67_fu_2306_p2 empty_68_fu_2316_p2 empty_69_fu_2326_p2 empty_70_fu_2336_p2 empty_71_fu_2346_p2 empty_72_fu_2356_p2 empty_73_fu_2366_p2 empty_74_fu_2376_p2 empty_75_fu_2386_p2 add_ln93_fu_2406_p2 empty_76_fu_2426_p2 empty_77_fu_2436_p2 empty_78_fu_2446_p2 empty_79_fu_2456_p2 empty_80_fu_2466_p2 empty_81_fu_2476_p2 empty_82_fu_2486_p2 empty_83_fu_2496_p2 empty_84_fu_2506_p2 empty_85_fu_2516_p2 empty_86_fu_2526_p2 empty_87_fu_2656_p2 empty_88_fu_2719_p2 empty_89_fu_2782_p2 empty_90_fu_2845_p2 empty_91_fu_2908_p2 empty_92_fu_2971_p2 empty_93_fu_3034_p2 empty_94_fu_3070_p2 empty_95_fu_2536_p2 empty_96_fu_2546_p2 empty_97_fu_2665_p2 empty_98_fu_2728_p2 empty_99_fu_2791_p2 empty_100_fu_2854_p2 empty_101_fu_2917_p2 empty_102_fu_2980_p2 empty_103_fu_3043_p2 empty_104_fu_3074_p2 empty_105_fu_2556_p2 empty_106_fu_2566_p2 empty_107_fu_2674_p2 empty_108_fu_2737_p2 empty_109_fu_2800_p2 empty_110_fu_2863_p2 empty_111_fu_2926_p2 empty_112_fu_2989_p2 empty_113_fu_3052_p2 empty_114_fu_3078_p2 empty_115_fu_2576_p2 empty_116_fu_2586_p2 empty_117_fu_2683_p2 empty_118_fu_2746_p2 empty_119_fu_2809_p2 empty_120_fu_2872_p2 empty_121_fu_2935_p2 empty_122_fu_2998_p2 empty_123_fu_3061_p2 empty_124_fu_3082_p2 empty_125_fu_2596_p2 empty_126_fu_2606_p2 empty_127_fu_2692_p2 empty_128_fu_2755_p2 empty_129_fu_2818_p2 empty_130_fu_2881_p2 empty_131_fu_2944_p2 empty_132_fu_3007_p2 empty_133_fu_3086_p2 empty_134_fu_3095_p2 empty_135_fu_2616_p2 empty_136_fu_2626_p2 empty_137_fu_2701_p2 empty_138_fu_2764_p2 empty_139_fu_2827_p2 empty_140_fu_2890_p2 empty_141_fu_2953_p2 empty_142_fu_3016_p2 empty_143_fu_3099_p2 empty_144_fu_3108_p2 empty_145_fu_2636_p2 empty_146_fu_2646_p2 empty_147_fu_2710_p2 empty_148_fu_2773_p2 empty_149_fu_2836_p2 empty_150_fu_2899_p2 empty_151_fu_2962_p2 empty_152_fu_3025_p2 empty_153_fu_3112_p2 empty_154_fu_3116_p2 add_ln117_fu_3174_p2 empty_155_fu_3183_p2 sub_ln121_fu_3205_p2 add_ln121_1_fu_3219_p2 add_ln118_fu_3246_p2 empty_156_fu_3257_p2 add_ln121_2_fu_3267_p2 sub_ln121_1_fu_3288_p2 add_ln121_3_fu_3298_p2 add_ln119_fu_3322_p2 add_ln121_fu_3338_p2 add_ln121_4_fu_3348_p2 add_ln31_fu_1383_p2 out_tile_U in_tile_0_U conv1_float_255_255_float_1_9_9_float_float_255_255_w_8_U conv1_float_255_255_float_1_9_9_float_float_255_255_w_7_U conv1_float_255_255_float_1_9_9_float_float_255_255_w_6_U conv1_float_255_255_float_1_9_9_float_float_255_255_w_5_U conv1_float_255_255_float_1_9_9_float_float_255_255_w_4_U conv1_float_255_255_float_1_9_9_float_float_255_255_w_3_U conv1_float_255_255_float_1_9_9_float_float_255_255_w_2_U conv1_float_255_255_float_1_9_9_float_float_255_255_w_1_U conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w_U</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2_fu_250</InstName>
                    <ModuleName>conv2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>250</ID>
                    <BindInstances>sub_ln20_fu_209_p2 add_ln10_fu_233_p2 add_ln20_fu_251_p2 sub_ln20_1_fu_272_p2 add_ln11_fu_284_p2 add_ln20_2_fu_302_p2 add_ln12_fu_318_p2 sub_ln17_fu_344_p2 add_ln17_fu_354_p2 add_ln17_2_fu_391_p2 add_ln15_fu_407_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv3_fu_262</InstName>
                    <ModuleName>conv3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>262</ID>
                    <BindInstances>sub_ln46_fu_239_p2 add_ln13_fu_255_p2 add_ln46_fu_265_p2 add_ln14_fu_285_p2 sub_ln41_fu_315_p2 add_ln41_fu_337_p2 add_ln18_fu_349_p2 add_ln41_1_fu_364_p2 add_ln41_2_fu_385_p2 add_ln19_fu_397_p2 add_ln20_fu_403_p2 add_ln20_1_fu_413_p2 add_ln41_3_fu_466_p2 sub_ln41_1_fu_487_p2 add_ln41_4_fu_497_p2 add_ln30_fu_513_p2 add_ln31_fu_519_p2 add_ln31_1_fu_529_p2 add_ln41_5_fu_582_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>sub_ln21_fu_304_p2 add_ln18_fu_320_p2 add_ln21_fu_335_p2 sub_ln21_1_fu_356_p2 add_ln19_fu_368_p2 add_ln21_1_fu_382_p2 add_ln20_fu_398_p2 sub_ln33_fu_463_p2 fmul_32ns_32ns_32_3_max_dsp_1_U156 add_ln33_fu_494_p2 sub_ln33_1_fu_515_p2 add_ln31_fu_527_p2 add_ln33_1_fu_541_p2 add_ln32_fu_557_p2 feat1_U feat2_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv1_Pipeline_debug2</Name>
            <Loops>
                <debug2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>358</Best-caseLatency>
                    <Average-caseLatency>358</Average-caseLatency>
                    <Worst-caseLatency>358</Worst-caseLatency>
                    <Best-caseRealTimeLatency>3.580 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>3.580 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>3.580 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>358</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <debug2>
                        <Name>debug2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4</TripCount>
                        <Latency>356</Latency>
                        <AbsoluteTimeLatency>3.560 us</AbsoluteTimeLatency>
                        <PipelineII>9</PipelineII>
                        <PipelineDepth>330</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </debug2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>85</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>26067</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>15491</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>13</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_fu_3129_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_1_fu_3165_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_2_fu_3201_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_3_fu_3237_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_4_fu_3273_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_5_fu_3309_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_6_fu_3345_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U20" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U21" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U22" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U23" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U24" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U25" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U26" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U27" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U20" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_164_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U21" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_164_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U22" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_164_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U23" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_164_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U24" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_164_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U25" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_164_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U26" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_164_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U27" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_164_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U3" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U5" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U20" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U5" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U21" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U5" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U22" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U5" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U23" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U5" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U24" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U5" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U25" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U5" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U26" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U5" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U27" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U5" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U20" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U21" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U22" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U23" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U24" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U25" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U26" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U27" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U7" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U9" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U20" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U9" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U21" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U9" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U22" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U9" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U23" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U9" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U24" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U9" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U25" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U9" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U26" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U9" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U27" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U9" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U20" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U21" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U22" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U23" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U24" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U25" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U26" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U27" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_5_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U11" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U13" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U20" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U13" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U21" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U13" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U22" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U13" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U23" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U13" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U24" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U13" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U25" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U13" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U26" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U13" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U27" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U13" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U20" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U21" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U22" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U23" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U24" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U25" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U26" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U27" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U15" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U17" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U20" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U17" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U21" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U17" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U22" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U17" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U23" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U17" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U24" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U17" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U25" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U17" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U26" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U17" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U27" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_8_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U17" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_7_fu_3110_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_8_fu_3147_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_9_fu_3183_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_10_fu_3219_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_11_fu_3255_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_12_fu_3291_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_13_fu_3327_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln105_14_fu_3363_p2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="add_ln105_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_3059_p2" SOURCE="src/conv1.cpp:100" URAM="0" VARIABLE="add_ln100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U2" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U4" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U6" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U6" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U6" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U6" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U6" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U6" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U6" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U6" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_2_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U6" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_3_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_3_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U8" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_4_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_4_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U10" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U12" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_5_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U12" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U12" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_5_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U12" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U12" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U12" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U12" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_5_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U12" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_5_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U12" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_6_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_6_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_6_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_6_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_6_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_6_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_6_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_6_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U14" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_7_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_7_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_7_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_7_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_7_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_7_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_157"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_7_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_158"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_7_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U16" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_159"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U28" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U18" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_160"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U29" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_8_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U18" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_161"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U30" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_8_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U18" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_162"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U31" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_8_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U18" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_163"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U32" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_8_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U18" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_164"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U33" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_8_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U18" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_165"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U34" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_8_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U18" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_166"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U35" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_8_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U18" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_167"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="2" LOOP="debug2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U36" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="mul_1_8_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="3" LOOP="debug2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_4_full_dsp_1_U18" SOURCE="src/conv1.cpp:105" URAM="0" VARIABLE="acc_168"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln96_fu_3078_p2" SOURCE="src/conv1.cpp:96" URAM="0" VARIABLE="add_ln96"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv1</Name>
            <Loops>
                <outputFeatureTile>
                    <outputHeightTile>
                        <outputWidthTile>
                            <initializeWithBias>
                                <VITIS_LOOP_41_1>
                                    <VITIS_LOOP_42_2/>
                                </VITIS_LOOP_41_1>
                            </initializeWithBias>
                            <VITIS_LOOP_57_3>
                                <VITIS_LOOP_58_4/>
                            </VITIS_LOOP_57_3>
                            <loadWeightTile>
                                <VITIS_LOOP_73_6>
                                    <VITIS_LOOP_74_7/>
                                </VITIS_LOOP_73_6>
                            </loadWeightTile>
                            <tileCalculation>
                                <debug1/>
                            </tileCalculation>
                            <tileWritewBack>
                                <VITIS_LOOP_118_9>
                                    <VITIS_LOOP_119_10/>
                                </VITIS_LOOP_118_9>
                            </tileWritewBack>
                        </outputWidthTile>
                    </outputHeightTile>
                </outputFeatureTile>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16968849</Best-caseLatency>
                    <Average-caseLatency>121826449</Average-caseLatency>
                    <Worst-caseLatency>226159761</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.170 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>1.218 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.262 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16968849 ~ 226159761</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <outputFeatureTile>
                        <Name>outputFeatureTile</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>16968848 ~ 226159760</Latency>
                        <AbsoluteTimeLatency>0.170 sec ~ 2.262 sec</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>2121106</min>
                                <max>28269970</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>2121106 ~ 28269970</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <outputHeightTile>
                            <Name>outputHeightTile</Name>
                            <Slack>7.30</Slack>
                            <TripCount>8</TripCount>
                            <Latency>2121104 ~ 28269968</Latency>
                            <AbsoluteTimeLatency>21.211 ms ~ 0.283 sec</AbsoluteTimeLatency>
                            <IterationLatency>
                                <range>
                                    <min>265138</min>
                                    <max>3533746</max>
                                </range>
                            </IterationLatency>
                            <PipelineDepth>265138 ~ 3533746</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <outputWidthTile>
                                <Name>outputWidthTile</Name>
                                <Slack>7.30</Slack>
                                <TripCount>8</TripCount>
                                <Latency>265136 ~ 3533744</Latency>
                                <AbsoluteTimeLatency>2.651 ms ~ 35.337 ms</AbsoluteTimeLatency>
                                <IterationLatency>
                                    <range>
                                        <min>33142</min>
                                        <max>441718</max>
                                    </range>
                                </IterationLatency>
                                <PipelineDepth>33142 ~ 441718</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <initializeWithBias>
                                    <Name>initializeWithBias</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>8728</Latency>
                                    <AbsoluteTimeLatency>87.280 us</AbsoluteTimeLatency>
                                    <IterationLatency>1091</IterationLatency>
                                    <PipelineDepth>1091</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_41_1>
                                        <Name>VITIS_LOOP_41_1</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>32</TripCount>
                                        <Latency>1088</Latency>
                                        <AbsoluteTimeLatency>10.880 us</AbsoluteTimeLatency>
                                        <IterationLatency>34</IterationLatency>
                                        <PipelineDepth>34</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <VITIS_LOOP_42_2>
                                            <Name>VITIS_LOOP_42_2</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>32</TripCount>
                                            <Latency>32</Latency>
                                            <AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
                                            <IterationLatency>1</IterationLatency>
                                            <PipelineDepth>1</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </VITIS_LOOP_42_2>
                                    </VITIS_LOOP_41_1>
                                </initializeWithBias>
                                <VITIS_LOOP_57_3>
                                    <Name>VITIS_LOOP_57_3</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>40</TripCount>
                                    <Latency>3280</Latency>
                                    <AbsoluteTimeLatency>32.800 us</AbsoluteTimeLatency>
                                    <IterationLatency>82</IterationLatency>
                                    <PipelineDepth>82</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_58_4>
                                        <Name>VITIS_LOOP_58_4</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>40</TripCount>
                                        <Latency>80</Latency>
                                        <AbsoluteTimeLatency>0.800 us</AbsoluteTimeLatency>
                                        <IterationLatency>2</IterationLatency>
                                        <PipelineDepth>2</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_58_4>
                                </VITIS_LOOP_57_3>
                                <loadWeightTile>
                                    <Name>loadWeightTile</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>2104</Latency>
                                    <AbsoluteTimeLatency>21.040 us</AbsoluteTimeLatency>
                                    <IterationLatency>263</IterationLatency>
                                    <PipelineDepth>263</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_73_6>
                                        <Name>VITIS_LOOP_73_6</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>9</TripCount>
                                        <Latency>261</Latency>
                                        <AbsoluteTimeLatency>2.610 us</AbsoluteTimeLatency>
                                        <IterationLatency>29</IterationLatency>
                                        <PipelineDepth>29</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <VITIS_LOOP_74_7>
                                            <Name>VITIS_LOOP_74_7</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>9</TripCount>
                                            <Latency>27</Latency>
                                            <AbsoluteTimeLatency>0.270 us</AbsoluteTimeLatency>
                                            <IterationLatency>3</IterationLatency>
                                            <PipelineDepth>3</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </VITIS_LOOP_74_7>
                                    </VITIS_LOOP_73_6>
                                </loadWeightTile>
                                <tileCalculation>
                                    <Name>tileCalculation</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>32</TripCount>
                                    <Latency>2112 ~ 410688</Latency>
                                    <AbsoluteTimeLatency>21.120 us ~ 4.107 ms</AbsoluteTimeLatency>
                                    <IterationLatency>
                                        <range>
                                            <min>66</min>
                                            <max>12834</max>
                                        </range>
                                    </IterationLatency>
                                    <PipelineDepth>66 ~ 12834</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <debug1>
                                        <Name>debug1</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>32</TripCount>
                                        <Latency>64 ~ 12832</Latency>
                                        <AbsoluteTimeLatency>0.640 us ~ 0.128 ms</AbsoluteTimeLatency>
                                        <IterationLatency>
                                            <range>
                                                <min>2</min>
                                                <max>401</max>
                                            </range>
                                        </IterationLatency>
                                        <PipelineDepth>2 ~ 401</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList>
                                            <Instance>grp_conv1_Pipeline_debug2_fu_1203</Instance>
                                        </InstanceList>
                                    </debug1>
                                </tileCalculation>
                                <tileWritewBack>
                                    <Name>tileWritewBack</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>8</TripCount>
                                    <Latency>16912</Latency>
                                    <AbsoluteTimeLatency>0.169 ms</AbsoluteTimeLatency>
                                    <IterationLatency>2114</IterationLatency>
                                    <PipelineDepth>2114</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_118_9>
                                        <Name>VITIS_LOOP_118_9</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>32</TripCount>
                                        <Latency>2112</Latency>
                                        <AbsoluteTimeLatency>21.120 us</AbsoluteTimeLatency>
                                        <IterationLatency>66</IterationLatency>
                                        <PipelineDepth>66</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                        <VITIS_LOOP_119_10>
                                            <Name>VITIS_LOOP_119_10</Name>
                                            <Slack>7.30</Slack>
                                            <TripCount>32</TripCount>
                                            <Latency>64</Latency>
                                            <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                                            <IterationLatency>2</IterationLatency>
                                            <PipelineDepth>2</PipelineDepth>
                                            <PipelineType>no</PipelineType>
                                            <InstanceList/>
                                        </VITIS_LOOP_119_10>
                                    </VITIS_LOOP_118_9>
                                </tileWritewBack>
                            </outputWidthTile>
                        </outputHeightTile>
                    </outputFeatureTile>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>38</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>13</UTIL_BRAM>
                    <DSP>85</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>29623</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>19715</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>16</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputHeightTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_1341_p2" SOURCE="src/conv1.cpp:34" URAM="0" VARIABLE="add_ln34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputHeightTile" OPTYPE="add" PRAGMA="" RTLNAME="sub77_fu_1377_p2" SOURCE="src/conv1.cpp:34" URAM="0" VARIABLE="sub77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputWidthTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_1403_p2" SOURCE="src/conv1.cpp:37" URAM="0" VARIABLE="add_ln37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="initializeWithBias" OPTYPE="add" PRAGMA="" RTLNAME="add_ln40_fu_1461_p2" SOURCE="src/conv1.cpp:40" URAM="0" VARIABLE="add_ln40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_1506_p2" SOURCE="src/conv1.cpp:44" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_41_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_1529_p2" SOURCE="src/conv1.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_1544_p2" SOURCE="src/conv1.cpp:44" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_1564_p2" SOURCE="src/conv1.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputWidthTile" OPTYPE="add" PRAGMA="" RTLNAME="sub81_fu_1493_p2" SOURCE="src/conv1.cpp:37" URAM="0" VARIABLE="sub81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_1600_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_1620_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="tmp_fu_1631_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="tmp"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_1641_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="empty_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_1664_p2" SOURCE="src/conv1.cpp:57" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_57_3" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln62_fu_1703_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="sub_ln62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_1713_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln58_fu_1737_p2" SOURCE="src/conv1.cpp:58" URAM="0" VARIABLE="add_ln58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_1753_p2" SOURCE="src/conv1.cpp:61" URAM="0" VARIABLE="add_ln61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_1763_p2" SOURCE="src/conv1.cpp:61" URAM="0" VARIABLE="add_ln61_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_1782_p2" SOURCE="src/conv1.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_58_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_2_fu_1821_p2" SOURCE="src/conv1.cpp:62" URAM="0" VARIABLE="add_ln62_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadWeightTile" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_1848_p2" SOURCE="src/conv1.cpp:70" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadWeightTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_1864_p2" SOURCE="src/conv1.cpp:70" URAM="0" VARIABLE="add_ln70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadWeightTile" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_1873_p2" SOURCE="src/conv1.cpp:70" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="loadWeightTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_1895_p2" SOURCE="src/conv1.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_1909_p2" SOURCE="src/conv1.cpp:70" URAM="0" VARIABLE="empty_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_1927_p2" SOURCE="src/conv1.cpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_1944_p2" SOURCE="src/conv1.cpp:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1956_p2" SOURCE="src/conv1.cpp:73" URAM="0" VARIABLE="add_ln73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_1966_p2" SOURCE="src/conv1.cpp:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_74_7" OPTYPE="add" PRAGMA="" RTLNAME="add_ln74_fu_1982_p2" SOURCE="src/conv1.cpp:74" URAM="0" VARIABLE="add_ln74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_2021_p2" SOURCE="" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next225_fu_2037_p2" SOURCE="" URAM="0" VARIABLE="indvars_iv_next225"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_2068_p2" SOURCE="" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_2074_p2" SOURCE="" URAM="0" VARIABLE="empty_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_53_fu_2100_p2" SOURCE="" URAM="0" VARIABLE="empty_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_2106_p2" SOURCE="" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_2132_p2" SOURCE="" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_2138_p2" SOURCE="" URAM="0" VARIABLE="empty_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_2164_p2" SOURCE="" URAM="0" VARIABLE="empty_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_2170_p2" SOURCE="" URAM="0" VARIABLE="empty_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_59_fu_2196_p2" SOURCE="" URAM="0" VARIABLE="empty_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_2202_p2" SOURCE="" URAM="0" VARIABLE="empty_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_2228_p2" SOURCE="" URAM="0" VARIABLE="empty_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_2234_p2" SOURCE="" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_2260_p2" SOURCE="" URAM="0" VARIABLE="empty_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_2266_p2" SOURCE="" URAM="0" VARIABLE="empty_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileCalculation" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_2292_p2" SOURCE="" URAM="0" VARIABLE="empty_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_2306_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_2316_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_2326_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_2336_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_2346_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_71"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_2356_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_2366_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_73"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_2376_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_74"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_2386_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_2406_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="add_ln93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_2426_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_76"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_2436_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_2446_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_78"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_2456_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_79"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_2466_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_80"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_2476_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_81"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_2486_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_2496_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_83"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_2506_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_84"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_2516_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_85"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_2526_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_86"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_2656_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_2719_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_88"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_2782_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_89"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_2845_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_90"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_2908_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_91"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_2971_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_3034_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_93"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_3070_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_94"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_2536_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_95"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_2546_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_96"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_2665_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_2728_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_98"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_2791_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_99"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_2854_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_100"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_2917_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_101"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_2980_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_3043_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_103"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_3074_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_104"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_2556_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_105"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_2566_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_106"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_2674_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_2737_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_108"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_2800_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_109"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_2863_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_110"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_2926_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_111"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_2989_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_3052_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_113"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_3078_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_114"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_2576_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_115"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_2586_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_116"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_117_fu_2683_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_2746_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_2809_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_2872_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_120"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_2935_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_2998_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_122"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_3061_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_123"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_124_fu_3082_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_124"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_125_fu_2596_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_125"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_2606_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_126"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_127_fu_2692_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_127"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_2755_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_128"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_129_fu_2818_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_129"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_2881_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_130"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_2944_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_131"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_132_fu_3007_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_132"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_133_fu_3086_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_133"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_3095_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_134"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_135_fu_2616_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_135"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_2626_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_136"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_137_fu_2701_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_137"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_2764_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_138"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_139_fu_2827_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_139"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_2890_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_140"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_141_fu_2953_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_3016_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_142"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_3099_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_143"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_3108_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_144"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_145_fu_2636_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_145"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_2646_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_147_fu_2710_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_2773_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_2836_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_149"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_2899_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_150"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_2962_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_151"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_3025_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_152"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_3112_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_153"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="debug1" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_3116_p2" SOURCE="src/conv1.cpp:93" URAM="0" VARIABLE="empty_154"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileWritewBack" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_3174_p2" SOURCE="src/conv1.cpp:117" URAM="0" VARIABLE="add_ln117"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileWritewBack" OPTYPE="add" PRAGMA="" RTLNAME="empty_155_fu_3183_p2" SOURCE="src/conv1.cpp:117" URAM="0" VARIABLE="empty_155"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="tileWritewBack" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln121_fu_3205_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="sub_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_1_fu_3219_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="add_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_3246_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="add_ln118"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_9" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_3257_p2" SOURCE="src/conv1.cpp:118" URAM="0" VARIABLE="empty_156"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_2_fu_3267_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="add_ln121_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_118_9" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln121_1_fu_3288_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="sub_ln121_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_3_fu_3298_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="add_ln121_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln119_fu_3322_p2" SOURCE="src/conv1.cpp:119" URAM="0" VARIABLE="add_ln119"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_fu_3338_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="add_ln121"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_119_10" OPTYPE="add" PRAGMA="" RTLNAME="add_ln121_4_fu_3348_p2" SOURCE="src/conv1.cpp:121" URAM="0" VARIABLE="add_ln121_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="outputFeatureTile" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_1383_p2" SOURCE="src/conv1.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="storage" BRAM="16" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="" RTLNAME="out_tile_U" SOURCE="" URAM="0" VARIABLE="out_tile"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="in_tile_0_U" SOURCE="" URAM="0" VARIABLE="in_tile_0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_w_8_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_w_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_w_7_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_w_7"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_w_6_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_w_6"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_w_5_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_w_5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_w_4_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_w_4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_w_3_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_w_3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_w_2_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_w_2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_float_255_255_float_1_9_9_float_float_255_255_w_1_U" SOURCE="" URAM="0" VARIABLE="conv1_float_255_255_float_1_9_9_float_float_255_255_w_1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w_U" SOURCE="" URAM="0" VARIABLE="conv1_mulmulmulmulfloat_255_255_float_1_9_9_float_float_255_255_w"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2</Name>
            <Loops>
                <VITIS_LOOP_10_1>
                    <VITIS_LOOP_11_2>
                        <VITIS_LOOP_12_3>
                            <VITIS_LOOP_15_4/>
                        </VITIS_LOOP_12_3>
                    </VITIS_LOOP_11_2>
                </VITIS_LOOP_10_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1202718817</Best-caseLatency>
                    <Average-caseLatency>1202718817</Average-caseLatency>
                    <Worst-caseLatency>1202718817</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.027 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.027 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>12.027 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1202718817</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_10_1>
                        <Name>VITIS_LOOP_10_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>1202718816</Latency>
                        <AbsoluteTimeLatency>12.027 sec</AbsoluteTimeLatency>
                        <IterationLatency>37584963</IterationLatency>
                        <PipelineDepth>37584963</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_11_2>
                            <Name>VITIS_LOOP_11_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>37584960</Latency>
                            <AbsoluteTimeLatency>0.376 sec</AbsoluteTimeLatency>
                            <IterationLatency>147392</IterationLatency>
                            <PipelineDepth>147392</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_12_3>
                                <Name>VITIS_LOOP_12_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>147390</Latency>
                                <AbsoluteTimeLatency>1.474 ms</AbsoluteTimeLatency>
                                <IterationLatency>578</IterationLatency>
                                <PipelineDepth>578</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_15_4>
                                    <Name>VITIS_LOOP_15_4</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>64</TripCount>
                                    <Latency>576</Latency>
                                    <AbsoluteTimeLatency>5.760 us</AbsoluteTimeLatency>
                                    <IterationLatency>9</IterationLatency>
                                    <PipelineDepth>9</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                </VITIS_LOOP_15_4>
                            </VITIS_LOOP_12_3>
                        </VITIS_LOOP_11_2>
                    </VITIS_LOOP_10_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>311</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>436</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_fu_209_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="sub_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_10_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln10_fu_233_p2" SOURCE="src/conv2.cpp:10" URAM="0" VARIABLE="add_ln10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_251_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln20_1_fu_272_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="sub_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_11_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln11_fu_284_p2" SOURCE="src/conv2.cpp:11" URAM="0" VARIABLE="add_ln11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_2_fu_302_p2" SOURCE="src/conv2.cpp:20" URAM="0" VARIABLE="add_ln20_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_12_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln12_fu_318_p2" SOURCE="src/conv2.cpp:12" URAM="0" VARIABLE="add_ln12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln17_fu_344_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="sub_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_354_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="add_ln17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_2_fu_391_p2" SOURCE="src/conv2.cpp:17" URAM="0" VARIABLE="add_ln17_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_15_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_407_p2" SOURCE="src/conv2.cpp:15" URAM="0" VARIABLE="add_ln15"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv3</Name>
            <Loops>
                <VITIS_LOOP_13_2>
                    <VITIS_LOOP_14_3>
                        <VITIS_LOOP_18_4>
                            <VITIS_LOOP_19_5>
                                <VITIS_LOOP_30_6/>
                            </VITIS_LOOP_19_5>
                        </VITIS_LOOP_18_4>
                    </VITIS_LOOP_14_3>
                </VITIS_LOOP_13_2>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>493280161</Best-caseLatency>
                    <Average-caseLatency>493280161</Average-caseLatency>
                    <Worst-caseLatency>493280161</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.933 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.933 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.933 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>493280161</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_13_2>
                        <Name>VITIS_LOOP_13_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>255</TripCount>
                        <Latency>493280160</Latency>
                        <AbsoluteTimeLatency>4.933 sec</AbsoluteTimeLatency>
                        <IterationLatency>1934432</IterationLatency>
                        <PipelineDepth>1934432</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_14_3>
                            <Name>VITIS_LOOP_14_3</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>1934430</Latency>
                            <AbsoluteTimeLatency>19.344 ms</AbsoluteTimeLatency>
                            <IterationLatency>7586</IterationLatency>
                            <PipelineDepth>7586</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_18_4>
                                <Name>VITIS_LOOP_18_4</Name>
                                <Slack>7.30</Slack>
                                <TripCount>32</TripCount>
                                <Latency>7584</Latency>
                                <AbsoluteTimeLatency>75.840 us</AbsoluteTimeLatency>
                                <IterationLatency>237</IterationLatency>
                                <PipelineDepth>237</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                                <VITIS_LOOP_19_5>
                                    <Name>VITIS_LOOP_19_5</Name>
                                    <Slack>7.30</Slack>
                                    <TripCount>5</TripCount>
                                    <Latency>235</Latency>
                                    <AbsoluteTimeLatency>2.350 us</AbsoluteTimeLatency>
                                    <IterationLatency>47</IterationLatency>
                                    <PipelineDepth>47</PipelineDepth>
                                    <PipelineType>no</PipelineType>
                                    <InstanceList/>
                                    <VITIS_LOOP_30_6>
                                        <Name>VITIS_LOOP_30_6</Name>
                                        <Slack>7.30</Slack>
                                        <TripCount>5</TripCount>
                                        <Latency>45</Latency>
                                        <AbsoluteTimeLatency>0.450 us</AbsoluteTimeLatency>
                                        <IterationLatency>9</IterationLatency>
                                        <PipelineDepth>9</PipelineDepth>
                                        <PipelineType>no</PipelineType>
                                        <InstanceList/>
                                    </VITIS_LOOP_30_6>
                                </VITIS_LOOP_19_5>
                            </VITIS_LOOP_18_4>
                        </VITIS_LOOP_14_3>
                    </VITIS_LOOP_13_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>366</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>605</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln46_fu_239_p2" SOURCE="src/conv3.cpp:46" URAM="0" VARIABLE="sub_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_13_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln13_fu_255_p2" SOURCE="src/conv3.cpp:13" URAM="0" VARIABLE="add_ln13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_265_p2" SOURCE="src/conv3.cpp:46" URAM="0" VARIABLE="add_ln46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_14_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln14_fu_285_p2" SOURCE="src/conv3.cpp:14" URAM="0" VARIABLE="add_ln14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln41_fu_315_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="sub_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_337_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_349_p2" SOURCE="src/conv3.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_364_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_385_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_397_p2" SOURCE="src/conv3.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_403_p2" SOURCE="src/conv3.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_413_p2" SOURCE="src/conv3.cpp:20" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_3_fu_466_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln41_1_fu_487_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="sub_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_4_fu_497_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln30_fu_513_p2" SOURCE="src/conv3.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_519_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_1_fu_529_p2" SOURCE="src/conv3.cpp:31" URAM="0" VARIABLE="add_ln31_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_5_fu_582_p2" SOURCE="src/conv3.cpp:41" URAM="0" VARIABLE="add_ln41_5"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>srcnn</Name>
            <Loops>
                <VITIS_LOOP_18_1>
                    <VITIS_LOOP_19_2>
                        <VITIS_LOOP_20_3/>
                    </VITIS_LOOP_19_2>
                </VITIS_LOOP_18_1>
                <VITIS_LOOP_30_4>
                    <VITIS_LOOP_31_5>
                        <VITIS_LOOP_32_6/>
                    </VITIS_LOOP_31_5>
                </VITIS_LOOP_30_4>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.016</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1731744184</Best-caseLatency>
                    <Average-caseLatency>1836601784</Average-caseLatency>
                    <Worst-caseLatency>1940935096</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.317 sec</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>18.366 sec</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>19.409 sec</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1731744185 ~ 1940935097</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_18_1>
                        <Name>VITIS_LOOP_18_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <Latency>12517568</Latency>
                        <AbsoluteTimeLatency>0.125 sec</AbsoluteTimeLatency>
                        <IterationLatency>195587</IterationLatency>
                        <PipelineDepth>195587</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_19_2>
                            <Name>VITIS_LOOP_19_2</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>195585</Latency>
                            <AbsoluteTimeLatency>1.956 ms</AbsoluteTimeLatency>
                            <IterationLatency>767</IterationLatency>
                            <PipelineDepth>767</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_20_3>
                                <Name>VITIS_LOOP_20_3</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>765</Latency>
                                <AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_20_3>
                        </VITIS_LOOP_19_2>
                    </VITIS_LOOP_18_1>
                    <VITIS_LOOP_30_4>
                        <Name>VITIS_LOOP_30_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>6258784</Latency>
                        <AbsoluteTimeLatency>62.588 ms</AbsoluteTimeLatency>
                        <IterationLatency>195587</IterationLatency>
                        <PipelineDepth>195587</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                        <VITIS_LOOP_31_5>
                            <Name>VITIS_LOOP_31_5</Name>
                            <Slack>7.30</Slack>
                            <TripCount>255</TripCount>
                            <Latency>195585</Latency>
                            <AbsoluteTimeLatency>1.956 ms</AbsoluteTimeLatency>
                            <IterationLatency>767</IterationLatency>
                            <PipelineDepth>767</PipelineDepth>
                            <PipelineType>no</PipelineType>
                            <InstanceList/>
                            <VITIS_LOOP_32_6>
                                <Name>VITIS_LOOP_32_6</Name>
                                <Slack>7.30</Slack>
                                <TripCount>255</TripCount>
                                <Latency>765</Latency>
                                <AbsoluteTimeLatency>7.650 us</AbsoluteTimeLatency>
                                <IterationLatency>3</IterationLatency>
                                <PipelineDepth>3</PipelineDepth>
                                <PipelineType>no</PipelineType>
                                <InstanceList/>
                            </VITIS_LOOP_32_6>
                        </VITIS_LOOP_31_5>
                    </VITIS_LOOP_30_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>11102</BRAM_18K>
                    <AVAIL_BRAM>288</AVAIL_BRAM>
                    <UTIL_BRAM>3854</UTIL_BRAM>
                    <DSP>90</DSP>
                    <AVAIL_DSP>1248</AVAIL_DSP>
                    <UTIL_DSP>7</UTIL_DSP>
                    <FF>30917</FF>
                    <AVAIL_FF>234240</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>21986</LUT>
                    <AVAIL_LUT>117120</AVAIL_LUT>
                    <UTIL_LUT>18</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>64</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_fu_304_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="sub_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_18_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_320_p2" SOURCE="src/srcnn.cpp:18" URAM="0" VARIABLE="add_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_335_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln21_1_fu_356_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="sub_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_368_p2" SOURCE="src/srcnn.cpp:19" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_382_p2" SOURCE="src/srcnn.cpp:21" URAM="0" VARIABLE="add_ln21_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_20_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_398_p2" SOURCE="src/srcnn.cpp:20" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_fu_463_p2" SOURCE="src/srcnn.cpp:33" URAM="0" VARIABLE="sub_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_30_4" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_3_max_dsp_1_U156" SOURCE="src/srcnn.cpp:30" URAM="0" VARIABLE="add_ln30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_fu_494_p2" SOURCE="src/srcnn.cpp:33" URAM="0" VARIABLE="add_ln33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_5" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln33_1_fu_515_p2" SOURCE="src/srcnn.cpp:33" URAM="0" VARIABLE="sub_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_31_5" OPTYPE="add" PRAGMA="" RTLNAME="add_ln31_fu_527_p2" SOURCE="src/srcnn.cpp:31" URAM="0" VARIABLE="add_ln31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln33_1_fu_541_p2" SOURCE="src/srcnn.cpp:33" URAM="0" VARIABLE="add_ln33_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_32_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln32_fu_557_p2" SOURCE="src/srcnn.cpp:32" URAM="0" VARIABLE="add_ln32"/>
                <BindNode BINDTYPE="storage" BRAM="7374" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="feat1_U" SOURCE="" URAM="0" VARIABLE="feat1"/>
                <BindNode BINDTYPE="storage" BRAM="3690" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="feat2_U" SOURCE="" URAM="0" VARIABLE="feat2"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input_ftmap" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="input_ftmap_address0" name="input_ftmap_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="input_ftmap_ce0" name="input_ftmap_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="input_ftmap_q0" name="input_ftmap_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_weights_address0" name="conv1_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_weights_ce0" name="conv1_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_weights_q0" name="conv1_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv1_biases" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv1_biases_address0" name="conv1_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv1_biases_ce0" name="conv1_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv1_biases_q0" name="conv1_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_weights" index="3" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_weights_address0" name="conv2_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_weights_ce0" name="conv2_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_weights_q0" name="conv2_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv2_biases" index="4" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv2_biases_address0" name="conv2_biases_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv2_biases_ce0" name="conv2_biases_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv2_biases_q0" name="conv2_biases_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_weights" index="5" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_weights_address0" name="conv3_weights_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="conv3_weights_ce0" name="conv3_weights_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="conv3_weights_q0" name="conv3_weights_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="conv3_biases" index="6" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="conv3_biases" name="conv3_biases" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output_ftmap" index="7" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="output_ftmap_address0" name="output_ftmap_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="output_ftmap_ce0" name="output_ftmap_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_ftmap_we0" name="output_ftmap_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="output_ftmap_d0" name="output_ftmap_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="input_ftmap_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="input_ftmap_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_ftmap_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="input_ftmap_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="input_ftmap_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>input_ftmap_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="input_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="13">
            <portMaps>
                <portMap portMapName="conv1_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="6">
            <portMaps>
                <portMap portMapName="conv1_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv1_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv1_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv1_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv1_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="11">
            <portMaps>
                <portMap portMapName="conv2_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="5">
            <portMaps>
                <portMap portMapName="conv2_biases_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv2_biases_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv2_biases_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv2_biases_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv2_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_weights_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="10">
            <portMaps>
                <portMap portMapName="conv3_weights_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_weights_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_weights_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_weights_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_weights_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="conv3_weights"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="conv3_biases" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="conv3_biases">DATA</portMap>
            </portMaps>
            <ports>
                <port>conv3_biases</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="conv3_biases"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="16">
            <portMaps>
                <portMap portMapName="output_ftmap_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="output_ftmap_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="output_ftmap_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>output_ftmap_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="output_ftmap"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="conv1_biases_address0">out, 6</column>
                    <column name="conv1_biases_q0">in, 32</column>
                    <column name="conv1_weights_address0">out, 13</column>
                    <column name="conv1_weights_q0">in, 32</column>
                    <column name="conv2_biases_address0">out, 5</column>
                    <column name="conv2_biases_q0">in, 32</column>
                    <column name="conv2_weights_address0">out, 11</column>
                    <column name="conv2_weights_q0">in, 32</column>
                    <column name="conv3_weights_address0">out, 10</column>
                    <column name="conv3_weights_q0">in, 32</column>
                    <column name="input_ftmap_address0">out, 16</column>
                    <column name="input_ftmap_q0">in, 32</column>
                    <column name="output_ftmap_address0">out, 16</column>
                    <column name="output_ftmap_d0">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="conv3_biases">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input_ftmap">in, float*</column>
                    <column name="conv1_weights">in, float*</column>
                    <column name="conv1_biases">in, float*</column>
                    <column name="conv2_weights">in, float*</column>
                    <column name="conv2_biases">in, float*</column>
                    <column name="conv3_weights">in, float*</column>
                    <column name="conv3_biases">in, float*</column>
                    <column name="output_ftmap">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="input_ftmap">input_ftmap_address0, port, offset</column>
                    <column name="input_ftmap">input_ftmap_ce0, port, </column>
                    <column name="input_ftmap">input_ftmap_q0, port, </column>
                    <column name="conv1_weights">conv1_weights_address0, port, offset</column>
                    <column name="conv1_weights">conv1_weights_ce0, port, </column>
                    <column name="conv1_weights">conv1_weights_q0, port, </column>
                    <column name="conv1_biases">conv1_biases_address0, port, offset</column>
                    <column name="conv1_biases">conv1_biases_ce0, port, </column>
                    <column name="conv1_biases">conv1_biases_q0, port, </column>
                    <column name="conv2_weights">conv2_weights_address0, port, offset</column>
                    <column name="conv2_weights">conv2_weights_ce0, port, </column>
                    <column name="conv2_weights">conv2_weights_q0, port, </column>
                    <column name="conv2_biases">conv2_biases_address0, port, offset</column>
                    <column name="conv2_biases">conv2_biases_ce0, port, </column>
                    <column name="conv2_biases">conv2_biases_q0, port, </column>
                    <column name="conv3_weights">conv3_weights_address0, port, offset</column>
                    <column name="conv3_weights">conv3_weights_ce0, port, </column>
                    <column name="conv3_weights">conv3_weights_q0, port, </column>
                    <column name="conv3_biases">conv3_biases, port, </column>
                    <column name="output_ftmap">output_ftmap_address0, port, offset</column>
                    <column name="output_ftmap">output_ftmap_ce0, port, </column>
                    <column name="output_ftmap">output_ftmap_we0, port, </column>
                    <column name="output_ftmap">output_ftmap_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="array_partition" location="src/conv1.cpp:85" status="valid" parentFunction="conv1" variable="w_tile" isDirective="0" options="variable=w_tile complete dim=4"/>
        <Pragma type="unroll" location="src/conv1.cpp:97" status="valid" parentFunction="conv1" variable="" isDirective="0" options="factor=2"/>
        <Pragma type="pipeline" location="src/conv1.cpp:98" status="valid" parentFunction="conv1" variable="" isDirective="0" options="II=9"/>
        <Pragma type="unroll" location="src/conv1.cpp:104" status="valid" parentFunction="conv1" variable="" isDirective="0" options="factor=9"/>
        <Pragma type="pipeline" location="src/conv2.cpp:9" status="valid" parentFunction="conv2" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/conv3.cpp:9" status="valid" parentFunction="conv3" variable="" isDirective="0" options="off"/>
        <Pragma type="pipeline" location="src/srcnn.cpp:12" status="valid" parentFunction="srcnn" variable="" isDirective="0" options="off"/>
    </PragmaReport>
</profile>

