Reading OpenROAD database at '/home/rtsang/chipalooza/sky130_ajc_ip__por/openlane/por_dig/runs/RUN_2024-04-12_21-04-44/38-openroad-repairantennas/1-diodeinsertion/por_dig.odb'…
Reading library file at '/home/rtsang/.volare/volare/sky130/versions/bdc9412b3e468c102d01b7cf6337be06ec6e9c9a/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/gz2n27iaqigc0pl644jsbk5cn7v7gs6p-python3-3.11.6-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock osc_ck…
[INFO] Setting output delay to: 200
[INFO] Setting input delay to: 200
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   por_dig
Die area:                 ( 0 0 ) ( 57700 68420 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     184
Number of terminals:      24
Number of snets:          2
Number of nets:           131

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 83.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 4914.
[INFO DRT-0033] mcon shape region query size = 2364.
[INFO DRT-0033] met1 shape region query size = 656.
[INFO DRT-0033] via shape region query size = 90.
[INFO DRT-0033] met2 shape region query size = 66.
[INFO DRT-0033] via2 shape region query size = 72.
[INFO DRT-0033] met3 shape region query size = 64.
[INFO DRT-0033] via3 shape region query size = 72.
[INFO DRT-0033] met4 shape region query size = 22.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0078]   Complete 265 pins.
[INFO DRT-0081]   Complete 77 unique inst patterns.
[INFO DRT-0084]   Complete 72 groups.
#scanned instances     = 184
#unique  instances     = 83
#stdCellGenAp          = 2268
#stdCellValidPlanarAp  = 20
#stdCellValidViaAp     = 1701
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 409
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:05, memory = 116.32 (MB), peak = 116.32 (MB)

Number of guides:     833

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 8 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 9 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 295.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 223.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 119.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 12.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 414 vertical wires in 1 frboxes and 235 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 37 vertical wires in 1 frboxes and 57 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.57 (MB), peak = 119.57 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 119.69 (MB), peak = 119.69 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 131.88 (MB).
    Completing 20% with 42 violations.
    elapsed time = 00:00:02, memory = 132.88 (MB).
    Completing 30% with 56 violations.
    elapsed time = 00:00:02, memory = 132.88 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:02, memory = 132.88 (MB).
[INFO DRT-0199]   Number of violations = 88.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        4     16      3      3
Recheck              0     12     13      1
Short                0     34      2      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 495.13 (MB), peak = 495.13 (MB)
Total wire length = 2073 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1048 um.
Total wire length on LAYER met2 = 944 um.
Total wire length on LAYER met3 = 80 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 788.
Up-via summary (total 788):.

----------------------
 FR_MASTERSLICE      0
            li1    393
           met1    379
           met2     16
           met3      0
           met4      0
----------------------
                   788


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 88 violations.
    elapsed time = 00:00:00, memory = 505.88 (MB).
    Completing 20% with 78 violations.
    elapsed time = 00:00:01, memory = 509.75 (MB).
    Completing 30% with 61 violations.
    elapsed time = 00:00:02, memory = 509.75 (MB).
    Completing 40% with 37 violations.
    elapsed time = 00:00:02, memory = 509.75 (MB).
[INFO DRT-0199]   Number of violations = 26.
Viol/Layer        met1   met2   met3
Metal Spacing        4      1      3
Short               14      4      0
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 510.75 (MB), peak = 510.75 (MB)
Total wire length = 2040 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 999 um.
Total wire length on LAYER met2 = 947 um.
Total wire length on LAYER met3 = 93 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 790.
Up-via summary (total 790):.

----------------------
 FR_MASTERSLICE      0
            li1    391
           met1    383
           met2     16
           met3      0
           met4      0
----------------------
                   790


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:00, memory = 510.75 (MB).
    Completing 20% with 26 violations.
    elapsed time = 00:00:00, memory = 515.13 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 515.13 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:02, memory = 515.13 (MB).
[INFO DRT-0199]   Number of violations = 32.
Viol/Layer        met1   met2   met3
Metal Spacing        7      3      6
Short               16      0      0
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 518.13 (MB), peak = 518.13 (MB)
Total wire length = 2014 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1008 um.
Total wire length on LAYER met2 = 920 um.
Total wire length on LAYER met3 = 84 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 792.
Up-via summary (total 792):.

----------------------
 FR_MASTERSLICE      0
            li1    391
           met1    385
           met2     16
           met3      0
           met4      0
----------------------
                   792


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 32 violations.
    elapsed time = 00:00:04, memory = 518.13 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:04, memory = 518.13 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:04, memory = 518.13 (MB).
    Completing 40% with 0 violations.
    elapsed time = 00:00:04, memory = 518.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:04, memory = 518.13 (MB), peak = 518.13 (MB)
Total wire length = 2028 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 971 um.
Total wire length on LAYER met2 = 933 um.
Total wire length on LAYER met3 = 124 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 801.
Up-via summary (total 801):.

----------------------
 FR_MASTERSLICE      0
            li1    391
           met1    385
           met2     25
           met3      0
           met4      0
----------------------
                   801


[INFO DRT-0198] Complete detail routing.
Total wire length = 2028 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 971 um.
Total wire length on LAYER met2 = 933 um.
Total wire length on LAYER met3 = 124 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 801.
Up-via summary (total 801):.

----------------------
 FR_MASTERSLICE      0
            li1    391
           met1    385
           met2     25
           met3      0
           met4      0
----------------------
                   801


[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:12, memory = 518.13 (MB), peak = 518.13 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Writing OpenROAD database to '/home/rtsang/chipalooza/sky130_ajc_ip__por/openlane/por_dig/runs/RUN_2024-04-12_21-04-44/40-openroad-detailedrouting/por_dig.odb'…
Writing netlist to '/home/rtsang/chipalooza/sky130_ajc_ip__por/openlane/por_dig/runs/RUN_2024-04-12_21-04-44/40-openroad-detailedrouting/por_dig.nl.v'…
Writing powered netlist to '/home/rtsang/chipalooza/sky130_ajc_ip__por/openlane/por_dig/runs/RUN_2024-04-12_21-04-44/40-openroad-detailedrouting/por_dig.pnl.v'…
Writing layout to '/home/rtsang/chipalooza/sky130_ajc_ip__por/openlane/por_dig/runs/RUN_2024-04-12_21-04-44/40-openroad-detailedrouting/por_dig.def'…
Writing timing constraints to '/home/rtsang/chipalooza/sky130_ajc_ip__por/openlane/por_dig/runs/RUN_2024-04-12_21-04-44/40-openroad-detailedrouting/por_dig.sdc'…
