<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="System" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element $${FILENAME}
   {
   }
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element leon3_SDRAM_uart_DE2115_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
   element pio_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element pio_0.s1
   {
      datum baseAddress
      {
         value = "0";
         type = "String";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="EP4CE115F29C7" />
 <parameter name="deviceFamily" value="Cyclone IV E" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="test_gpio.qpf" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <interface
   name="leon3_sdram_uart_de2115_0_conduit_end"
   internal="leon3_SDRAM_uart_DE2115_0.conduit_end"
   type="conduit"
   dir="end" />
 <interface
   name="pio_0_external_connection"
   internal="pio_0.external_connection"
   type="conduit"
   dir="end" />
 <module kind="clock_source" version="13.1" enabled="1" name="clk_0">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module
   kind="leon3_SDRAM_uart_DE2115"
   version="1.0"
   enabled="1"
   name="leon3_SDRAM_uart_DE2115_0">
  <parameter name="fabtech" value="27" />
  <parameter name="memtech" value="27" />
  <parameter name="padtech" value="27" />
  <parameter name="clktech" value="27" />
  <parameter name="disas" value="0" />
  <parameter name="dbguart" value="0" />
  <parameter name="pclow" value="2" />
  <parameter name="AUTO_CLOCK_CLOCK_RATE" value="50000000" />
 </module>
 <module kind="altera_avalon_pio" version="13.1" enabled="1" name="pio_0">
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="direction" value="Output" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="resetValue" value="0" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="width" value="8" />
  <parameter name="clockRate" value="50000000" />
 </module>
 <connection
   kind="clock"
   version="13.1"
   start="clk_0.clk"
   end="leon3_SDRAM_uart_DE2115_0.clock" />
 <connection
   kind="reset"
   version="13.1"
   start="clk_0.clk_reset"
   end="leon3_SDRAM_uart_DE2115_0.reset" />
 <connection kind="clock" version="13.1" start="clk_0.clk" end="pio_0.clk" />
 <connection kind="reset" version="13.1" start="clk_0.clk_reset" end="pio_0.reset" />
 <connection
   kind="avalon"
   version="13.1"
   start="leon3_SDRAM_uart_DE2115_0.avalon_master_0"
   end="pio_0.s1">
  <parameter name="arbitrationPriority" value="1" />
  <parameter name="baseAddress" value="0x0000" />
  <parameter name="defaultConnection" value="false" />
 </connection>
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="false" />
</system>
