
Build/temp.elf:     file format elf32-littlearm


Disassembly of section .flash_interrupts:

00000000 <VTABLE>:
   0:	20007000 	.word	0x20007000
   4:	00000411 	.word	0x00000411
   8:	000005a3 	.word	0x000005a3
   c:	000012db 	.word	0x000012db
  10:	000012dd 	.word	0x000012dd
  14:	000012df 	.word	0x000012df
  18:	000012e1 	.word	0x000012e1
	...
  2c:	000012e3 	.word	0x000012e3
  30:	000012e5 	.word	0x000012e5
  34:	00000000 	.word	0x00000000
  38:	000012e7 	.word	0x000012e7
  3c:	000012e9 	.word	0x000012e9
  40:	000012eb 	.word	0x000012eb
  44:	000012eb 	.word	0x000012eb
  48:	000012eb 	.word	0x000012eb
  4c:	000012eb 	.word	0x000012eb
  50:	000012eb 	.word	0x000012eb
  54:	000012eb 	.word	0x000012eb
  58:	000012eb 	.word	0x000012eb
  5c:	000012eb 	.word	0x000012eb
  60:	000012eb 	.word	0x000012eb
  64:	000012eb 	.word	0x000012eb
  68:	000012eb 	.word	0x000012eb
  6c:	000012eb 	.word	0x000012eb
  70:	000012eb 	.word	0x000012eb
  74:	000012eb 	.word	0x000012eb
  78:	000012eb 	.word	0x000012eb
  7c:	000012eb 	.word	0x000012eb
  80:	000012eb 	.word	0x000012eb
  84:	000012eb 	.word	0x000012eb
  88:	000012eb 	.word	0x000012eb
  8c:	000012eb 	.word	0x000012eb
  90:	000012eb 	.word	0x000012eb
  94:	000012eb 	.word	0x000012eb
  98:	000012eb 	.word	0x000012eb
  9c:	000012eb 	.word	0x000012eb
  a0:	000012eb 	.word	0x000012eb
  a4:	000012eb 	.word	0x000012eb
  a8:	000012eb 	.word	0x000012eb
  ac:	000012eb 	.word	0x000012eb
  b0:	000012eb 	.word	0x000012eb
  b4:	000012eb 	.word	0x000012eb
  b8:	000012eb 	.word	0x000012eb
  bc:	000012eb 	.word	0x000012eb
  c0:	000012eb 	.word	0x000012eb
  c4:	000012eb 	.word	0x000012eb
  c8:	000012eb 	.word	0x000012eb
  cc:	000012eb 	.word	0x000012eb
  d0:	000012eb 	.word	0x000012eb
  d4:	000012eb 	.word	0x000012eb
  d8:	000012eb 	.word	0x000012eb
  dc:	000012eb 	.word	0x000012eb
  e0:	000012eb 	.word	0x000012eb
  e4:	000012eb 	.word	0x000012eb
  e8:	000012eb 	.word	0x000012eb
  ec:	000012eb 	.word	0x000012eb
  f0:	000012eb 	.word	0x000012eb
  f4:	000012eb 	.word	0x000012eb
  f8:	000012eb 	.word	0x000012eb
  fc:	000012eb 	.word	0x000012eb
 100:	000012eb 	.word	0x000012eb
 104:	000012eb 	.word	0x000012eb
 108:	000012eb 	.word	0x000012eb
 10c:	000012eb 	.word	0x000012eb
 110:	000012eb 	.word	0x000012eb
 114:	000012eb 	.word	0x000012eb
 118:	000012eb 	.word	0x000012eb
 11c:	000012eb 	.word	0x000012eb
 120:	000012eb 	.word	0x000012eb
 124:	000012eb 	.word	0x000012eb
 128:	000012eb 	.word	0x000012eb
 12c:	000012eb 	.word	0x000012eb
 130:	000012eb 	.word	0x000012eb
 134:	000012eb 	.word	0x000012eb
 138:	000012eb 	.word	0x000012eb
 13c:	000012eb 	.word	0x000012eb
 140:	000012eb 	.word	0x000012eb
 144:	000012eb 	.word	0x000012eb
 148:	000012eb 	.word	0x000012eb
 14c:	000012eb 	.word	0x000012eb
 150:	000012eb 	.word	0x000012eb
 154:	000012eb 	.word	0x000012eb
 158:	000012eb 	.word	0x000012eb
 15c:	000012eb 	.word	0x000012eb
 160:	000012eb 	.word	0x000012eb
 164:	000012eb 	.word	0x000012eb
 168:	000012eb 	.word	0x000012eb
 16c:	000012eb 	.word	0x000012eb
 170:	000012eb 	.word	0x000012eb
 174:	000012eb 	.word	0x000012eb
 178:	000012eb 	.word	0x000012eb
 17c:	000012eb 	.word	0x000012eb
 180:	000012eb 	.word	0x000012eb
 184:	000012eb 	.word	0x000012eb
 188:	000012eb 	.word	0x000012eb
 18c:	000012eb 	.word	0x000012eb
 190:	000012eb 	.word	0x000012eb
 194:	000012eb 	.word	0x000012eb
 198:	000012eb 	.word	0x000012eb
 19c:	000012eb 	.word	0x000012eb
 1a0:	000012eb 	.word	0x000012eb
 1a4:	000012eb 	.word	0x000012eb
 1a8:	000012eb 	.word	0x000012eb
 1ac:	000012eb 	.word	0x000012eb
 1b0:	000012eb 	.word	0x000012eb
 1b4:	000012eb 	.word	0x000012eb
 1b8:	000012eb 	.word	0x000012eb
 1bc:	000012eb 	.word	0x000012eb
 1c0:	000012eb 	.word	0x000012eb
 1c4:	000012eb 	.word	0x000012eb
 1c8:	000012eb 	.word	0x000012eb
 1cc:	000012eb 	.word	0x000012eb
 1d0:	000012eb 	.word	0x000012eb
 1d4:	000012eb 	.word	0x000012eb
 1d8:	000012eb 	.word	0x000012eb
 1dc:	000012eb 	.word	0x000012eb
 1e0:	000012eb 	.word	0x000012eb
 1e4:	000012eb 	.word	0x000012eb
 1e8:	000012eb 	.word	0x000012eb
 1ec:	000012eb 	.word	0x000012eb
 1f0:	000012eb 	.word	0x000012eb
 1f4:	000012eb 	.word	0x000012eb
 1f8:	000012eb 	.word	0x000012eb
 1fc:	000012eb 	.word	0x000012eb
 200:	000012eb 	.word	0x000012eb
 204:	000012eb 	.word	0x000012eb
 208:	000012eb 	.word	0x000012eb
 20c:	000012eb 	.word	0x000012eb
 210:	000012eb 	.word	0x000012eb
 214:	000012eb 	.word	0x000012eb
 218:	000012eb 	.word	0x000012eb
 21c:	000012eb 	.word	0x000012eb
 220:	000012eb 	.word	0x000012eb
 224:	000012eb 	.word	0x000012eb
 228:	000012eb 	.word	0x000012eb
 22c:	000012eb 	.word	0x000012eb
 230:	000012eb 	.word	0x000012eb
 234:	000012eb 	.word	0x000012eb
 238:	000012eb 	.word	0x000012eb
 23c:	000012eb 	.word	0x000012eb
 240:	000012eb 	.word	0x000012eb
 244:	000012eb 	.word	0x000012eb
 248:	000012eb 	.word	0x000012eb
 24c:	000012eb 	.word	0x000012eb
 250:	000012eb 	.word	0x000012eb
 254:	000012eb 	.word	0x000012eb
 258:	000012eb 	.word	0x000012eb
 25c:	000012eb 	.word	0x000012eb
 260:	000012eb 	.word	0x000012eb
 264:	000012eb 	.word	0x000012eb
 268:	000012eb 	.word	0x000012eb
 26c:	000012eb 	.word	0x000012eb
 270:	000012eb 	.word	0x000012eb
 274:	000012eb 	.word	0x000012eb
 278:	000012eb 	.word	0x000012eb
 27c:	000012eb 	.word	0x000012eb
 280:	000012eb 	.word	0x000012eb
 284:	000012eb 	.word	0x000012eb
 288:	000012eb 	.word	0x000012eb
 28c:	000012eb 	.word	0x000012eb
 290:	000012eb 	.word	0x000012eb
 294:	000012eb 	.word	0x000012eb
 298:	000012eb 	.word	0x000012eb
 29c:	000012eb 	.word	0x000012eb
 2a0:	000012eb 	.word	0x000012eb
 2a4:	000012eb 	.word	0x000012eb
 2a8:	000012eb 	.word	0x000012eb
 2ac:	000012eb 	.word	0x000012eb
 2b0:	000012eb 	.word	0x000012eb
 2b4:	000012eb 	.word	0x000012eb
 2b8:	000012eb 	.word	0x000012eb
 2bc:	000012eb 	.word	0x000012eb
 2c0:	000012eb 	.word	0x000012eb
 2c4:	000012eb 	.word	0x000012eb
 2c8:	000012eb 	.word	0x000012eb
 2cc:	000012eb 	.word	0x000012eb
 2d0:	000012eb 	.word	0x000012eb
 2d4:	000012eb 	.word	0x000012eb
 2d8:	000012eb 	.word	0x000012eb
 2dc:	000012eb 	.word	0x000012eb
 2e0:	000012eb 	.word	0x000012eb
 2e4:	000012eb 	.word	0x000012eb
 2e8:	000012eb 	.word	0x000012eb
 2ec:	000012eb 	.word	0x000012eb
 2f0:	000012eb 	.word	0x000012eb
 2f4:	000012eb 	.word	0x000012eb
 2f8:	000012eb 	.word	0x000012eb
 2fc:	000012eb 	.word	0x000012eb
 300:	000012eb 	.word	0x000012eb
 304:	000012eb 	.word	0x000012eb
 308:	000012eb 	.word	0x000012eb
 30c:	000012eb 	.word	0x000012eb

Disassembly of section .flash:

00000410 <_start>:
     410:	b672      	cpsid	i
     412:	f04f 0000 	mov.w	r0, #0
     416:	f04f 0100 	mov.w	r1, #0
     41a:	f04f 0200 	mov.w	r2, #0
     41e:	f04f 0300 	mov.w	r3, #0
     422:	f04f 0400 	mov.w	r4, #0
     426:	f04f 0500 	mov.w	r5, #0
     42a:	f04f 0600 	mov.w	r6, #0
     42e:	f04f 0700 	mov.w	r7, #0
     432:	481b      	ldr	r0, [pc, #108]	; (4a0 <_end_of_eunit_test+0xa>)
     434:	f44f 1140 	mov.w	r1, #3145728	; 0x300000
     438:	6001      	str	r1, [r0, #0]

0000043a <SetVTOR>:
     43a:	481a      	ldr	r0, [pc, #104]	; (4a4 <_end_of_eunit_test+0xe>)
     43c:	491a      	ldr	r1, [pc, #104]	; (4a8 <_end_of_eunit_test+0x12>)
     43e:	6001      	str	r1, [r0, #0]

00000440 <SetCore0Stack>:
     440:	481a      	ldr	r0, [pc, #104]	; (4ac <_end_of_eunit_test+0x16>)
     442:	f380 8808 	msr	MSP, r0
     446:	e7ff      	b.n	448 <DisableSWT0>

00000448 <DisableSWT0>:
     448:	4819      	ldr	r0, [pc, #100]	; (4b0 <_end_of_eunit_test+0x1a>)
     44a:	f242 5120 	movw	r1, #9504	; 0x2520
     44e:	6001      	str	r1, [r0, #0]
     450:	4818      	ldr	r0, [pc, #96]	; (4b4 <_end_of_eunit_test+0x1e>)
     452:	f64f 71ff 	movw	r1, #65535	; 0xffff
     456:	6001      	str	r1, [r0, #0]
     458:	e7ff      	b.n	45a <RamInit>

0000045a <RamInit>:
     45a:	4817      	ldr	r0, [pc, #92]	; (4b8 <_end_of_eunit_test+0x22>)
     45c:	2800      	cmp	r0, #0
     45e:	d009      	beq.n	474 <DebuggerHeldCoreLoop>
     460:	4916      	ldr	r1, [pc, #88]	; (4bc <_end_of_eunit_test+0x26>)
     462:	4a17      	ldr	r2, [pc, #92]	; (4c0 <_end_of_eunit_test+0x2a>)
     464:	1a52      	subs	r2, r2, r1
     466:	3a01      	subs	r2, #1
     468:	dd04      	ble.n	474 <DebuggerHeldCoreLoop>
     46a:	2000      	movs	r0, #0
     46c:	2300      	movs	r3, #0

0000046e <SRAM_LOOP>:
     46e:	c109      	stmia	r1!, {r0, r3}
     470:	3a08      	subs	r2, #8
     472:	dafc      	bge.n	46e <SRAM_LOOP>

00000474 <DebuggerHeldCoreLoop>:
     474:	4813      	ldr	r0, [pc, #76]	; (4c4 <_end_of_eunit_test+0x2e>)
     476:	6800      	ldr	r0, [r0, #0]
     478:	f04f 315a 	mov.w	r1, #1515870810	; 0x5a5a5a5a
     47c:	4288      	cmp	r0, r1
     47e:	d0f9      	beq.n	474 <DebuggerHeldCoreLoop>

00000480 <_DATA_INIT>:
     480:	e7ff      	b.n	482 <_INIT_DATA_BSS>

00000482 <_INIT_DATA_BSS>:
     482:	f000 fe61 	bl	1148 <init_data_bss>

00000486 <__SYSTEM_INIT>:
     486:	f000 f81f 	bl	4c8 <SystemInit>

0000048a <_MAIN>:
     48a:	b662      	cpsie	i
     48c:	f000 ff20 	bl	12d0 <startup_go_to_user_mode>
     490:	f000 fd14 	bl	ebc <main>

00000494 <MCAL_LTB_TRACE_OFF>:
     494:	bf00      	nop

00000496 <_end_of_eunit_test>:
     496:	e7fe      	b.n	496 <_end_of_eunit_test>
     498:	f3af 8000 	nop.w
     49c:	f3af 8000 	nop.w
     4a0:	40048004 	.word	0x40048004
     4a4:	e000ed08 	.word	0xe000ed08
     4a8:	1fff8800 	.word	0x1fff8800
     4ac:	20007000 	.word	0x20007000
     4b0:	40052000 	.word	0x40052000
     4b4:	40052008 	.word	0x40052008
     4b8:	00000001 	.word	0x00000001
     4bc:	1fff8000 	.word	0x1fff8000
     4c0:	20007000 	.word	0x20007000
     4c4:	1fff91f0 	.word	0x1fff91f0

000004c8 <SystemInit>:
#else
    __attribute__ ((section (".systeminit")))
#endif 

void SystemInit(void)
{
     4c8:	b508      	push	{r3, lr}
/**************************************************************************/
                      /* FPU ENABLE*/
/**************************************************************************/
#ifdef ENABLE_FPU
    /* Enable CP10 and CP11 coprocessors */
    S32_SCB->CPACR |= (S32_SCB_CPACR_CPx(10U, 3U) | S32_SCB_CPACR_CPx(11U, 3U)); 
     4ca:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     4ce:	f8d3 3d88 	ldr.w	r3, [r3, #3464]	; 0xd88
     4d2:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     4d6:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
     4da:	f8c2 3d88 	str.w	r3, [r2, #3464]	; 0xd88

    ASM_KEYWORD("dsb");
     4de:	f3bf 8f4f 	dsb	sy
    ASM_KEYWORD("isb");
     4e2:	f3bf 8f6f 	isb	sy
#endif /* ENABLE_FPU */

#ifdef ENABLE_THREAD_MODE_ENTRY_CONFIGURATION
    S32_SCB->CCR    |=  1u;       /**< processor can enter Thread mode from any level under the 
     4e6:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     4ea:	f8d3 3d14 	ldr.w	r3, [r3, #3348]	; 0xd14
     4ee:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     4f2:	f043 0301 	orr.w	r3, r3, #1
     4f6:	f8c2 3d14 	str.w	r3, [r2, #3348]	; 0xd14
                                   control of an EXC_RETURN value, PendSV priority set to 0*/
#endif
    S32_SCB->SHPR3 &= ~S32_SCB_SHPR3_PRI_14_MASK; 
     4fa:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
     4fe:	f8d3 3d20 	ldr.w	r3, [r3, #3360]	; 0xd20
     502:	f04f 22e0 	mov.w	r2, #3758153728	; 0xe000e000
     506:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
     50a:	f8c2 3d20 	str.w	r3, [r2, #3360]	; 0xd20
    
    /* enable the AIPS */
    IP_AIPS->MPRA = 0x77777777;      
     50e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     512:	f04f 3277 	mov.w	r2, #2004318071	; 0x77777777
     516:	601a      	str	r2, [r3, #0]
    IP_AIPS->PACRA  = 0x0; 
     518:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     51c:	2200      	movs	r2, #0
     51e:	621a      	str	r2, [r3, #32]
    IP_AIPS->PACRB  = 0x0; 
     520:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     524:	2200      	movs	r2, #0
     526:	625a      	str	r2, [r3, #36]	; 0x24
    IP_AIPS->PACRD  = 0x0;
     528:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     52c:	2200      	movs	r2, #0
     52e:	62da      	str	r2, [r3, #44]	; 0x2c
    IP_AIPS->OPACR[0] = 0x0; 
     530:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     534:	2200      	movs	r2, #0
     536:	641a      	str	r2, [r3, #64]	; 0x40
    IP_AIPS->OPACR[1] = 0x0; 
     538:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     53c:	2200      	movs	r2, #0
     53e:	645a      	str	r2, [r3, #68]	; 0x44
    IP_AIPS->OPACR[2] = 0x0; 
     540:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     544:	2200      	movs	r2, #0
     546:	649a      	str	r2, [r3, #72]	; 0x48
    IP_AIPS->OPACR[3] = 0x0; 
     548:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     54c:	2200      	movs	r2, #0
     54e:	64da      	str	r2, [r3, #76]	; 0x4c
    IP_AIPS->OPACR[4] = 0x0; 
     550:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     554:	2200      	movs	r2, #0
     556:	651a      	str	r2, [r3, #80]	; 0x50
    IP_AIPS->OPACR[5] = 0x0; 
     558:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     55c:	2200      	movs	r2, #0
     55e:	655a      	str	r2, [r3, #84]	; 0x54
    IP_AIPS->OPACR[6] = 0x0; 
     560:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     564:	2200      	movs	r2, #0
     566:	659a      	str	r2, [r3, #88]	; 0x58
    IP_AIPS->OPACR[7] = 0x0; 
     568:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     56c:	2200      	movs	r2, #0
     56e:	65da      	str	r2, [r3, #92]	; 0x5c
    IP_AIPS->OPACR[8] = 0x0; 
     570:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     574:	2200      	movs	r2, #0
     576:	661a      	str	r2, [r3, #96]	; 0x60
    IP_AIPS->OPACR[9] = 0x0; 
     578:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     57c:	2200      	movs	r2, #0
     57e:	665a      	str	r2, [r3, #100]	; 0x64
    IP_AIPS->OPACR[10] = 0x0;
     580:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     584:	2200      	movs	r2, #0
     586:	669a      	str	r2, [r3, #104]	; 0x68
    IP_AIPS->OPACR[11] = 0x0;
     588:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
     58c:	2200      	movs	r2, #0
     58e:	66da      	str	r2, [r3, #108]	; 0x6c

/**************************************************************************/
                      /* DEFAULT MEMORY ENABLE*/
/**************************************************************************/
    ASM_KEYWORD("dsb");
     590:	f3bf 8f4f 	dsb	sy
    ASM_KEYWORD("isb");
     594:	f3bf 8f6f 	isb	sy

#ifdef I_CACHE_ENABLE  
/**************************************************************************/
            /* ENABLE CACHE */
/**************************************************************************/
    (void)sys_m4_cache_init(CODE_CACHE);    
     598:	2000      	movs	r0, #0
     59a:	f000 fe6b 	bl	1274 <sys_m4_cache_init>
#endif
}
     59e:	bf00      	nop
     5a0:	bd08      	pop	{r3, pc}

000005a2 <NMI_Handler>:
#endif


void NMI_Handler(void)
{
    while(TRUE){};
     5a2:	e7fe      	b.n	5a2 <NMI_Handler>

000005a4 <__aeabi_dmul>:
     5a4:	b570      	push	{r4, r5, r6, lr}
     5a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
     5aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
     5ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
     5b2:	bf1d      	ittte	ne
     5b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
     5b8:	ea94 0f0c 	teqne	r4, ip
     5bc:	ea95 0f0c 	teqne	r5, ip
     5c0:	f000 f8de 	bleq	780 <__aeabi_dmul+0x1dc>
     5c4:	442c      	add	r4, r5
     5c6:	ea81 0603 	eor.w	r6, r1, r3
     5ca:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
     5ce:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
     5d2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
     5d6:	bf18      	it	ne
     5d8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
     5dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     5e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
     5e4:	d038      	beq.n	658 <__aeabi_dmul+0xb4>
     5e6:	fba0 ce02 	umull	ip, lr, r0, r2
     5ea:	f04f 0500 	mov.w	r5, #0
     5ee:	fbe1 e502 	umlal	lr, r5, r1, r2
     5f2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
     5f6:	fbe0 e503 	umlal	lr, r5, r0, r3
     5fa:	f04f 0600 	mov.w	r6, #0
     5fe:	fbe1 5603 	umlal	r5, r6, r1, r3
     602:	f09c 0f00 	teq	ip, #0
     606:	bf18      	it	ne
     608:	f04e 0e01 	orrne.w	lr, lr, #1
     60c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
     610:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
     614:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
     618:	d204      	bcs.n	624 <__aeabi_dmul+0x80>
     61a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
     61e:	416d      	adcs	r5, r5
     620:	eb46 0606 	adc.w	r6, r6, r6
     624:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
     628:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
     62c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
     630:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
     634:	ea4f 2ece 	mov.w	lr, lr, lsl #11
     638:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
     63c:	bf88      	it	hi
     63e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
     642:	d81e      	bhi.n	682 <__aeabi_dmul+0xde>
     644:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
     648:	bf08      	it	eq
     64a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
     64e:	f150 0000 	adcs.w	r0, r0, #0
     652:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     656:	bd70      	pop	{r4, r5, r6, pc}
     658:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
     65c:	ea46 0101 	orr.w	r1, r6, r1
     660:	ea40 0002 	orr.w	r0, r0, r2
     664:	ea81 0103 	eor.w	r1, r1, r3
     668:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
     66c:	bfc2      	ittt	gt
     66e:	ebd4 050c 	rsbsgt	r5, r4, ip
     672:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
     676:	bd70      	popgt	{r4, r5, r6, pc}
     678:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
     67c:	f04f 0e00 	mov.w	lr, #0
     680:	3c01      	subs	r4, #1
     682:	f300 80ab 	bgt.w	7dc <__aeabi_dmul+0x238>
     686:	f114 0f36 	cmn.w	r4, #54	; 0x36
     68a:	bfde      	ittt	le
     68c:	2000      	movle	r0, #0
     68e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
     692:	bd70      	pople	{r4, r5, r6, pc}
     694:	f1c4 0400 	rsb	r4, r4, #0
     698:	3c20      	subs	r4, #32
     69a:	da35      	bge.n	708 <__aeabi_dmul+0x164>
     69c:	340c      	adds	r4, #12
     69e:	dc1b      	bgt.n	6d8 <__aeabi_dmul+0x134>
     6a0:	f104 0414 	add.w	r4, r4, #20
     6a4:	f1c4 0520 	rsb	r5, r4, #32
     6a8:	fa00 f305 	lsl.w	r3, r0, r5
     6ac:	fa20 f004 	lsr.w	r0, r0, r4
     6b0:	fa01 f205 	lsl.w	r2, r1, r5
     6b4:	ea40 0002 	orr.w	r0, r0, r2
     6b8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
     6bc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     6c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     6c4:	fa21 f604 	lsr.w	r6, r1, r4
     6c8:	eb42 0106 	adc.w	r1, r2, r6
     6cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     6d0:	bf08      	it	eq
     6d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     6d6:	bd70      	pop	{r4, r5, r6, pc}
     6d8:	f1c4 040c 	rsb	r4, r4, #12
     6dc:	f1c4 0520 	rsb	r5, r4, #32
     6e0:	fa00 f304 	lsl.w	r3, r0, r4
     6e4:	fa20 f005 	lsr.w	r0, r0, r5
     6e8:	fa01 f204 	lsl.w	r2, r1, r4
     6ec:	ea40 0002 	orr.w	r0, r0, r2
     6f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     6f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
     6f8:	f141 0100 	adc.w	r1, r1, #0
     6fc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     700:	bf08      	it	eq
     702:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     706:	bd70      	pop	{r4, r5, r6, pc}
     708:	f1c4 0520 	rsb	r5, r4, #32
     70c:	fa00 f205 	lsl.w	r2, r0, r5
     710:	ea4e 0e02 	orr.w	lr, lr, r2
     714:	fa20 f304 	lsr.w	r3, r0, r4
     718:	fa01 f205 	lsl.w	r2, r1, r5
     71c:	ea43 0302 	orr.w	r3, r3, r2
     720:	fa21 f004 	lsr.w	r0, r1, r4
     724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     728:	fa21 f204 	lsr.w	r2, r1, r4
     72c:	ea20 0002 	bic.w	r0, r0, r2
     730:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
     734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
     738:	bf08      	it	eq
     73a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
     73e:	bd70      	pop	{r4, r5, r6, pc}
     740:	f094 0f00 	teq	r4, #0
     744:	d10f      	bne.n	766 <__aeabi_dmul+0x1c2>
     746:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
     74a:	0040      	lsls	r0, r0, #1
     74c:	eb41 0101 	adc.w	r1, r1, r1
     750:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
     754:	bf08      	it	eq
     756:	3c01      	subeq	r4, #1
     758:	d0f7      	beq.n	74a <__aeabi_dmul+0x1a6>
     75a:	ea41 0106 	orr.w	r1, r1, r6
     75e:	f095 0f00 	teq	r5, #0
     762:	bf18      	it	ne
     764:	4770      	bxne	lr
     766:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
     76a:	0052      	lsls	r2, r2, #1
     76c:	eb43 0303 	adc.w	r3, r3, r3
     770:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
     774:	bf08      	it	eq
     776:	3d01      	subeq	r5, #1
     778:	d0f7      	beq.n	76a <__aeabi_dmul+0x1c6>
     77a:	ea43 0306 	orr.w	r3, r3, r6
     77e:	4770      	bx	lr
     780:	ea94 0f0c 	teq	r4, ip
     784:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
     788:	bf18      	it	ne
     78a:	ea95 0f0c 	teqne	r5, ip
     78e:	d00c      	beq.n	7aa <__aeabi_dmul+0x206>
     790:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     794:	bf18      	it	ne
     796:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     79a:	d1d1      	bne.n	740 <__aeabi_dmul+0x19c>
     79c:	ea81 0103 	eor.w	r1, r1, r3
     7a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     7a4:	f04f 0000 	mov.w	r0, #0
     7a8:	bd70      	pop	{r4, r5, r6, pc}
     7aa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
     7ae:	bf06      	itte	eq
     7b0:	4610      	moveq	r0, r2
     7b2:	4619      	moveq	r1, r3
     7b4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
     7b8:	d019      	beq.n	7ee <__aeabi_dmul+0x24a>
     7ba:	ea94 0f0c 	teq	r4, ip
     7be:	d102      	bne.n	7c6 <__aeabi_dmul+0x222>
     7c0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
     7c4:	d113      	bne.n	7ee <__aeabi_dmul+0x24a>
     7c6:	ea95 0f0c 	teq	r5, ip
     7ca:	d105      	bne.n	7d8 <__aeabi_dmul+0x234>
     7cc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
     7d0:	bf1c      	itt	ne
     7d2:	4610      	movne	r0, r2
     7d4:	4619      	movne	r1, r3
     7d6:	d10a      	bne.n	7ee <__aeabi_dmul+0x24a>
     7d8:	ea81 0103 	eor.w	r1, r1, r3
     7dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
     7e0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     7e4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     7e8:	f04f 0000 	mov.w	r0, #0
     7ec:	bd70      	pop	{r4, r5, r6, pc}
     7ee:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
     7f2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
     7f6:	bd70      	pop	{r4, r5, r6, pc}

000007f8 <__aeabi_drsub>:
     7f8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
     7fc:	e002      	b.n	804 <__adddf3>
     7fe:	bf00      	nop

00000800 <__aeabi_dsub>:
     800:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00000804 <__adddf3>:
     804:	b530      	push	{r4, r5, lr}
     806:	ea4f 0441 	mov.w	r4, r1, lsl #1
     80a:	ea4f 0543 	mov.w	r5, r3, lsl #1
     80e:	ea94 0f05 	teq	r4, r5
     812:	bf08      	it	eq
     814:	ea90 0f02 	teqeq	r0, r2
     818:	bf1f      	itttt	ne
     81a:	ea54 0c00 	orrsne.w	ip, r4, r0
     81e:	ea55 0c02 	orrsne.w	ip, r5, r2
     822:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
     826:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     82a:	f000 80e2 	beq.w	9f2 <__adddf3+0x1ee>
     82e:	ea4f 5454 	mov.w	r4, r4, lsr #21
     832:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
     836:	bfb8      	it	lt
     838:	426d      	neglt	r5, r5
     83a:	dd0c      	ble.n	856 <__adddf3+0x52>
     83c:	442c      	add	r4, r5
     83e:	ea80 0202 	eor.w	r2, r0, r2
     842:	ea81 0303 	eor.w	r3, r1, r3
     846:	ea82 0000 	eor.w	r0, r2, r0
     84a:	ea83 0101 	eor.w	r1, r3, r1
     84e:	ea80 0202 	eor.w	r2, r0, r2
     852:	ea81 0303 	eor.w	r3, r1, r3
     856:	2d36      	cmp	r5, #54	; 0x36
     858:	bf88      	it	hi
     85a:	bd30      	pophi	{r4, r5, pc}
     85c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
     860:	ea4f 3101 	mov.w	r1, r1, lsl #12
     864:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
     868:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
     86c:	d002      	beq.n	874 <__adddf3+0x70>
     86e:	4240      	negs	r0, r0
     870:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     874:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
     878:	ea4f 3303 	mov.w	r3, r3, lsl #12
     87c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
     880:	d002      	beq.n	888 <__adddf3+0x84>
     882:	4252      	negs	r2, r2
     884:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
     888:	ea94 0f05 	teq	r4, r5
     88c:	f000 80a7 	beq.w	9de <__adddf3+0x1da>
     890:	f1a4 0401 	sub.w	r4, r4, #1
     894:	f1d5 0e20 	rsbs	lr, r5, #32
     898:	db0d      	blt.n	8b6 <__adddf3+0xb2>
     89a:	fa02 fc0e 	lsl.w	ip, r2, lr
     89e:	fa22 f205 	lsr.w	r2, r2, r5
     8a2:	1880      	adds	r0, r0, r2
     8a4:	f141 0100 	adc.w	r1, r1, #0
     8a8:	fa03 f20e 	lsl.w	r2, r3, lr
     8ac:	1880      	adds	r0, r0, r2
     8ae:	fa43 f305 	asr.w	r3, r3, r5
     8b2:	4159      	adcs	r1, r3
     8b4:	e00e      	b.n	8d4 <__adddf3+0xd0>
     8b6:	f1a5 0520 	sub.w	r5, r5, #32
     8ba:	f10e 0e20 	add.w	lr, lr, #32
     8be:	2a01      	cmp	r2, #1
     8c0:	fa03 fc0e 	lsl.w	ip, r3, lr
     8c4:	bf28      	it	cs
     8c6:	f04c 0c02 	orrcs.w	ip, ip, #2
     8ca:	fa43 f305 	asr.w	r3, r3, r5
     8ce:	18c0      	adds	r0, r0, r3
     8d0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
     8d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     8d8:	d507      	bpl.n	8ea <__adddf3+0xe6>
     8da:	f04f 0e00 	mov.w	lr, #0
     8de:	f1dc 0c00 	rsbs	ip, ip, #0
     8e2:	eb7e 0000 	sbcs.w	r0, lr, r0
     8e6:	eb6e 0101 	sbc.w	r1, lr, r1
     8ea:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
     8ee:	d31b      	bcc.n	928 <__adddf3+0x124>
     8f0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
     8f4:	d30c      	bcc.n	910 <__adddf3+0x10c>
     8f6:	0849      	lsrs	r1, r1, #1
     8f8:	ea5f 0030 	movs.w	r0, r0, rrx
     8fc:	ea4f 0c3c 	mov.w	ip, ip, rrx
     900:	f104 0401 	add.w	r4, r4, #1
     904:	ea4f 5244 	mov.w	r2, r4, lsl #21
     908:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
     90c:	f080 809a 	bcs.w	a44 <__adddf3+0x240>
     910:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
     914:	bf08      	it	eq
     916:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
     91a:	f150 0000 	adcs.w	r0, r0, #0
     91e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
     922:	ea41 0105 	orr.w	r1, r1, r5
     926:	bd30      	pop	{r4, r5, pc}
     928:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
     92c:	4140      	adcs	r0, r0
     92e:	eb41 0101 	adc.w	r1, r1, r1
     932:	3c01      	subs	r4, #1
     934:	bf28      	it	cs
     936:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
     93a:	d2e9      	bcs.n	910 <__adddf3+0x10c>
     93c:	f091 0f00 	teq	r1, #0
     940:	bf04      	itt	eq
     942:	4601      	moveq	r1, r0
     944:	2000      	moveq	r0, #0
     946:	fab1 f381 	clz	r3, r1
     94a:	bf08      	it	eq
     94c:	3320      	addeq	r3, #32
     94e:	f1a3 030b 	sub.w	r3, r3, #11
     952:	f1b3 0220 	subs.w	r2, r3, #32
     956:	da0c      	bge.n	972 <__adddf3+0x16e>
     958:	320c      	adds	r2, #12
     95a:	dd08      	ble.n	96e <__adddf3+0x16a>
     95c:	f102 0c14 	add.w	ip, r2, #20
     960:	f1c2 020c 	rsb	r2, r2, #12
     964:	fa01 f00c 	lsl.w	r0, r1, ip
     968:	fa21 f102 	lsr.w	r1, r1, r2
     96c:	e00c      	b.n	988 <__adddf3+0x184>
     96e:	f102 0214 	add.w	r2, r2, #20
     972:	bfd8      	it	le
     974:	f1c2 0c20 	rsble	ip, r2, #32
     978:	fa01 f102 	lsl.w	r1, r1, r2
     97c:	fa20 fc0c 	lsr.w	ip, r0, ip
     980:	bfdc      	itt	le
     982:	ea41 010c 	orrle.w	r1, r1, ip
     986:	4090      	lslle	r0, r2
     988:	1ae4      	subs	r4, r4, r3
     98a:	bfa2      	ittt	ge
     98c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
     990:	4329      	orrge	r1, r5
     992:	bd30      	popge	{r4, r5, pc}
     994:	ea6f 0404 	mvn.w	r4, r4
     998:	3c1f      	subs	r4, #31
     99a:	da1c      	bge.n	9d6 <__adddf3+0x1d2>
     99c:	340c      	adds	r4, #12
     99e:	dc0e      	bgt.n	9be <__adddf3+0x1ba>
     9a0:	f104 0414 	add.w	r4, r4, #20
     9a4:	f1c4 0220 	rsb	r2, r4, #32
     9a8:	fa20 f004 	lsr.w	r0, r0, r4
     9ac:	fa01 f302 	lsl.w	r3, r1, r2
     9b0:	ea40 0003 	orr.w	r0, r0, r3
     9b4:	fa21 f304 	lsr.w	r3, r1, r4
     9b8:	ea45 0103 	orr.w	r1, r5, r3
     9bc:	bd30      	pop	{r4, r5, pc}
     9be:	f1c4 040c 	rsb	r4, r4, #12
     9c2:	f1c4 0220 	rsb	r2, r4, #32
     9c6:	fa20 f002 	lsr.w	r0, r0, r2
     9ca:	fa01 f304 	lsl.w	r3, r1, r4
     9ce:	ea40 0003 	orr.w	r0, r0, r3
     9d2:	4629      	mov	r1, r5
     9d4:	bd30      	pop	{r4, r5, pc}
     9d6:	fa21 f004 	lsr.w	r0, r1, r4
     9da:	4629      	mov	r1, r5
     9dc:	bd30      	pop	{r4, r5, pc}
     9de:	f094 0f00 	teq	r4, #0
     9e2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
     9e6:	bf06      	itte	eq
     9e8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
     9ec:	3401      	addeq	r4, #1
     9ee:	3d01      	subne	r5, #1
     9f0:	e74e      	b.n	890 <__adddf3+0x8c>
     9f2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     9f6:	bf18      	it	ne
     9f8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
     9fc:	d029      	beq.n	a52 <__adddf3+0x24e>
     9fe:	ea94 0f05 	teq	r4, r5
     a02:	bf08      	it	eq
     a04:	ea90 0f02 	teqeq	r0, r2
     a08:	d005      	beq.n	a16 <__adddf3+0x212>
     a0a:	ea54 0c00 	orrs.w	ip, r4, r0
     a0e:	bf04      	itt	eq
     a10:	4619      	moveq	r1, r3
     a12:	4610      	moveq	r0, r2
     a14:	bd30      	pop	{r4, r5, pc}
     a16:	ea91 0f03 	teq	r1, r3
     a1a:	bf1e      	ittt	ne
     a1c:	2100      	movne	r1, #0
     a1e:	2000      	movne	r0, #0
     a20:	bd30      	popne	{r4, r5, pc}
     a22:	ea5f 5c54 	movs.w	ip, r4, lsr #21
     a26:	d105      	bne.n	a34 <__adddf3+0x230>
     a28:	0040      	lsls	r0, r0, #1
     a2a:	4149      	adcs	r1, r1
     a2c:	bf28      	it	cs
     a2e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
     a32:	bd30      	pop	{r4, r5, pc}
     a34:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
     a38:	bf3c      	itt	cc
     a3a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
     a3e:	bd30      	popcc	{r4, r5, pc}
     a40:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     a44:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
     a48:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
     a4c:	f04f 0000 	mov.w	r0, #0
     a50:	bd30      	pop	{r4, r5, pc}
     a52:	ea7f 5c64 	mvns.w	ip, r4, asr #21
     a56:	bf1a      	itte	ne
     a58:	4619      	movne	r1, r3
     a5a:	4610      	movne	r0, r2
     a5c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
     a60:	bf1c      	itt	ne
     a62:	460b      	movne	r3, r1
     a64:	4602      	movne	r2, r0
     a66:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
     a6a:	bf06      	itte	eq
     a6c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
     a70:	ea91 0f03 	teqeq	r1, r3
     a74:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
     a78:	bd30      	pop	{r4, r5, pc}
     a7a:	bf00      	nop

00000a7c <__aeabi_ui2d>:
     a7c:	f090 0f00 	teq	r0, #0
     a80:	bf04      	itt	eq
     a82:	2100      	moveq	r1, #0
     a84:	4770      	bxeq	lr
     a86:	b530      	push	{r4, r5, lr}
     a88:	f44f 6480 	mov.w	r4, #1024	; 0x400
     a8c:	f104 0432 	add.w	r4, r4, #50	; 0x32
     a90:	f04f 0500 	mov.w	r5, #0
     a94:	f04f 0100 	mov.w	r1, #0
     a98:	e750      	b.n	93c <__adddf3+0x138>
     a9a:	bf00      	nop

00000a9c <__aeabi_i2d>:
     a9c:	f090 0f00 	teq	r0, #0
     aa0:	bf04      	itt	eq
     aa2:	2100      	moveq	r1, #0
     aa4:	4770      	bxeq	lr
     aa6:	b530      	push	{r4, r5, lr}
     aa8:	f44f 6480 	mov.w	r4, #1024	; 0x400
     aac:	f104 0432 	add.w	r4, r4, #50	; 0x32
     ab0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
     ab4:	bf48      	it	mi
     ab6:	4240      	negmi	r0, r0
     ab8:	f04f 0100 	mov.w	r1, #0
     abc:	e73e      	b.n	93c <__adddf3+0x138>
     abe:	bf00      	nop

00000ac0 <__aeabi_f2d>:
     ac0:	0042      	lsls	r2, r0, #1
     ac2:	ea4f 01e2 	mov.w	r1, r2, asr #3
     ac6:	ea4f 0131 	mov.w	r1, r1, rrx
     aca:	ea4f 7002 	mov.w	r0, r2, lsl #28
     ace:	bf1f      	itttt	ne
     ad0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
     ad4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
     ad8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
     adc:	4770      	bxne	lr
     ade:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
     ae2:	bf08      	it	eq
     ae4:	4770      	bxeq	lr
     ae6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
     aea:	bf04      	itt	eq
     aec:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
     af0:	4770      	bxeq	lr
     af2:	b530      	push	{r4, r5, lr}
     af4:	f44f 7460 	mov.w	r4, #896	; 0x380
     af8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
     afc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
     b00:	e71c      	b.n	93c <__adddf3+0x138>
     b02:	bf00      	nop

00000b04 <__aeabi_ul2d>:
     b04:	ea50 0201 	orrs.w	r2, r0, r1
     b08:	bf08      	it	eq
     b0a:	4770      	bxeq	lr
     b0c:	b530      	push	{r4, r5, lr}
     b0e:	f04f 0500 	mov.w	r5, #0
     b12:	e00a      	b.n	b2a <__aeabi_l2d+0x16>

00000b14 <__aeabi_l2d>:
     b14:	ea50 0201 	orrs.w	r2, r0, r1
     b18:	bf08      	it	eq
     b1a:	4770      	bxeq	lr
     b1c:	b530      	push	{r4, r5, lr}
     b1e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
     b22:	d502      	bpl.n	b2a <__aeabi_l2d+0x16>
     b24:	4240      	negs	r0, r0
     b26:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
     b2a:	f44f 6480 	mov.w	r4, #1024	; 0x400
     b2e:	f104 0432 	add.w	r4, r4, #50	; 0x32
     b32:	ea5f 5c91 	movs.w	ip, r1, lsr #22
     b36:	f43f aed8 	beq.w	8ea <__adddf3+0xe6>
     b3a:	f04f 0203 	mov.w	r2, #3
     b3e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     b42:	bf18      	it	ne
     b44:	3203      	addne	r2, #3
     b46:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
     b4a:	bf18      	it	ne
     b4c:	3203      	addne	r2, #3
     b4e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
     b52:	f1c2 0320 	rsb	r3, r2, #32
     b56:	fa00 fc03 	lsl.w	ip, r0, r3
     b5a:	fa20 f002 	lsr.w	r0, r0, r2
     b5e:	fa01 fe03 	lsl.w	lr, r1, r3
     b62:	ea40 000e 	orr.w	r0, r0, lr
     b66:	fa21 f102 	lsr.w	r1, r1, r2
     b6a:	4414      	add	r4, r2
     b6c:	e6bd      	b.n	8ea <__adddf3+0xe6>
     b6e:	bf00      	nop

00000b70 <__aeabi_d2uiz>:
     b70:	004a      	lsls	r2, r1, #1
     b72:	d211      	bcs.n	b98 <__BSS_SRAM_SIZE+0x18>
     b74:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
     b78:	d211      	bcs.n	b9e <__BSS_SRAM_SIZE+0x1e>
     b7a:	d50d      	bpl.n	b98 <__BSS_SRAM_SIZE+0x18>
     b7c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
     b80:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
     b84:	d40e      	bmi.n	ba4 <__BSS_SRAM_SIZE+0x24>
     b86:	ea4f 23c1 	mov.w	r3, r1, lsl #11
     b8a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
     b8e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
     b92:	fa23 f002 	lsr.w	r0, r3, r2
     b96:	4770      	bx	lr
     b98:	f04f 0000 	mov.w	r0, #0
     b9c:	4770      	bx	lr
     b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
     ba2:	d102      	bne.n	baa <__BSS_SRAM_SIZE+0x2a>
     ba4:	f04f 30ff 	mov.w	r0, #4294967295
     ba8:	4770      	bx	lr
     baa:	f04f 0000 	mov.w	r0, #0
     bae:	4770      	bx	lr

00000bb0 <__aeabi_uldivmod>:
     bb0:	b953      	cbnz	r3, bc8 <__aeabi_uldivmod+0x18>
     bb2:	b94a      	cbnz	r2, bc8 <__aeabi_uldivmod+0x18>
     bb4:	2900      	cmp	r1, #0
     bb6:	bf08      	it	eq
     bb8:	2800      	cmpeq	r0, #0
     bba:	bf1c      	itt	ne
     bbc:	f04f 31ff 	movne.w	r1, #4294967295
     bc0:	f04f 30ff 	movne.w	r0, #4294967295
     bc4:	f000 b978 	b.w	eb8 <__aeabi_idiv0>
     bc8:	f1ad 0c08 	sub.w	ip, sp, #8
     bcc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
     bd0:	f000 f806 	bl	be0 <__udivmoddi4>
     bd4:	f8dd e004 	ldr.w	lr, [sp, #4]
     bd8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
     bdc:	b004      	add	sp, #16
     bde:	4770      	bx	lr

00000be0 <__udivmoddi4>:
     be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
     be4:	9d08      	ldr	r5, [sp, #32]
     be6:	460e      	mov	r6, r1
     be8:	4604      	mov	r4, r0
     bea:	468e      	mov	lr, r1
     bec:	2b00      	cmp	r3, #0
     bee:	d14c      	bne.n	c8a <__udivmoddi4+0xaa>
     bf0:	428a      	cmp	r2, r1
     bf2:	4694      	mov	ip, r2
     bf4:	d967      	bls.n	cc6 <__udivmoddi4+0xe6>
     bf6:	fab2 f282 	clz	r2, r2
     bfa:	b152      	cbz	r2, c12 <__udivmoddi4+0x32>
     bfc:	fa01 f302 	lsl.w	r3, r1, r2
     c00:	f1c2 0120 	rsb	r1, r2, #32
     c04:	fa20 f101 	lsr.w	r1, r0, r1
     c08:	fa0c fc02 	lsl.w	ip, ip, r2
     c0c:	ea41 0e03 	orr.w	lr, r1, r3
     c10:	4094      	lsls	r4, r2
     c12:	ea4f 481c 	mov.w	r8, ip, lsr #16
     c16:	0c21      	lsrs	r1, r4, #16
     c18:	fbbe f6f8 	udiv	r6, lr, r8
     c1c:	fa1f f78c 	uxth.w	r7, ip
     c20:	fb08 e316 	mls	r3, r8, r6, lr
     c24:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
     c28:	fb06 f107 	mul.w	r1, r6, r7
     c2c:	4299      	cmp	r1, r3
     c2e:	d90a      	bls.n	c46 <__udivmoddi4+0x66>
     c30:	eb1c 0303 	adds.w	r3, ip, r3
     c34:	f106 30ff 	add.w	r0, r6, #4294967295
     c38:	f080 811e 	bcs.w	e78 <__udivmoddi4+0x298>
     c3c:	4299      	cmp	r1, r3
     c3e:	f240 811b 	bls.w	e78 <__udivmoddi4+0x298>
     c42:	3e02      	subs	r6, #2
     c44:	4463      	add	r3, ip
     c46:	1a5b      	subs	r3, r3, r1
     c48:	b2a4      	uxth	r4, r4
     c4a:	fbb3 f0f8 	udiv	r0, r3, r8
     c4e:	fb08 3310 	mls	r3, r8, r0, r3
     c52:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
     c56:	fb00 f707 	mul.w	r7, r0, r7
     c5a:	42a7      	cmp	r7, r4
     c5c:	d90a      	bls.n	c74 <__udivmoddi4+0x94>
     c5e:	eb1c 0404 	adds.w	r4, ip, r4
     c62:	f100 33ff 	add.w	r3, r0, #4294967295
     c66:	f080 8109 	bcs.w	e7c <__udivmoddi4+0x29c>
     c6a:	42a7      	cmp	r7, r4
     c6c:	f240 8106 	bls.w	e7c <__udivmoddi4+0x29c>
     c70:	4464      	add	r4, ip
     c72:	3802      	subs	r0, #2
     c74:	1be4      	subs	r4, r4, r7
     c76:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
     c7a:	2100      	movs	r1, #0
     c7c:	b11d      	cbz	r5, c86 <__udivmoddi4+0xa6>
     c7e:	40d4      	lsrs	r4, r2
     c80:	2300      	movs	r3, #0
     c82:	e9c5 4300 	strd	r4, r3, [r5]
     c86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     c8a:	428b      	cmp	r3, r1
     c8c:	d908      	bls.n	ca0 <__udivmoddi4+0xc0>
     c8e:	2d00      	cmp	r5, #0
     c90:	f000 80ef 	beq.w	e72 <__udivmoddi4+0x292>
     c94:	2100      	movs	r1, #0
     c96:	e9c5 0600 	strd	r0, r6, [r5]
     c9a:	4608      	mov	r0, r1
     c9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
     ca0:	fab3 f183 	clz	r1, r3
     ca4:	2900      	cmp	r1, #0
     ca6:	d149      	bne.n	d3c <__udivmoddi4+0x15c>
     ca8:	42b3      	cmp	r3, r6
     caa:	d302      	bcc.n	cb2 <__udivmoddi4+0xd2>
     cac:	4282      	cmp	r2, r0
     cae:	f200 80ff 	bhi.w	eb0 <__udivmoddi4+0x2d0>
     cb2:	1a84      	subs	r4, r0, r2
     cb4:	eb66 0303 	sbc.w	r3, r6, r3
     cb8:	2001      	movs	r0, #1
     cba:	469e      	mov	lr, r3
     cbc:	2d00      	cmp	r5, #0
     cbe:	d0e2      	beq.n	c86 <__udivmoddi4+0xa6>
     cc0:	e9c5 4e00 	strd	r4, lr, [r5]
     cc4:	e7df      	b.n	c86 <__udivmoddi4+0xa6>
     cc6:	b902      	cbnz	r2, cca <__udivmoddi4+0xea>
     cc8:	deff      	udf	#255	; 0xff
     cca:	fab2 f282 	clz	r2, r2
     cce:	2a00      	cmp	r2, #0
     cd0:	f040 808e 	bne.w	df0 <__udivmoddi4+0x210>
     cd4:	eba1 060c 	sub.w	r6, r1, ip
     cd8:	ea4f 471c 	mov.w	r7, ip, lsr #16
     cdc:	fa1f f38c 	uxth.w	r3, ip
     ce0:	2101      	movs	r1, #1
     ce2:	fbb6 fef7 	udiv	lr, r6, r7
     ce6:	fb07 601e 	mls	r0, r7, lr, r6
     cea:	0c26      	lsrs	r6, r4, #16
     cec:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
     cf0:	fb03 f00e 	mul.w	r0, r3, lr
     cf4:	42b0      	cmp	r0, r6
     cf6:	d908      	bls.n	d0a <__udivmoddi4+0x12a>
     cf8:	eb1c 0606 	adds.w	r6, ip, r6
     cfc:	f10e 38ff 	add.w	r8, lr, #4294967295
     d00:	d202      	bcs.n	d08 <__udivmoddi4+0x128>
     d02:	42b0      	cmp	r0, r6
     d04:	f200 80d0 	bhi.w	ea8 <__udivmoddi4+0x2c8>
     d08:	46c6      	mov	lr, r8
     d0a:	1a36      	subs	r6, r6, r0
     d0c:	b2a4      	uxth	r4, r4
     d0e:	fbb6 f0f7 	udiv	r0, r6, r7
     d12:	fb07 6610 	mls	r6, r7, r0, r6
     d16:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
     d1a:	fb00 f303 	mul.w	r3, r0, r3
     d1e:	42a3      	cmp	r3, r4
     d20:	d908      	bls.n	d34 <__udivmoddi4+0x154>
     d22:	eb1c 0404 	adds.w	r4, ip, r4
     d26:	f100 36ff 	add.w	r6, r0, #4294967295
     d2a:	d202      	bcs.n	d32 <__udivmoddi4+0x152>
     d2c:	42a3      	cmp	r3, r4
     d2e:	f200 80b8 	bhi.w	ea2 <__udivmoddi4+0x2c2>
     d32:	4630      	mov	r0, r6
     d34:	1ae4      	subs	r4, r4, r3
     d36:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     d3a:	e79f      	b.n	c7c <__udivmoddi4+0x9c>
     d3c:	f1c1 0720 	rsb	r7, r1, #32
     d40:	fa22 f407 	lsr.w	r4, r2, r7
     d44:	408b      	lsls	r3, r1
     d46:	4323      	orrs	r3, r4
     d48:	fa06 fc01 	lsl.w	ip, r6, r1
     d4c:	fa26 f407 	lsr.w	r4, r6, r7
     d50:	fa20 f607 	lsr.w	r6, r0, r7
     d54:	ea46 060c 	orr.w	r6, r6, ip
     d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
     d5c:	fa00 f801 	lsl.w	r8, r0, r1
     d60:	fbb4 fef9 	udiv	lr, r4, r9
     d64:	0c30      	lsrs	r0, r6, #16
     d66:	fa1f fc83 	uxth.w	ip, r3
     d6a:	fb09 441e 	mls	r4, r9, lr, r4
     d6e:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
     d72:	fb0e f00c 	mul.w	r0, lr, ip
     d76:	42a0      	cmp	r0, r4
     d78:	fa02 f201 	lsl.w	r2, r2, r1
     d7c:	d90a      	bls.n	d94 <__udivmoddi4+0x1b4>
     d7e:	191c      	adds	r4, r3, r4
     d80:	f10e 3aff 	add.w	sl, lr, #4294967295
     d84:	f080 808b 	bcs.w	e9e <__udivmoddi4+0x2be>
     d88:	42a0      	cmp	r0, r4
     d8a:	f240 8088 	bls.w	e9e <__udivmoddi4+0x2be>
     d8e:	f1ae 0e02 	sub.w	lr, lr, #2
     d92:	441c      	add	r4, r3
     d94:	1a24      	subs	r4, r4, r0
     d96:	b2b6      	uxth	r6, r6
     d98:	fbb4 f0f9 	udiv	r0, r4, r9
     d9c:	fb09 4410 	mls	r4, r9, r0, r4
     da0:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
     da4:	fb00 fc0c 	mul.w	ip, r0, ip
     da8:	45a4      	cmp	ip, r4
     daa:	d907      	bls.n	dbc <__udivmoddi4+0x1dc>
     dac:	191c      	adds	r4, r3, r4
     dae:	f100 36ff 	add.w	r6, r0, #4294967295
     db2:	d270      	bcs.n	e96 <__udivmoddi4+0x2b6>
     db4:	45a4      	cmp	ip, r4
     db6:	d96e      	bls.n	e96 <__udivmoddi4+0x2b6>
     db8:	3802      	subs	r0, #2
     dba:	441c      	add	r4, r3
     dbc:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     dc0:	fba0 e602 	umull	lr, r6, r0, r2
     dc4:	eba4 040c 	sub.w	r4, r4, ip
     dc8:	42b4      	cmp	r4, r6
     dca:	46f4      	mov	ip, lr
     dcc:	46b1      	mov	r9, r6
     dce:	d359      	bcc.n	e84 <__udivmoddi4+0x2a4>
     dd0:	d056      	beq.n	e80 <__udivmoddi4+0x2a0>
     dd2:	2d00      	cmp	r5, #0
     dd4:	d06e      	beq.n	eb4 <__udivmoddi4+0x2d4>
     dd6:	ebb8 030c 	subs.w	r3, r8, ip
     dda:	eb64 0409 	sbc.w	r4, r4, r9
     dde:	40cb      	lsrs	r3, r1
     de0:	fa04 f707 	lsl.w	r7, r4, r7
     de4:	431f      	orrs	r7, r3
     de6:	40cc      	lsrs	r4, r1
     de8:	e9c5 7400 	strd	r7, r4, [r5]
     dec:	2100      	movs	r1, #0
     dee:	e74a      	b.n	c86 <__udivmoddi4+0xa6>
     df0:	f1c2 0020 	rsb	r0, r2, #32
     df4:	fa24 f100 	lsr.w	r1, r4, r0
     df8:	fa0c fc02 	lsl.w	ip, ip, r2
     dfc:	fa06 f302 	lsl.w	r3, r6, r2
     e00:	fa26 f000 	lsr.w	r0, r6, r0
     e04:	ea4f 471c 	mov.w	r7, ip, lsr #16
     e08:	ea41 0603 	orr.w	r6, r1, r3
     e0c:	fbb0 f1f7 	udiv	r1, r0, r7
     e10:	fa1f f38c 	uxth.w	r3, ip
     e14:	fb07 0e11 	mls	lr, r7, r1, r0
     e18:	0c30      	lsrs	r0, r6, #16
     e1a:	ea40 400e 	orr.w	r0, r0, lr, lsl #16
     e1e:	fb01 fe03 	mul.w	lr, r1, r3
     e22:	4586      	cmp	lr, r0
     e24:	fa04 f402 	lsl.w	r4, r4, r2
     e28:	d908      	bls.n	e3c <__udivmoddi4+0x25c>
     e2a:	eb1c 0000 	adds.w	r0, ip, r0
     e2e:	f101 38ff 	add.w	r8, r1, #4294967295
     e32:	d232      	bcs.n	e9a <__udivmoddi4+0x2ba>
     e34:	4586      	cmp	lr, r0
     e36:	d930      	bls.n	e9a <__udivmoddi4+0x2ba>
     e38:	3902      	subs	r1, #2
     e3a:	4460      	add	r0, ip
     e3c:	eba0 000e 	sub.w	r0, r0, lr
     e40:	b2b6      	uxth	r6, r6
     e42:	fbb0 fef7 	udiv	lr, r0, r7
     e46:	fb07 001e 	mls	r0, r7, lr, r0
     e4a:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
     e4e:	fb0e f003 	mul.w	r0, lr, r3
     e52:	42b0      	cmp	r0, r6
     e54:	d909      	bls.n	e6a <__udivmoddi4+0x28a>
     e56:	eb1c 0606 	adds.w	r6, ip, r6
     e5a:	f10e 38ff 	add.w	r8, lr, #4294967295
     e5e:	d218      	bcs.n	e92 <__udivmoddi4+0x2b2>
     e60:	42b0      	cmp	r0, r6
     e62:	d916      	bls.n	e92 <__udivmoddi4+0x2b2>
     e64:	f1ae 0e02 	sub.w	lr, lr, #2
     e68:	4466      	add	r6, ip
     e6a:	1a36      	subs	r6, r6, r0
     e6c:	ea4e 4101 	orr.w	r1, lr, r1, lsl #16
     e70:	e737      	b.n	ce2 <__udivmoddi4+0x102>
     e72:	4629      	mov	r1, r5
     e74:	4628      	mov	r0, r5
     e76:	e706      	b.n	c86 <__udivmoddi4+0xa6>
     e78:	4606      	mov	r6, r0
     e7a:	e6e4      	b.n	c46 <__udivmoddi4+0x66>
     e7c:	4618      	mov	r0, r3
     e7e:	e6f9      	b.n	c74 <__udivmoddi4+0x94>
     e80:	45f0      	cmp	r8, lr
     e82:	d2a6      	bcs.n	dd2 <__udivmoddi4+0x1f2>
     e84:	ebbe 0c02 	subs.w	ip, lr, r2
     e88:	eb66 0303 	sbc.w	r3, r6, r3
     e8c:	3801      	subs	r0, #1
     e8e:	4699      	mov	r9, r3
     e90:	e79f      	b.n	dd2 <__udivmoddi4+0x1f2>
     e92:	46c6      	mov	lr, r8
     e94:	e7e9      	b.n	e6a <__udivmoddi4+0x28a>
     e96:	4630      	mov	r0, r6
     e98:	e790      	b.n	dbc <__udivmoddi4+0x1dc>
     e9a:	4641      	mov	r1, r8
     e9c:	e7ce      	b.n	e3c <__udivmoddi4+0x25c>
     e9e:	46d6      	mov	lr, sl
     ea0:	e778      	b.n	d94 <__udivmoddi4+0x1b4>
     ea2:	4464      	add	r4, ip
     ea4:	3802      	subs	r0, #2
     ea6:	e745      	b.n	d34 <__udivmoddi4+0x154>
     ea8:	f1ae 0e02 	sub.w	lr, lr, #2
     eac:	4466      	add	r6, ip
     eae:	e72c      	b.n	d0a <__udivmoddi4+0x12a>
     eb0:	4608      	mov	r0, r1
     eb2:	e703      	b.n	cbc <__udivmoddi4+0xdc>
     eb4:	4629      	mov	r1, r5
     eb6:	e6e6      	b.n	c86 <__udivmoddi4+0xa6>

00000eb8 <__aeabi_idiv0>:
     eb8:	4770      	bx	lr
     eba:	bf00      	nop

00000ebc <main>:
 * This is the main function of the project, it is the entry point of the program
 * 
 * @return Always zero
*/
int main( void )
{
     ebc:	b500      	push	{lr}
     ebe:	b089      	sub	sp, #36	; 0x24
    Adc_CalibrationStatusType CalibStatus;
    Adc_ValueGroupType    AdcReadGroupBuffer[2];
    Adc_ValueGroupType    ResultBuffer[2];

    uint16_t adcvalue1_Pot1 = 0;
     ec0:	2300      	movs	r3, #0
     ec2:	f8ad 301e 	strh.w	r3, [sp, #30]
    uint16_t adcvalue1_Pot2 = 0;
     ec6:	2300      	movs	r3, #0
     ec8:	f8ad 301c 	strh.w	r3, [sp, #28]
    uint16_t adcvalue2_Pot1 = 0;
     ecc:	2300      	movs	r3, #0
     ece:	f8ad 301a 	strh.w	r3, [sp, #26]
    uint16_t adcvalue2_Pot2 = 0;
     ed2:	2300      	movs	r3, #0
     ed4:	f8ad 3018 	strh.w	r3, [sp, #24]
    uint16_t average_Pot1 = 0;
     ed8:	2300      	movs	r3, #0
     eda:	f8ad 3016 	strh.w	r3, [sp, #22]
    uint16_t average_Pot2 = 0;
     ede:	2300      	movs	r3, #0
     ee0:	f8ad 3014 	strh.w	r3, [sp, #20]

    uint16 adcValuePot1, adcValuePot2;
    uint16 voltagePot1, voltagePot2;
    uint16 resistancePot1, resistancePot2;

    EcuM_Init();
     ee4:	f000 f888 	bl	ff8 <EcuM_Init>

    /* Intiliaze RTT library */
    SEGGER_RTT_Init();
     ee8:	f000 fb92 	bl	1610 <SEGGER_RTT_Init>
    â€¢ ADC1_SE9 and ADC0_SE9 channels are interleaved on PTB14 pin
    */

    /* By default ADC1-CH15 is not connected to B1, but with this function
    it will, this is called Interleave, read RM page 1194*/
    Port_Ci_Port_Ip_SetMuxModeSel( IP_PORTB, 1, PORT_MUX_ADC_INTERLEAVE );
     eec:	2208      	movs	r2, #8
     eee:	2101      	movs	r1, #1
     ef0:	483e      	ldr	r0, [pc, #248]	; (fec <main+0x130>)
     ef2:	f005 fd11 	bl	6918 <Port_Ci_Port_Ip_SetMuxModeSel>

    /* Calibrate ADC module */
    Adc_Calibrate( AdcHwUnit_0, &CalibStatus );
     ef6:	ab04      	add	r3, sp, #16
     ef8:	4619      	mov	r1, r3
     efa:	2000      	movs	r0, #0
     efc:	f007 fa1a 	bl	8334 <Adc_Calibrate>
    /* Set the memory buffer to store conversions */
    Adc_SetupResultBuffer(AdcGroup_0, ResultBuffer);
     f00:	ab02      	add	r3, sp, #8
     f02:	4619      	mov	r1, r3
     f04:	2000      	movs	r0, #0
     f06:	f006 ffb7 	bl	7e78 <Adc_SetupResultBuffer>

    while( 1u )
    {
        /* Software trigger conversion */
        Adc_StartGroupConversion( AdcGroup_0 );
     f0a:	2000      	movs	r0, #0
     f0c:	f007 f84e 	bl	7fac <Adc_StartGroupConversion>
        /* Wait until the conversion is done */
        while( Adc_GetGroupStatus( AdcGroup_0 ) == ADC_BUSY );
     f10:	bf00      	nop
     f12:	2000      	movs	r0, #0
     f14:	f007 f927 	bl	8166 <Adc_GetGroupStatus>
     f18:	4603      	mov	r3, r0
     f1a:	2b01      	cmp	r3, #1
     f1c:	d0f9      	beq.n	f12 <main+0x56>
        /* Read ready conversion */
        Adc_ReadGroup( AdcGroup_0, AdcReadGroupBuffer );
     f1e:	ab03      	add	r3, sp, #12
     f20:	4619      	mov	r1, r3
     f22:	2000      	movs	r0, #0
     f24:	f007 f8da 	bl	80dc <Adc_ReadGroup>

        // ADC raw values for the two potentiometers
        /* Taking 2 samples */
        adcvalue1_Pot1 = AdcReadGroupBuffer[AdcChannel_0];
     f28:	f8bd 300c 	ldrh.w	r3, [sp, #12]
     f2c:	f8ad 301e 	strh.w	r3, [sp, #30]
        adcvalue1_Pot2 = AdcReadGroupBuffer[AdcChannel_1];
     f30:	f8bd 300e 	ldrh.w	r3, [sp, #14]
     f34:	f8ad 301c 	strh.w	r3, [sp, #28]
        Delay( 100u );
     f38:	2064      	movs	r0, #100	; 0x64
     f3a:	f000 f87b 	bl	1034 <Delay>

        adcvalue2_Pot1 = AdcReadGroupBuffer[AdcChannel_0];
     f3e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
     f42:	f8ad 301a 	strh.w	r3, [sp, #26]
        adcvalue2_Pot2 = AdcReadGroupBuffer[AdcChannel_1];
     f46:	f8bd 300e 	ldrh.w	r3, [sp, #14]
     f4a:	f8ad 3018 	strh.w	r3, [sp, #24]

        average_Pot1 = (adcvalue1_Pot1 + adcvalue2_Pot1) / 2;
     f4e:	f8bd 201e 	ldrh.w	r2, [sp, #30]
     f52:	f8bd 301a 	ldrh.w	r3, [sp, #26]
     f56:	4413      	add	r3, r2
     f58:	0fda      	lsrs	r2, r3, #31
     f5a:	4413      	add	r3, r2
     f5c:	105b      	asrs	r3, r3, #1
     f5e:	f8ad 3016 	strh.w	r3, [sp, #22]
        average_Pot2 = (adcvalue1_Pot2 + adcvalue2_Pot2) / 2;
     f62:	f8bd 201c 	ldrh.w	r2, [sp, #28]
     f66:	f8bd 3018 	ldrh.w	r3, [sp, #24]
     f6a:	4413      	add	r3, r2
     f6c:	0fda      	lsrs	r2, r3, #31
     f6e:	4413      	add	r3, r2
     f70:	105b      	asrs	r3, r3, #1
     f72:	f8ad 3014 	strh.w	r3, [sp, #20]

        // Convert ADC values to voltage and resistance
        ConvertAdcValue(average_Pot1, &voltagePot1, &resistancePot1);
     f76:	f10d 0202 	add.w	r2, sp, #2
     f7a:	f10d 0106 	add.w	r1, sp, #6
     f7e:	f8bd 3016 	ldrh.w	r3, [sp, #22]
     f82:	4618      	mov	r0, r3
     f84:	f000 f87c 	bl	1080 <ConvertAdcValue>
        ConvertAdcValue(average_Pot2, &voltagePot2, &resistancePot2);
     f88:	466a      	mov	r2, sp
     f8a:	a901      	add	r1, sp, #4
     f8c:	f8bd 3014 	ldrh.w	r3, [sp, #20]
     f90:	4618      	mov	r0, r3
     f92:	f000 f875 	bl	1080 <ConvertAdcValue>

        if(resistancePot1 > 10000)
     f96:	f8bd 3002 	ldrh.w	r3, [sp, #2]
     f9a:	f242 7210 	movw	r2, #10000	; 0x2710
     f9e:	4293      	cmp	r3, r2
     fa0:	d903      	bls.n	faa <main+0xee>
        {
            resistancePot1 = 10000;
     fa2:	f242 7310 	movw	r3, #10000	; 0x2710
     fa6:	f8ad 3002 	strh.w	r3, [sp, #2]
        }
        if(resistancePot2 > 10000)
     faa:	f8bd 3000 	ldrh.w	r3, [sp]
     fae:	f242 7210 	movw	r2, #10000	; 0x2710
     fb2:	4293      	cmp	r3, r2
     fb4:	d903      	bls.n	fbe <main+0x102>
        {
            resistancePot2 = 10000;
     fb6:	f242 7310 	movw	r3, #10000	; 0x2710
     fba:	f8ad 3000 	strh.w	r3, [sp]
        }

        /* Adaptation for display to simulate the floating-point */
        SEGGER_RTT_printf( 0, "Pot1: Voltage = %d V, Resistance = %d Ohms\n", 
     fbe:	f8bd 3006 	ldrh.w	r3, [sp, #6]
     fc2:	461a      	mov	r2, r3
     fc4:	f8bd 3002 	ldrh.w	r3, [sp, #2]
     fc8:	4909      	ldr	r1, [pc, #36]	; (ff0 <main+0x134>)
     fca:	2000      	movs	r0, #0
     fcc:	f000 fe88 	bl	1ce0 <SEGGER_RTT_printf>
            (voltagePot1), (resistancePot1) );   
        SEGGER_RTT_printf( 0, "Pot2: Voltage = %d V, Resistance = %d Ohms\n", 
     fd0:	f8bd 3004 	ldrh.w	r3, [sp, #4]
     fd4:	461a      	mov	r2, r3
     fd6:	f8bd 3000 	ldrh.w	r3, [sp]
     fda:	4906      	ldr	r1, [pc, #24]	; (ff4 <main+0x138>)
     fdc:	2000      	movs	r0, #0
     fde:	f000 fe7f 	bl	1ce0 <SEGGER_RTT_printf>
            (voltagePot2), (resistancePot2) );   

        Delay( 800u );
     fe2:	f44f 7048 	mov.w	r0, #800	; 0x320
     fe6:	f000 f825 	bl	1034 <Delay>
        Adc_StartGroupConversion( AdcGroup_0 );
     fea:	e78e      	b.n	f0a <main+0x4e>
     fec:	4004a000 	.word	0x4004a000
     ff0:	00010714 	.word	0x00010714
     ff4:	00010740 	.word	0x00010740

00000ff8 <EcuM_Init>:
 * 
 * it is just a temporary function, in the future this function will be replaced when the EcuM module 
 * is configured and implemented
*/
void EcuM_Init( void )
{
     ff8:	b508      	push	{r3, lr}
    /*Init Mcu module, including internal PLL, reference to Mcu Config structure can 
    be found at Mcu_PBcfg.h and PLL defines at Mcu_Cfg.h*/
    Mcu_Init( &Mcu_Config );
     ffa:	480b      	ldr	r0, [pc, #44]	; (1028 <EcuM_Init+0x30>)
     ffc:	f004 feb6 	bl	5d6c <Mcu_Init>
    Mcu_InitClock( McuClockSettingConfig_0 );
    1000:	2000      	movs	r0, #0
    1002:	f004 ff07 	bl	5e14 <Mcu_InitClock>
    Mcu_SetMode( McuModeSettingConf_0 );
    1006:	2000      	movs	r0, #0
    1008:	f004 ff28 	bl	5e5c <Mcu_SetMode>

    /*Init the internal tick reference Systick Timer*/
    OsIf_Init( NULL_PTR );
    100c:	2000      	movs	r0, #0
    100e:	f001 f918 	bl	2242 <OsIf_Init>
    /*Enable and setup interrupts*/
    Platform_Init( NULL_PTR );
    1012:	2000      	movs	r0, #0
    1014:	f001 f812 	bl	203c <Platform_Init>

    /*Apply all the Pin Port microcontroller configuration, for this case
    only Port Pin ADC0-SE5 (B1) and ADC0-SE8 (B13) */
    Port_Init( &Port_Config );
    1018:	4804      	ldr	r0, [pc, #16]	; (102c <EcuM_Init+0x34>)
    101a:	f005 faa9 	bl	6570 <Port_Init>

    /* Init the ADC with the paramters set in Tresos*/
    Adc_Init( &Adc_Config );
    101e:	4804      	ldr	r0, [pc, #16]	; (1030 <EcuM_Init+0x38>)
    1020:	f006 fedc 	bl	7ddc <Adc_Init>
}
    1024:	bf00      	nop
    1026:	bd08      	pop	{r3, pc}
    1028:	00011434 	.word	0x00011434
    102c:	000115c0 	.word	0x000115c0
    1030:	0001100c 	.word	0x0001100c

00001034 <Delay>:

/* This is dummy delay function prepared just for this example, in a real application 
no delay shall be used*/
void Delay( uint32 ms )
{
    1034:	b500      	push	{lr}
    1036:	b087      	sub	sp, #28
    1038:	9001      	str	r0, [sp, #4]
    uint32 Timeout = OsIf_MicrosToTicks( ms * 1000u, OSIF_COUNTER_SYSTEM );
    103a:	9b01      	ldr	r3, [sp, #4]
    103c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
    1040:	fb02 f303 	mul.w	r3, r2, r3
    1044:	2101      	movs	r1, #1
    1046:	4618      	mov	r0, r3
    1048:	f001 f950 	bl	22ec <OsIf_MicrosToTicks>
    104c:	9004      	str	r0, [sp, #16]
    uint32 SeedTick = OsIf_GetCounter( OSIF_COUNTER_SYSTEM );
    104e:	2001      	movs	r0, #1
    1050:	f001 f900 	bl	2254 <OsIf_GetCounter>
    1054:	4603      	mov	r3, r0
    1056:	9303      	str	r3, [sp, #12]
    uint32 ElapsedTime = 0u;
    1058:	2300      	movs	r3, #0
    105a:	9305      	str	r3, [sp, #20]
    do
    {
        ElapsedTime += OsIf_GetElapsed( &SeedTick, OSIF_COUNTER_SYSTEM );
    105c:	ab03      	add	r3, sp, #12
    105e:	2101      	movs	r1, #1
    1060:	4618      	mov	r0, r3
    1062:	f001 f910 	bl	2286 <OsIf_GetElapsed>
    1066:	4602      	mov	r2, r0
    1068:	9b05      	ldr	r3, [sp, #20]
    106a:	4413      	add	r3, r2
    106c:	9305      	str	r3, [sp, #20]
    }while( ElapsedTime < Timeout );
    106e:	9a05      	ldr	r2, [sp, #20]
    1070:	9b04      	ldr	r3, [sp, #16]
    1072:	429a      	cmp	r2, r3
    1074:	d3f2      	bcc.n	105c <Delay+0x28>
}
    1076:	bf00      	nop
    1078:	bf00      	nop
    107a:	b007      	add	sp, #28
    107c:	f85d fb04 	ldr.w	pc, [sp], #4

00001080 <ConvertAdcValue>:

void ConvertAdcValue(uint16 adcValue, uint16* voltage, uint16* resistance) 
{
    1080:	b500      	push	{lr}
    1082:	b085      	sub	sp, #20
    1084:	4603      	mov	r3, r0
    1086:	9102      	str	r1, [sp, #8]
    1088:	9201      	str	r2, [sp, #4]
    108a:	f8ad 300e 	strh.w	r3, [sp, #14]
    *voltage = ((( float )adcValue) / ADC_MAX_VALUE_RESOLUTION) * (ADC_REF_VOLTAGE);
    108e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    1092:	ee07 3a90 	vmov	s15, r3
    1096:	eef8 7a67 	vcvt.f32.u32	s15, s15
    109a:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 1108 <ConvertAdcValue+0x88>
    109e:	eec7 6a87 	vdiv.f32	s13, s15, s14
    10a2:	ee16 0a90 	vmov	r0, s13
    10a6:	f7ff fd0b 	bl	ac0 <__aeabi_f2d>
    10aa:	a315      	add	r3, pc, #84	; (adr r3, 1100 <ConvertAdcValue+0x80>)
    10ac:	e9d3 2300 	ldrd	r2, r3, [r3]
    10b0:	f7ff fa78 	bl	5a4 <__aeabi_dmul>
    10b4:	4602      	mov	r2, r0
    10b6:	460b      	mov	r3, r1
    10b8:	4610      	mov	r0, r2
    10ba:	4619      	mov	r1, r3
    10bc:	f7ff fd58 	bl	b70 <__aeabi_d2uiz>
    10c0:	4603      	mov	r3, r0
    10c2:	b29a      	uxth	r2, r3
    10c4:	9b02      	ldr	r3, [sp, #8]
    10c6:	801a      	strh	r2, [r3, #0]
    *resistance = ((( float )adcValue) / ADC_MAX_VALUE_RESOLUTION) * ADC_REF_RESISTANCE;
    10c8:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    10cc:	ee07 3a90 	vmov	s15, r3
    10d0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
    10d4:	eddf 6a0c 	vldr	s13, [pc, #48]	; 1108 <ConvertAdcValue+0x88>
    10d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
    10dc:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 110c <ConvertAdcValue+0x8c>
    10e0:	ee67 7a87 	vmul.f32	s15, s15, s14
    10e4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
    10e8:	ee17 3a90 	vmov	r3, s15
    10ec:	b29a      	uxth	r2, r3
    10ee:	9b01      	ldr	r3, [sp, #4]
    10f0:	801a      	strh	r2, [r3, #0]

}
    10f2:	bf00      	nop
    10f4:	b005      	add	sp, #20
    10f6:	f85d fb04 	ldr.w	pc, [sp], #4
    10fa:	bf00      	nop
    10fc:	f3af 8000 	nop.w
    1100:	66666666 	.word	0x66666666
    1104:	400a6666 	.word	0x400a6666
    1108:	4528f000 	.word	0x4528f000
    110c:	461c4000 	.word	0x461c4000

00001110 <Adc_schm_read_msr>:
* @pre  None
* @post None
* 
*/
uint32 Adc_schm_read_msr(void)
{
    1110:	b410      	push	{r4}
        __asm volatile( " mrs %0, CPSR " : "=r" (reg_tmp) );
    #else
        #if ((defined MCAL_ENABLE_USER_MODE_SUPPORT)&&(!defined MCAL_PLATFORM_ARM_M0PLUS))
        __asm volatile( " mrs %0, basepri " : "=r" (reg_tmp) );
        #else
        __asm volatile( " mrs %0, primask " : "=r" (reg_tmp) );
    1112:	f3ef 8310 	mrs	r3, PRIMASK
    1116:	461c      	mov	r4, r3
        #endif
    #endif
    return (uint32)reg_tmp;
    1118:	4623      	mov	r3, r4
}
    111a:	4618      	mov	r0, r3
    111c:	f85d 4b04 	ldr.w	r4, [sp], #4
    1120:	4770      	bx	lr

00001122 <Mcu_schm_read_msr>:
* @pre  None
* @post None
* 
*/
uint32 Mcu_schm_read_msr(void)
{
    1122:	b410      	push	{r4}
        __asm volatile( " mrs %0, CPSR " : "=r" (reg_tmp) );
    #else
        #if ((defined MCAL_ENABLE_USER_MODE_SUPPORT)&&(!defined MCAL_PLATFORM_ARM_M0PLUS))
        __asm volatile( " mrs %0, basepri " : "=r" (reg_tmp) );
        #else
        __asm volatile( " mrs %0, primask " : "=r" (reg_tmp) );
    1124:	f3ef 8310 	mrs	r3, PRIMASK
    1128:	461c      	mov	r4, r3
        #endif
    #endif
    return (uint32)reg_tmp;
    112a:	4623      	mov	r3, r4
}
    112c:	4618      	mov	r0, r3
    112e:	f85d 4b04 	ldr.w	r4, [sp], #4
    1132:	4770      	bx	lr

00001134 <Port_schm_read_msr>:
* @pre  None
* @post None
* 
*/
uint32 Port_schm_read_msr(void)
{
    1134:	b410      	push	{r4}
        __asm volatile( " mrs %0, CPSR " : "=r" (reg_tmp) );
    #else
        #if ((defined MCAL_ENABLE_USER_MODE_SUPPORT)&&(!defined MCAL_PLATFORM_ARM_M0PLUS))
        __asm volatile( " mrs %0, basepri " : "=r" (reg_tmp) );
        #else
        __asm volatile( " mrs %0, primask " : "=r" (reg_tmp) );
    1136:	f3ef 8310 	mrs	r3, PRIMASK
    113a:	461c      	mov	r4, r3
        #endif
    #endif
    return (uint32)reg_tmp;
    113c:	4623      	mov	r3, r4
}
    113e:	4618      	mov	r0, r3
    1140:	f85d 4b04 	ldr.w	r4, [sp], #4
    1144:	4770      	bx	lr
	...

00001148 <init_data_bss>:
 * Implements    : init_data_bss_Activity
 *END**************************************************************************/
void init_data_bss(void);

void init_data_bss(void)
{
    1148:	b08a      	sub	sp, #40	; 0x28
    const Sys_CopyLayoutType * copy_layout;
    const Sys_ZeroLayoutType * zero_layout;
    const uint8 * rom;
    uint8 * ram;
    uint32 len = 0U;
    114a:	2300      	movs	r3, #0
    114c:	9307      	str	r3, [sp, #28]
    uint32 size = 0U;
    114e:	2300      	movs	r3, #0
    1150:	9306      	str	r3, [sp, #24]
    uint32 i = 0U;
    1152:	2300      	movs	r3, #0
    1154:	9309      	str	r3, [sp, #36]	; 0x24
    uint32 j = 0U;
    1156:	2300      	movs	r3, #0
    1158:	9308      	str	r3, [sp, #32]

    const uint32 * initTable_Ptr = (uint32 *)__INIT_TABLE;
    115a:	4b44      	ldr	r3, [pc, #272]	; (126c <init_data_bss+0x124>)
    115c:	9305      	str	r3, [sp, #20]
    const uint32 * zeroTable_Ptr = (uint32*)__ZERO_TABLE;
    115e:	4b44      	ldr	r3, [pc, #272]	; (1270 <init_data_bss+0x128>)
    1160:	9304      	str	r3, [sp, #16]

    /* Copy initialized table */
    len = *initTable_Ptr;
    1162:	9b05      	ldr	r3, [sp, #20]
    1164:	681b      	ldr	r3, [r3, #0]
    1166:	9307      	str	r3, [sp, #28]
    initTable_Ptr++;
    1168:	9b05      	ldr	r3, [sp, #20]
    116a:	3304      	adds	r3, #4
    116c:	9305      	str	r3, [sp, #20]
    copy_layout = (const Sys_CopyLayoutType *)initTable_Ptr;
    116e:	9b05      	ldr	r3, [sp, #20]
    1170:	9303      	str	r3, [sp, #12]
    for(i = 0; i < len; i++)
    1172:	2300      	movs	r3, #0
    1174:	9309      	str	r3, [sp, #36]	; 0x24
    1176:	e03d      	b.n	11f4 <init_data_bss+0xac>
    {
        rom = copy_layout[i].rom_start;
    1178:	9a09      	ldr	r2, [sp, #36]	; 0x24
    117a:	4613      	mov	r3, r2
    117c:	005b      	lsls	r3, r3, #1
    117e:	4413      	add	r3, r2
    1180:	009b      	lsls	r3, r3, #2
    1182:	461a      	mov	r2, r3
    1184:	9b03      	ldr	r3, [sp, #12]
    1186:	4413      	add	r3, r2
    1188:	685b      	ldr	r3, [r3, #4]
    118a:	9300      	str	r3, [sp, #0]
        ram = copy_layout[i].ram_start;
    118c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    118e:	4613      	mov	r3, r2
    1190:	005b      	lsls	r3, r3, #1
    1192:	4413      	add	r3, r2
    1194:	009b      	lsls	r3, r3, #2
    1196:	461a      	mov	r2, r3
    1198:	9b03      	ldr	r3, [sp, #12]
    119a:	4413      	add	r3, r2
    119c:	681b      	ldr	r3, [r3, #0]
    119e:	9301      	str	r3, [sp, #4]
        size = (uint32)copy_layout[i].rom_end - (uint32)copy_layout[i].rom_start;
    11a0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    11a2:	4613      	mov	r3, r2
    11a4:	005b      	lsls	r3, r3, #1
    11a6:	4413      	add	r3, r2
    11a8:	009b      	lsls	r3, r3, #2
    11aa:	461a      	mov	r2, r3
    11ac:	9b03      	ldr	r3, [sp, #12]
    11ae:	4413      	add	r3, r2
    11b0:	689b      	ldr	r3, [r3, #8]
    11b2:	4619      	mov	r1, r3
    11b4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    11b6:	4613      	mov	r3, r2
    11b8:	005b      	lsls	r3, r3, #1
    11ba:	4413      	add	r3, r2
    11bc:	009b      	lsls	r3, r3, #2
    11be:	461a      	mov	r2, r3
    11c0:	9b03      	ldr	r3, [sp, #12]
    11c2:	4413      	add	r3, r2
    11c4:	685b      	ldr	r3, [r3, #4]
    11c6:	1acb      	subs	r3, r1, r3
    11c8:	9306      	str	r3, [sp, #24]

        for(j = 0UL; j < size; j++)
    11ca:	2300      	movs	r3, #0
    11cc:	9308      	str	r3, [sp, #32]
    11ce:	e00a      	b.n	11e6 <init_data_bss+0x9e>
        {
            ram[j] = rom[j];
    11d0:	9a00      	ldr	r2, [sp, #0]
    11d2:	9b08      	ldr	r3, [sp, #32]
    11d4:	441a      	add	r2, r3
    11d6:	9901      	ldr	r1, [sp, #4]
    11d8:	9b08      	ldr	r3, [sp, #32]
    11da:	440b      	add	r3, r1
    11dc:	7812      	ldrb	r2, [r2, #0]
    11de:	701a      	strb	r2, [r3, #0]
        for(j = 0UL; j < size; j++)
    11e0:	9b08      	ldr	r3, [sp, #32]
    11e2:	3301      	adds	r3, #1
    11e4:	9308      	str	r3, [sp, #32]
    11e6:	9a08      	ldr	r2, [sp, #32]
    11e8:	9b06      	ldr	r3, [sp, #24]
    11ea:	429a      	cmp	r2, r3
    11ec:	d3f0      	bcc.n	11d0 <init_data_bss+0x88>
    for(i = 0; i < len; i++)
    11ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
    11f0:	3301      	adds	r3, #1
    11f2:	9309      	str	r3, [sp, #36]	; 0x24
    11f4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    11f6:	9b07      	ldr	r3, [sp, #28]
    11f8:	429a      	cmp	r2, r3
    11fa:	d3bd      	bcc.n	1178 <init_data_bss+0x30>
        }
    }
    
    /* Clear zero table */
    len = *zeroTable_Ptr;
    11fc:	9b04      	ldr	r3, [sp, #16]
    11fe:	681b      	ldr	r3, [r3, #0]
    1200:	9307      	str	r3, [sp, #28]
    zeroTable_Ptr++;
    1202:	9b04      	ldr	r3, [sp, #16]
    1204:	3304      	adds	r3, #4
    1206:	9304      	str	r3, [sp, #16]
    zero_layout = (const Sys_ZeroLayoutType *)zeroTable_Ptr;
    1208:	9b04      	ldr	r3, [sp, #16]
    120a:	9302      	str	r3, [sp, #8]
    for(i = 0; i < len; i++)
    120c:	2300      	movs	r3, #0
    120e:	9309      	str	r3, [sp, #36]	; 0x24
    1210:	e024      	b.n	125c <init_data_bss+0x114>
    {
        ram = zero_layout[i].ram_start;
    1212:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1214:	00db      	lsls	r3, r3, #3
    1216:	9a02      	ldr	r2, [sp, #8]
    1218:	4413      	add	r3, r2
    121a:	681b      	ldr	r3, [r3, #0]
    121c:	9301      	str	r3, [sp, #4]
        size = (uint32)zero_layout[i].ram_end - (uint32)zero_layout[i].ram_start;
    121e:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1220:	00db      	lsls	r3, r3, #3
    1222:	9a02      	ldr	r2, [sp, #8]
    1224:	4413      	add	r3, r2
    1226:	685b      	ldr	r3, [r3, #4]
    1228:	4619      	mov	r1, r3
    122a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    122c:	00db      	lsls	r3, r3, #3
    122e:	9a02      	ldr	r2, [sp, #8]
    1230:	4413      	add	r3, r2
    1232:	681b      	ldr	r3, [r3, #0]
    1234:	1acb      	subs	r3, r1, r3
    1236:	9306      	str	r3, [sp, #24]

        for(j = 0UL; j < size; j++)
    1238:	2300      	movs	r3, #0
    123a:	9308      	str	r3, [sp, #32]
    123c:	e007      	b.n	124e <init_data_bss+0x106>
        {
            ram[j] = 0U;
    123e:	9a01      	ldr	r2, [sp, #4]
    1240:	9b08      	ldr	r3, [sp, #32]
    1242:	4413      	add	r3, r2
    1244:	2200      	movs	r2, #0
    1246:	701a      	strb	r2, [r3, #0]
        for(j = 0UL; j < size; j++)
    1248:	9b08      	ldr	r3, [sp, #32]
    124a:	3301      	adds	r3, #1
    124c:	9308      	str	r3, [sp, #32]
    124e:	9a08      	ldr	r2, [sp, #32]
    1250:	9b06      	ldr	r3, [sp, #24]
    1252:	429a      	cmp	r2, r3
    1254:	d3f3      	bcc.n	123e <init_data_bss+0xf6>
    for(i = 0; i < len; i++)
    1256:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1258:	3301      	adds	r3, #1
    125a:	9309      	str	r3, [sp, #36]	; 0x24
    125c:	9a09      	ldr	r2, [sp, #36]	; 0x24
    125e:	9b07      	ldr	r3, [sp, #28]
    1260:	429a      	cmp	r2, r3
    1262:	d3d6      	bcc.n	1212 <init_data_bss+0xca>
        }
    }
}
    1264:	bf00      	nop
    1266:	bf00      	nop
    1268:	b00a      	add	sp, #40	; 0x28
    126a:	4770      	bx	lr
    126c:	00011630 	.word	0x00011630
    1270:	0001164c 	.word	0x0001164c

00001274 <sys_m4_cache_init>:
{
    1274:	b084      	sub	sp, #16
    1276:	4603      	mov	r3, r0
    1278:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8 RetValue = CACHE_OK;
    127c:	2300      	movs	r3, #0
    127e:	f88d 300f 	strb.w	r3, [sp, #15]
  if (cache == CODE_CACHE)
    1282:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1286:	2b00      	cmp	r3, #0
    1288:	d118      	bne.n	12bc <sys_m4_cache_init+0x48>
      IP_LMEM->PCCCR = 0x05000000UL;
    128a:	4b10      	ldr	r3, [pc, #64]	; (12cc <sys_m4_cache_init+0x58>)
    128c:	f04f 62a0 	mov.w	r2, #83886080	; 0x5000000
    1290:	601a      	str	r2, [r3, #0]
      IP_LMEM->PCCCR |= LMEM_PCCCR_GO(1);
    1292:	4b0e      	ldr	r3, [pc, #56]	; (12cc <sys_m4_cache_init+0x58>)
    1294:	681b      	ldr	r3, [r3, #0]
    1296:	4a0d      	ldr	r2, [pc, #52]	; (12cc <sys_m4_cache_init+0x58>)
    1298:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    129c:	6013      	str	r3, [r2, #0]
      while((IP_LMEM->PCCCR & LMEM_PCCCR_GO_MASK) == LMEM_PCCCR_GO_MASK){};
    129e:	bf00      	nop
    12a0:	4b0a      	ldr	r3, [pc, #40]	; (12cc <sys_m4_cache_init+0x58>)
    12a2:	681b      	ldr	r3, [r3, #0]
    12a4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
    12a8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    12ac:	d0f8      	beq.n	12a0 <sys_m4_cache_init+0x2c>
      IP_LMEM->PCCCR |= LMEM_PCCCR_ENCACHE(1);
    12ae:	4b07      	ldr	r3, [pc, #28]	; (12cc <sys_m4_cache_init+0x58>)
    12b0:	681b      	ldr	r3, [r3, #0]
    12b2:	4a06      	ldr	r2, [pc, #24]	; (12cc <sys_m4_cache_init+0x58>)
    12b4:	f043 0301 	orr.w	r3, r3, #1
    12b8:	6013      	str	r3, [r2, #0]
    12ba:	e002      	b.n	12c2 <sys_m4_cache_init+0x4e>
     RetValue = CACHE_INVALID_PARAM;
    12bc:	2301      	movs	r3, #1
    12be:	f88d 300f 	strb.w	r3, [sp, #15]
  return RetValue;
    12c2:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    12c6:	4618      	mov	r0, r3
    12c8:	b004      	add	sp, #16
    12ca:	4770      	bx	lr
    12cc:	e0082000 	.word	0xe0082000

000012d0 <startup_go_to_user_mode>:
}
    12d0:	bf00      	nop
    12d2:	4770      	bx	lr

000012d4 <Sys_GetCoreID>:
    return 0U;
    12d4:	2300      	movs	r3, #0
}
    12d6:	4618      	mov	r0, r3
    12d8:	4770      	bx	lr

000012da <HardFault_Handler>:
}
void HardFault_Handler(void)
{
    while(TRUE){};
    12da:	e7fe      	b.n	12da <HardFault_Handler>

000012dc <MemManage_Handler>:
}
void MemManage_Handler(void)
{
    while(TRUE){};
    12dc:	e7fe      	b.n	12dc <MemManage_Handler>

000012de <BusFault_Handler>:
}
void BusFault_Handler(void)
{
    while(TRUE){};
    12de:	e7fe      	b.n	12de <BusFault_Handler>

000012e0 <UsageFault_Handler>:
}
void UsageFault_Handler(void)
{
    while(TRUE){};
    12e0:	e7fe      	b.n	12e0 <UsageFault_Handler>

000012e2 <SVC_Handler>:

#ifndef MCAL_ENABLE_USER_MODE_SUPPORT
void SVC_Handler(void)  __attribute__ ((weak));               /* SVCall Handler */
void SVC_Handler(void)
{
    while(TRUE){};
    12e2:	e7fe      	b.n	12e2 <SVC_Handler>

000012e4 <DebugMon_Handler>:
    ASM_KEYWORD("pop {r0}");
}
#endif
void DebugMon_Handler(void)
{
    while(TRUE){};
    12e4:	e7fe      	b.n	12e4 <DebugMon_Handler>

000012e6 <PendSV_Handler>:
}
void PendSV_Handler(void)
{
    while(TRUE){};
    12e6:	e7fe      	b.n	12e6 <PendSV_Handler>

000012e8 <SysTick_Handler>:
}
void SysTick_Handler(void)
{
    while(TRUE){};
    12e8:	e7fe      	b.n	12e8 <SysTick_Handler>

000012ea <undefined_handler>:
}
void undefined_handler(void)
{
   while(TRUE){};
    12ea:	e7fe      	b.n	12ea <undefined_handler>

000012ec <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
    12ec:	b500      	push	{lr}
    12ee:	b083      	sub	sp, #12
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
    12f0:	4b26      	ldr	r3, [pc, #152]	; (138c <_DoInit+0xa0>)
    12f2:	9300      	str	r3, [sp, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
    12f4:	22a8      	movs	r2, #168	; 0xa8
    12f6:	2100      	movs	r1, #0
    12f8:	9800      	ldr	r0, [sp, #0]
    12fa:	f000 fd13 	bl	1d24 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
    12fe:	9b00      	ldr	r3, [sp, #0]
    1300:	2203      	movs	r2, #3
    1302:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
    1304:	9b00      	ldr	r3, [sp, #0]
    1306:	2203      	movs	r2, #3
    1308:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
    130a:	9b00      	ldr	r3, [sp, #0]
    130c:	4a20      	ldr	r2, [pc, #128]	; (1390 <_DoInit+0xa4>)
    130e:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
    1310:	9b00      	ldr	r3, [sp, #0]
    1312:	4a20      	ldr	r2, [pc, #128]	; (1394 <_DoInit+0xa8>)
    1314:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
    1316:	9b00      	ldr	r3, [sp, #0]
    1318:	f44f 6280 	mov.w	r2, #1024	; 0x400
    131c:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
    131e:	9b00      	ldr	r3, [sp, #0]
    1320:	2200      	movs	r2, #0
    1322:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
    1324:	9b00      	ldr	r3, [sp, #0]
    1326:	2200      	movs	r2, #0
    1328:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    132a:	9b00      	ldr	r3, [sp, #0]
    132c:	2200      	movs	r2, #0
    132e:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
    1330:	9b00      	ldr	r3, [sp, #0]
    1332:	4a17      	ldr	r2, [pc, #92]	; (1390 <_DoInit+0xa4>)
    1334:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
    1336:	9b00      	ldr	r3, [sp, #0]
    1338:	4a17      	ldr	r2, [pc, #92]	; (1398 <_DoInit+0xac>)
    133a:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
    133c:	9b00      	ldr	r3, [sp, #0]
    133e:	2210      	movs	r2, #16
    1340:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
    1342:	9b00      	ldr	r3, [sp, #0]
    1344:	2200      	movs	r2, #0
    1346:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
    1348:	9b00      	ldr	r3, [sp, #0]
    134a:	2200      	movs	r2, #0
    134c:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
    134e:	9b00      	ldr	r3, [sp, #0]
    1350:	2200      	movs	r2, #0
    1352:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
    1354:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
    1358:	2300      	movs	r3, #0
    135a:	9301      	str	r3, [sp, #4]
    135c:	e00c      	b.n	1378 <_DoInit+0x8c>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
    135e:	9b01      	ldr	r3, [sp, #4]
    1360:	f1c3 030f 	rsb	r3, r3, #15
    1364:	4a0d      	ldr	r2, [pc, #52]	; (139c <_DoInit+0xb0>)
    1366:	5cd1      	ldrb	r1, [r2, r3]
    1368:	9a00      	ldr	r2, [sp, #0]
    136a:	9b01      	ldr	r3, [sp, #4]
    136c:	4413      	add	r3, r2
    136e:	460a      	mov	r2, r1
    1370:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
    1372:	9b01      	ldr	r3, [sp, #4]
    1374:	3301      	adds	r3, #1
    1376:	9301      	str	r3, [sp, #4]
    1378:	9b01      	ldr	r3, [sp, #4]
    137a:	2b0f      	cmp	r3, #15
    137c:	d9ef      	bls.n	135e <_DoInit+0x72>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
    137e:	f3bf 8f5f 	dmb	sy
}
    1382:	bf00      	nop
    1384:	b003      	add	sp, #12
    1386:	f85d fb04 	ldr.w	pc, [sp], #4
    138a:	bf00      	nop
    138c:	1fff91f4 	.word	0x1fff91f4
    1390:	0001076c 	.word	0x0001076c
    1394:	1fff929c 	.word	0x1fff929c
    1398:	1fff969c 	.word	0x1fff969c
    139c:	0001160c 	.word	0x0001160c

000013a0 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
    13a0:	b500      	push	{lr}
    13a2:	b08b      	sub	sp, #44	; 0x2c
    13a4:	9003      	str	r0, [sp, #12]
    13a6:	9102      	str	r1, [sp, #8]
    13a8:	9201      	str	r2, [sp, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
    13aa:	2300      	movs	r3, #0
    13ac:	9308      	str	r3, [sp, #32]
  WrOff = pRing->WrOff;
    13ae:	9b03      	ldr	r3, [sp, #12]
    13b0:	68db      	ldr	r3, [r3, #12]
    13b2:	9307      	str	r3, [sp, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
    13b4:	9b03      	ldr	r3, [sp, #12]
    13b6:	691b      	ldr	r3, [r3, #16]
    13b8:	9306      	str	r3, [sp, #24]
    if (RdOff > WrOff) {
    13ba:	9a06      	ldr	r2, [sp, #24]
    13bc:	9b07      	ldr	r3, [sp, #28]
    13be:	429a      	cmp	r2, r3
    13c0:	d905      	bls.n	13ce <_WriteBlocking+0x2e>
      NumBytesToWrite = RdOff - WrOff - 1u;
    13c2:	9a06      	ldr	r2, [sp, #24]
    13c4:	9b07      	ldr	r3, [sp, #28]
    13c6:	1ad3      	subs	r3, r2, r3
    13c8:	3b01      	subs	r3, #1
    13ca:	9309      	str	r3, [sp, #36]	; 0x24
    13cc:	e007      	b.n	13de <_WriteBlocking+0x3e>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
    13ce:	9b03      	ldr	r3, [sp, #12]
    13d0:	689a      	ldr	r2, [r3, #8]
    13d2:	9906      	ldr	r1, [sp, #24]
    13d4:	9b07      	ldr	r3, [sp, #28]
    13d6:	1acb      	subs	r3, r1, r3
    13d8:	4413      	add	r3, r2
    13da:	3b01      	subs	r3, #1
    13dc:	9309      	str	r3, [sp, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
    13de:	9b03      	ldr	r3, [sp, #12]
    13e0:	689a      	ldr	r2, [r3, #8]
    13e2:	9b07      	ldr	r3, [sp, #28]
    13e4:	1ad3      	subs	r3, r2, r3
    13e6:	9a09      	ldr	r2, [sp, #36]	; 0x24
    13e8:	4293      	cmp	r3, r2
    13ea:	bf28      	it	cs
    13ec:	4613      	movcs	r3, r2
    13ee:	9309      	str	r3, [sp, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
    13f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
    13f2:	9b01      	ldr	r3, [sp, #4]
    13f4:	4293      	cmp	r3, r2
    13f6:	bf28      	it	cs
    13f8:	4613      	movcs	r3, r2
    13fa:	9309      	str	r3, [sp, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    13fc:	9b03      	ldr	r3, [sp, #12]
    13fe:	685a      	ldr	r2, [r3, #4]
    1400:	9b07      	ldr	r3, [sp, #28]
    1402:	4413      	add	r3, r2
    1404:	9305      	str	r3, [sp, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
    1406:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1408:	9902      	ldr	r1, [sp, #8]
    140a:	9805      	ldr	r0, [sp, #20]
    140c:	f000 fc7c 	bl	1d08 <memcpy>
    NumBytesWritten += NumBytesToWrite;
    1410:	9a08      	ldr	r2, [sp, #32]
    1412:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1414:	4413      	add	r3, r2
    1416:	9308      	str	r3, [sp, #32]
    pBuffer         += NumBytesToWrite;
    1418:	9a02      	ldr	r2, [sp, #8]
    141a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    141c:	4413      	add	r3, r2
    141e:	9302      	str	r3, [sp, #8]
    NumBytes        -= NumBytesToWrite;
    1420:	9a01      	ldr	r2, [sp, #4]
    1422:	9b09      	ldr	r3, [sp, #36]	; 0x24
    1424:	1ad3      	subs	r3, r2, r3
    1426:	9301      	str	r3, [sp, #4]
    WrOff           += NumBytesToWrite;
    1428:	9a07      	ldr	r2, [sp, #28]
    142a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    142c:	4413      	add	r3, r2
    142e:	9307      	str	r3, [sp, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
    1430:	9b03      	ldr	r3, [sp, #12]
    1432:	689b      	ldr	r3, [r3, #8]
    1434:	9a07      	ldr	r2, [sp, #28]
    1436:	429a      	cmp	r2, r3
    1438:	d101      	bne.n	143e <_WriteBlocking+0x9e>
      WrOff = 0u;
    143a:	2300      	movs	r3, #0
    143c:	9307      	str	r3, [sp, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    143e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
    1442:	9b03      	ldr	r3, [sp, #12]
    1444:	9a07      	ldr	r2, [sp, #28]
    1446:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
    1448:	9b01      	ldr	r3, [sp, #4]
    144a:	2b00      	cmp	r3, #0
    144c:	d1b2      	bne.n	13b4 <_WriteBlocking+0x14>
  return NumBytesWritten;
    144e:	9b08      	ldr	r3, [sp, #32]
}
    1450:	4618      	mov	r0, r3
    1452:	b00b      	add	sp, #44	; 0x2c
    1454:	f85d fb04 	ldr.w	pc, [sp], #4

00001458 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
    1458:	b500      	push	{lr}
    145a:	b089      	sub	sp, #36	; 0x24
    145c:	9003      	str	r0, [sp, #12]
    145e:	9102      	str	r1, [sp, #8]
    1460:	9201      	str	r2, [sp, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
    1462:	9b03      	ldr	r3, [sp, #12]
    1464:	68db      	ldr	r3, [r3, #12]
    1466:	9307      	str	r3, [sp, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
    1468:	9b03      	ldr	r3, [sp, #12]
    146a:	689a      	ldr	r2, [r3, #8]
    146c:	9b07      	ldr	r3, [sp, #28]
    146e:	1ad3      	subs	r3, r2, r3
    1470:	9306      	str	r3, [sp, #24]
  if (Rem > NumBytes) {
    1472:	9a06      	ldr	r2, [sp, #24]
    1474:	9b01      	ldr	r3, [sp, #4]
    1476:	429a      	cmp	r2, r3
    1478:	d911      	bls.n	149e <_WriteNoCheck+0x46>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    147a:	9b03      	ldr	r3, [sp, #12]
    147c:	685a      	ldr	r2, [r3, #4]
    147e:	9b07      	ldr	r3, [sp, #28]
    1480:	4413      	add	r3, r2
    1482:	9304      	str	r3, [sp, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
    1484:	9a01      	ldr	r2, [sp, #4]
    1486:	9902      	ldr	r1, [sp, #8]
    1488:	9804      	ldr	r0, [sp, #16]
    148a:	f000 fc3d 	bl	1d08 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    148e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
    1492:	9a07      	ldr	r2, [sp, #28]
    1494:	9b01      	ldr	r3, [sp, #4]
    1496:	441a      	add	r2, r3
    1498:	9b03      	ldr	r3, [sp, #12]
    149a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
    149c:	e01f      	b.n	14de <_WriteNoCheck+0x86>
    NumBytesAtOnce = Rem;
    149e:	9b06      	ldr	r3, [sp, #24]
    14a0:	9305      	str	r3, [sp, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
    14a2:	9b03      	ldr	r3, [sp, #12]
    14a4:	685a      	ldr	r2, [r3, #4]
    14a6:	9b07      	ldr	r3, [sp, #28]
    14a8:	4413      	add	r3, r2
    14aa:	9304      	str	r3, [sp, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
    14ac:	9a05      	ldr	r2, [sp, #20]
    14ae:	9902      	ldr	r1, [sp, #8]
    14b0:	9804      	ldr	r0, [sp, #16]
    14b2:	f000 fc29 	bl	1d08 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
    14b6:	9a01      	ldr	r2, [sp, #4]
    14b8:	9b06      	ldr	r3, [sp, #24]
    14ba:	1ad3      	subs	r3, r2, r3
    14bc:	9305      	str	r3, [sp, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
    14be:	9b03      	ldr	r3, [sp, #12]
    14c0:	685b      	ldr	r3, [r3, #4]
    14c2:	9304      	str	r3, [sp, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    14c4:	9a02      	ldr	r2, [sp, #8]
    14c6:	9b06      	ldr	r3, [sp, #24]
    14c8:	4413      	add	r3, r2
    14ca:	9a05      	ldr	r2, [sp, #20]
    14cc:	4619      	mov	r1, r3
    14ce:	9804      	ldr	r0, [sp, #16]
    14d0:	f000 fc1a 	bl	1d08 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    14d4:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
    14d8:	9b03      	ldr	r3, [sp, #12]
    14da:	9a05      	ldr	r2, [sp, #20]
    14dc:	60da      	str	r2, [r3, #12]
}
    14de:	bf00      	nop
    14e0:	b009      	add	sp, #36	; 0x24
    14e2:	f85d fb04 	ldr.w	pc, [sp], #4

000014e6 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
    14e6:	b086      	sub	sp, #24
    14e8:	9001      	str	r0, [sp, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
    14ea:	9b01      	ldr	r3, [sp, #4]
    14ec:	691b      	ldr	r3, [r3, #16]
    14ee:	9304      	str	r3, [sp, #16]
  WrOff = pRing->WrOff;
    14f0:	9b01      	ldr	r3, [sp, #4]
    14f2:	68db      	ldr	r3, [r3, #12]
    14f4:	9303      	str	r3, [sp, #12]
  if (RdOff <= WrOff) {
    14f6:	9a04      	ldr	r2, [sp, #16]
    14f8:	9b03      	ldr	r3, [sp, #12]
    14fa:	429a      	cmp	r2, r3
    14fc:	d808      	bhi.n	1510 <_GetAvailWriteSpace+0x2a>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
    14fe:	9b01      	ldr	r3, [sp, #4]
    1500:	689a      	ldr	r2, [r3, #8]
    1502:	9b03      	ldr	r3, [sp, #12]
    1504:	1ad2      	subs	r2, r2, r3
    1506:	9b04      	ldr	r3, [sp, #16]
    1508:	4413      	add	r3, r2
    150a:	3b01      	subs	r3, #1
    150c:	9305      	str	r3, [sp, #20]
    150e:	e004      	b.n	151a <_GetAvailWriteSpace+0x34>
  } else {
    r = RdOff - WrOff - 1u;
    1510:	9a04      	ldr	r2, [sp, #16]
    1512:	9b03      	ldr	r3, [sp, #12]
    1514:	1ad3      	subs	r3, r2, r3
    1516:	3b01      	subs	r3, #1
    1518:	9305      	str	r3, [sp, #20]
  }
  return r;
    151a:	9b05      	ldr	r3, [sp, #20]
}
    151c:	4618      	mov	r0, r3
    151e:	b006      	add	sp, #24
    1520:	4770      	bx	lr
	...

00001524 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    1524:	b500      	push	{lr}
    1526:	b089      	sub	sp, #36	; 0x24
    1528:	9003      	str	r0, [sp, #12]
    152a:	9102      	str	r1, [sp, #8]
    152c:	9201      	str	r2, [sp, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
    152e:	9b02      	ldr	r3, [sp, #8]
    1530:	9306      	str	r3, [sp, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
    1532:	9b03      	ldr	r3, [sp, #12]
    1534:	1c5a      	adds	r2, r3, #1
    1536:	4613      	mov	r3, r2
    1538:	005b      	lsls	r3, r3, #1
    153a:	4413      	add	r3, r2
    153c:	00db      	lsls	r3, r3, #3
    153e:	4a20      	ldr	r2, [pc, #128]	; (15c0 <SEGGER_RTT_WriteNoLock+0x9c>)
    1540:	4413      	add	r3, r2
    1542:	9305      	str	r3, [sp, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
    1544:	9b05      	ldr	r3, [sp, #20]
    1546:	695b      	ldr	r3, [r3, #20]
    1548:	2b02      	cmp	r3, #2
    154a:	d029      	beq.n	15a0 <SEGGER_RTT_WriteNoLock+0x7c>
    154c:	2b02      	cmp	r3, #2
    154e:	d82e      	bhi.n	15ae <SEGGER_RTT_WriteNoLock+0x8a>
    1550:	2b00      	cmp	r3, #0
    1552:	d002      	beq.n	155a <SEGGER_RTT_WriteNoLock+0x36>
    1554:	2b01      	cmp	r3, #1
    1556:	d013      	beq.n	1580 <SEGGER_RTT_WriteNoLock+0x5c>
    1558:	e029      	b.n	15ae <SEGGER_RTT_WriteNoLock+0x8a>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
    155a:	9805      	ldr	r0, [sp, #20]
    155c:	f7ff ffc3 	bl	14e6 <_GetAvailWriteSpace>
    1560:	9004      	str	r0, [sp, #16]
    if (Avail < NumBytes) {
    1562:	9a04      	ldr	r2, [sp, #16]
    1564:	9b01      	ldr	r3, [sp, #4]
    1566:	429a      	cmp	r2, r3
    1568:	d202      	bcs.n	1570 <SEGGER_RTT_WriteNoLock+0x4c>
      Status = 0u;
    156a:	2300      	movs	r3, #0
    156c:	9307      	str	r3, [sp, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
    156e:	e021      	b.n	15b4 <SEGGER_RTT_WriteNoLock+0x90>
      Status = NumBytes;
    1570:	9b01      	ldr	r3, [sp, #4]
    1572:	9307      	str	r3, [sp, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
    1574:	9a01      	ldr	r2, [sp, #4]
    1576:	9906      	ldr	r1, [sp, #24]
    1578:	9805      	ldr	r0, [sp, #20]
    157a:	f7ff ff6d 	bl	1458 <_WriteNoCheck>
    break;
    157e:	e019      	b.n	15b4 <SEGGER_RTT_WriteNoLock+0x90>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
    1580:	9805      	ldr	r0, [sp, #20]
    1582:	f7ff ffb0 	bl	14e6 <_GetAvailWriteSpace>
    1586:	9004      	str	r0, [sp, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
    1588:	9a01      	ldr	r2, [sp, #4]
    158a:	9b04      	ldr	r3, [sp, #16]
    158c:	4293      	cmp	r3, r2
    158e:	bf28      	it	cs
    1590:	4613      	movcs	r3, r2
    1592:	9307      	str	r3, [sp, #28]
    _WriteNoCheck(pRing, pData, Status);
    1594:	9a07      	ldr	r2, [sp, #28]
    1596:	9906      	ldr	r1, [sp, #24]
    1598:	9805      	ldr	r0, [sp, #20]
    159a:	f7ff ff5d 	bl	1458 <_WriteNoCheck>
    break;
    159e:	e009      	b.n	15b4 <SEGGER_RTT_WriteNoLock+0x90>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
    15a0:	9a01      	ldr	r2, [sp, #4]
    15a2:	9906      	ldr	r1, [sp, #24]
    15a4:	9805      	ldr	r0, [sp, #20]
    15a6:	f7ff fefb 	bl	13a0 <_WriteBlocking>
    15aa:	9007      	str	r0, [sp, #28]
    break;
    15ac:	e002      	b.n	15b4 <SEGGER_RTT_WriteNoLock+0x90>
  default:
    Status = 0u;
    15ae:	2300      	movs	r3, #0
    15b0:	9307      	str	r3, [sp, #28]
    break;
    15b2:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
    15b4:	9b07      	ldr	r3, [sp, #28]
}
    15b6:	4618      	mov	r0, r3
    15b8:	b009      	add	sp, #36	; 0x24
    15ba:	f85d fb04 	ldr.w	pc, [sp], #4
    15be:	bf00      	nop
    15c0:	1fff91f4 	.word	0x1fff91f4

000015c4 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
    15c4:	b500      	push	{lr}
    15c6:	b089      	sub	sp, #36	; 0x24
    15c8:	9003      	str	r0, [sp, #12]
    15ca:	9102      	str	r1, [sp, #8]
    15cc:	9201      	str	r2, [sp, #4]
  unsigned Status;

  INIT();
    15ce:	4b0f      	ldr	r3, [pc, #60]	; (160c <SEGGER_RTT_Write+0x48>)
    15d0:	9307      	str	r3, [sp, #28]
    15d2:	9b07      	ldr	r3, [sp, #28]
    15d4:	781b      	ldrb	r3, [r3, #0]
    15d6:	b2db      	uxtb	r3, r3
    15d8:	2b53      	cmp	r3, #83	; 0x53
    15da:	d001      	beq.n	15e0 <SEGGER_RTT_Write+0x1c>
    15dc:	f7ff fe86 	bl	12ec <_DoInit>
  SEGGER_RTT_LOCK();
    15e0:	f3ef 8311 	mrs	r3, BASEPRI
    15e4:	f04f 0120 	mov.w	r1, #32
    15e8:	f381 8811 	msr	BASEPRI, r1
    15ec:	9306      	str	r3, [sp, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
    15ee:	9a01      	ldr	r2, [sp, #4]
    15f0:	9902      	ldr	r1, [sp, #8]
    15f2:	9803      	ldr	r0, [sp, #12]
    15f4:	f7ff ff96 	bl	1524 <SEGGER_RTT_WriteNoLock>
    15f8:	9005      	str	r0, [sp, #20]
  SEGGER_RTT_UNLOCK();
    15fa:	9b06      	ldr	r3, [sp, #24]
    15fc:	f383 8811 	msr	BASEPRI, r3
  return Status;
    1600:	9b05      	ldr	r3, [sp, #20]
}
    1602:	4618      	mov	r0, r3
    1604:	b009      	add	sp, #36	; 0x24
    1606:	f85d fb04 	ldr.w	pc, [sp], #4
    160a:	bf00      	nop
    160c:	1fff91f4 	.word	0x1fff91f4

00001610 <SEGGER_RTT_Init>:
*  Function description
*    Initializes the RTT Control Block.
*    Should be used in RAM targets, at start of the application.
*
*/
void SEGGER_RTT_Init (void) {
    1610:	b508      	push	{r3, lr}
  _DoInit();
    1612:	f7ff fe6b 	bl	12ec <_DoInit>
}
    1616:	bf00      	nop
    1618:	bd08      	pop	{r3, pc}

0000161a <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
    161a:	b500      	push	{lr}
    161c:	b085      	sub	sp, #20
    161e:	9001      	str	r0, [sp, #4]
    1620:	460b      	mov	r3, r1
    1622:	f88d 3003 	strb.w	r3, [sp, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
    1626:	9b01      	ldr	r3, [sp, #4]
    1628:	689b      	ldr	r3, [r3, #8]
    162a:	9303      	str	r3, [sp, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
    162c:	9b03      	ldr	r3, [sp, #12]
    162e:	1c5a      	adds	r2, r3, #1
    1630:	9b01      	ldr	r3, [sp, #4]
    1632:	685b      	ldr	r3, [r3, #4]
    1634:	429a      	cmp	r2, r3
    1636:	d80f      	bhi.n	1658 <_StoreChar+0x3e>
    *(p->pBuffer + Cnt) = c;
    1638:	9b01      	ldr	r3, [sp, #4]
    163a:	681a      	ldr	r2, [r3, #0]
    163c:	9b03      	ldr	r3, [sp, #12]
    163e:	4413      	add	r3, r2
    1640:	f89d 2003 	ldrb.w	r2, [sp, #3]
    1644:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
    1646:	9b03      	ldr	r3, [sp, #12]
    1648:	1c5a      	adds	r2, r3, #1
    164a:	9b01      	ldr	r3, [sp, #4]
    164c:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
    164e:	9b01      	ldr	r3, [sp, #4]
    1650:	68db      	ldr	r3, [r3, #12]
    1652:	1c5a      	adds	r2, r3, #1
    1654:	9b01      	ldr	r3, [sp, #4]
    1656:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
    1658:	9b01      	ldr	r3, [sp, #4]
    165a:	689a      	ldr	r2, [r3, #8]
    165c:	9b01      	ldr	r3, [sp, #4]
    165e:	685b      	ldr	r3, [r3, #4]
    1660:	429a      	cmp	r2, r3
    1662:	d115      	bne.n	1690 <_StoreChar+0x76>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
    1664:	9b01      	ldr	r3, [sp, #4]
    1666:	6918      	ldr	r0, [r3, #16]
    1668:	9b01      	ldr	r3, [sp, #4]
    166a:	6819      	ldr	r1, [r3, #0]
    166c:	9b01      	ldr	r3, [sp, #4]
    166e:	689b      	ldr	r3, [r3, #8]
    1670:	461a      	mov	r2, r3
    1672:	f7ff ffa7 	bl	15c4 <SEGGER_RTT_Write>
    1676:	4602      	mov	r2, r0
    1678:	9b01      	ldr	r3, [sp, #4]
    167a:	689b      	ldr	r3, [r3, #8]
    167c:	429a      	cmp	r2, r3
    167e:	d004      	beq.n	168a <_StoreChar+0x70>
      p->ReturnValue = -1;
    1680:	9b01      	ldr	r3, [sp, #4]
    1682:	f04f 32ff 	mov.w	r2, #4294967295
    1686:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
    1688:	e002      	b.n	1690 <_StoreChar+0x76>
      p->Cnt = 0u;
    168a:	9b01      	ldr	r3, [sp, #4]
    168c:	2200      	movs	r2, #0
    168e:	609a      	str	r2, [r3, #8]
}
    1690:	bf00      	nop
    1692:	b005      	add	sp, #20
    1694:	f85d fb04 	ldr.w	pc, [sp], #4

00001698 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
    1698:	b500      	push	{lr}
    169a:	b08b      	sub	sp, #44	; 0x2c
    169c:	9003      	str	r0, [sp, #12]
    169e:	9102      	str	r1, [sp, #8]
    16a0:	9201      	str	r2, [sp, #4]
    16a2:	9300      	str	r3, [sp, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
    16a4:	9b02      	ldr	r3, [sp, #8]
    16a6:	9308      	str	r3, [sp, #32]
  Digit = 1u;
    16a8:	2301      	movs	r3, #1
    16aa:	9309      	str	r3, [sp, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
    16ac:	2301      	movs	r3, #1
    16ae:	9307      	str	r3, [sp, #28]
  while (Number >= Base) {
    16b0:	e007      	b.n	16c2 <_PrintUnsigned+0x2a>
    Number = (Number / Base);
    16b2:	9a08      	ldr	r2, [sp, #32]
    16b4:	9b01      	ldr	r3, [sp, #4]
    16b6:	fbb2 f3f3 	udiv	r3, r2, r3
    16ba:	9308      	str	r3, [sp, #32]
    Width++;
    16bc:	9b07      	ldr	r3, [sp, #28]
    16be:	3301      	adds	r3, #1
    16c0:	9307      	str	r3, [sp, #28]
  while (Number >= Base) {
    16c2:	9a08      	ldr	r2, [sp, #32]
    16c4:	9b01      	ldr	r3, [sp, #4]
    16c6:	429a      	cmp	r2, r3
    16c8:	d2f3      	bcs.n	16b2 <_PrintUnsigned+0x1a>
  }
  if (NumDigits > Width) {
    16ca:	9a00      	ldr	r2, [sp, #0]
    16cc:	9b07      	ldr	r3, [sp, #28]
    16ce:	429a      	cmp	r2, r3
    16d0:	d901      	bls.n	16d6 <_PrintUnsigned+0x3e>
    Width = NumDigits;
    16d2:	9b00      	ldr	r3, [sp, #0]
    16d4:	9307      	str	r3, [sp, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
    16d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    16d8:	f003 0301 	and.w	r3, r3, #1
    16dc:	2b00      	cmp	r3, #0
    16de:	d128      	bne.n	1732 <_PrintUnsigned+0x9a>
    if (FieldWidth != 0u) {
    16e0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    16e2:	2b00      	cmp	r3, #0
    16e4:	d025      	beq.n	1732 <_PrintUnsigned+0x9a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
    16e6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    16e8:	f003 0302 	and.w	r3, r3, #2
    16ec:	2b00      	cmp	r3, #0
    16ee:	d006      	beq.n	16fe <_PrintUnsigned+0x66>
    16f0:	9b00      	ldr	r3, [sp, #0]
    16f2:	2b00      	cmp	r3, #0
    16f4:	d103      	bne.n	16fe <_PrintUnsigned+0x66>
        c = '0';
    16f6:	2330      	movs	r3, #48	; 0x30
    16f8:	f88d 301b 	strb.w	r3, [sp, #27]
    16fc:	e002      	b.n	1704 <_PrintUnsigned+0x6c>
      } else {
        c = ' ';
    16fe:	2320      	movs	r3, #32
    1700:	f88d 301b 	strb.w	r3, [sp, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    1704:	e00c      	b.n	1720 <_PrintUnsigned+0x88>
        FieldWidth--;
    1706:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1708:	3b01      	subs	r3, #1
    170a:	930c      	str	r3, [sp, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
    170c:	f89d 301b 	ldrb.w	r3, [sp, #27]
    1710:	4619      	mov	r1, r3
    1712:	9803      	ldr	r0, [sp, #12]
    1714:	f7ff ff81 	bl	161a <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
    1718:	9b03      	ldr	r3, [sp, #12]
    171a:	68db      	ldr	r3, [r3, #12]
    171c:	2b00      	cmp	r3, #0
    171e:	db07      	blt.n	1730 <_PrintUnsigned+0x98>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    1720:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1722:	2b00      	cmp	r3, #0
    1724:	d005      	beq.n	1732 <_PrintUnsigned+0x9a>
    1726:	9a07      	ldr	r2, [sp, #28]
    1728:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    172a:	429a      	cmp	r2, r3
    172c:	d3eb      	bcc.n	1706 <_PrintUnsigned+0x6e>
    172e:	e000      	b.n	1732 <_PrintUnsigned+0x9a>
          break;
    1730:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
    1732:	9b03      	ldr	r3, [sp, #12]
    1734:	68db      	ldr	r3, [r3, #12]
    1736:	2b00      	cmp	r3, #0
    1738:	db55      	blt.n	17e6 <_PrintUnsigned+0x14e>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
    173a:	9b00      	ldr	r3, [sp, #0]
    173c:	2b01      	cmp	r3, #1
    173e:	d903      	bls.n	1748 <_PrintUnsigned+0xb0>
        NumDigits--;
    1740:	9b00      	ldr	r3, [sp, #0]
    1742:	3b01      	subs	r3, #1
    1744:	9300      	str	r3, [sp, #0]
    1746:	e009      	b.n	175c <_PrintUnsigned+0xc4>
      } else {
        Div = v / Digit;
    1748:	9a02      	ldr	r2, [sp, #8]
    174a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    174c:	fbb2 f3f3 	udiv	r3, r2, r3
    1750:	9305      	str	r3, [sp, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
    1752:	9a05      	ldr	r2, [sp, #20]
    1754:	9b01      	ldr	r3, [sp, #4]
    1756:	429a      	cmp	r2, r3
    1758:	d200      	bcs.n	175c <_PrintUnsigned+0xc4>
          break;
    175a:	e005      	b.n	1768 <_PrintUnsigned+0xd0>
        }
      }
      Digit *= Base;
    175c:	9b09      	ldr	r3, [sp, #36]	; 0x24
    175e:	9a01      	ldr	r2, [sp, #4]
    1760:	fb02 f303 	mul.w	r3, r2, r3
    1764:	9309      	str	r3, [sp, #36]	; 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
    1766:	e7e8      	b.n	173a <_PrintUnsigned+0xa2>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
    1768:	9a02      	ldr	r2, [sp, #8]
    176a:	9b09      	ldr	r3, [sp, #36]	; 0x24
    176c:	fbb2 f3f3 	udiv	r3, r2, r3
    1770:	9305      	str	r3, [sp, #20]
      v -= Div * Digit;
    1772:	9b05      	ldr	r3, [sp, #20]
    1774:	9a09      	ldr	r2, [sp, #36]	; 0x24
    1776:	fb02 f303 	mul.w	r3, r2, r3
    177a:	9a02      	ldr	r2, [sp, #8]
    177c:	1ad3      	subs	r3, r2, r3
    177e:	9302      	str	r3, [sp, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
    1780:	4a1b      	ldr	r2, [pc, #108]	; (17f0 <_PrintUnsigned+0x158>)
    1782:	9b05      	ldr	r3, [sp, #20]
    1784:	4413      	add	r3, r2
    1786:	781b      	ldrb	r3, [r3, #0]
    1788:	4619      	mov	r1, r3
    178a:	9803      	ldr	r0, [sp, #12]
    178c:	f7ff ff45 	bl	161a <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
    1790:	9b03      	ldr	r3, [sp, #12]
    1792:	68db      	ldr	r3, [r3, #12]
    1794:	2b00      	cmp	r3, #0
    1796:	db08      	blt.n	17aa <_PrintUnsigned+0x112>
        break;
      }
      Digit /= Base;
    1798:	9a09      	ldr	r2, [sp, #36]	; 0x24
    179a:	9b01      	ldr	r3, [sp, #4]
    179c:	fbb2 f3f3 	udiv	r3, r2, r3
    17a0:	9309      	str	r3, [sp, #36]	; 0x24
    } while (Digit);
    17a2:	9b09      	ldr	r3, [sp, #36]	; 0x24
    17a4:	2b00      	cmp	r3, #0
    17a6:	d1df      	bne.n	1768 <_PrintUnsigned+0xd0>
    17a8:	e000      	b.n	17ac <_PrintUnsigned+0x114>
        break;
    17aa:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
    17ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    17ae:	f003 0301 	and.w	r3, r3, #1
    17b2:	2b00      	cmp	r3, #0
    17b4:	d017      	beq.n	17e6 <_PrintUnsigned+0x14e>
      if (FieldWidth != 0u) {
    17b6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    17b8:	2b00      	cmp	r3, #0
    17ba:	d014      	beq.n	17e6 <_PrintUnsigned+0x14e>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    17bc:	e00a      	b.n	17d4 <_PrintUnsigned+0x13c>
          FieldWidth--;
    17be:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    17c0:	3b01      	subs	r3, #1
    17c2:	930c      	str	r3, [sp, #48]	; 0x30
          _StoreChar(pBufferDesc, ' ');
    17c4:	2120      	movs	r1, #32
    17c6:	9803      	ldr	r0, [sp, #12]
    17c8:	f7ff ff27 	bl	161a <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
    17cc:	9b03      	ldr	r3, [sp, #12]
    17ce:	68db      	ldr	r3, [r3, #12]
    17d0:	2b00      	cmp	r3, #0
    17d2:	db07      	blt.n	17e4 <_PrintUnsigned+0x14c>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    17d4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    17d6:	2b00      	cmp	r3, #0
    17d8:	d005      	beq.n	17e6 <_PrintUnsigned+0x14e>
    17da:	9a07      	ldr	r2, [sp, #28]
    17dc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    17de:	429a      	cmp	r2, r3
    17e0:	d3ed      	bcc.n	17be <_PrintUnsigned+0x126>
          }
        }
      }
    }
  }
}
    17e2:	e000      	b.n	17e6 <_PrintUnsigned+0x14e>
            break;
    17e4:	bf00      	nop
}
    17e6:	bf00      	nop
    17e8:	b00b      	add	sp, #44	; 0x2c
    17ea:	f85d fb04 	ldr.w	pc, [sp], #4
    17ee:	bf00      	nop
    17f0:	00011620 	.word	0x00011620

000017f4 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
    17f4:	b500      	push	{lr}
    17f6:	b089      	sub	sp, #36	; 0x24
    17f8:	9005      	str	r0, [sp, #20]
    17fa:	9104      	str	r1, [sp, #16]
    17fc:	9203      	str	r2, [sp, #12]
    17fe:	9302      	str	r3, [sp, #8]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
    1800:	9b04      	ldr	r3, [sp, #16]
    1802:	2b00      	cmp	r3, #0
    1804:	bfb8      	it	lt
    1806:	425b      	neglt	r3, r3
    1808:	9306      	str	r3, [sp, #24]

  //
  // Get actual field width
  //
  Width = 1u;
    180a:	2301      	movs	r3, #1
    180c:	9307      	str	r3, [sp, #28]
  while (Number >= (int)Base) {
    180e:	e007      	b.n	1820 <_PrintInt+0x2c>
    Number = (Number / (int)Base);
    1810:	9b03      	ldr	r3, [sp, #12]
    1812:	9a06      	ldr	r2, [sp, #24]
    1814:	fb92 f3f3 	sdiv	r3, r2, r3
    1818:	9306      	str	r3, [sp, #24]
    Width++;
    181a:	9b07      	ldr	r3, [sp, #28]
    181c:	3301      	adds	r3, #1
    181e:	9307      	str	r3, [sp, #28]
  while (Number >= (int)Base) {
    1820:	9b03      	ldr	r3, [sp, #12]
    1822:	9a06      	ldr	r2, [sp, #24]
    1824:	429a      	cmp	r2, r3
    1826:	daf3      	bge.n	1810 <_PrintInt+0x1c>
  }
  if (NumDigits > Width) {
    1828:	9a02      	ldr	r2, [sp, #8]
    182a:	9b07      	ldr	r3, [sp, #28]
    182c:	429a      	cmp	r2, r3
    182e:	d901      	bls.n	1834 <_PrintInt+0x40>
    Width = NumDigits;
    1830:	9b02      	ldr	r3, [sp, #8]
    1832:	9307      	str	r3, [sp, #28]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
    1834:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1836:	2b00      	cmp	r3, #0
    1838:	d00a      	beq.n	1850 <_PrintInt+0x5c>
    183a:	9b04      	ldr	r3, [sp, #16]
    183c:	2b00      	cmp	r3, #0
    183e:	db04      	blt.n	184a <_PrintInt+0x56>
    1840:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1842:	f003 0304 	and.w	r3, r3, #4
    1846:	2b00      	cmp	r3, #0
    1848:	d002      	beq.n	1850 <_PrintInt+0x5c>
    FieldWidth--;
    184a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    184c:	3b01      	subs	r3, #1
    184e:	930a      	str	r3, [sp, #40]	; 0x28
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
    1850:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1852:	f003 0302 	and.w	r3, r3, #2
    1856:	2b00      	cmp	r3, #0
    1858:	d002      	beq.n	1860 <_PrintInt+0x6c>
    185a:	9b02      	ldr	r3, [sp, #8]
    185c:	2b00      	cmp	r3, #0
    185e:	d01c      	beq.n	189a <_PrintInt+0xa6>
    1860:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1862:	f003 0301 	and.w	r3, r3, #1
    1866:	2b00      	cmp	r3, #0
    1868:	d117      	bne.n	189a <_PrintInt+0xa6>
    if (FieldWidth != 0u) {
    186a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    186c:	2b00      	cmp	r3, #0
    186e:	d014      	beq.n	189a <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    1870:	e00a      	b.n	1888 <_PrintInt+0x94>
        FieldWidth--;
    1872:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1874:	3b01      	subs	r3, #1
    1876:	930a      	str	r3, [sp, #40]	; 0x28
        _StoreChar(pBufferDesc, ' ');
    1878:	2120      	movs	r1, #32
    187a:	9805      	ldr	r0, [sp, #20]
    187c:	f7ff fecd 	bl	161a <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
    1880:	9b05      	ldr	r3, [sp, #20]
    1882:	68db      	ldr	r3, [r3, #12]
    1884:	2b00      	cmp	r3, #0
    1886:	db07      	blt.n	1898 <_PrintInt+0xa4>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    1888:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    188a:	2b00      	cmp	r3, #0
    188c:	d005      	beq.n	189a <_PrintInt+0xa6>
    188e:	9a07      	ldr	r2, [sp, #28]
    1890:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1892:	429a      	cmp	r2, r3
    1894:	d3ed      	bcc.n	1872 <_PrintInt+0x7e>
    1896:	e000      	b.n	189a <_PrintInt+0xa6>
          break;
    1898:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
    189a:	9b05      	ldr	r3, [sp, #20]
    189c:	68db      	ldr	r3, [r3, #12]
    189e:	2b00      	cmp	r3, #0
    18a0:	db4a      	blt.n	1938 <_PrintInt+0x144>
    if (v < 0) {
    18a2:	9b04      	ldr	r3, [sp, #16]
    18a4:	2b00      	cmp	r3, #0
    18a6:	da07      	bge.n	18b8 <_PrintInt+0xc4>
      v = -v;
    18a8:	9b04      	ldr	r3, [sp, #16]
    18aa:	425b      	negs	r3, r3
    18ac:	9304      	str	r3, [sp, #16]
      _StoreChar(pBufferDesc, '-');
    18ae:	212d      	movs	r1, #45	; 0x2d
    18b0:	9805      	ldr	r0, [sp, #20]
    18b2:	f7ff feb2 	bl	161a <_StoreChar>
    18b6:	e008      	b.n	18ca <_PrintInt+0xd6>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
    18b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    18ba:	f003 0304 	and.w	r3, r3, #4
    18be:	2b00      	cmp	r3, #0
    18c0:	d003      	beq.n	18ca <_PrintInt+0xd6>
      _StoreChar(pBufferDesc, '+');
    18c2:	212b      	movs	r1, #43	; 0x2b
    18c4:	9805      	ldr	r0, [sp, #20]
    18c6:	f7ff fea8 	bl	161a <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
    18ca:	9b05      	ldr	r3, [sp, #20]
    18cc:	68db      	ldr	r3, [r3, #12]
    18ce:	2b00      	cmp	r3, #0
    18d0:	db32      	blt.n	1938 <_PrintInt+0x144>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
    18d2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    18d4:	f003 0302 	and.w	r3, r3, #2
    18d8:	2b00      	cmp	r3, #0
    18da:	d01f      	beq.n	191c <_PrintInt+0x128>
    18dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    18de:	f003 0301 	and.w	r3, r3, #1
    18e2:	2b00      	cmp	r3, #0
    18e4:	d11a      	bne.n	191c <_PrintInt+0x128>
    18e6:	9b02      	ldr	r3, [sp, #8]
    18e8:	2b00      	cmp	r3, #0
    18ea:	d117      	bne.n	191c <_PrintInt+0x128>
        if (FieldWidth != 0u) {
    18ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    18ee:	2b00      	cmp	r3, #0
    18f0:	d014      	beq.n	191c <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    18f2:	e00a      	b.n	190a <_PrintInt+0x116>
            FieldWidth--;
    18f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    18f6:	3b01      	subs	r3, #1
    18f8:	930a      	str	r3, [sp, #40]	; 0x28
            _StoreChar(pBufferDesc, '0');
    18fa:	2130      	movs	r1, #48	; 0x30
    18fc:	9805      	ldr	r0, [sp, #20]
    18fe:	f7ff fe8c 	bl	161a <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
    1902:	9b05      	ldr	r3, [sp, #20]
    1904:	68db      	ldr	r3, [r3, #12]
    1906:	2b00      	cmp	r3, #0
    1908:	db07      	blt.n	191a <_PrintInt+0x126>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
    190a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    190c:	2b00      	cmp	r3, #0
    190e:	d005      	beq.n	191c <_PrintInt+0x128>
    1910:	9a07      	ldr	r2, [sp, #28]
    1912:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    1914:	429a      	cmp	r2, r3
    1916:	d3ed      	bcc.n	18f4 <_PrintInt+0x100>
    1918:	e000      	b.n	191c <_PrintInt+0x128>
              break;
    191a:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
    191c:	9b05      	ldr	r3, [sp, #20]
    191e:	68db      	ldr	r3, [r3, #12]
    1920:	2b00      	cmp	r3, #0
    1922:	db09      	blt.n	1938 <_PrintInt+0x144>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
    1924:	9904      	ldr	r1, [sp, #16]
    1926:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    1928:	9301      	str	r3, [sp, #4]
    192a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    192c:	9300      	str	r3, [sp, #0]
    192e:	9b02      	ldr	r3, [sp, #8]
    1930:	9a03      	ldr	r2, [sp, #12]
    1932:	9805      	ldr	r0, [sp, #20]
    1934:	f7ff feb0 	bl	1698 <_PrintUnsigned>
      }
    }
  }
}
    1938:	bf00      	nop
    193a:	b009      	add	sp, #36	; 0x24
    193c:	f85d fb04 	ldr.w	pc, [sp], #4

00001940 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
    1940:	b500      	push	{lr}
    1942:	b0a3      	sub	sp, #140	; 0x8c
    1944:	9005      	str	r0, [sp, #20]
    1946:	9104      	str	r1, [sp, #16]
    1948:	9203      	str	r2, [sp, #12]
  unsigned NumDigits;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
    194a:	ab06      	add	r3, sp, #24
    194c:	9316      	str	r3, [sp, #88]	; 0x58
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
    194e:	2340      	movs	r3, #64	; 0x40
    1950:	9317      	str	r3, [sp, #92]	; 0x5c
  BufferDesc.Cnt            = 0u;
    1952:	2300      	movs	r3, #0
    1954:	9318      	str	r3, [sp, #96]	; 0x60
  BufferDesc.RTTBufferIndex = BufferIndex;
    1956:	9b05      	ldr	r3, [sp, #20]
    1958:	931a      	str	r3, [sp, #104]	; 0x68
  BufferDesc.ReturnValue    = 0;
    195a:	2300      	movs	r3, #0
    195c:	9319      	str	r3, [sp, #100]	; 0x64

  do {
    c = *sFormat;
    195e:	9b04      	ldr	r3, [sp, #16]
    1960:	781b      	ldrb	r3, [r3, #0]
    1962:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
    sFormat++;
    1966:	9b04      	ldr	r3, [sp, #16]
    1968:	3301      	adds	r3, #1
    196a:	9304      	str	r3, [sp, #16]
    if (c == 0u) {
    196c:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1970:	2b00      	cmp	r3, #0
    1972:	f000 819c 	beq.w	1cae <SEGGER_RTT_vprintf+0x36e>
      break;
    }
    if (c == '%') {
    1976:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    197a:	2b25      	cmp	r3, #37	; 0x25
    197c:	f040 818b 	bne.w	1c96 <SEGGER_RTT_vprintf+0x356>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
    1980:	2300      	movs	r3, #0
    1982:	931e      	str	r3, [sp, #120]	; 0x78
      v = 1;
    1984:	2301      	movs	r3, #1
    1986:	9320      	str	r3, [sp, #128]	; 0x80
      do {
        c = *sFormat;
    1988:	9b04      	ldr	r3, [sp, #16]
    198a:	781b      	ldrb	r3, [r3, #0]
    198c:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
        switch (c) {
    1990:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1994:	3b23      	subs	r3, #35	; 0x23
    1996:	2b0d      	cmp	r3, #13
    1998:	d83e      	bhi.n	1a18 <SEGGER_RTT_vprintf+0xd8>
    199a:	a201      	add	r2, pc, #4	; (adr r2, 19a0 <SEGGER_RTT_vprintf+0x60>)
    199c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    19a0:	00001a09 	.word	0x00001a09
    19a4:	00001a19 	.word	0x00001a19
    19a8:	00001a19 	.word	0x00001a19
    19ac:	00001a19 	.word	0x00001a19
    19b0:	00001a19 	.word	0x00001a19
    19b4:	00001a19 	.word	0x00001a19
    19b8:	00001a19 	.word	0x00001a19
    19bc:	00001a19 	.word	0x00001a19
    19c0:	000019f9 	.word	0x000019f9
    19c4:	00001a19 	.word	0x00001a19
    19c8:	000019d9 	.word	0x000019d9
    19cc:	00001a19 	.word	0x00001a19
    19d0:	00001a19 	.word	0x00001a19
    19d4:	000019e9 	.word	0x000019e9
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
    19d8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    19da:	f043 0301 	orr.w	r3, r3, #1
    19de:	931e      	str	r3, [sp, #120]	; 0x78
    19e0:	9b04      	ldr	r3, [sp, #16]
    19e2:	3301      	adds	r3, #1
    19e4:	9304      	str	r3, [sp, #16]
    19e6:	e01a      	b.n	1a1e <SEGGER_RTT_vprintf+0xde>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
    19e8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    19ea:	f043 0302 	orr.w	r3, r3, #2
    19ee:	931e      	str	r3, [sp, #120]	; 0x78
    19f0:	9b04      	ldr	r3, [sp, #16]
    19f2:	3301      	adds	r3, #1
    19f4:	9304      	str	r3, [sp, #16]
    19f6:	e012      	b.n	1a1e <SEGGER_RTT_vprintf+0xde>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
    19f8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    19fa:	f043 0304 	orr.w	r3, r3, #4
    19fe:	931e      	str	r3, [sp, #120]	; 0x78
    1a00:	9b04      	ldr	r3, [sp, #16]
    1a02:	3301      	adds	r3, #1
    1a04:	9304      	str	r3, [sp, #16]
    1a06:	e00a      	b.n	1a1e <SEGGER_RTT_vprintf+0xde>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
    1a08:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    1a0a:	f043 0308 	orr.w	r3, r3, #8
    1a0e:	931e      	str	r3, [sp, #120]	; 0x78
    1a10:	9b04      	ldr	r3, [sp, #16]
    1a12:	3301      	adds	r3, #1
    1a14:	9304      	str	r3, [sp, #16]
    1a16:	e002      	b.n	1a1e <SEGGER_RTT_vprintf+0xde>
        default:  v = 0; break;
    1a18:	2300      	movs	r3, #0
    1a1a:	9320      	str	r3, [sp, #128]	; 0x80
    1a1c:	bf00      	nop
        }
      } while (v);
    1a1e:	9b20      	ldr	r3, [sp, #128]	; 0x80
    1a20:	2b00      	cmp	r3, #0
    1a22:	d1b1      	bne.n	1988 <SEGGER_RTT_vprintf+0x48>
      //
      // filter out field with
      //
      FieldWidth = 0u;
    1a24:	2300      	movs	r3, #0
    1a26:	931d      	str	r3, [sp, #116]	; 0x74
      do {
        c = *sFormat;
    1a28:	9b04      	ldr	r3, [sp, #16]
    1a2a:	781b      	ldrb	r3, [r3, #0]
    1a2c:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
        if ((c < '0') || (c > '9')) {
    1a30:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1a34:	2b2f      	cmp	r3, #47	; 0x2f
    1a36:	d912      	bls.n	1a5e <SEGGER_RTT_vprintf+0x11e>
    1a38:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1a3c:	2b39      	cmp	r3, #57	; 0x39
    1a3e:	d80e      	bhi.n	1a5e <SEGGER_RTT_vprintf+0x11e>
          break;
        }
        sFormat++;
    1a40:	9b04      	ldr	r3, [sp, #16]
    1a42:	3301      	adds	r3, #1
    1a44:	9304      	str	r3, [sp, #16]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
    1a46:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    1a48:	4613      	mov	r3, r2
    1a4a:	009b      	lsls	r3, r3, #2
    1a4c:	4413      	add	r3, r2
    1a4e:	005b      	lsls	r3, r3, #1
    1a50:	461a      	mov	r2, r3
    1a52:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1a56:	4413      	add	r3, r2
    1a58:	3b30      	subs	r3, #48	; 0x30
    1a5a:	931d      	str	r3, [sp, #116]	; 0x74
        c = *sFormat;
    1a5c:	e7e4      	b.n	1a28 <SEGGER_RTT_vprintf+0xe8>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
    1a5e:	2300      	movs	r3, #0
    1a60:	931f      	str	r3, [sp, #124]	; 0x7c
      c = *sFormat;
    1a62:	9b04      	ldr	r3, [sp, #16]
    1a64:	781b      	ldrb	r3, [r3, #0]
    1a66:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
      if (c == '.') {
    1a6a:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1a6e:	2b2e      	cmp	r3, #46	; 0x2e
    1a70:	d11d      	bne.n	1aae <SEGGER_RTT_vprintf+0x16e>
        sFormat++;
    1a72:	9b04      	ldr	r3, [sp, #16]
    1a74:	3301      	adds	r3, #1
    1a76:	9304      	str	r3, [sp, #16]
        do {
          c = *sFormat;
    1a78:	9b04      	ldr	r3, [sp, #16]
    1a7a:	781b      	ldrb	r3, [r3, #0]
    1a7c:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
          if ((c < '0') || (c > '9')) {
    1a80:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1a84:	2b2f      	cmp	r3, #47	; 0x2f
    1a86:	d912      	bls.n	1aae <SEGGER_RTT_vprintf+0x16e>
    1a88:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1a8c:	2b39      	cmp	r3, #57	; 0x39
    1a8e:	d80e      	bhi.n	1aae <SEGGER_RTT_vprintf+0x16e>
            break;
          }
          sFormat++;
    1a90:	9b04      	ldr	r3, [sp, #16]
    1a92:	3301      	adds	r3, #1
    1a94:	9304      	str	r3, [sp, #16]
          NumDigits = NumDigits * 10u + ((unsigned)c - '0');
    1a96:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
    1a98:	4613      	mov	r3, r2
    1a9a:	009b      	lsls	r3, r3, #2
    1a9c:	4413      	add	r3, r2
    1a9e:	005b      	lsls	r3, r3, #1
    1aa0:	461a      	mov	r2, r3
    1aa2:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1aa6:	4413      	add	r3, r2
    1aa8:	3b30      	subs	r3, #48	; 0x30
    1aaa:	931f      	str	r3, [sp, #124]	; 0x7c
          c = *sFormat;
    1aac:	e7e4      	b.n	1a78 <SEGGER_RTT_vprintf+0x138>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
    1aae:	9b04      	ldr	r3, [sp, #16]
    1ab0:	781b      	ldrb	r3, [r3, #0]
    1ab2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
    1ab6:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1aba:	2b6c      	cmp	r3, #108	; 0x6c
    1abc:	d003      	beq.n	1ac6 <SEGGER_RTT_vprintf+0x186>
    1abe:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1ac2:	2b68      	cmp	r3, #104	; 0x68
    1ac4:	d107      	bne.n	1ad6 <SEGGER_RTT_vprintf+0x196>
          sFormat++;
    1ac6:	9b04      	ldr	r3, [sp, #16]
    1ac8:	3301      	adds	r3, #1
    1aca:	9304      	str	r3, [sp, #16]
          c = *sFormat;
    1acc:	9b04      	ldr	r3, [sp, #16]
    1ace:	781b      	ldrb	r3, [r3, #0]
    1ad0:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
        if ((c == 'l') || (c == 'h')) {
    1ad4:	e7ef      	b.n	1ab6 <SEGGER_RTT_vprintf+0x176>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
    1ad6:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1ada:	2b25      	cmp	r3, #37	; 0x25
    1adc:	f000 80d0 	beq.w	1c80 <SEGGER_RTT_vprintf+0x340>
    1ae0:	2b25      	cmp	r3, #37	; 0x25
    1ae2:	f2c0 80d3 	blt.w	1c8c <SEGGER_RTT_vprintf+0x34c>
    1ae6:	2b78      	cmp	r3, #120	; 0x78
    1ae8:	f300 80d0 	bgt.w	1c8c <SEGGER_RTT_vprintf+0x34c>
    1aec:	2b58      	cmp	r3, #88	; 0x58
    1aee:	f2c0 80cd 	blt.w	1c8c <SEGGER_RTT_vprintf+0x34c>
    1af2:	3b58      	subs	r3, #88	; 0x58
    1af4:	2b20      	cmp	r3, #32
    1af6:	f200 80c9 	bhi.w	1c8c <SEGGER_RTT_vprintf+0x34c>
    1afa:	a201      	add	r2, pc, #4	; (adr r2, 1b00 <SEGGER_RTT_vprintf+0x1c0>)
    1afc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    1b00:	00001bf1 	.word	0x00001bf1
    1b04:	00001c8d 	.word	0x00001c8d
    1b08:	00001c8d 	.word	0x00001c8d
    1b0c:	00001c8d 	.word	0x00001c8d
    1b10:	00001c8d 	.word	0x00001c8d
    1b14:	00001c8d 	.word	0x00001c8d
    1b18:	00001c8d 	.word	0x00001c8d
    1b1c:	00001c8d 	.word	0x00001c8d
    1b20:	00001c8d 	.word	0x00001c8d
    1b24:	00001c8d 	.word	0x00001c8d
    1b28:	00001c8d 	.word	0x00001c8d
    1b2c:	00001b85 	.word	0x00001b85
    1b30:	00001ba9 	.word	0x00001ba9
    1b34:	00001c8d 	.word	0x00001c8d
    1b38:	00001c8d 	.word	0x00001c8d
    1b3c:	00001c8d 	.word	0x00001c8d
    1b40:	00001c8d 	.word	0x00001c8d
    1b44:	00001c8d 	.word	0x00001c8d
    1b48:	00001c8d 	.word	0x00001c8d
    1b4c:	00001c8d 	.word	0x00001c8d
    1b50:	00001c8d 	.word	0x00001c8d
    1b54:	00001c8d 	.word	0x00001c8d
    1b58:	00001c8d 	.word	0x00001c8d
    1b5c:	00001c8d 	.word	0x00001c8d
    1b60:	00001c5d 	.word	0x00001c5d
    1b64:	00001c8d 	.word	0x00001c8d
    1b68:	00001c8d 	.word	0x00001c8d
    1b6c:	00001c15 	.word	0x00001c15
    1b70:	00001c8d 	.word	0x00001c8d
    1b74:	00001bcd 	.word	0x00001bcd
    1b78:	00001c8d 	.word	0x00001c8d
    1b7c:	00001c8d 	.word	0x00001c8d
    1b80:	00001bf1 	.word	0x00001bf1
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
    1b84:	9b03      	ldr	r3, [sp, #12]
    1b86:	681b      	ldr	r3, [r3, #0]
    1b88:	1d19      	adds	r1, r3, #4
    1b8a:	9a03      	ldr	r2, [sp, #12]
    1b8c:	6011      	str	r1, [r2, #0]
    1b8e:	681b      	ldr	r3, [r3, #0]
    1b90:	9320      	str	r3, [sp, #128]	; 0x80
        c0 = (char)v;
    1b92:	9b20      	ldr	r3, [sp, #128]	; 0x80
    1b94:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
        _StoreChar(&BufferDesc, c0);
    1b98:	f89d 206f 	ldrb.w	r2, [sp, #111]	; 0x6f
    1b9c:	ab16      	add	r3, sp, #88	; 0x58
    1b9e:	4611      	mov	r1, r2
    1ba0:	4618      	mov	r0, r3
    1ba2:	f7ff fd3a 	bl	161a <_StoreChar>
        break;
    1ba6:	e072      	b.n	1c8e <SEGGER_RTT_vprintf+0x34e>
      }
      case 'd':
        v = va_arg(*pParamList, int);
    1ba8:	9b03      	ldr	r3, [sp, #12]
    1baa:	681b      	ldr	r3, [r3, #0]
    1bac:	1d19      	adds	r1, r3, #4
    1bae:	9a03      	ldr	r2, [sp, #12]
    1bb0:	6011      	str	r1, [r2, #0]
    1bb2:	681b      	ldr	r3, [r3, #0]
    1bb4:	9320      	str	r3, [sp, #128]	; 0x80
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
    1bb6:	a816      	add	r0, sp, #88	; 0x58
    1bb8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    1bba:	9301      	str	r3, [sp, #4]
    1bbc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    1bbe:	9300      	str	r3, [sp, #0]
    1bc0:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    1bc2:	220a      	movs	r2, #10
    1bc4:	9920      	ldr	r1, [sp, #128]	; 0x80
    1bc6:	f7ff fe15 	bl	17f4 <_PrintInt>
        break;
    1bca:	e060      	b.n	1c8e <SEGGER_RTT_vprintf+0x34e>
      case 'u':
        v = va_arg(*pParamList, int);
    1bcc:	9b03      	ldr	r3, [sp, #12]
    1bce:	681b      	ldr	r3, [r3, #0]
    1bd0:	1d19      	adds	r1, r3, #4
    1bd2:	9a03      	ldr	r2, [sp, #12]
    1bd4:	6011      	str	r1, [r2, #0]
    1bd6:	681b      	ldr	r3, [r3, #0]
    1bd8:	9320      	str	r3, [sp, #128]	; 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, NumDigits, FieldWidth, FormatFlags);
    1bda:	9920      	ldr	r1, [sp, #128]	; 0x80
    1bdc:	a816      	add	r0, sp, #88	; 0x58
    1bde:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    1be0:	9301      	str	r3, [sp, #4]
    1be2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    1be4:	9300      	str	r3, [sp, #0]
    1be6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    1be8:	220a      	movs	r2, #10
    1bea:	f7ff fd55 	bl	1698 <_PrintUnsigned>
        break;
    1bee:	e04e      	b.n	1c8e <SEGGER_RTT_vprintf+0x34e>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
    1bf0:	9b03      	ldr	r3, [sp, #12]
    1bf2:	681b      	ldr	r3, [r3, #0]
    1bf4:	1d19      	adds	r1, r3, #4
    1bf6:	9a03      	ldr	r2, [sp, #12]
    1bf8:	6011      	str	r1, [r2, #0]
    1bfa:	681b      	ldr	r3, [r3, #0]
    1bfc:	9320      	str	r3, [sp, #128]	; 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, NumDigits, FieldWidth, FormatFlags);
    1bfe:	9920      	ldr	r1, [sp, #128]	; 0x80
    1c00:	a816      	add	r0, sp, #88	; 0x58
    1c02:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    1c04:	9301      	str	r3, [sp, #4]
    1c06:	9b1d      	ldr	r3, [sp, #116]	; 0x74
    1c08:	9300      	str	r3, [sp, #0]
    1c0a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    1c0c:	2210      	movs	r2, #16
    1c0e:	f7ff fd43 	bl	1698 <_PrintUnsigned>
        break;
    1c12:	e03c      	b.n	1c8e <SEGGER_RTT_vprintf+0x34e>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
    1c14:	9b03      	ldr	r3, [sp, #12]
    1c16:	681b      	ldr	r3, [r3, #0]
    1c18:	1d19      	adds	r1, r3, #4
    1c1a:	9a03      	ldr	r2, [sp, #12]
    1c1c:	6011      	str	r1, [r2, #0]
    1c1e:	681b      	ldr	r3, [r3, #0]
    1c20:	931c      	str	r3, [sp, #112]	; 0x70
          if (s == NULL) {
    1c22:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    1c24:	2b00      	cmp	r3, #0
    1c26:	d101      	bne.n	1c2c <SEGGER_RTT_vprintf+0x2ec>
            s = "(NULL)";  // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
    1c28:	4b2c      	ldr	r3, [pc, #176]	; (1cdc <SEGGER_RTT_vprintf+0x39c>)
    1c2a:	931c      	str	r3, [sp, #112]	; 0x70
          }
          do {
            c = *s;
    1c2c:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    1c2e:	781b      	ldrb	r3, [r3, #0]
    1c30:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
            s++;
    1c34:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    1c36:	3301      	adds	r3, #1
    1c38:	931c      	str	r3, [sp, #112]	; 0x70
            if (c == '\0') {
    1c3a:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
    1c3e:	2b00      	cmp	r3, #0
    1c40:	d00a      	beq.n	1c58 <SEGGER_RTT_vprintf+0x318>
              break;
            }
           _StoreChar(&BufferDesc, c);
    1c42:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
    1c46:	ab16      	add	r3, sp, #88	; 0x58
    1c48:	4611      	mov	r1, r2
    1c4a:	4618      	mov	r0, r3
    1c4c:	f7ff fce5 	bl	161a <_StoreChar>
          } while (BufferDesc.ReturnValue >= 0);
    1c50:	9b19      	ldr	r3, [sp, #100]	; 0x64
    1c52:	2b00      	cmp	r3, #0
    1c54:	daea      	bge.n	1c2c <SEGGER_RTT_vprintf+0x2ec>
        }
        break;
    1c56:	e01a      	b.n	1c8e <SEGGER_RTT_vprintf+0x34e>
              break;
    1c58:	bf00      	nop
        break;
    1c5a:	e018      	b.n	1c8e <SEGGER_RTT_vprintf+0x34e>
      case 'p':
        v = va_arg(*pParamList, int);
    1c5c:	9b03      	ldr	r3, [sp, #12]
    1c5e:	681b      	ldr	r3, [r3, #0]
    1c60:	1d19      	adds	r1, r3, #4
    1c62:	9a03      	ldr	r2, [sp, #12]
    1c64:	6011      	str	r1, [r2, #0]
    1c66:	681b      	ldr	r3, [r3, #0]
    1c68:	9320      	str	r3, [sp, #128]	; 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
    1c6a:	9920      	ldr	r1, [sp, #128]	; 0x80
    1c6c:	a816      	add	r0, sp, #88	; 0x58
    1c6e:	2300      	movs	r3, #0
    1c70:	9301      	str	r3, [sp, #4]
    1c72:	2308      	movs	r3, #8
    1c74:	9300      	str	r3, [sp, #0]
    1c76:	2308      	movs	r3, #8
    1c78:	2210      	movs	r2, #16
    1c7a:	f7ff fd0d 	bl	1698 <_PrintUnsigned>
        break;
    1c7e:	e006      	b.n	1c8e <SEGGER_RTT_vprintf+0x34e>
      case '%':
        _StoreChar(&BufferDesc, '%');
    1c80:	ab16      	add	r3, sp, #88	; 0x58
    1c82:	2125      	movs	r1, #37	; 0x25
    1c84:	4618      	mov	r0, r3
    1c86:	f7ff fcc8 	bl	161a <_StoreChar>
        break;
    1c8a:	e000      	b.n	1c8e <SEGGER_RTT_vprintf+0x34e>
      default:
        break;
    1c8c:	bf00      	nop
      }
      sFormat++;
    1c8e:	9b04      	ldr	r3, [sp, #16]
    1c90:	3301      	adds	r3, #1
    1c92:	9304      	str	r3, [sp, #16]
    1c94:	e006      	b.n	1ca4 <SEGGER_RTT_vprintf+0x364>
    } else {
      _StoreChar(&BufferDesc, c);
    1c96:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
    1c9a:	ab16      	add	r3, sp, #88	; 0x58
    1c9c:	4611      	mov	r1, r2
    1c9e:	4618      	mov	r0, r3
    1ca0:	f7ff fcbb 	bl	161a <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
    1ca4:	9b19      	ldr	r3, [sp, #100]	; 0x64
    1ca6:	2b00      	cmp	r3, #0
    1ca8:	f6bf ae59 	bge.w	195e <SEGGER_RTT_vprintf+0x1e>
    1cac:	e000      	b.n	1cb0 <SEGGER_RTT_vprintf+0x370>
      break;
    1cae:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
    1cb0:	9b19      	ldr	r3, [sp, #100]	; 0x64
    1cb2:	2b00      	cmp	r3, #0
    1cb4:	dd0c      	ble.n	1cd0 <SEGGER_RTT_vprintf+0x390>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
    1cb6:	9b18      	ldr	r3, [sp, #96]	; 0x60
    1cb8:	2b00      	cmp	r3, #0
    1cba:	d005      	beq.n	1cc8 <SEGGER_RTT_vprintf+0x388>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
    1cbc:	9a18      	ldr	r2, [sp, #96]	; 0x60
    1cbe:	ab06      	add	r3, sp, #24
    1cc0:	4619      	mov	r1, r3
    1cc2:	9805      	ldr	r0, [sp, #20]
    1cc4:	f7ff fc7e 	bl	15c4 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
    1cc8:	9b19      	ldr	r3, [sp, #100]	; 0x64
    1cca:	9a18      	ldr	r2, [sp, #96]	; 0x60
    1ccc:	4413      	add	r3, r2
    1cce:	9319      	str	r3, [sp, #100]	; 0x64
  }
  return BufferDesc.ReturnValue;
    1cd0:	9b19      	ldr	r3, [sp, #100]	; 0x64
}
    1cd2:	4618      	mov	r0, r3
    1cd4:	b023      	add	sp, #140	; 0x8c
    1cd6:	f85d fb04 	ldr.w	pc, [sp], #4
    1cda:	bf00      	nop
    1cdc:	00010778 	.word	0x00010778

00001ce0 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
    1ce0:	b40e      	push	{r1, r2, r3}
    1ce2:	b500      	push	{lr}
    1ce4:	b084      	sub	sp, #16
    1ce6:	9001      	str	r0, [sp, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
    1ce8:	ab06      	add	r3, sp, #24
    1cea:	9302      	str	r3, [sp, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
    1cec:	ab02      	add	r3, sp, #8
    1cee:	461a      	mov	r2, r3
    1cf0:	9905      	ldr	r1, [sp, #20]
    1cf2:	9801      	ldr	r0, [sp, #4]
    1cf4:	f7ff fe24 	bl	1940 <SEGGER_RTT_vprintf>
    1cf8:	9003      	str	r0, [sp, #12]
  va_end(ParamList);
  return r;
    1cfa:	9b03      	ldr	r3, [sp, #12]
}
    1cfc:	4618      	mov	r0, r3
    1cfe:	b004      	add	sp, #16
    1d00:	f85d eb04 	ldr.w	lr, [sp], #4
    1d04:	b003      	add	sp, #12
    1d06:	4770      	bx	lr

00001d08 <memcpy>:
    1d08:	440a      	add	r2, r1
    1d0a:	4291      	cmp	r1, r2
    1d0c:	f100 33ff 	add.w	r3, r0, #4294967295
    1d10:	d100      	bne.n	1d14 <memcpy+0xc>
    1d12:	4770      	bx	lr
    1d14:	b510      	push	{r4, lr}
    1d16:	f811 4b01 	ldrb.w	r4, [r1], #1
    1d1a:	f803 4f01 	strb.w	r4, [r3, #1]!
    1d1e:	4291      	cmp	r1, r2
    1d20:	d1f9      	bne.n	1d16 <memcpy+0xe>
    1d22:	bd10      	pop	{r4, pc}

00001d24 <memset>:
    1d24:	4402      	add	r2, r0
    1d26:	4603      	mov	r3, r0
    1d28:	4293      	cmp	r3, r2
    1d2a:	d100      	bne.n	1d2e <memset+0xa>
    1d2c:	4770      	bx	lr
    1d2e:	f803 1b01 	strb.w	r1, [r3], #1
    1d32:	e7f9      	b.n	1d28 <memset+0x4>

00001d34 <IntCtrl_Ip_InstallHandlerPrivileged>:
#endif

void IntCtrl_Ip_InstallHandlerPrivileged(IRQn_Type eIrqNumber,
                               const IntCtrl_Ip_IrqHandlerType pfNewHandler,
                               IntCtrl_Ip_IrqHandlerType* const pfOldHandler)
{
    1d34:	b086      	sub	sp, #24
    1d36:	9003      	str	r0, [sp, #12]
    1d38:	9102      	str	r1, [sp, #8]
    1d3a:	9201      	str	r2, [sp, #4]

    /* Set handler into vector table */
    pVectorRam[((sint32)eIrqNumber)] = pfNewHandler;
    OsIf_ResumeAllInterrupts();
#else
    IntCtrl_Ip_IrqHandlerType *pVectorRam = (IntCtrl_Ip_IrqHandlerType *)S32_SCB->VTOR;
    1d3c:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    1d40:	f8d3 3d08 	ldr.w	r3, [r3, #3336]	; 0xd08
    1d44:	9305      	str	r3, [sp, #20]

    /* Save the former handler pointer */
    if (pfOldHandler != NULL_PTR)
    1d46:	9b01      	ldr	r3, [sp, #4]
    1d48:	2b00      	cmp	r3, #0
    1d4a:	d007      	beq.n	1d5c <IntCtrl_Ip_InstallHandlerPrivileged+0x28>
    {
        *pfOldHandler = (IntCtrl_Ip_IrqHandlerType)pVectorRam[((sint32)eIrqNumber) + 16];
    1d4c:	9b03      	ldr	r3, [sp, #12]
    1d4e:	3310      	adds	r3, #16
    1d50:	009b      	lsls	r3, r3, #2
    1d52:	9a05      	ldr	r2, [sp, #20]
    1d54:	4413      	add	r3, r2
    1d56:	681a      	ldr	r2, [r3, #0]
    1d58:	9b01      	ldr	r3, [sp, #4]
    1d5a:	601a      	str	r2, [r3, #0]
    }

    /* Set handler into vector table */
    pVectorRam[((sint32)eIrqNumber) + 16] = pfNewHandler;
    1d5c:	9b03      	ldr	r3, [sp, #12]
    1d5e:	3310      	adds	r3, #16
    1d60:	009b      	lsls	r3, r3, #2
    1d62:	9a05      	ldr	r2, [sp, #20]
    1d64:	4413      	add	r3, r2
    1d66:	9a02      	ldr	r2, [sp, #8]
    1d68:	601a      	str	r2, [r3, #0]
    S32_SCB->ICIALLU = 0UL;
#endif
    
#endif /* (INT_CTRL_IP_CORTEXR == STD_ON) || (INT_CTRL_IP_CORTEXA == STD_ON) */
/*LDRA_NOANALYSIS*/
    MCAL_INSTRUCTION_SYNC_BARRIER();
    1d6a:	f3bf 8f6f 	isb	sy
    MCAL_DATA_SYNC_BARRIER();
    1d6e:	f3bf 8f4f 	dsb	sy
/*LDRA_ANALYSIS*/    
}
    1d72:	bf00      	nop
    1d74:	b006      	add	sp, #24
    1d76:	4770      	bx	lr

00001d78 <IntCtrl_Ip_EnableIrqPrivileged>:

void IntCtrl_Ip_EnableIrqPrivileged(IRQn_Type eIrqNumber)
{
    1d78:	b082      	sub	sp, #8
    1d7a:	9001      	str	r0, [sp, #4]
    {
        S32_GICD->GICD_ISENABLER[((uint32)(eIrqNumber) >> 5U) - 1U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
    }
#endif
#else
    S32_NVIC->ISER[(uint32)(eIrqNumber) >> 5U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
    1d7c:	9b01      	ldr	r3, [sp, #4]
    1d7e:	f003 021f 	and.w	r2, r3, #31
    1d82:	4905      	ldr	r1, [pc, #20]	; (1d98 <IntCtrl_Ip_EnableIrqPrivileged+0x20>)
    1d84:	9b01      	ldr	r3, [sp, #4]
    1d86:	095b      	lsrs	r3, r3, #5
    1d88:	2001      	movs	r0, #1
    1d8a:	fa00 f202 	lsl.w	r2, r0, r2
    1d8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif
}
    1d92:	bf00      	nop
    1d94:	b002      	add	sp, #8
    1d96:	4770      	bx	lr
    1d98:	e000e100 	.word	0xe000e100

00001d9c <IntCtrl_Ip_DisableIrqPrivileged>:

void IntCtrl_Ip_DisableIrqPrivileged(IRQn_Type eIrqNumber)
{
    1d9c:	b082      	sub	sp, #8
    1d9e:	9001      	str	r0, [sp, #4]
    {
        S32_GICD->GICD_ICENABLER[((uint32)(eIrqNumber) >> 5U) - 1U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
    }
#endif
#else
    S32_NVIC->ICER[(uint32)(eIrqNumber) >> 5U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
    1da0:	9b01      	ldr	r3, [sp, #4]
    1da2:	f003 021f 	and.w	r2, r3, #31
    1da6:	4906      	ldr	r1, [pc, #24]	; (1dc0 <IntCtrl_Ip_DisableIrqPrivileged+0x24>)
    1da8:	9b01      	ldr	r3, [sp, #4]
    1daa:	095b      	lsrs	r3, r3, #5
    1dac:	2001      	movs	r0, #1
    1dae:	fa00 f202 	lsl.w	r2, r0, r2
    1db2:	3320      	adds	r3, #32
    1db4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif
}
    1db8:	bf00      	nop
    1dba:	b002      	add	sp, #8
    1dbc:	4770      	bx	lr
    1dbe:	bf00      	nop
    1dc0:	e000e100 	.word	0xe000e100

00001dc4 <IntCtrl_Ip_SetPriorityPrivileged>:

void IntCtrl_Ip_SetPriorityPrivileged(IRQn_Type eIrqNumber, uint8 u8Priority)
{
    1dc4:	b084      	sub	sp, #16
    1dc6:	9001      	str	r0, [sp, #4]
    1dc8:	460b      	mov	r3, r1
    1dca:	f88d 3003 	strb.w	r3, [sp, #3]
#endif

#endif /* (INT_CTRL_IP_DEV_ERROR_DETECT == STD_ON) */

#if (INT_CTRL_IP_CORTEXM == STD_ON)
    uint8 shift = (uint8) (8U - INT_CTRL_IP_NVIC_PRIO_BITS);
    1dce:	2304      	movs	r3, #4
    1dd0:	f88d 300f 	strb.w	r3, [sp, #15]
    #if (INT_CTRL_IP_CORTEXM0PLUS == STD_OFF)
        /* Set Priority for device specific Interrupts */
        S32_NVIC->IP[(uint32)(eIrqNumber)] = (uint8)((((uint32)u8Priority) << shift) & 0xFFUL);
    1dd4:	f89d 2003 	ldrb.w	r2, [sp, #3]
    1dd8:	f89d 300f 	ldrb.w	r3, [sp, #15]
    1ddc:	fa02 f103 	lsl.w	r1, r2, r3
    1de0:	4a04      	ldr	r2, [pc, #16]	; (1df4 <IntCtrl_Ip_SetPriorityPrivileged+0x30>)
    1de2:	9b01      	ldr	r3, [sp, #4]
    1de4:	b2c9      	uxtb	r1, r1
    1de6:	4413      	add	r3, r2
    1de8:	460a      	mov	r2, r1
    1dea:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
            IP_GIC500->GICD.IPRIORITYR[iprVectorId] &= ~(0xFFUL << priByteShift);
            IP_GIC500->GICD.IPRIORITYR[iprVectorId] |= ((uint32)(((((uint32)u8Priority) << shift_gic)) & 0xFFUL)) << priByteShift;
        }
    #endif
#endif
}
    1dee:	bf00      	nop
    1df0:	b004      	add	sp, #16
    1df2:	4770      	bx	lr
    1df4:	e000e100 	.word	0xe000e100

00001df8 <IntCtrl_Ip_GetPriorityPrivileged>:

uint8 IntCtrl_Ip_GetPriorityPrivileged(IRQn_Type eIrqNumber)
{
    1df8:	b084      	sub	sp, #16
    1dfa:	9001      	str	r0, [sp, #4]

    uint8 priority;


#if (INT_CTRL_IP_CORTEXM == STD_ON)
    uint8 shift = (uint8)(8U - INT_CTRL_IP_NVIC_PRIO_BITS);
    1dfc:	2304      	movs	r3, #4
    1dfe:	f88d 300f 	strb.w	r3, [sp, #15]
    #if (INT_CTRL_IP_CORTEXM0PLUS == STD_OFF)
        /* Get Priority for device specific Interrupts  */
        priority = (uint8)(S32_NVIC->IP[(uint32)(eIrqNumber)] >> shift);
    1e02:	4a09      	ldr	r2, [pc, #36]	; (1e28 <IntCtrl_Ip_GetPriorityPrivileged+0x30>)
    1e04:	9b01      	ldr	r3, [sp, #4]
    1e06:	4413      	add	r3, r2
    1e08:	f893 3300 	ldrb.w	r3, [r3, #768]	; 0x300
    1e0c:	b2db      	uxtb	r3, r3
    1e0e:	461a      	mov	r2, r3
    1e10:	f89d 300f 	ldrb.w	r3, [sp, #15]
    1e14:	fa42 f303 	asr.w	r3, r2, r3
    1e18:	f88d 300e 	strb.w	r3, [sp, #14]
            uint8 priByteShift = (uint8)((((uint8)(eIrqNumber)) & 0x3U) << 3U);
            priority = ((uint8)(IP_GIC500->GICD.IPRIORITYR[iprVectorId] >> priByteShift)) >> shift_gic;
        }
    #endif
#endif
    return priority;
    1e1c:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
    1e20:	4618      	mov	r0, r3
    1e22:	b004      	add	sp, #16
    1e24:	4770      	bx	lr
    1e26:	bf00      	nop
    1e28:	e000e100 	.word	0xe000e100

00001e2c <IntCtrl_Ip_ClearPendingPrivileged>:

void IntCtrl_Ip_ClearPendingPrivileged(IRQn_Type eIrqNumber)
{
    1e2c:	b082      	sub	sp, #8
    1e2e:	9001      	str	r0, [sp, #4]
    }
#endif

#else
    /* Clear Pending Interrupt */
    S32_NVIC->ICPR[(uint32)(eIrqNumber) >> 5U] = (uint32)(1UL << ((uint32)(eIrqNumber) & (uint32)0x1FU));
    1e30:	9b01      	ldr	r3, [sp, #4]
    1e32:	f003 021f 	and.w	r2, r3, #31
    1e36:	4906      	ldr	r1, [pc, #24]	; (1e50 <IntCtrl_Ip_ClearPendingPrivileged+0x24>)
    1e38:	9b01      	ldr	r3, [sp, #4]
    1e3a:	095b      	lsrs	r3, r3, #5
    1e3c:	2001      	movs	r0, #1
    1e3e:	fa00 f202 	lsl.w	r2, r0, r2
    1e42:	3360      	adds	r3, #96	; 0x60
    1e44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
    1e48:	bf00      	nop
    1e4a:	b002      	add	sp, #8
    1e4c:	4770      	bx	lr
    1e4e:	bf00      	nop
    1e50:	e000e100 	.word	0xe000e100

00001e54 <IntCtrl_Ip_Init>:
 * @internal
 * @brief         Initializes the configured interrupts at interrupt controller level.
 * @implements    IntCtrl_Ip_Init_Activity
 */
IntCtrl_Ip_StatusType IntCtrl_Ip_Init(const IntCtrl_Ip_CtrlConfigType *pIntCtrlCtrlConfig)
{
    1e54:	b500      	push	{lr}
    1e56:	b085      	sub	sp, #20
    1e58:	9001      	str	r0, [sp, #4]
#if (INT_CTRL_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(pIntCtrlCtrlConfig != NULL_PTR);
    DevAssert(pIntCtrlCtrlConfig->u32ConfigIrqCount <= INT_CTRL_IP_IRQ_COUNT);
#endif
    uint32 irqIdx;
    for (irqIdx = 0; irqIdx < pIntCtrlCtrlConfig->u32ConfigIrqCount; irqIdx++)
    1e5a:	2300      	movs	r3, #0
    1e5c:	9303      	str	r3, [sp, #12]
    1e5e:	e05d      	b.n	1f1c <IntCtrl_Ip_Init+0xc8>
    {
        IntCtrl_Ip_ClearPending(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
    1e60:	9b01      	ldr	r3, [sp, #4]
    1e62:	6859      	ldr	r1, [r3, #4]
    1e64:	9a03      	ldr	r2, [sp, #12]
    1e66:	4613      	mov	r3, r2
    1e68:	005b      	lsls	r3, r3, #1
    1e6a:	4413      	add	r3, r2
    1e6c:	009b      	lsls	r3, r3, #2
    1e6e:	440b      	add	r3, r1
    1e70:	681b      	ldr	r3, [r3, #0]
    1e72:	4618      	mov	r0, r3
    1e74:	f000 f899 	bl	1faa <IntCtrl_Ip_ClearPending>
        IntCtrl_Ip_SetPriority(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    1e78:	9b01      	ldr	r3, [sp, #4]
    1e7a:	6859      	ldr	r1, [r3, #4]
    1e7c:	9a03      	ldr	r2, [sp, #12]
    1e7e:	4613      	mov	r3, r2
    1e80:	005b      	lsls	r3, r3, #1
    1e82:	4413      	add	r3, r2
    1e84:	009b      	lsls	r3, r3, #2
    1e86:	440b      	add	r3, r1
    1e88:	6818      	ldr	r0, [r3, #0]
                               pIntCtrlCtrlConfig->aIrqConfig[irqIdx].u8IrqPriority);
    1e8a:	9b01      	ldr	r3, [sp, #4]
    1e8c:	6859      	ldr	r1, [r3, #4]
    1e8e:	9a03      	ldr	r2, [sp, #12]
    1e90:	4613      	mov	r3, r2
    1e92:	005b      	lsls	r3, r3, #1
    1e94:	4413      	add	r3, r2
    1e96:	009b      	lsls	r3, r3, #2
    1e98:	440b      	add	r3, r1
        IntCtrl_Ip_SetPriority(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    1e9a:	795b      	ldrb	r3, [r3, #5]
    1e9c:	4619      	mov	r1, r3
    1e9e:	f000 f869 	bl	1f74 <IntCtrl_Ip_SetPriority>

        /* Install the configured handler */
        IntCtrl_Ip_InstallHandler(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    1ea2:	9b01      	ldr	r3, [sp, #4]
    1ea4:	6859      	ldr	r1, [r3, #4]
    1ea6:	9a03      	ldr	r2, [sp, #12]
    1ea8:	4613      	mov	r3, r2
    1eaa:	005b      	lsls	r3, r3, #1
    1eac:	4413      	add	r3, r2
    1eae:	009b      	lsls	r3, r3, #2
    1eb0:	440b      	add	r3, r1
    1eb2:	6818      	ldr	r0, [r3, #0]
                                  pIntCtrlCtrlConfig->aIrqConfig[irqIdx].pfHandler,
    1eb4:	9b01      	ldr	r3, [sp, #4]
    1eb6:	6859      	ldr	r1, [r3, #4]
    1eb8:	9a03      	ldr	r2, [sp, #12]
    1eba:	4613      	mov	r3, r2
    1ebc:	005b      	lsls	r3, r3, #1
    1ebe:	4413      	add	r3, r2
    1ec0:	009b      	lsls	r3, r3, #2
    1ec2:	440b      	add	r3, r1
        IntCtrl_Ip_InstallHandler(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    1ec4:	689b      	ldr	r3, [r3, #8]
    1ec6:	2200      	movs	r2, #0
    1ec8:	4619      	mov	r1, r3
    1eca:	f000 f831 	bl	1f30 <IntCtrl_Ip_InstallHandler>
                                  NULL_PTR);

        if (pIntCtrlCtrlConfig->aIrqConfig[irqIdx].bIrqEnabled)
    1ece:	9b01      	ldr	r3, [sp, #4]
    1ed0:	6859      	ldr	r1, [r3, #4]
    1ed2:	9a03      	ldr	r2, [sp, #12]
    1ed4:	4613      	mov	r3, r2
    1ed6:	005b      	lsls	r3, r3, #1
    1ed8:	4413      	add	r3, r2
    1eda:	009b      	lsls	r3, r3, #2
    1edc:	440b      	add	r3, r1
    1ede:	791b      	ldrb	r3, [r3, #4]
    1ee0:	2b00      	cmp	r3, #0
    1ee2:	d00c      	beq.n	1efe <IntCtrl_Ip_Init+0xaa>
        {
            IntCtrl_Ip_EnableIrq(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
    1ee4:	9b01      	ldr	r3, [sp, #4]
    1ee6:	6859      	ldr	r1, [r3, #4]
    1ee8:	9a03      	ldr	r2, [sp, #12]
    1eea:	4613      	mov	r3, r2
    1eec:	005b      	lsls	r3, r3, #1
    1eee:	4413      	add	r3, r2
    1ef0:	009b      	lsls	r3, r3, #2
    1ef2:	440b      	add	r3, r1
    1ef4:	681b      	ldr	r3, [r3, #0]
    1ef6:	4618      	mov	r0, r3
    1ef8:	f000 f828 	bl	1f4c <IntCtrl_Ip_EnableIrq>
    1efc:	e00b      	b.n	1f16 <IntCtrl_Ip_Init+0xc2>
        }
        else
        {
            IntCtrl_Ip_DisableIrq(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
    1efe:	9b01      	ldr	r3, [sp, #4]
    1f00:	6859      	ldr	r1, [r3, #4]
    1f02:	9a03      	ldr	r2, [sp, #12]
    1f04:	4613      	mov	r3, r2
    1f06:	005b      	lsls	r3, r3, #1
    1f08:	4413      	add	r3, r2
    1f0a:	009b      	lsls	r3, r3, #2
    1f0c:	440b      	add	r3, r1
    1f0e:	681b      	ldr	r3, [r3, #0]
    1f10:	4618      	mov	r0, r3
    1f12:	f000 f825 	bl	1f60 <IntCtrl_Ip_DisableIrq>
    for (irqIdx = 0; irqIdx < pIntCtrlCtrlConfig->u32ConfigIrqCount; irqIdx++)
    1f16:	9b03      	ldr	r3, [sp, #12]
    1f18:	3301      	adds	r3, #1
    1f1a:	9303      	str	r3, [sp, #12]
    1f1c:	9b01      	ldr	r3, [sp, #4]
    1f1e:	681b      	ldr	r3, [r3, #0]
    1f20:	9a03      	ldr	r2, [sp, #12]
    1f22:	429a      	cmp	r2, r3
    1f24:	d39c      	bcc.n	1e60 <IntCtrl_Ip_Init+0xc>
        }
    }

    return INTCTRL_IP_STATUS_SUCCESS;
    1f26:	2300      	movs	r3, #0
}
    1f28:	4618      	mov	r0, r3
    1f2a:	b005      	add	sp, #20
    1f2c:	f85d fb04 	ldr.w	pc, [sp], #4

00001f30 <IntCtrl_Ip_InstallHandler>:
 * @implements    IntCtrl_Ip_InstallHandler_Activity
 */
void IntCtrl_Ip_InstallHandler(IRQn_Type eIrqNumber,
                               const IntCtrl_Ip_IrqHandlerType pfNewHandler,
                               IntCtrl_Ip_IrqHandlerType* const pfOldHandler)
{
    1f30:	b500      	push	{lr}
    1f32:	b085      	sub	sp, #20
    1f34:	9003      	str	r0, [sp, #12]
    1f36:	9102      	str	r1, [sp, #8]
    1f38:	9201      	str	r2, [sp, #4]
    Call_IntCtrl_Ip_InstallHandlerPrivileged(eIrqNumber,pfNewHandler,pfOldHandler);
    1f3a:	9a01      	ldr	r2, [sp, #4]
    1f3c:	9902      	ldr	r1, [sp, #8]
    1f3e:	9803      	ldr	r0, [sp, #12]
    1f40:	f7ff fef8 	bl	1d34 <IntCtrl_Ip_InstallHandlerPrivileged>
}
    1f44:	bf00      	nop
    1f46:	b005      	add	sp, #20
    1f48:	f85d fb04 	ldr.w	pc, [sp], #4

00001f4c <IntCtrl_Ip_EnableIrq>:
 * @internal
 * @brief         Enables an interrupt request.
 * @implements    IntCtrl_Ip_EnableIrq_Activity
 */
void IntCtrl_Ip_EnableIrq(IRQn_Type eIrqNumber)
{
    1f4c:	b500      	push	{lr}
    1f4e:	b083      	sub	sp, #12
    1f50:	9001      	str	r0, [sp, #4]
    Call_IntCtrl_Ip_EnableIrqPrivileged(eIrqNumber);
    1f52:	9801      	ldr	r0, [sp, #4]
    1f54:	f7ff ff10 	bl	1d78 <IntCtrl_Ip_EnableIrqPrivileged>
}
    1f58:	bf00      	nop
    1f5a:	b003      	add	sp, #12
    1f5c:	f85d fb04 	ldr.w	pc, [sp], #4

00001f60 <IntCtrl_Ip_DisableIrq>:
 * @internal
 * @brief         Disables an interrupt request.
 * @implements    IntCtrl_Ip_DisableIrq_Activity
 */
void IntCtrl_Ip_DisableIrq(IRQn_Type eIrqNumber)
{
    1f60:	b500      	push	{lr}
    1f62:	b083      	sub	sp, #12
    1f64:	9001      	str	r0, [sp, #4]
    Call_IntCtrl_Ip_DisableIrqPrivileged(eIrqNumber);
    1f66:	9801      	ldr	r0, [sp, #4]
    1f68:	f7ff ff18 	bl	1d9c <IntCtrl_Ip_DisableIrqPrivileged>
}
    1f6c:	bf00      	nop
    1f6e:	b003      	add	sp, #12
    1f70:	f85d fb04 	ldr.w	pc, [sp], #4

00001f74 <IntCtrl_Ip_SetPriority>:
 * @internal
 * @brief         Sets the priority for an interrupt request.
 * @implements    IntCtrl_Ip_SetPriority_Activity
 */
void IntCtrl_Ip_SetPriority(IRQn_Type eIrqNumber, uint8 u8Priority)
{
    1f74:	b500      	push	{lr}
    1f76:	b083      	sub	sp, #12
    1f78:	9001      	str	r0, [sp, #4]
    1f7a:	460b      	mov	r3, r1
    1f7c:	f88d 3003 	strb.w	r3, [sp, #3]
    Call_IntCtrl_Ip_SetPriorityPrivileged(eIrqNumber,u8Priority);
    1f80:	f89d 3003 	ldrb.w	r3, [sp, #3]
    1f84:	4619      	mov	r1, r3
    1f86:	9801      	ldr	r0, [sp, #4]
    1f88:	f7ff ff1c 	bl	1dc4 <IntCtrl_Ip_SetPriorityPrivileged>
}
    1f8c:	bf00      	nop
    1f8e:	b003      	add	sp, #12
    1f90:	f85d fb04 	ldr.w	pc, [sp], #4

00001f94 <IntCtrl_Ip_GetPriority>:
 * @internal
 * @brief         Gets the priority for an interrupt request.
 * @implements    IntCtrl_Ip_GetPriority_Activity
 */
uint8 IntCtrl_Ip_GetPriority(IRQn_Type eIrqNumber)
{
    1f94:	b500      	push	{lr}
    1f96:	b083      	sub	sp, #12
    1f98:	9001      	str	r0, [sp, #4]
    return (uint8)Call_IntCtrl_Ip_GetPriorityPrivileged(eIrqNumber);
    1f9a:	9801      	ldr	r0, [sp, #4]
    1f9c:	f7ff ff2c 	bl	1df8 <IntCtrl_Ip_GetPriorityPrivileged>
    1fa0:	4603      	mov	r3, r0
}
    1fa2:	4618      	mov	r0, r3
    1fa4:	b003      	add	sp, #12
    1fa6:	f85d fb04 	ldr.w	pc, [sp], #4

00001faa <IntCtrl_Ip_ClearPending>:
 * @internal
 * @brief         Clears the pending flag for an interrupt request.
 * @implements    IntCtrl_Ip_ClearPending_Activity
 */
void IntCtrl_Ip_ClearPending(IRQn_Type eIrqNumber)
{
    1faa:	b500      	push	{lr}
    1fac:	b083      	sub	sp, #12
    1fae:	9001      	str	r0, [sp, #4]
    Call_IntCtrl_Ip_ClearPendingPrivileged(eIrqNumber);
    1fb0:	9801      	ldr	r0, [sp, #4]
    1fb2:	f7ff ff3b 	bl	1e2c <IntCtrl_Ip_ClearPendingPrivileged>
}
    1fb6:	bf00      	nop
    1fb8:	b003      	add	sp, #12
    1fba:	f85d fb04 	ldr.w	pc, [sp], #4
    1fbe:	bf00      	nop

00001fc0 <Platform_Ipw_SetIrq>:
/**
 * @internal
 * @brief         Enables/disables an interrupt by calling the Interrupt Controller IP layer.
 */
static inline void Platform_Ipw_SetIrq(IRQn_Type eIrqNumber, boolean bEnable)
{
    1fc0:	b500      	push	{lr}
    1fc2:	b083      	sub	sp, #12
    1fc4:	9001      	str	r0, [sp, #4]
    1fc6:	460b      	mov	r3, r1
    1fc8:	f88d 3003 	strb.w	r3, [sp, #3]
    if (bEnable)
    1fcc:	f89d 3003 	ldrb.w	r3, [sp, #3]
    1fd0:	2b00      	cmp	r3, #0
    1fd2:	d003      	beq.n	1fdc <Platform_Ipw_SetIrq+0x1c>
    {
        IntCtrl_Ip_EnableIrq(eIrqNumber);
    1fd4:	9801      	ldr	r0, [sp, #4]
    1fd6:	f7ff ffb9 	bl	1f4c <IntCtrl_Ip_EnableIrq>
    }
    else
    {
        IntCtrl_Ip_DisableIrq(eIrqNumber);
    }
}
    1fda:	e002      	b.n	1fe2 <Platform_Ipw_SetIrq+0x22>
        IntCtrl_Ip_DisableIrq(eIrqNumber);
    1fdc:	9801      	ldr	r0, [sp, #4]
    1fde:	f7ff ffbf 	bl	1f60 <IntCtrl_Ip_DisableIrq>
}
    1fe2:	bf00      	nop
    1fe4:	b003      	add	sp, #12
    1fe6:	f85d fb04 	ldr.w	pc, [sp], #4

00001fea <Platform_Ipw_SetIrqPriority>:
/**
 * @internal
 * @brief         Sets the priority of an interrupt by calling the Interrupt Controller IP layer.
 */
static inline void Platform_Ipw_SetIrqPriority(IRQn_Type eIrqNumber, uint8 u8Priority)
{
    1fea:	b500      	push	{lr}
    1fec:	b083      	sub	sp, #12
    1fee:	9001      	str	r0, [sp, #4]
    1ff0:	460b      	mov	r3, r1
    1ff2:	f88d 3003 	strb.w	r3, [sp, #3]
    IntCtrl_Ip_SetPriority(eIrqNumber, u8Priority);
    1ff6:	f89d 3003 	ldrb.w	r3, [sp, #3]
    1ffa:	4619      	mov	r1, r3
    1ffc:	9801      	ldr	r0, [sp, #4]
    1ffe:	f7ff ffb9 	bl	1f74 <IntCtrl_Ip_SetPriority>
}
    2002:	bf00      	nop
    2004:	b003      	add	sp, #12
    2006:	f85d fb04 	ldr.w	pc, [sp], #4

0000200a <Platform_Ipw_GetIrqPriority>:
/**
 * @internal
 * @brief         Returns the priority of an interrupt by calling the Interrupt Controller IP layer.
 */
static inline uint8 Platform_Ipw_GetIrqPriority(IRQn_Type eIrqNumber)
{
    200a:	b500      	push	{lr}
    200c:	b083      	sub	sp, #12
    200e:	9001      	str	r0, [sp, #4]
    return IntCtrl_Ip_GetPriority(eIrqNumber);
    2010:	9801      	ldr	r0, [sp, #4]
    2012:	f7ff ffbf 	bl	1f94 <IntCtrl_Ip_GetPriority>
    2016:	4603      	mov	r3, r0
}
    2018:	4618      	mov	r0, r3
    201a:	b003      	add	sp, #12
    201c:	f85d fb04 	ldr.w	pc, [sp], #4

00002020 <Platform_Ipw_InstallIrqHandler>:
 * @brief         Installs a new interrupt handler by calling the Interrupt Controller IP layer.
 */
static inline void Platform_Ipw_InstallIrqHandler(IRQn_Type eIrqNumber,
                                                  const IntCtrl_Ip_IrqHandlerType pfNewHandler,
                                                  IntCtrl_Ip_IrqHandlerType* const pfOldHandler)
{
    2020:	b500      	push	{lr}
    2022:	b085      	sub	sp, #20
    2024:	9003      	str	r0, [sp, #12]
    2026:	9102      	str	r1, [sp, #8]
    2028:	9201      	str	r2, [sp, #4]
    IntCtrl_Ip_InstallHandler(eIrqNumber, pfNewHandler, pfOldHandler);
    202a:	9a01      	ldr	r2, [sp, #4]
    202c:	9902      	ldr	r1, [sp, #8]
    202e:	9803      	ldr	r0, [sp, #12]
    2030:	f7ff ff7e 	bl	1f30 <IntCtrl_Ip_InstallHandler>
}
    2034:	bf00      	nop
    2036:	b005      	add	sp, #20
    2038:	f85d fb04 	ldr.w	pc, [sp], #4

0000203c <Platform_Init>:
 * @internal
 * @brief         Initializes the platform settings based on user configuration.
 * @implements    Platform_Init_Activity
 */
void Platform_Init(const Platform_ConfigType *pConfig)
{
    203c:	b500      	push	{lr}
    203e:	b085      	sub	sp, #20
    2040:	9001      	str	r0, [sp, #4]
    uint8 u8CoreId;

    u8CoreId = (uint8)Platform_GetCoreID();
    2042:	2300      	movs	r3, #0
    2044:	f88d 300f 	strb.w	r3, [sp, #15]
        {
#endif /*(PLATFORM_MULTICORE_SUPPORT == STD_ON)*/
#endif /*(PLATFORM_DEV_ERROR_DETECT == STD_ON)*/


            Platform_Ipw_Init(Platform_Config[u8CoreId]->pIpwConfig);
    2048:	f89d 300f 	ldrb.w	r3, [sp, #15]
    204c:	4a05      	ldr	r2, [pc, #20]	; (2064 <Platform_Init+0x28>)
    204e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2052:	681b      	ldr	r3, [r3, #0]
    2054:	4618      	mov	r0, r3
    2056:	f000 f8c7 	bl	21e8 <Platform_Ipw_Init>
        }
#endif /*(PLATFORM_MULTICORE_SUPPORT == STD_ON)*/
    }
#endif /* (PLATFORM_DEV_ERROR_DETECT == STD_ON)*/

}
    205a:	bf00      	nop
    205c:	b005      	add	sp, #20
    205e:	f85d fb04 	ldr.w	pc, [sp], #4
    2062:	bf00      	nop
    2064:	00011480 	.word	0x00011480

00002068 <Platform_SetIrq>:
 * @internal
 * @brief         Configures (enables/disables) an interrupt request.
 * @implements    Platform_SetIrq_Activity
 */
Std_ReturnType Platform_SetIrq(IRQn_Type eIrqNumber, boolean bEnable)
{
    2068:	b500      	push	{lr}
    206a:	b085      	sub	sp, #20
    206c:	9001      	str	r0, [sp, #4]
    206e:	460b      	mov	r3, r1
    2070:	f88d 3003 	strb.w	r3, [sp, #3]
    Std_ReturnType RetValue = (Std_ReturnType)E_OK;
    2074:	2300      	movs	r3, #0
    2076:	f88d 300f 	strb.w	r3, [sp, #15]
        RetValue = (Std_ReturnType)E_NOT_OK;
    }
    else
#endif
    {
        Platform_Ipw_SetIrq(eIrqNumber, bEnable);
    207a:	f89d 3003 	ldrb.w	r3, [sp, #3]
    207e:	4619      	mov	r1, r3
    2080:	9801      	ldr	r0, [sp, #4]
    2082:	f7ff ff9d 	bl	1fc0 <Platform_Ipw_SetIrq>
    }
    return RetValue;
    2086:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    208a:	4618      	mov	r0, r3
    208c:	b005      	add	sp, #20
    208e:	f85d fb04 	ldr.w	pc, [sp], #4

00002092 <Platform_SetIrqPriority>:
 * @internal
 * @brief         Configures the priority of an interrupt request.
 * @implements    Platform_SetIrqPriority_Activity
 */
Std_ReturnType Platform_SetIrqPriority(IRQn_Type eIrqNumber, uint8 u8Priority)
{
    2092:	b500      	push	{lr}
    2094:	b085      	sub	sp, #20
    2096:	9001      	str	r0, [sp, #4]
    2098:	460b      	mov	r3, r1
    209a:	f88d 3003 	strb.w	r3, [sp, #3]
    Std_ReturnType RetValue = (Std_ReturnType)E_OK;
    209e:	2300      	movs	r3, #0
    20a0:	f88d 300f 	strb.w	r3, [sp, #15]
        RetValue = (Std_ReturnType)E_NOT_OK;
    }
    else
#endif
    {
        Platform_Ipw_SetIrqPriority(eIrqNumber, u8Priority);
    20a4:	f89d 3003 	ldrb.w	r3, [sp, #3]
    20a8:	4619      	mov	r1, r3
    20aa:	9801      	ldr	r0, [sp, #4]
    20ac:	f7ff ff9d 	bl	1fea <Platform_Ipw_SetIrqPriority>
    }
    return RetValue;
    20b0:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    20b4:	4618      	mov	r0, r3
    20b6:	b005      	add	sp, #20
    20b8:	f85d fb04 	ldr.w	pc, [sp], #4

000020bc <Platform_GetIrqPriority>:
 * @internal
 * @brief         Returns the priority of an interrupt request.
 * @implements    Platform_GetIrqPriority_Activity
 */
Std_ReturnType Platform_GetIrqPriority(IRQn_Type eIrqNumber, uint8 * u8Priority)
{
    20bc:	b500      	push	{lr}
    20be:	b085      	sub	sp, #20
    20c0:	9001      	str	r0, [sp, #4]
    20c2:	9100      	str	r1, [sp, #0]
    Std_ReturnType RetValue = (Std_ReturnType)E_OK;
    20c4:	2300      	movs	r3, #0
    20c6:	f88d 300f 	strb.w	r3, [sp, #15]
        RetValue = (Std_ReturnType)E_NOT_OK;
    }
    else
#endif
    {
        *u8Priority = Platform_Ipw_GetIrqPriority(eIrqNumber);
    20ca:	9801      	ldr	r0, [sp, #4]
    20cc:	f7ff ff9d 	bl	200a <Platform_Ipw_GetIrqPriority>
    20d0:	4603      	mov	r3, r0
    20d2:	461a      	mov	r2, r3
    20d4:	9b00      	ldr	r3, [sp, #0]
    20d6:	701a      	strb	r2, [r3, #0]
    }

    return RetValue;
    20d8:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    20dc:	4618      	mov	r0, r3
    20de:	b005      	add	sp, #20
    20e0:	f85d fb04 	ldr.w	pc, [sp], #4

000020e4 <Platform_InstallIrqHandler>:
 * @implements    Platform_InstallIrqHandler_Activity
 */
Std_ReturnType Platform_InstallIrqHandler(IRQn_Type eIrqNumber,
                                          const Platform_IrqHandlerType pfNewHandler,
                                          Platform_IrqHandlerType* const pfOldHandler)
{
    20e4:	b500      	push	{lr}
    20e6:	b087      	sub	sp, #28
    20e8:	9003      	str	r0, [sp, #12]
    20ea:	9102      	str	r1, [sp, #8]
    20ec:	9201      	str	r2, [sp, #4]
    Std_ReturnType RetValue = (Std_ReturnType)E_OK;
    20ee:	2300      	movs	r3, #0
    20f0:	f88d 3017 	strb.w	r3, [sp, #23]
        RetValue = (Std_ReturnType)E_NOT_OK;
    }
    else
#endif
    {
        Platform_Ipw_InstallIrqHandler(eIrqNumber, pfNewHandler, pfOldHandler);
    20f4:	9a01      	ldr	r2, [sp, #4]
    20f6:	9902      	ldr	r1, [sp, #8]
    20f8:	9803      	ldr	r0, [sp, #12]
    20fa:	f7ff ff91 	bl	2020 <Platform_Ipw_InstallIrqHandler>
    }
    return RetValue;
    20fe:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    2102:	4618      	mov	r0, r3
    2104:	b007      	add	sp, #28
    2106:	f85d fb04 	ldr.w	pc, [sp], #4
    210a:	bf00      	nop

0000210c <Platform_Ipw_InitIntCtrl>:
#endif



static Std_ReturnType Platform_Ipw_InitIntCtrl(const IntCtrl_Ip_CtrlConfigType *pIntCtrlCtrlConfig)
{
    210c:	b500      	push	{lr}
    210e:	b085      	sub	sp, #20
    2110:	9001      	str	r0, [sp, #4]
    uint32 irqIdx;
    
    for (irqIdx = 0; irqIdx < pIntCtrlCtrlConfig->u32ConfigIrqCount; irqIdx++)
    2112:	2300      	movs	r3, #0
    2114:	9303      	str	r3, [sp, #12]
    2116:	e05d      	b.n	21d4 <Platform_Ipw_InitIntCtrl+0xc8>
    {   
        IntCtrl_Ip_ClearPending(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
    2118:	9b01      	ldr	r3, [sp, #4]
    211a:	6859      	ldr	r1, [r3, #4]
    211c:	9a03      	ldr	r2, [sp, #12]
    211e:	4613      	mov	r3, r2
    2120:	005b      	lsls	r3, r3, #1
    2122:	4413      	add	r3, r2
    2124:	009b      	lsls	r3, r3, #2
    2126:	440b      	add	r3, r1
    2128:	681b      	ldr	r3, [r3, #0]
    212a:	4618      	mov	r0, r3
    212c:	f7ff ff3d 	bl	1faa <IntCtrl_Ip_ClearPending>
        /* interrupt number for which the priority is set */
        IntCtrl_Ip_SetPriority(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    2130:	9b01      	ldr	r3, [sp, #4]
    2132:	6859      	ldr	r1, [r3, #4]
    2134:	9a03      	ldr	r2, [sp, #12]
    2136:	4613      	mov	r3, r2
    2138:	005b      	lsls	r3, r3, #1
    213a:	4413      	add	r3, r2
    213c:	009b      	lsls	r3, r3, #2
    213e:	440b      	add	r3, r1
    2140:	6818      	ldr	r0, [r3, #0]
                               pIntCtrlCtrlConfig->aIrqConfig[irqIdx].u8IrqPriority);
    2142:	9b01      	ldr	r3, [sp, #4]
    2144:	6859      	ldr	r1, [r3, #4]
    2146:	9a03      	ldr	r2, [sp, #12]
    2148:	4613      	mov	r3, r2
    214a:	005b      	lsls	r3, r3, #1
    214c:	4413      	add	r3, r2
    214e:	009b      	lsls	r3, r3, #2
    2150:	440b      	add	r3, r1
        IntCtrl_Ip_SetPriority(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    2152:	795b      	ldrb	r3, [r3, #5]
    2154:	4619      	mov	r1, r3
    2156:	f7ff ff0d 	bl	1f74 <IntCtrl_Ip_SetPriority>
        /* Install the configured handler */
        IntCtrl_Ip_InstallHandler(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    215a:	9b01      	ldr	r3, [sp, #4]
    215c:	6859      	ldr	r1, [r3, #4]
    215e:	9a03      	ldr	r2, [sp, #12]
    2160:	4613      	mov	r3, r2
    2162:	005b      	lsls	r3, r3, #1
    2164:	4413      	add	r3, r2
    2166:	009b      	lsls	r3, r3, #2
    2168:	440b      	add	r3, r1
    216a:	6818      	ldr	r0, [r3, #0]
                                  pIntCtrlCtrlConfig->aIrqConfig[irqIdx].pfHandler,
    216c:	9b01      	ldr	r3, [sp, #4]
    216e:	6859      	ldr	r1, [r3, #4]
    2170:	9a03      	ldr	r2, [sp, #12]
    2172:	4613      	mov	r3, r2
    2174:	005b      	lsls	r3, r3, #1
    2176:	4413      	add	r3, r2
    2178:	009b      	lsls	r3, r3, #2
    217a:	440b      	add	r3, r1
        IntCtrl_Ip_InstallHandler(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber,
    217c:	689b      	ldr	r3, [r3, #8]
    217e:	2200      	movs	r2, #0
    2180:	4619      	mov	r1, r3
    2182:	f7ff fed5 	bl	1f30 <IntCtrl_Ip_InstallHandler>
                                  NULL_PTR);

        /* Enable interrupt */                       
        if (pIntCtrlCtrlConfig->aIrqConfig[irqIdx].bIrqEnabled)
    2186:	9b01      	ldr	r3, [sp, #4]
    2188:	6859      	ldr	r1, [r3, #4]
    218a:	9a03      	ldr	r2, [sp, #12]
    218c:	4613      	mov	r3, r2
    218e:	005b      	lsls	r3, r3, #1
    2190:	4413      	add	r3, r2
    2192:	009b      	lsls	r3, r3, #2
    2194:	440b      	add	r3, r1
    2196:	791b      	ldrb	r3, [r3, #4]
    2198:	2b00      	cmp	r3, #0
    219a:	d00c      	beq.n	21b6 <Platform_Ipw_InitIntCtrl+0xaa>
        {   
            /* enables the interrupt request at interrupt controller level. */
            IntCtrl_Ip_EnableIrq(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
    219c:	9b01      	ldr	r3, [sp, #4]
    219e:	6859      	ldr	r1, [r3, #4]
    21a0:	9a03      	ldr	r2, [sp, #12]
    21a2:	4613      	mov	r3, r2
    21a4:	005b      	lsls	r3, r3, #1
    21a6:	4413      	add	r3, r2
    21a8:	009b      	lsls	r3, r3, #2
    21aa:	440b      	add	r3, r1
    21ac:	681b      	ldr	r3, [r3, #0]
    21ae:	4618      	mov	r0, r3
    21b0:	f7ff fecc 	bl	1f4c <IntCtrl_Ip_EnableIrq>
    21b4:	e00b      	b.n	21ce <Platform_Ipw_InitIntCtrl+0xc2>
        }
        else
        {   
            /* disables the interrupt request at interrupt controller level.*/
            IntCtrl_Ip_DisableIrq(pIntCtrlCtrlConfig->aIrqConfig[irqIdx].eIrqNumber);
    21b6:	9b01      	ldr	r3, [sp, #4]
    21b8:	6859      	ldr	r1, [r3, #4]
    21ba:	9a03      	ldr	r2, [sp, #12]
    21bc:	4613      	mov	r3, r2
    21be:	005b      	lsls	r3, r3, #1
    21c0:	4413      	add	r3, r2
    21c2:	009b      	lsls	r3, r3, #2
    21c4:	440b      	add	r3, r1
    21c6:	681b      	ldr	r3, [r3, #0]
    21c8:	4618      	mov	r0, r3
    21ca:	f7ff fec9 	bl	1f60 <IntCtrl_Ip_DisableIrq>
    for (irqIdx = 0; irqIdx < pIntCtrlCtrlConfig->u32ConfigIrqCount; irqIdx++)
    21ce:	9b03      	ldr	r3, [sp, #12]
    21d0:	3301      	adds	r3, #1
    21d2:	9303      	str	r3, [sp, #12]
    21d4:	9b01      	ldr	r3, [sp, #4]
    21d6:	681b      	ldr	r3, [r3, #0]
    21d8:	9a03      	ldr	r2, [sp, #12]
    21da:	429a      	cmp	r2, r3
    21dc:	d39c      	bcc.n	2118 <Platform_Ipw_InitIntCtrl+0xc>
        }
    }

    return E_OK;
    21de:	2300      	movs	r3, #0
}
    21e0:	4618      	mov	r0, r3
    21e2:	b005      	add	sp, #20
    21e4:	f85d fb04 	ldr.w	pc, [sp], #4

000021e8 <Platform_Ipw_Init>:

/**
 * @brief         Initializes the platform settings based on user configuration.
 */
void Platform_Ipw_Init(const Platform_Ipw_ConfigType *pConfig)
{    
    21e8:	b500      	push	{lr}
    21ea:	b085      	sub	sp, #20
    21ec:	9001      	str	r0, [sp, #4]
#if ((PLATFORM_SYS_CFG == STD_ON)&&(INT_CTRL_IP_CORTEXM == STD_ON))
    uint8 irqIdx;
#endif
    Std_ReturnType ret = (Std_ReturnType)E_OK;
    21ee:	2300      	movs	r3, #0
    21f0:	f88d 300f 	strb.w	r3, [sp, #15]

    /* Initialize interrupts at interrupt controller level */
    if (NULL_PTR != pConfig->pIntCtrlConfig)
    21f4:	9b01      	ldr	r3, [sp, #4]
    21f6:	681b      	ldr	r3, [r3, #0]
    21f8:	2b00      	cmp	r3, #0
    21fa:	d007      	beq.n	220c <Platform_Ipw_Init+0x24>
    {
        ret = Platform_Ipw_InitIntCtrl(pConfig->pIntCtrlConfig);
    21fc:	9b01      	ldr	r3, [sp, #4]
    21fe:	681b      	ldr	r3, [r3, #0]
    2200:	4618      	mov	r0, r3
    2202:	f7ff ff83 	bl	210c <Platform_Ipw_InitIntCtrl>
    2206:	4603      	mov	r3, r0
    2208:	f88d 300f 	strb.w	r3, [sp, #15]
    }

    if(ret == (Std_ReturnType)E_OK)
    220c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    2210:	2b00      	cmp	r3, #0
            /* Call_System_Ip_SetAhbSlavePriority((pConfig->aSystemConfig)->bAhbSlavePriority); */
#endif
        }  
#endif
    }
}
    2212:	bf00      	nop
    2214:	b005      	add	sp, #20
    2216:	f85d fb04 	ldr.w	pc, [sp], #4

0000221a <OsIf_Timer_Dummy_GetCounter>:
 * Description   : Get counter value.
 * 
 *END**************************************************************************/
static inline uint32 OsIf_Timer_Dummy_GetCounter(void)
{
    return 0U;
    221a:	2300      	movs	r3, #0
}
    221c:	4618      	mov	r0, r3
    221e:	4770      	bx	lr

00002220 <OsIf_Timer_Dummy_GetElapsed>:
 * Function Name : OsIf_Timer_Dummy_GetElapsed.
 * Description   : Get elapsed value.
 * 
 *END**************************************************************************/
static inline uint32 OsIf_Timer_Dummy_GetElapsed(const uint32 * const CurrentRef)
{
    2220:	b082      	sub	sp, #8
    2222:	9001      	str	r0, [sp, #4]
    (void)CurrentRef;
    return 1U;
    2224:	2301      	movs	r3, #1
}
    2226:	4618      	mov	r0, r3
    2228:	b002      	add	sp, #8
    222a:	4770      	bx	lr

0000222c <OsIf_Timer_Dummy_SetTimerFrequency>:
 * Function Name : OsIf_Timer_Dummy_SetTimerFrequency.
 * Description   : Set timer frequency.
 * 
 *END**************************************************************************/
static inline void OsIf_Timer_Dummy_SetTimerFrequency(uint32 Freq)
{
    222c:	b082      	sub	sp, #8
    222e:	9001      	str	r0, [sp, #4]
    (void)Freq;
}
    2230:	bf00      	nop
    2232:	b002      	add	sp, #8
    2234:	4770      	bx	lr

00002236 <OsIf_Timer_Dummy_MicrosToTicks>:
 * Function Name : OsIf_Timer_Dummy_MicrosToTicks.
 * Description   : Convert micro second to ticks.
 * 
 *END**************************************************************************/
static inline uint32 OsIf_Timer_Dummy_MicrosToTicks(uint32 Micros)
{
    2236:	b082      	sub	sp, #8
    2238:	9001      	str	r0, [sp, #4]
    return Micros;
    223a:	9b01      	ldr	r3, [sp, #4]
}
    223c:	4618      	mov	r0, r3
    223e:	b002      	add	sp, #8
    2240:	4770      	bx	lr

00002242 <OsIf_Init>:
 * Description   : OsIf initialization.
 * @implements OsIf_Init_Activity
 * 
 *END**************************************************************************/
void OsIf_Init(const void* Config)
{
    2242:	b500      	push	{lr}
    2244:	b083      	sub	sp, #12
    2246:	9001      	str	r0, [sp, #4]
#else
    (void)Config;
#endif /* (STD_ON == OSIF_DEV_ERROR_DETECT) */

#if (OSIF_USE_SYSTEM_TIMER == STD_ON)
    OsIf_Timer_System_Init();
    2248:	f000 f86c 	bl	2324 <OsIf_Timer_System_Init>
#endif /* (OSIF_USE_SYSTEM_TIMER == STD_ON) */
#if (OSIF_USE_CUSTOM_TIMER == STD_ON)
    OsIf_Timer_Custom_Init();
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
}
    224c:	bf00      	nop
    224e:	b003      	add	sp, #12
    2250:	f85d fb04 	ldr.w	pc, [sp], #4

00002254 <OsIf_GetCounter>:
 * Description   : Get counter value.
 * @implements OsIf_GetCounter_Activity
 * 
 *END**************************************************************************/
uint32 OsIf_GetCounter(OsIf_CounterType SelectedCounter)
{
    2254:	b500      	push	{lr}
    2256:	b085      	sub	sp, #20
    2258:	9001      	str	r0, [sp, #4]
    uint32 Value = 0U;
    225a:	2300      	movs	r3, #0
    225c:	9303      	str	r3, [sp, #12]

    switch (SelectedCounter){
    225e:	9b01      	ldr	r3, [sp, #4]
    2260:	2b00      	cmp	r3, #0
    2262:	d003      	beq.n	226c <OsIf_GetCounter+0x18>
    2264:	9b01      	ldr	r3, [sp, #4]
    2266:	2b01      	cmp	r3, #1
    2268:	d004      	beq.n	2274 <OsIf_GetCounter+0x20>
            Value = OsIf_Timer_Custom_GetCounter();
            break;
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
        default:
            /* impossible */
            break;
    226a:	e007      	b.n	227c <OsIf_GetCounter+0x28>
            Value = OsIf_Timer_Dummy_GetCounter();
    226c:	f7ff ffd5 	bl	221a <OsIf_Timer_Dummy_GetCounter>
    2270:	9003      	str	r0, [sp, #12]
            break;
    2272:	e003      	b.n	227c <OsIf_GetCounter+0x28>
            Value = OsIf_Timer_System_GetCounter();
    2274:	f000 f872 	bl	235c <OsIf_Timer_System_GetCounter>
    2278:	9003      	str	r0, [sp, #12]
            break;
    227a:	bf00      	nop
    }

    return Value;
    227c:	9b03      	ldr	r3, [sp, #12]
}
    227e:	4618      	mov	r0, r3
    2280:	b005      	add	sp, #20
    2282:	f85d fb04 	ldr.w	pc, [sp], #4

00002286 <OsIf_GetElapsed>:
 * Description   : Get elapsed value.
 * @implements OsIf_GetElapsed_Activity
 * 
 *END**************************************************************************/
uint32 OsIf_GetElapsed(uint32 * const CurrentRef, OsIf_CounterType SelectedCounter)
{
    2286:	b500      	push	{lr}
    2288:	b085      	sub	sp, #20
    228a:	9001      	str	r0, [sp, #4]
    228c:	9100      	str	r1, [sp, #0]
    uint32 Value = 0U;
    228e:	2300      	movs	r3, #0
    2290:	9303      	str	r3, [sp, #12]

    switch (SelectedCounter){
    2292:	9b00      	ldr	r3, [sp, #0]
    2294:	2b00      	cmp	r3, #0
    2296:	d003      	beq.n	22a0 <OsIf_GetElapsed+0x1a>
    2298:	9b00      	ldr	r3, [sp, #0]
    229a:	2b01      	cmp	r3, #1
    229c:	d005      	beq.n	22aa <OsIf_GetElapsed+0x24>
            Value = OsIf_Timer_Custom_GetElapsed(CurrentRef);
            break;
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
        default:
            /* impossible */
            break;
    229e:	e009      	b.n	22b4 <OsIf_GetElapsed+0x2e>
            Value = OsIf_Timer_Dummy_GetElapsed(CurrentRef);
    22a0:	9801      	ldr	r0, [sp, #4]
    22a2:	f7ff ffbd 	bl	2220 <OsIf_Timer_Dummy_GetElapsed>
    22a6:	9003      	str	r0, [sp, #12]
            break;
    22a8:	e004      	b.n	22b4 <OsIf_GetElapsed+0x2e>
            Value = OsIf_Timer_System_GetElapsed(CurrentRef);
    22aa:	9801      	ldr	r0, [sp, #4]
    22ac:	f000 f864 	bl	2378 <OsIf_Timer_System_GetElapsed>
    22b0:	9003      	str	r0, [sp, #12]
            break;
    22b2:	bf00      	nop
    }

    return Value;
    22b4:	9b03      	ldr	r3, [sp, #12]
}
    22b6:	4618      	mov	r0, r3
    22b8:	b005      	add	sp, #20
    22ba:	f85d fb04 	ldr.w	pc, [sp], #4

000022be <OsIf_SetTimerFrequency>:
 * @implements OsIf_SetTimerFrequency_Activity
 * 
 *END**************************************************************************/
/* @implements OsIf_SetTimerFrequency_Activity */
void OsIf_SetTimerFrequency(uint32 Freq, OsIf_CounterType SelectedCounter)
{
    22be:	b500      	push	{lr}
    22c0:	b083      	sub	sp, #12
    22c2:	9001      	str	r0, [sp, #4]
    22c4:	9100      	str	r1, [sp, #0]
    switch (SelectedCounter){
    22c6:	9b00      	ldr	r3, [sp, #0]
    22c8:	2b00      	cmp	r3, #0
    22ca:	d003      	beq.n	22d4 <OsIf_SetTimerFrequency+0x16>
    22cc:	9b00      	ldr	r3, [sp, #0]
    22ce:	2b01      	cmp	r3, #1
    22d0:	d004      	beq.n	22dc <OsIf_SetTimerFrequency+0x1e>
            OsIf_Timer_Custom_SetTimerFrequency(Freq);
            break;
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
        default:
            /* impossible */
            break;
    22d2:	e007      	b.n	22e4 <OsIf_SetTimerFrequency+0x26>
            OsIf_Timer_Dummy_SetTimerFrequency(Freq);
    22d4:	9801      	ldr	r0, [sp, #4]
    22d6:	f7ff ffa9 	bl	222c <OsIf_Timer_Dummy_SetTimerFrequency>
            break;
    22da:	e003      	b.n	22e4 <OsIf_SetTimerFrequency+0x26>
            OsIf_Timer_System_SetTimerFrequency(Freq);
    22dc:	9801      	ldr	r0, [sp, #4]
    22de:	f000 f85b 	bl	2398 <OsIf_Timer_System_SetTimerFrequency>
            break;
    22e2:	bf00      	nop
    }
}
    22e4:	bf00      	nop
    22e6:	b003      	add	sp, #12
    22e8:	f85d fb04 	ldr.w	pc, [sp], #4

000022ec <OsIf_MicrosToTicks>:
 * Description   : Convert micro second to ticks.
 * @implements OsIf_MicrosToTicks_Activity
 * 
 *END**************************************************************************/
uint32 OsIf_MicrosToTicks(uint32 Micros, OsIf_CounterType SelectedCounter)
{
    22ec:	b500      	push	{lr}
    22ee:	b085      	sub	sp, #20
    22f0:	9001      	str	r0, [sp, #4]
    22f2:	9100      	str	r1, [sp, #0]
    uint32 Value = 0U;
    22f4:	2300      	movs	r3, #0
    22f6:	9303      	str	r3, [sp, #12]

    switch (SelectedCounter){
    22f8:	9b00      	ldr	r3, [sp, #0]
    22fa:	2b00      	cmp	r3, #0
    22fc:	d003      	beq.n	2306 <OsIf_MicrosToTicks+0x1a>
    22fe:	9b00      	ldr	r3, [sp, #0]
    2300:	2b01      	cmp	r3, #1
    2302:	d005      	beq.n	2310 <OsIf_MicrosToTicks+0x24>
            Value = OsIf_Timer_Custom_MicrosToTicks(Micros);
            break;
#endif /* (OSIF_USE_CUSTOM_TIMER == STD_ON) */
        default:
            /* impossible */
            break;
    2304:	e009      	b.n	231a <OsIf_MicrosToTicks+0x2e>
            Value = OsIf_Timer_Dummy_MicrosToTicks(Micros);
    2306:	9801      	ldr	r0, [sp, #4]
    2308:	f7ff ff95 	bl	2236 <OsIf_Timer_Dummy_MicrosToTicks>
    230c:	9003      	str	r0, [sp, #12]
            break;
    230e:	e004      	b.n	231a <OsIf_MicrosToTicks+0x2e>
            Value = OsIf_Timer_System_MicrosToTicks(Micros);
    2310:	9801      	ldr	r0, [sp, #4]
    2312:	f000 f84f 	bl	23b4 <OsIf_Timer_System_MicrosToTicks>
    2316:	9003      	str	r0, [sp, #12]
            break;
    2318:	bf00      	nop
    }

    return Value;
    231a:	9b03      	ldr	r3, [sp, #12]
}
    231c:	4618      	mov	r0, r3
    231e:	b005      	add	sp, #20
    2320:	f85d fb04 	ldr.w	pc, [sp], #4

00002324 <OsIf_Timer_System_Init>:
 * Function Name : OsIf_Timer_System_Init.
 * Description   : Initialize system timer.
 * 
 *END**************************************************************************/
void OsIf_Timer_System_Init(void)
{
    2324:	b500      	push	{lr}
    2326:	b083      	sub	sp, #12
    uint32 CoreId = OsIfCoreID();
    2328:	2300      	movs	r3, #0
    232a:	9301      	str	r3, [sp, #4]

#if (defined(USING_OS_AUTOSAROS) || (STD_ON == OSIF_DEV_ERROR_DETECT))
    OsIf_apxInternalCfg[CoreId] = OsIf_apxPredefinedConfig[CoreId];
#endif /* (defined(USING_OS_AUTOSAROS) || (STD_ON == OSIF_DEV_ERROR_DETECT)) */
#if (!defined(USING_OS_FREERTOS) && !defined(USING_OS_ZEPHYR))
    OsIf_au32InternalFrequencies[CoreId] = OsIf_apxPredefinedConfig[CoreId]->counterFrequency;
    232c:	4a09      	ldr	r2, [pc, #36]	; (2354 <OsIf_Timer_System_Init+0x30>)
    232e:	9b01      	ldr	r3, [sp, #4]
    2330:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2334:	685a      	ldr	r2, [r3, #4]
    2336:	4908      	ldr	r1, [pc, #32]	; (2358 <OsIf_Timer_System_Init+0x34>)
    2338:	9b01      	ldr	r3, [sp, #4]
    233a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#elif defined(USING_OS_ZEPHYR)
    /* ZephyrOS */
    OsIf_au32InternalFrequencies[CoreId] = sys_clock_hw_cycles_per_sec();
#elif defined(USING_OS_BAREMETAL)
    /* Baremetal */
    Trusted_OsIf_Timer_System_Internal_Init(OsIf_au32InternalFrequencies[CoreId]);
    233e:	4a06      	ldr	r2, [pc, #24]	; (2358 <OsIf_Timer_System_Init+0x34>)
    2340:	9b01      	ldr	r3, [sp, #4]
    2342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2346:	4618      	mov	r0, r3
    2348:	f000 f868 	bl	241c <OsIf_Timer_System_Internal_Init>
#endif
#if (STD_ON == OSIF_DEV_ERROR_DETECT)
    }
#endif /* (STD_ON == OSIF_DEV_ERROR_DETECT) */
}
    234c:	bf00      	nop
    234e:	b003      	add	sp, #12
    2350:	f85d fb04 	ldr.w	pc, [sp], #4
    2354:	00011458 	.word	0x00011458
    2358:	1fff8b30 	.word	0x1fff8b30

0000235c <OsIf_Timer_System_GetCounter>:
 * Function Name : OsIf_Timer_System_GetCounter.
 * Description   : Get counter value from system timer.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_GetCounter(void)
{
    235c:	b500      	push	{lr}
    235e:	b083      	sub	sp, #12
    uint32 Counter = 0U;
    2360:	2300      	movs	r3, #0
    2362:	9301      	str	r3, [sp, #4]
    uint32 CoreId = OsIfCoreID();
    2364:	2300      	movs	r3, #0
    2366:	9300      	str	r3, [sp, #0]
        (void)CoreId;
        Counter = Trusted_k_cycle_get_32();
#elif defined(USING_OS_FREERTOS) || defined(USING_OS_BAREMETAL)
        /* FreeRTOS and Baremetal*/
        (void)CoreId;
        Counter = Trusted_OsIf_Timer_System_Internal_GetCounter();
    2368:	f000 f86c 	bl	2444 <OsIf_Timer_System_Internal_GetCounter>
    236c:	9001      	str	r0, [sp, #4]
#endif
    }

    return Counter;
    236e:	9b01      	ldr	r3, [sp, #4]
}
    2370:	4618      	mov	r0, r3
    2372:	b003      	add	sp, #12
    2374:	f85d fb04 	ldr.w	pc, [sp], #4

00002378 <OsIf_Timer_System_GetElapsed>:
 * Function Name : OsIf_Timer_System_GetElapsed.
 * Description   : Get elapsed value from system timer.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_GetElapsed(uint32 * const CurrentRef)
{
    2378:	b500      	push	{lr}
    237a:	b085      	sub	sp, #20
    237c:	9001      	str	r0, [sp, #4]
    uint32 Elapsed = 0U;
    237e:	2300      	movs	r3, #0
    2380:	9303      	str	r3, [sp, #12]
    uint32 CoreId = OsIfCoreID();
    2382:	2300      	movs	r3, #0
    2384:	9302      	str	r3, [sp, #8]
        *CurrentRef = CurrentVal;
        (void)CoreId;
#elif defined(USING_OS_FREERTOS) || defined(USING_OS_BAREMETAL)
        /* FreeRTOS and Baremetal*/
        (void)CoreId;
        Elapsed = Trusted_OsIf_Timer_System_Internal_GetElapsed(CurrentRef);
    2386:	9801      	ldr	r0, [sp, #4]
    2388:	f000 f864 	bl	2454 <OsIf_Timer_System_Internal_GetElapsed>
    238c:	9003      	str	r0, [sp, #12]
#endif
    }

    return Elapsed;
    238e:	9b03      	ldr	r3, [sp, #12]
}
    2390:	4618      	mov	r0, r3
    2392:	b005      	add	sp, #20
    2394:	f85d fb04 	ldr.w	pc, [sp], #4

00002398 <OsIf_Timer_System_SetTimerFrequency>:
 * Function Name : OsIf_Timer_System_SetTimerFrequency.
 * Description   : Set system timer frequency.
 * 
 *END**************************************************************************/
void OsIf_Timer_System_SetTimerFrequency(uint32 Freq)
{
    2398:	b084      	sub	sp, #16
    239a:	9001      	str	r0, [sp, #4]
    uint32 CoreId = OsIfCoreID();
    239c:	2300      	movs	r3, #0
    239e:	9303      	str	r3, [sp, #12]
        (void)CoreId;
        (void)Freq;
        /* As of 2.6.0: "The frequency of this counter is required to be steady over time" */
#elif defined(USING_OS_FREERTOS) || defined(USING_OS_BAREMETAL)
        /* FreeRTOS and Baremetal*/
        OsIf_au32InternalFrequencies[CoreId] = Freq;
    23a0:	4903      	ldr	r1, [pc, #12]	; (23b0 <OsIf_Timer_System_SetTimerFrequency+0x18>)
    23a2:	9b03      	ldr	r3, [sp, #12]
    23a4:	9a01      	ldr	r2, [sp, #4]
    23a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif
    }
}
    23aa:	bf00      	nop
    23ac:	b004      	add	sp, #16
    23ae:	4770      	bx	lr
    23b0:	1fff8b30 	.word	0x1fff8b30

000023b4 <OsIf_Timer_System_MicrosToTicks>:
 * Function Name : OsIf_Timer_System_MicrosToTicks.
 * Description   : Convert micro second to ticks based on system timer frequency.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_MicrosToTicks(uint32 Micros)
{
    23b4:	b5f0      	push	{r4, r5, r6, r7, lr}
    23b6:	b087      	sub	sp, #28
    23b8:	9001      	str	r0, [sp, #4]
    uint64 interim;
    uint32 ticks = 0U;
    23ba:	2100      	movs	r1, #0
    23bc:	9105      	str	r1, [sp, #20]
    uint32 CoreId = OsIfCoreID();
    23be:	2100      	movs	r1, #0
    23c0:	9104      	str	r1, [sp, #16]
    #endif /* defined(USING_OS_AUTOSAROS) */
    }
    else
#endif /* (STD_ON == OSIF_DEV_ERROR_DETECT)  */
    {
        interim = Micros * (uint64)OsIf_au32InternalFrequencies[CoreId];
    23c2:	9901      	ldr	r1, [sp, #4]
    23c4:	2000      	movs	r0, #0
    23c6:	460e      	mov	r6, r1
    23c8:	4607      	mov	r7, r0
    23ca:	4812      	ldr	r0, [pc, #72]	; (2414 <OsIf_Timer_System_MicrosToTicks+0x60>)
    23cc:	9904      	ldr	r1, [sp, #16]
    23ce:	f850 1021 	ldr.w	r1, [r0, r1, lsl #2]
    23d2:	2000      	movs	r0, #0
    23d4:	460c      	mov	r4, r1
    23d6:	4605      	mov	r5, r0
    23d8:	fb04 f007 	mul.w	r0, r4, r7
    23dc:	fb06 f105 	mul.w	r1, r6, r5
    23e0:	4401      	add	r1, r0
    23e2:	fba6 2304 	umull	r2, r3, r6, r4
    23e6:	4419      	add	r1, r3
    23e8:	460b      	mov	r3, r1
    23ea:	e9cd 2302 	strd	r2, r3, [sp, #8]
    23ee:	e9cd 2302 	strd	r2, r3, [sp, #8]
        interim /= 1000000u;
    23f2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
    23f6:	4a08      	ldr	r2, [pc, #32]	; (2418 <OsIf_Timer_System_MicrosToTicks+0x64>)
    23f8:	f04f 0300 	mov.w	r3, #0
    23fc:	f7fe fbd8 	bl	bb0 <__aeabi_uldivmod>
    2400:	4602      	mov	r2, r0
    2402:	460b      	mov	r3, r1
    2404:	e9cd 2302 	strd	r2, r3, [sp, #8]
        /* check that computed value fits in 32 bits */
        OSIF_DEV_ASSERT(interim <= 0xFFFFFFFFu);
        ticks = (uint32)(interim & 0xFFFFFFFFu);
    2408:	9b02      	ldr	r3, [sp, #8]
    240a:	9305      	str	r3, [sp, #20]
    }

    return ticks;
    240c:	9b05      	ldr	r3, [sp, #20]
}
    240e:	4618      	mov	r0, r3
    2410:	b007      	add	sp, #28
    2412:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2414:	1fff8b30 	.word	0x1fff8b30
    2418:	000f4240 	.word	0x000f4240

0000241c <OsIf_Timer_System_Internal_Init>:
 * Function Name : OsIf_Timer_System_Internal_Init.
 * Description   : Initialize systick timer.
 * 
 *END**************************************************************************/
void OsIf_Timer_System_Internal_Init(uint32 SystemCounterFreq)
{
    241c:	b082      	sub	sp, #8
    241e:	9001      	str	r0, [sp, #4]
    (void)SystemCounterFreq;

    /* For Cortex-M0 devices the systick counter is initialized with an undefined
     value, so make sure to initialize it to 0 before starting */
    S32_SysTick->CSRr = S32_SysTick_CSR_ENABLE(0u);
    2420:	4b07      	ldr	r3, [pc, #28]	; (2440 <OsIf_Timer_System_Internal_Init+0x24>)
    2422:	2200      	movs	r2, #0
    2424:	601a      	str	r2, [r3, #0]
    S32_SysTick->RVR = S32_SysTick_RVR_RELOAD(SYSTICK_MAX);
    2426:	4b06      	ldr	r3, [pc, #24]	; (2440 <OsIf_Timer_System_Internal_Init+0x24>)
    2428:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    242c:	605a      	str	r2, [r3, #4]
    S32_SysTick->CVR = S32_SysTick_CVR_CURRENT(0U);
    242e:	4b04      	ldr	r3, [pc, #16]	; (2440 <OsIf_Timer_System_Internal_Init+0x24>)
    2430:	2200      	movs	r2, #0
    2432:	609a      	str	r2, [r3, #8]
    S32_SysTick->CSRr = S32_SysTick_CSR_ENABLE(1u) | S32_SysTick_CSR_TICKINT(0u) | S32_SysTick_CSR_CLKSOURCE(1u);
    2434:	4b02      	ldr	r3, [pc, #8]	; (2440 <OsIf_Timer_System_Internal_Init+0x24>)
    2436:	2205      	movs	r2, #5
    2438:	601a      	str	r2, [r3, #0]
}
    243a:	bf00      	nop
    243c:	b002      	add	sp, #8
    243e:	4770      	bx	lr
    2440:	e000e010 	.word	0xe000e010

00002444 <OsIf_Timer_System_Internal_GetCounter>:
 * Description   : Get systick counter value.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_Internal_GetCounter(void)
{
    return SYSTICK_GET_COUNTER();
    2444:	4b02      	ldr	r3, [pc, #8]	; (2450 <OsIf_Timer_System_Internal_GetCounter+0xc>)
    2446:	689b      	ldr	r3, [r3, #8]
    2448:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
}
    244c:	4618      	mov	r0, r3
    244e:	4770      	bx	lr
    2450:	e000e010 	.word	0xe000e010

00002454 <OsIf_Timer_System_Internal_GetElapsed>:
 * Function Name : OsIf_Timer_System_Internal_GetElapsed.
 * Description   : Get systick elapsed value.
 * 
 *END**************************************************************************/
uint32 OsIf_Timer_System_Internal_GetElapsed(uint32 * const CurrentRef)
{
    2454:	b084      	sub	sp, #16
    2456:	9001      	str	r0, [sp, #4]
    uint32 CurrentVal = SYSTICK_GET_COUNTER();
    2458:	4b10      	ldr	r3, [pc, #64]	; (249c <OsIf_Timer_System_Internal_GetElapsed+0x48>)
    245a:	689b      	ldr	r3, [r3, #8]
    245c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
    2460:	9302      	str	r3, [sp, #8]
    uint32 dif = 0U;
    2462:	2300      	movs	r3, #0
    2464:	9303      	str	r3, [sp, #12]

    if (SYSTICK_OVERFLOWED((CurrentVal), (*CurrentRef)))
    2466:	9b01      	ldr	r3, [sp, #4]
    2468:	681b      	ldr	r3, [r3, #0]
    246a:	9a02      	ldr	r2, [sp, #8]
    246c:	429a      	cmp	r2, r3
    246e:	d909      	bls.n	2484 <OsIf_Timer_System_Internal_GetElapsed+0x30>
    {
        /* overflow occurred */
        dif = SYSTICK_DELTA_OUTER(CurrentVal, *CurrentRef, SYSTICK_MAX);
    2470:	9b01      	ldr	r3, [sp, #4]
    2472:	681a      	ldr	r2, [r3, #0]
    2474:	9b02      	ldr	r3, [sp, #8]
    2476:	1ad3      	subs	r3, r2, r3
    2478:	f103 13ff 	add.w	r3, r3, #16711935	; 0xff00ff
    247c:	f503 437f 	add.w	r3, r3, #65280	; 0xff00
    2480:	9303      	str	r3, [sp, #12]
    2482:	e004      	b.n	248e <OsIf_Timer_System_Internal_GetElapsed+0x3a>
    }
    else
    {
        /* overflow did not occur */
        dif = SYSTICK_DELTA_INNER(*CurrentRef, CurrentVal);
    2484:	9b01      	ldr	r3, [sp, #4]
    2486:	681a      	ldr	r2, [r3, #0]
    2488:	9b02      	ldr	r3, [sp, #8]
    248a:	1ad3      	subs	r3, r2, r3
    248c:	9303      	str	r3, [sp, #12]
    }
    *CurrentRef = CurrentVal;
    248e:	9b01      	ldr	r3, [sp, #4]
    2490:	9a02      	ldr	r2, [sp, #8]
    2492:	601a      	str	r2, [r3, #0]

    return dif;
    2494:	9b03      	ldr	r3, [sp, #12]
}
    2496:	4618      	mov	r0, r3
    2498:	b004      	add	sp, #16
    249a:	4770      	bx	lr
    249c:	e000e010 	.word	0xe000e010

000024a0 <Clock_Ip_NotificatonsEmptyCallback>:
 *
 *END**************************************************************************/
static void Clock_Ip_NotificatonsEmptyCallback( Clock_Ip_NotificationType Notification,
                                                Clock_Ip_NameType ClockName
                                               )
{
    24a0:	b082      	sub	sp, #8
    24a2:	9001      	str	r0, [sp, #4]
    24a4:	9100      	str	r1, [sp, #0]
    /* No implementation */
    (void)Notification;
    (void)ClockName;
}
    24a6:	bf00      	nop
    24a8:	b002      	add	sp, #8
    24aa:	4770      	bx	lr

000024ac <Clock_Ip_UpdateDriverContext>:
 * Function Name : Clock_Ip_UpdateDriverContext.
 * Description   : Updates context of the driver, internal memory, clock objects.
 *
 *END**************************************************************************/
static void Clock_Ip_UpdateDriverContext(Clock_Ip_ClockConfigType const * Config)
{
    24ac:	b500      	push	{lr}
    24ae:	b085      	sub	sp, #20
    24b0:	9001      	str	r0, [sp, #4]
    uint8 Index;
    (void)Config;
    Clock_Ip_bSentFromUpdateDriverContext = TRUE;
    24b2:	4b24      	ldr	r3, [pc, #144]	; (2544 <Clock_Ip_UpdateDriverContext+0x98>)
    24b4:	2201      	movs	r2, #1
    24b6:	701a      	strb	r2, [r3, #0]
    /* Initialize clock objects */
    Clock_Ip_Command(Clock_Ip_pxConfig, CLOCK_IP_INITIALIZE_CLOCK_OBJECTS_COMMAND);
    24b8:	4b23      	ldr	r3, [pc, #140]	; (2548 <Clock_Ip_UpdateDriverContext+0x9c>)
    24ba:	681b      	ldr	r3, [r3, #0]
    24bc:	2102      	movs	r1, #2
    24be:	4618      	mov	r0, r3
    24c0:	f003 fc32 	bl	5d28 <Clock_Ip_Command>

    for (Index = 0U; Index < Config->ExtClksCount; Index++)    /* Set external signal frequency. */
    24c4:	2300      	movs	r3, #0
    24c6:	f88d 300f 	strb.w	r3, [sp, #15]
    24ca:	e015      	b.n	24f8 <Clock_Ip_UpdateDriverContext+0x4c>
    {
        Clock_Ip_SetExternalSignalFrequency(Config->ExtClks[Index].Name, Config->ExtClks[Index].Value);
    24cc:	f89d 300f 	ldrb.w	r3, [sp, #15]
    24d0:	9a01      	ldr	r2, [sp, #4]
    24d2:	334a      	adds	r3, #74	; 0x4a
    24d4:	00db      	lsls	r3, r3, #3
    24d6:	4413      	add	r3, r2
    24d8:	6858      	ldr	r0, [r3, #4]
    24da:	f89d 300f 	ldrb.w	r3, [sp, #15]
    24de:	9a01      	ldr	r2, [sp, #4]
    24e0:	334a      	adds	r3, #74	; 0x4a
    24e2:	00db      	lsls	r3, r3, #3
    24e4:	4413      	add	r3, r2
    24e6:	689b      	ldr	r3, [r3, #8]
    24e8:	4619      	mov	r1, r3
    24ea:	f001 fadc 	bl	3aa6 <Clock_Ip_SetExternalSignalFrequency>
    for (Index = 0U; Index < Config->ExtClksCount; Index++)    /* Set external signal frequency. */
    24ee:	f89d 300f 	ldrb.w	r3, [sp, #15]
    24f2:	3301      	adds	r3, #1
    24f4:	f88d 300f 	strb.w	r3, [sp, #15]
    24f8:	9b01      	ldr	r3, [sp, #4]
    24fa:	7bdb      	ldrb	r3, [r3, #15]
    24fc:	f89d 200f 	ldrb.w	r2, [sp, #15]
    2500:	429a      	cmp	r2, r3
    2502:	d3e3      	bcc.n	24cc <Clock_Ip_UpdateDriverContext+0x20>
    }

    /* Call empty callbacks */
    Clock_Ip_CallEmptyCallbacks();
    2504:	f000 f824 	bl	2550 <Clock_Ip_CallEmptyCallbacks>

#if CLOCK_IP_CONFIGURED_FREQUENCIES_COUNT > 0U

    for (Index = 1U; Index < Config->ConfigureFrequenciesCount; Index++)
    2508:	2301      	movs	r3, #1
    250a:	f88d 300f 	strb.w	r3, [sp, #15]
    250e:	e00e      	b.n	252e <Clock_Ip_UpdateDriverContext+0x82>
    {
        Clock_Ip_FreqIds[Config->ConfiguredFrequencies[Index].Name] = Index;
    2510:	f89d 200f 	ldrb.w	r2, [sp, #15]
    2514:	9b01      	ldr	r3, [sp, #4]
    2516:	327e      	adds	r2, #126	; 0x7e
    2518:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    251c:	490b      	ldr	r1, [pc, #44]	; (254c <Clock_Ip_UpdateDriverContext+0xa0>)
    251e:	f89d 200f 	ldrb.w	r2, [sp, #15]
    2522:	54ca      	strb	r2, [r1, r3]
    for (Index = 1U; Index < Config->ConfigureFrequenciesCount; Index++)
    2524:	f89d 300f 	ldrb.w	r3, [sp, #15]
    2528:	3301      	adds	r3, #1
    252a:	f88d 300f 	strb.w	r3, [sp, #15]
    252e:	9b01      	ldr	r3, [sp, #4]
    2530:	7cdb      	ldrb	r3, [r3, #19]
    2532:	f89d 200f 	ldrb.w	r2, [sp, #15]
    2536:	429a      	cmp	r2, r3
    2538:	d3ea      	bcc.n	2510 <Clock_Ip_UpdateDriverContext+0x64>
    }

#endif /* CLOCK_IP_CONFIGURED_FREQUENCIES_COUNT > 0U */
}
    253a:	bf00      	nop
    253c:	bf00      	nop
    253e:	b005      	add	sp, #20
    2540:	f85d fb04 	ldr.w	pc, [sp], #4
    2544:	1fff8b10 	.word	0x1fff8b10
    2548:	1fff8b34 	.word	0x1fff8b34
    254c:	1fff8b40 	.word	0x1fff8b40

00002550 <Clock_Ip_CallEmptyCallbacks>:

#define CLOCK_IP_NO_CALLBACK 0U

/* Call empty callbacks to improve CCOV*/
static void Clock_Ip_CallEmptyCallbacks(void)
{
    2550:	b508      	push	{r3, lr}

    if (FALSE == FunctionWasCalled)
    2552:	4b23      	ldr	r3, [pc, #140]	; (25e0 <Clock_Ip_CallEmptyCallbacks+0x90>)
    2554:	781b      	ldrb	r3, [r3, #0]
    2556:	f083 0301 	eor.w	r3, r3, #1
    255a:	b2db      	uxtb	r3, r3
    255c:	2b00      	cmp	r3, #0
    255e:	d03d      	beq.n	25dc <Clock_Ip_CallEmptyCallbacks+0x8c>
    {
        FunctionWasCalled = TRUE;
    2560:	4b1f      	ldr	r3, [pc, #124]	; (25e0 <Clock_Ip_CallEmptyCallbacks+0x90>)
    2562:	2201      	movs	r2, #1
    2564:	701a      	strb	r2, [r3, #0]

        Clock_Ip_axCmuCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR, 0U);
    2566:	4b1f      	ldr	r3, [pc, #124]	; (25e4 <Clock_Ip_CallEmptyCallbacks+0x94>)
    2568:	685b      	ldr	r3, [r3, #4]
    256a:	2100      	movs	r1, #0
    256c:	2000      	movs	r0, #0
    256e:	4798      	blx	r3
        Clock_Ip_axCmuCallbacks[CLOCK_IP_NO_CALLBACK].Disable(RESERVED_CLK);
    2570:	4b1c      	ldr	r3, [pc, #112]	; (25e4 <Clock_Ip_CallEmptyCallbacks+0x94>)
    2572:	689b      	ldr	r3, [r3, #8]
    2574:	2057      	movs	r0, #87	; 0x57
    2576:	4798      	blx	r3

        Clock_Ip_axDividerCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    2578:	4b1b      	ldr	r3, [pc, #108]	; (25e8 <Clock_Ip_CallEmptyCallbacks+0x98>)
    257a:	681b      	ldr	r3, [r3, #0]
    257c:	2000      	movs	r0, #0
    257e:	4798      	blx	r3

        Clock_Ip_axDividerTriggerCallbacks[CLOCK_IP_NO_CALLBACK].Configure(NULL_PTR);
    2580:	4b1a      	ldr	r3, [pc, #104]	; (25ec <Clock_Ip_CallEmptyCallbacks+0x9c>)
    2582:	681b      	ldr	r3, [r3, #0]
    2584:	2000      	movs	r0, #0
    2586:	4798      	blx	r3

        Clock_Ip_axExtOscCallbacks[CLOCK_IP_NO_CALLBACK].Reset(NULL_PTR);
    2588:	4b19      	ldr	r3, [pc, #100]	; (25f0 <Clock_Ip_CallEmptyCallbacks+0xa0>)
    258a:	681b      	ldr	r3, [r3, #0]
    258c:	2000      	movs	r0, #0
    258e:	4798      	blx	r3

        Clock_Ip_axFracDivCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    2590:	4b18      	ldr	r3, [pc, #96]	; (25f4 <Clock_Ip_CallEmptyCallbacks+0xa4>)
    2592:	685b      	ldr	r3, [r3, #4]
    2594:	2000      	movs	r0, #0
    2596:	4798      	blx	r3
        (void)Clock_Ip_axFracDivCallbacks[CLOCK_IP_NO_CALLBACK].Complete(RESERVED_CLK);
    2598:	4b16      	ldr	r3, [pc, #88]	; (25f4 <Clock_Ip_CallEmptyCallbacks+0xa4>)
    259a:	689b      	ldr	r3, [r3, #8]
    259c:	2057      	movs	r0, #87	; 0x57
    259e:	4798      	blx	r3

        Clock_Ip_axGateCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    25a0:	4b15      	ldr	r3, [pc, #84]	; (25f8 <Clock_Ip_CallEmptyCallbacks+0xa8>)
    25a2:	681b      	ldr	r3, [r3, #0]
    25a4:	2000      	movs	r0, #0
    25a6:	4798      	blx	r3
        Clock_Ip_axGateCallbacks[CLOCK_IP_NO_CALLBACK].Update(RESERVED_CLK,FALSE);
    25a8:	4b13      	ldr	r3, [pc, #76]	; (25f8 <Clock_Ip_CallEmptyCallbacks+0xa8>)
    25aa:	685b      	ldr	r3, [r3, #4]
    25ac:	2100      	movs	r1, #0
    25ae:	2057      	movs	r0, #87	; 0x57
    25b0:	4798      	blx	r3

        Clock_Ip_axIntOscCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    25b2:	4b12      	ldr	r3, [pc, #72]	; (25fc <Clock_Ip_CallEmptyCallbacks+0xac>)
    25b4:	681b      	ldr	r3, [r3, #0]
    25b6:	2000      	movs	r0, #0
    25b8:	4798      	blx	r3

        Clock_Ip_axPllCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    25ba:	4b11      	ldr	r3, [pc, #68]	; (2600 <Clock_Ip_CallEmptyCallbacks+0xb0>)
    25bc:	685b      	ldr	r3, [r3, #4]
    25be:	2000      	movs	r0, #0
    25c0:	4798      	blx	r3
        (void)Clock_Ip_axPllCallbacks[CLOCK_IP_NO_CALLBACK].Complete(RESERVED_CLK);
    25c2:	4b0f      	ldr	r3, [pc, #60]	; (2600 <Clock_Ip_CallEmptyCallbacks+0xb0>)
    25c4:	689b      	ldr	r3, [r3, #8]
    25c6:	2057      	movs	r0, #87	; 0x57
    25c8:	4798      	blx	r3

        Clock_Ip_axSelectorCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR);
    25ca:	4b0e      	ldr	r3, [pc, #56]	; (2604 <Clock_Ip_CallEmptyCallbacks+0xb4>)
    25cc:	685b      	ldr	r3, [r3, #4]
    25ce:	2000      	movs	r0, #0
    25d0:	4798      	blx	r3

        Clock_Ip_axPcfsCallbacks[CLOCK_IP_NO_CALLBACK].Set(NULL_PTR, 0U);
    25d2:	4b0d      	ldr	r3, [pc, #52]	; (2608 <Clock_Ip_CallEmptyCallbacks+0xb8>)
    25d4:	681b      	ldr	r3, [r3, #0]
    25d6:	2100      	movs	r1, #0
    25d8:	2000      	movs	r0, #0
    25da:	4798      	blx	r3
    }
}
    25dc:	bf00      	nop
    25de:	bd08      	pop	{r3, pc}
    25e0:	1fff8b38 	.word	0x1fff8b38
    25e4:	00010e1c 	.word	0x00010e1c
    25e8:	00010d30 	.word	0x00010d30
    25ec:	00010d6c 	.word	0x00010d6c
    25f0:	00010d74 	.word	0x00010d74
    25f4:	00010d9c 	.word	0x00010d9c
    25f8:	00010da8 	.word	0x00010da8
    25fc:	00010de0 	.word	0x00010de0
    2600:	00010e2c 	.word	0x00010e2c
    2604:	00010e58 	.word	0x00010e58
    2608:	00010e54 	.word	0x00010e54

0000260c <Clock_Ip_ResetClockConfiguration>:

static void Clock_Ip_ResetClockConfiguration(Clock_Ip_ClockConfigType const * Config)
{
    260c:	b500      	push	{lr}
    260e:	b085      	sub	sp, #20
    2610:	9001      	str	r0, [sp, #4]
    uint32 CallbackIndex;
    uint32 Index;

    for (Index = Config->SelectorsCount ; Index > 0U; Index--)    /* Ramp down all selectors from configuration to SAFE_CLOCK */
    2612:	9b01      	ldr	r3, [sp, #4]
    2614:	7adb      	ldrb	r3, [r3, #11]
    2616:	9303      	str	r3, [sp, #12]
    2618:	e01f      	b.n	265a <Clock_Ip_ResetClockConfiguration+0x4e>
    {
        CallbackIndex = Clock_Ip_au8SelectorCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Selectors[Index - 1U].Name][CLOCK_IP_CALLBACK]];
    261a:	9b03      	ldr	r3, [sp, #12]
    261c:	1e5a      	subs	r2, r3, #1
    261e:	9b01      	ldr	r3, [sp, #4]
    2620:	320d      	adds	r2, #13
    2622:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
    2626:	495a      	ldr	r1, [pc, #360]	; (2790 <Clock_Ip_ResetClockConfiguration+0x184>)
    2628:	4613      	mov	r3, r2
    262a:	00db      	lsls	r3, r3, #3
    262c:	4413      	add	r3, r2
    262e:	440b      	add	r3, r1
    2630:	3301      	adds	r3, #1
    2632:	781b      	ldrb	r3, [r3, #0]
    2634:	461a      	mov	r2, r3
    2636:	4b57      	ldr	r3, [pc, #348]	; (2794 <Clock_Ip_ResetClockConfiguration+0x188>)
    2638:	5c9b      	ldrb	r3, [r3, r2]
    263a:	9302      	str	r3, [sp, #8]
        Clock_Ip_axSelectorCallbacks[CallbackIndex].Reset(&Config->Selectors[Index - 1U]);
    263c:	4a56      	ldr	r2, [pc, #344]	; (2798 <Clock_Ip_ResetClockConfiguration+0x18c>)
    263e:	9b02      	ldr	r3, [sp, #8]
    2640:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    2644:	9a03      	ldr	r2, [sp, #12]
    2646:	3a01      	subs	r2, #1
    2648:	320d      	adds	r2, #13
    264a:	00d2      	lsls	r2, r2, #3
    264c:	9901      	ldr	r1, [sp, #4]
    264e:	440a      	add	r2, r1
    2650:	4610      	mov	r0, r2
    2652:	4798      	blx	r3
    for (Index = Config->SelectorsCount ; Index > 0U; Index--)    /* Ramp down all selectors from configuration to SAFE_CLOCK */
    2654:	9b03      	ldr	r3, [sp, #12]
    2656:	3b01      	subs	r3, #1
    2658:	9303      	str	r3, [sp, #12]
    265a:	9b03      	ldr	r3, [sp, #12]
    265c:	2b00      	cmp	r3, #0
    265e:	d1dc      	bne.n	261a <Clock_Ip_ResetClockConfiguration+0xe>
    }

    for (Index = Config->FracDivsCount; Index > 0U; Index--)    /* Put in reset state all fractional dividers from configuration */
    2660:	9b01      	ldr	r3, [sp, #4]
    2662:	7b9b      	ldrb	r3, [r3, #14]
    2664:	9303      	str	r3, [sp, #12]
    2666:	e026      	b.n	26b6 <Clock_Ip_ResetClockConfiguration+0xaa>
    {
        CallbackIndex = Clock_Ip_au8FractionalDividerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->FracDivs[Index - 1U].Name][CLOCK_IP_CALLBACK]];
    2668:	9b03      	ldr	r3, [sp, #12]
    266a:	3b01      	subs	r3, #1
    266c:	9a01      	ldr	r2, [sp, #4]
    266e:	3324      	adds	r3, #36	; 0x24
    2670:	011b      	lsls	r3, r3, #4
    2672:	4413      	add	r3, r2
    2674:	3304      	adds	r3, #4
    2676:	681a      	ldr	r2, [r3, #0]
    2678:	4945      	ldr	r1, [pc, #276]	; (2790 <Clock_Ip_ResetClockConfiguration+0x184>)
    267a:	4613      	mov	r3, r2
    267c:	00db      	lsls	r3, r3, #3
    267e:	4413      	add	r3, r2
    2680:	440b      	add	r3, r1
    2682:	3301      	adds	r3, #1
    2684:	781b      	ldrb	r3, [r3, #0]
    2686:	461a      	mov	r2, r3
    2688:	4b44      	ldr	r3, [pc, #272]	; (279c <Clock_Ip_ResetClockConfiguration+0x190>)
    268a:	5c9b      	ldrb	r3, [r3, r2]
    268c:	9302      	str	r3, [sp, #8]
        Clock_Ip_axFracDivCallbacks[CallbackIndex].Reset(&Config->FracDivs[Index - 1U]);
    268e:	4944      	ldr	r1, [pc, #272]	; (27a0 <Clock_Ip_ResetClockConfiguration+0x194>)
    2690:	9a02      	ldr	r2, [sp, #8]
    2692:	4613      	mov	r3, r2
    2694:	005b      	lsls	r3, r3, #1
    2696:	4413      	add	r3, r2
    2698:	009b      	lsls	r3, r3, #2
    269a:	440b      	add	r3, r1
    269c:	681b      	ldr	r3, [r3, #0]
    269e:	9a03      	ldr	r2, [sp, #12]
    26a0:	3a01      	subs	r2, #1
    26a2:	3224      	adds	r2, #36	; 0x24
    26a4:	0112      	lsls	r2, r2, #4
    26a6:	9901      	ldr	r1, [sp, #4]
    26a8:	440a      	add	r2, r1
    26aa:	3204      	adds	r2, #4
    26ac:	4610      	mov	r0, r2
    26ae:	4798      	blx	r3
    for (Index = Config->FracDivsCount; Index > 0U; Index--)    /* Put in reset state all fractional dividers from configuration */
    26b0:	9b03      	ldr	r3, [sp, #12]
    26b2:	3b01      	subs	r3, #1
    26b4:	9303      	str	r3, [sp, #12]
    26b6:	9b03      	ldr	r3, [sp, #12]
    26b8:	2b00      	cmp	r3, #0
    26ba:	d1d5      	bne.n	2668 <Clock_Ip_ResetClockConfiguration+0x5c>
    }

    for (Index = Config->PllsCount; Index > 0U; Index--)       /* Power down all plls from configuration */
    26bc:	9b01      	ldr	r3, [sp, #4]
    26be:	7a9b      	ldrb	r3, [r3, #10]
    26c0:	9303      	str	r3, [sp, #12]
    26c2:	e02a      	b.n	271a <Clock_Ip_ResetClockConfiguration+0x10e>
    {
        CallbackIndex = Clock_Ip_au8PllCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Plls[Index - 1U].Name][CLOCK_IP_CALLBACK]];
    26c4:	9b03      	ldr	r3, [sp, #12]
    26c6:	1e5a      	subs	r2, r3, #1
    26c8:	9901      	ldr	r1, [sp, #4]
    26ca:	4613      	mov	r3, r2
    26cc:	009b      	lsls	r3, r3, #2
    26ce:	4413      	add	r3, r2
    26d0:	00db      	lsls	r3, r3, #3
    26d2:	440b      	add	r3, r1
    26d4:	3340      	adds	r3, #64	; 0x40
    26d6:	681a      	ldr	r2, [r3, #0]
    26d8:	492d      	ldr	r1, [pc, #180]	; (2790 <Clock_Ip_ResetClockConfiguration+0x184>)
    26da:	4613      	mov	r3, r2
    26dc:	00db      	lsls	r3, r3, #3
    26de:	4413      	add	r3, r2
    26e0:	440b      	add	r3, r1
    26e2:	3301      	adds	r3, #1
    26e4:	781b      	ldrb	r3, [r3, #0]
    26e6:	461a      	mov	r2, r3
    26e8:	4b2e      	ldr	r3, [pc, #184]	; (27a4 <Clock_Ip_ResetClockConfiguration+0x198>)
    26ea:	5c9b      	ldrb	r3, [r3, r2]
    26ec:	9302      	str	r3, [sp, #8]
        Clock_Ip_axPllCallbacks[CallbackIndex].Reset(&Config->Plls[Index - 1U]);
    26ee:	492e      	ldr	r1, [pc, #184]	; (27a8 <Clock_Ip_ResetClockConfiguration+0x19c>)
    26f0:	9a02      	ldr	r2, [sp, #8]
    26f2:	4613      	mov	r3, r2
    26f4:	009b      	lsls	r3, r3, #2
    26f6:	4413      	add	r3, r2
    26f8:	009b      	lsls	r3, r3, #2
    26fa:	440b      	add	r3, r1
    26fc:	6819      	ldr	r1, [r3, #0]
    26fe:	9b03      	ldr	r3, [sp, #12]
    2700:	1e5a      	subs	r2, r3, #1
    2702:	4613      	mov	r3, r2
    2704:	009b      	lsls	r3, r3, #2
    2706:	4413      	add	r3, r2
    2708:	00db      	lsls	r3, r3, #3
    270a:	3340      	adds	r3, #64	; 0x40
    270c:	9a01      	ldr	r2, [sp, #4]
    270e:	4413      	add	r3, r2
    2710:	4618      	mov	r0, r3
    2712:	4788      	blx	r1
    for (Index = Config->PllsCount; Index > 0U; Index--)       /* Power down all plls from configuration */
    2714:	9b03      	ldr	r3, [sp, #12]
    2716:	3b01      	subs	r3, #1
    2718:	9303      	str	r3, [sp, #12]
    271a:	9b03      	ldr	r3, [sp, #12]
    271c:	2b00      	cmp	r3, #0
    271e:	d1d1      	bne.n	26c4 <Clock_Ip_ResetClockConfiguration+0xb8>
    }

    for (Index = Config->XoscsCount; Index > 0U; Index--)     /* Power down all xoscs from configuration */
    2720:	9b01      	ldr	r3, [sp, #4]
    2722:	7a5b      	ldrb	r3, [r3, #9]
    2724:	9303      	str	r3, [sp, #12]
    2726:	e02b      	b.n	2780 <Clock_Ip_ResetClockConfiguration+0x174>
    {
        CallbackIndex = Clock_Ip_au8XoscCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Xoscs[Index - 1U].Name][CLOCK_IP_CALLBACK]];
    2728:	9b03      	ldr	r3, [sp, #12]
    272a:	1e5a      	subs	r2, r3, #1
    272c:	9901      	ldr	r1, [sp, #4]
    272e:	4613      	mov	r3, r2
    2730:	009b      	lsls	r3, r3, #2
    2732:	4413      	add	r3, r2
    2734:	009b      	lsls	r3, r3, #2
    2736:	440b      	add	r3, r1
    2738:	332c      	adds	r3, #44	; 0x2c
    273a:	681a      	ldr	r2, [r3, #0]
    273c:	4914      	ldr	r1, [pc, #80]	; (2790 <Clock_Ip_ResetClockConfiguration+0x184>)
    273e:	4613      	mov	r3, r2
    2740:	00db      	lsls	r3, r3, #3
    2742:	4413      	add	r3, r2
    2744:	440b      	add	r3, r1
    2746:	3301      	adds	r3, #1
    2748:	781b      	ldrb	r3, [r3, #0]
    274a:	461a      	mov	r2, r3
    274c:	4b17      	ldr	r3, [pc, #92]	; (27ac <Clock_Ip_ResetClockConfiguration+0x1a0>)
    274e:	5c9b      	ldrb	r3, [r3, r2]
    2750:	9302      	str	r3, [sp, #8]
        Clock_Ip_axExtOscCallbacks[CallbackIndex].Reset(&Config->Xoscs[Index - 1U]);
    2752:	4917      	ldr	r1, [pc, #92]	; (27b0 <Clock_Ip_ResetClockConfiguration+0x1a4>)
    2754:	9a02      	ldr	r2, [sp, #8]
    2756:	4613      	mov	r3, r2
    2758:	009b      	lsls	r3, r3, #2
    275a:	4413      	add	r3, r2
    275c:	009b      	lsls	r3, r3, #2
    275e:	440b      	add	r3, r1
    2760:	6819      	ldr	r1, [r3, #0]
    2762:	9b03      	ldr	r3, [sp, #12]
    2764:	1e5a      	subs	r2, r3, #1
    2766:	4613      	mov	r3, r2
    2768:	009b      	lsls	r3, r3, #2
    276a:	4413      	add	r3, r2
    276c:	009b      	lsls	r3, r3, #2
    276e:	3328      	adds	r3, #40	; 0x28
    2770:	9a01      	ldr	r2, [sp, #4]
    2772:	4413      	add	r3, r2
    2774:	3304      	adds	r3, #4
    2776:	4618      	mov	r0, r3
    2778:	4788      	blx	r1
    for (Index = Config->XoscsCount; Index > 0U; Index--)     /* Power down all xoscs from configuration */
    277a:	9b03      	ldr	r3, [sp, #12]
    277c:	3b01      	subs	r3, #1
    277e:	9303      	str	r3, [sp, #12]
    2780:	9b03      	ldr	r3, [sp, #12]
    2782:	2b00      	cmp	r3, #0
    2784:	d1d0      	bne.n	2728 <Clock_Ip_ResetClockConfiguration+0x11c>
    }
}
    2786:	bf00      	nop
    2788:	bf00      	nop
    278a:	b005      	add	sp, #20
    278c:	f85d fb04 	ldr.w	pc, [sp], #4
    2790:	00010820 	.word	0x00010820
    2794:	000107f0 	.word	0x000107f0
    2798:	00010e58 	.word	0x00010e58
    279c:	000107d0 	.word	0x000107d0
    27a0:	00010d9c 	.word	0x00010d9c
    27a4:	000107e0 	.word	0x000107e0
    27a8:	00010e2c 	.word	0x00010e2c
    27ac:	000107a0 	.word	0x000107a0
    27b0:	00010d74 	.word	0x00010d74

000027b4 <Clock_Ip_Init>:
 *                 enabled, for example, if the external oscillator is used, please setup correctly.
 *
 * @implements Clock_Ip_Init_Activity
 * END**********************************************************************************/
Clock_Ip_StatusType Clock_Ip_Init(Clock_Ip_ClockConfigType const * Config)
{
    27b4:	b500      	push	{lr}
    27b6:	b085      	sub	sp, #20
    27b8:	9001      	str	r0, [sp, #4]
    Clock_Ip_StatusType ClockStatus = CLOCK_IP_ERROR;
    27ba:	2301      	movs	r3, #1
    27bc:	9303      	str	r3, [sp, #12]
    Clock_Ip_Command(Config, CLOCK_IP_SET_USER_ACCESS_ALLOWED_COMMAND);
  #endif
#endif
    CLOCK_IP_DEV_ASSERT(NULL_PTR != Config);

    Clock_Ip_InitClock(Config);
    27be:	9801      	ldr	r0, [sp, #4]
    27c0:	f000 f818 	bl	27f4 <Clock_Ip_InitClock>

    if (DriverContext.ClockTreeIsConsumingPll)
    27c4:	4b0a      	ldr	r3, [pc, #40]	; (27f0 <Clock_Ip_Init+0x3c>)
    27c6:	781b      	ldrb	r3, [r3, #0]
    27c8:	2b00      	cmp	r3, #0
    27ca:	d00a      	beq.n	27e2 <Clock_Ip_Init+0x2e>
    {
        PllStatus = Clock_Ip_GetPllStatus();
    27cc:	f000 fb74 	bl	2eb8 <Clock_Ip_GetPllStatus>
    27d0:	9002      	str	r0, [sp, #8]
        if (CLOCK_IP_PLL_LOCKED == PllStatus)
    27d2:	9b02      	ldr	r3, [sp, #8]
    27d4:	2b00      	cmp	r3, #0
    27d6:	d106      	bne.n	27e6 <Clock_Ip_Init+0x32>
        {
            Clock_Ip_DistributePll();
    27d8:	f000 fbf2 	bl	2fc0 <Clock_Ip_DistributePll>
            ClockStatus = CLOCK_IP_SUCCESS;
    27dc:	2300      	movs	r3, #0
    27de:	9303      	str	r3, [sp, #12]
    27e0:	e001      	b.n	27e6 <Clock_Ip_Init+0x32>
        }
    }
    else
    {
        ClockStatus = CLOCK_IP_SUCCESS;
    27e2:	2300      	movs	r3, #0
    27e4:	9303      	str	r3, [sp, #12]
    }

    return ClockStatus;
    27e6:	9b03      	ldr	r3, [sp, #12]
}
    27e8:	4618      	mov	r0, r3
    27ea:	b005      	add	sp, #20
    27ec:	f85d fb04 	ldr.w	pc, [sp], #4
    27f0:	1fff8b3c 	.word	0x1fff8b3c

000027f4 <Clock_Ip_InitClock>:
 *                 shall be initialized) and shall return without waiting until the PLL is locked.
 *
 * @implements Clock_Ip_InitClock_Activity
 * END**********************************************************************************/
void Clock_Ip_InitClock(Clock_Ip_ClockConfigType const * Config)
{
    27f4:	b510      	push	{r4, lr}
    27f6:	b084      	sub	sp, #16
    27f8:	9001      	str	r0, [sp, #4]
#endif

    CLOCK_IP_DEV_ASSERT(NULL_PTR != Config);

    /* Save the current clock configuration to be used by "Clock_Ip_DistributePllClock". */
    Clock_Ip_pxConfig = Config;
    27fa:	4a9f      	ldr	r2, [pc, #636]	; (2a78 <Clock_Ip_InitClock+0x284>)
    27fc:	9b01      	ldr	r3, [sp, #4]
    27fe:	6013      	str	r3, [r2, #0]

    /* Platform specific initialization:
     * DFS reset, FIRC_CLK configuration etc. */
    Clock_Ip_Command(Config, CLOCK_IP_INITIALIZE_PLATFORM_COMMAND);
    2800:	2101      	movs	r1, #1
    2802:	9801      	ldr	r0, [sp, #4]
    2804:	f003 fa90 	bl	5d28 <Clock_Ip_Command>

    /* Clear all the settings for CMU0/1/2... */
    /* In case one clock configuration has the CMU disabled, then need to make the transition to
    reset state of CMU modules. */
    if (NULL_PTR != Clock_Ip_pxConfig)
    2808:	4b9b      	ldr	r3, [pc, #620]	; (2a78 <Clock_Ip_InitClock+0x284>)
    280a:	681b      	ldr	r3, [r3, #0]
    280c:	2b00      	cmp	r3, #0
    280e:	d030      	beq.n	2872 <Clock_Ip_InitClock+0x7e>
    {
        for (Index = 0U; Index < Config->CmusCount; Index++)    /* Reset all clock monitor units from previous configuration. */
    2810:	2300      	movs	r3, #0
    2812:	9303      	str	r3, [sp, #12]
    2814:	e027      	b.n	2866 <Clock_Ip_InitClock+0x72>
        {
            CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Cmus[Index].Name][CLOCK_IP_CALLBACK]];
    2816:	9901      	ldr	r1, [sp, #4]
    2818:	9a03      	ldr	r2, [sp, #12]
    281a:	4613      	mov	r3, r2
    281c:	009b      	lsls	r3, r3, #2
    281e:	4413      	add	r3, r2
    2820:	009b      	lsls	r3, r3, #2
    2822:	440b      	add	r3, r1
    2824:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    2828:	681a      	ldr	r2, [r3, #0]
    282a:	4994      	ldr	r1, [pc, #592]	; (2a7c <Clock_Ip_InitClock+0x288>)
    282c:	4613      	mov	r3, r2
    282e:	00db      	lsls	r3, r3, #3
    2830:	4413      	add	r3, r2
    2832:	440b      	add	r3, r1
    2834:	3301      	adds	r3, #1
    2836:	781b      	ldrb	r3, [r3, #0]
    2838:	461a      	mov	r2, r3
    283a:	4b91      	ldr	r3, [pc, #580]	; (2a80 <Clock_Ip_InitClock+0x28c>)
    283c:	5c9b      	ldrb	r3, [r3, r2]
    283e:	9302      	str	r3, [sp, #8]
            Clock_Ip_axCmuCallbacks[CallbackIndex].Reset(&Config->Cmus[Index]);
    2840:	4a90      	ldr	r2, [pc, #576]	; (2a84 <Clock_Ip_InitClock+0x290>)
    2842:	9b02      	ldr	r3, [sp, #8]
    2844:	011b      	lsls	r3, r3, #4
    2846:	4413      	add	r3, r2
    2848:	6819      	ldr	r1, [r3, #0]
    284a:	9a03      	ldr	r2, [sp, #12]
    284c:	4613      	mov	r3, r2
    284e:	009b      	lsls	r3, r3, #2
    2850:	4413      	add	r3, r2
    2852:	009b      	lsls	r3, r3, #2
    2854:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    2858:	9a01      	ldr	r2, [sp, #4]
    285a:	4413      	add	r3, r2
    285c:	4618      	mov	r0, r3
    285e:	4788      	blx	r1
        for (Index = 0U; Index < Config->CmusCount; Index++)    /* Reset all clock monitor units from previous configuration. */
    2860:	9b03      	ldr	r3, [sp, #12]
    2862:	3301      	adds	r3, #1
    2864:	9303      	str	r3, [sp, #12]
    2866:	9b01      	ldr	r3, [sp, #4]
    2868:	7c9b      	ldrb	r3, [r3, #18]
    286a:	461a      	mov	r2, r3
    286c:	9b03      	ldr	r3, [sp, #12]
    286e:	4293      	cmp	r3, r2
    2870:	d3d1      	bcc.n	2816 <Clock_Ip_InitClock+0x22>

    /*********************************************************************
     ***  Ramp down to safe configuration. Reset elements from clock tree:
     ***  selectors, fractional dividers, plls and xoscs
     ***********************************************************************/
    Clock_Ip_ResetClockConfiguration(Config);
    2872:	9801      	ldr	r0, [sp, #4]
    2874:	f7ff feca 	bl	260c <Clock_Ip_ResetClockConfiguration>
    /*******************************************************
     *** Load the new configuration. Selectors that might
     *** be clocked from PLLs shouldn't be configured.
     *******************************************************/

    for (Index = 0U; Index < Config->IrcoscsCount; Index++)   /* Set internal oscillators from configuration */
    2878:	2300      	movs	r3, #0
    287a:	9303      	str	r3, [sp, #12]
    287c:	e029      	b.n	28d2 <Clock_Ip_InitClock+0xde>
    {
        CallbackIndex = Clock_Ip_au8IrcoscCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Ircoscs[Index].Name][CLOCK_IP_CALLBACK]];
    287e:	9901      	ldr	r1, [sp, #4]
    2880:	9a03      	ldr	r2, [sp, #12]
    2882:	4613      	mov	r3, r2
    2884:	005b      	lsls	r3, r3, #1
    2886:	4413      	add	r3, r2
    2888:	009b      	lsls	r3, r3, #2
    288a:	440b      	add	r3, r1
    288c:	3314      	adds	r3, #20
    288e:	681a      	ldr	r2, [r3, #0]
    2890:	497a      	ldr	r1, [pc, #488]	; (2a7c <Clock_Ip_InitClock+0x288>)
    2892:	4613      	mov	r3, r2
    2894:	00db      	lsls	r3, r3, #3
    2896:	4413      	add	r3, r2
    2898:	440b      	add	r3, r1
    289a:	3301      	adds	r3, #1
    289c:	781b      	ldrb	r3, [r3, #0]
    289e:	461a      	mov	r2, r3
    28a0:	4b79      	ldr	r3, [pc, #484]	; (2a88 <Clock_Ip_InitClock+0x294>)
    28a2:	5c9b      	ldrb	r3, [r3, r2]
    28a4:	9302      	str	r3, [sp, #8]
        Clock_Ip_axIntOscCallbacks[CallbackIndex].Set(&Config->Ircoscs[Index]);
    28a6:	4979      	ldr	r1, [pc, #484]	; (2a8c <Clock_Ip_InitClock+0x298>)
    28a8:	9a02      	ldr	r2, [sp, #8]
    28aa:	4613      	mov	r3, r2
    28ac:	005b      	lsls	r3, r3, #1
    28ae:	4413      	add	r3, r2
    28b0:	009b      	lsls	r3, r3, #2
    28b2:	440b      	add	r3, r1
    28b4:	6819      	ldr	r1, [r3, #0]
    28b6:	9a03      	ldr	r2, [sp, #12]
    28b8:	4613      	mov	r3, r2
    28ba:	005b      	lsls	r3, r3, #1
    28bc:	4413      	add	r3, r2
    28be:	009b      	lsls	r3, r3, #2
    28c0:	3310      	adds	r3, #16
    28c2:	9a01      	ldr	r2, [sp, #4]
    28c4:	4413      	add	r3, r2
    28c6:	3304      	adds	r3, #4
    28c8:	4618      	mov	r0, r3
    28ca:	4788      	blx	r1
    for (Index = 0U; Index < Config->IrcoscsCount; Index++)   /* Set internal oscillators from configuration */
    28cc:	9b03      	ldr	r3, [sp, #12]
    28ce:	3301      	adds	r3, #1
    28d0:	9303      	str	r3, [sp, #12]
    28d2:	9b01      	ldr	r3, [sp, #4]
    28d4:	7a1b      	ldrb	r3, [r3, #8]
    28d6:	461a      	mov	r2, r3
    28d8:	9b03      	ldr	r3, [sp, #12]
    28da:	4293      	cmp	r3, r2
    28dc:	d3cf      	bcc.n	287e <Clock_Ip_InitClock+0x8a>
    }

    for (Index = 0U; Index < Config->XoscsCount; Index++)     /* Configure all xoscs from configuration */
    28de:	2300      	movs	r3, #0
    28e0:	9303      	str	r3, [sp, #12]
    28e2:	e02a      	b.n	293a <Clock_Ip_InitClock+0x146>
    {
        CallbackIndex = Clock_Ip_au8XoscCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Xoscs[Index].Name][CLOCK_IP_CALLBACK]];
    28e4:	9901      	ldr	r1, [sp, #4]
    28e6:	9a03      	ldr	r2, [sp, #12]
    28e8:	4613      	mov	r3, r2
    28ea:	009b      	lsls	r3, r3, #2
    28ec:	4413      	add	r3, r2
    28ee:	009b      	lsls	r3, r3, #2
    28f0:	440b      	add	r3, r1
    28f2:	332c      	adds	r3, #44	; 0x2c
    28f4:	681a      	ldr	r2, [r3, #0]
    28f6:	4961      	ldr	r1, [pc, #388]	; (2a7c <Clock_Ip_InitClock+0x288>)
    28f8:	4613      	mov	r3, r2
    28fa:	00db      	lsls	r3, r3, #3
    28fc:	4413      	add	r3, r2
    28fe:	440b      	add	r3, r1
    2900:	3301      	adds	r3, #1
    2902:	781b      	ldrb	r3, [r3, #0]
    2904:	461a      	mov	r2, r3
    2906:	4b62      	ldr	r3, [pc, #392]	; (2a90 <Clock_Ip_InitClock+0x29c>)
    2908:	5c9b      	ldrb	r3, [r3, r2]
    290a:	9302      	str	r3, [sp, #8]
        Clock_Ip_axExtOscCallbacks[CallbackIndex].Set(&Config->Xoscs[Index]);
    290c:	4961      	ldr	r1, [pc, #388]	; (2a94 <Clock_Ip_InitClock+0x2a0>)
    290e:	9a02      	ldr	r2, [sp, #8]
    2910:	4613      	mov	r3, r2
    2912:	009b      	lsls	r3, r3, #2
    2914:	4413      	add	r3, r2
    2916:	009b      	lsls	r3, r3, #2
    2918:	440b      	add	r3, r1
    291a:	3304      	adds	r3, #4
    291c:	6819      	ldr	r1, [r3, #0]
    291e:	9a03      	ldr	r2, [sp, #12]
    2920:	4613      	mov	r3, r2
    2922:	009b      	lsls	r3, r3, #2
    2924:	4413      	add	r3, r2
    2926:	009b      	lsls	r3, r3, #2
    2928:	3328      	adds	r3, #40	; 0x28
    292a:	9a01      	ldr	r2, [sp, #4]
    292c:	4413      	add	r3, r2
    292e:	3304      	adds	r3, #4
    2930:	4618      	mov	r0, r3
    2932:	4788      	blx	r1
    for (Index = 0U; Index < Config->XoscsCount; Index++)     /* Configure all xoscs from configuration */
    2934:	9b03      	ldr	r3, [sp, #12]
    2936:	3301      	adds	r3, #1
    2938:	9303      	str	r3, [sp, #12]
    293a:	9b01      	ldr	r3, [sp, #4]
    293c:	7a5b      	ldrb	r3, [r3, #9]
    293e:	461a      	mov	r2, r3
    2940:	9b03      	ldr	r3, [sp, #12]
    2942:	4293      	cmp	r3, r2
    2944:	d3ce      	bcc.n	28e4 <Clock_Ip_InitClock+0xf0>
    }

    /* Initialize clock objects, internal driver data */
    Clock_Ip_UpdateDriverContext(Config);
    2946:	9801      	ldr	r0, [sp, #4]
    2948:	f7ff fdb0 	bl	24ac <Clock_Ip_UpdateDriverContext>

    /* Configure the PCFS  */
    for (Index = 0U; Index < Config->PcfsCount; Index++)       /* Configure all progressive frequency switching clocks from configuration */
    294c:	2300      	movs	r3, #0
    294e:	9303      	str	r3, [sp, #12]
    2950:	e028      	b.n	29a4 <Clock_Ip_InitClock+0x1b0>
    {
        CallbackIndex = Clock_Ip_au8PcfsCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Pcfs[Index].Name][CLOCK_IP_CALLBACK]];
    2952:	9901      	ldr	r1, [sp, #4]
    2954:	9a03      	ldr	r2, [sp, #12]
    2956:	4613      	mov	r3, r2
    2958:	009b      	lsls	r3, r3, #2
    295a:	4413      	add	r3, r2
    295c:	009b      	lsls	r3, r3, #2
    295e:	440b      	add	r3, r1
    2960:	f503 736f 	add.w	r3, r3, #956	; 0x3bc
    2964:	681a      	ldr	r2, [r3, #0]
    2966:	4945      	ldr	r1, [pc, #276]	; (2a7c <Clock_Ip_InitClock+0x288>)
    2968:	4613      	mov	r3, r2
    296a:	00db      	lsls	r3, r3, #3
    296c:	4413      	add	r3, r2
    296e:	440b      	add	r3, r1
    2970:	3301      	adds	r3, #1
    2972:	781b      	ldrb	r3, [r3, #0]
    2974:	461a      	mov	r2, r3
    2976:	4b48      	ldr	r3, [pc, #288]	; (2a98 <Clock_Ip_InitClock+0x2a4>)
    2978:	5c9b      	ldrb	r3, [r3, r2]
    297a:	9302      	str	r3, [sp, #8]
        Clock_Ip_axPcfsCallbacks[CallbackIndex].Set(&Config->Pcfs[Index], Index);
    297c:	4a47      	ldr	r2, [pc, #284]	; (2a9c <Clock_Ip_InitClock+0x2a8>)
    297e:	9b02      	ldr	r3, [sp, #8]
    2980:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
    2984:	9a03      	ldr	r2, [sp, #12]
    2986:	4613      	mov	r3, r2
    2988:	009b      	lsls	r3, r3, #2
    298a:	4413      	add	r3, r2
    298c:	009b      	lsls	r3, r3, #2
    298e:	f503 736e 	add.w	r3, r3, #952	; 0x3b8
    2992:	9a01      	ldr	r2, [sp, #4]
    2994:	4413      	add	r3, r2
    2996:	3304      	adds	r3, #4
    2998:	9903      	ldr	r1, [sp, #12]
    299a:	4618      	mov	r0, r3
    299c:	47a0      	blx	r4
    for (Index = 0U; Index < Config->PcfsCount; Index++)       /* Configure all progressive frequency switching clocks from configuration */
    299e:	9b03      	ldr	r3, [sp, #12]
    29a0:	3301      	adds	r3, #1
    29a2:	9303      	str	r3, [sp, #12]
    29a4:	9b01      	ldr	r3, [sp, #4]
    29a6:	7c5b      	ldrb	r3, [r3, #17]
    29a8:	461a      	mov	r2, r3
    29aa:	9b03      	ldr	r3, [sp, #12]
    29ac:	4293      	cmp	r3, r2
    29ae:	d3d0      	bcc.n	2952 <Clock_Ip_InitClock+0x15e>
    }

    /* Configure the clock divider triggers that are under MCU control */
    for (Index = 0U; Index < Config->DividerTriggersCount; Index++)    /* Set divider triggers from configuration. */
    29b0:	2300      	movs	r3, #0
    29b2:	9303      	str	r3, [sp, #12]
    29b4:	e026      	b.n	2a04 <Clock_Ip_InitClock+0x210>
    {
        CallbackIndex = Clock_Ip_au8DividerTriggerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->DividerTriggers[Index].Name][CLOCK_IP_CALLBACK]];
    29b6:	9901      	ldr	r1, [sp, #4]
    29b8:	9a03      	ldr	r2, [sp, #12]
    29ba:	4613      	mov	r3, r2
    29bc:	005b      	lsls	r3, r3, #1
    29be:	4413      	add	r3, r2
    29c0:	009b      	lsls	r3, r3, #2
    29c2:	440b      	add	r3, r1
    29c4:	f503 730e 	add.w	r3, r3, #568	; 0x238
    29c8:	681a      	ldr	r2, [r3, #0]
    29ca:	492c      	ldr	r1, [pc, #176]	; (2a7c <Clock_Ip_InitClock+0x288>)
    29cc:	4613      	mov	r3, r2
    29ce:	00db      	lsls	r3, r3, #3
    29d0:	4413      	add	r3, r2
    29d2:	440b      	add	r3, r1
    29d4:	3301      	adds	r3, #1
    29d6:	781b      	ldrb	r3, [r3, #0]
    29d8:	461a      	mov	r2, r3
    29da:	4b31      	ldr	r3, [pc, #196]	; (2aa0 <Clock_Ip_InitClock+0x2ac>)
    29dc:	5c9b      	ldrb	r3, [r3, r2]
    29de:	9302      	str	r3, [sp, #8]
        Clock_Ip_axDividerTriggerCallbacks[CallbackIndex].Configure(&Config->DividerTriggers[Index]);
    29e0:	4a30      	ldr	r2, [pc, #192]	; (2aa4 <Clock_Ip_InitClock+0x2b0>)
    29e2:	9b02      	ldr	r3, [sp, #8]
    29e4:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
    29e8:	9a03      	ldr	r2, [sp, #12]
    29ea:	4613      	mov	r3, r2
    29ec:	005b      	lsls	r3, r3, #1
    29ee:	4413      	add	r3, r2
    29f0:	009b      	lsls	r3, r3, #2
    29f2:	f503 730e 	add.w	r3, r3, #568	; 0x238
    29f6:	9a01      	ldr	r2, [sp, #4]
    29f8:	4413      	add	r3, r2
    29fa:	4618      	mov	r0, r3
    29fc:	4788      	blx	r1
    for (Index = 0U; Index < Config->DividerTriggersCount; Index++)    /* Set divider triggers from configuration. */
    29fe:	9b03      	ldr	r3, [sp, #12]
    2a00:	3301      	adds	r3, #1
    2a02:	9303      	str	r3, [sp, #12]
    2a04:	9b01      	ldr	r3, [sp, #4]
    2a06:	7b5b      	ldrb	r3, [r3, #13]
    2a08:	461a      	mov	r2, r3
    2a0a:	9b03      	ldr	r3, [sp, #12]
    2a0c:	4293      	cmp	r3, r2
    2a0e:	d3d2      	bcc.n	29b6 <Clock_Ip_InitClock+0x1c2>
    }

    /* Configure the clock dividers that are under MCU control */
    for (Index = 0U; Index < Config->DividersCount; Index++)    /* Set dividers from configuration. */
    2a10:	2300      	movs	r3, #0
    2a12:	9303      	str	r3, [sp, #12]
    2a14:	e026      	b.n	2a64 <Clock_Ip_InitClock+0x270>
    {
        CallbackIndex = Clock_Ip_au8DividerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Dividers[Index].Name][CLOCK_IP_CALLBACK]];
    2a16:	9901      	ldr	r1, [sp, #4]
    2a18:	9a03      	ldr	r2, [sp, #12]
    2a1a:	4613      	mov	r3, r2
    2a1c:	005b      	lsls	r3, r3, #1
    2a1e:	4413      	add	r3, r2
    2a20:	009b      	lsls	r3, r3, #2
    2a22:	440b      	add	r3, r1
    2a24:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    2a28:	681a      	ldr	r2, [r3, #0]
    2a2a:	4914      	ldr	r1, [pc, #80]	; (2a7c <Clock_Ip_InitClock+0x288>)
    2a2c:	4613      	mov	r3, r2
    2a2e:	00db      	lsls	r3, r3, #3
    2a30:	4413      	add	r3, r2
    2a32:	440b      	add	r3, r1
    2a34:	3301      	adds	r3, #1
    2a36:	781b      	ldrb	r3, [r3, #0]
    2a38:	461a      	mov	r2, r3
    2a3a:	4b1b      	ldr	r3, [pc, #108]	; (2aa8 <Clock_Ip_InitClock+0x2b4>)
    2a3c:	5c9b      	ldrb	r3, [r3, r2]
    2a3e:	9302      	str	r3, [sp, #8]
        Clock_Ip_axDividerCallbacks[CallbackIndex].Set(&Config->Dividers[Index]);
    2a40:	4a1a      	ldr	r2, [pc, #104]	; (2aac <Clock_Ip_InitClock+0x2b8>)
    2a42:	9b02      	ldr	r3, [sp, #8]
    2a44:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
    2a48:	9a03      	ldr	r2, [sp, #12]
    2a4a:	4613      	mov	r3, r2
    2a4c:	005b      	lsls	r3, r3, #1
    2a4e:	4413      	add	r3, r2
    2a50:	009b      	lsls	r3, r3, #2
    2a52:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    2a56:	9a01      	ldr	r2, [sp, #4]
    2a58:	4413      	add	r3, r2
    2a5a:	4618      	mov	r0, r3
    2a5c:	4788      	blx	r1
    for (Index = 0U; Index < Config->DividersCount; Index++)    /* Set dividers from configuration. */
    2a5e:	9b03      	ldr	r3, [sp, #12]
    2a60:	3301      	adds	r3, #1
    2a62:	9303      	str	r3, [sp, #12]
    2a64:	9b01      	ldr	r3, [sp, #4]
    2a66:	7b1b      	ldrb	r3, [r3, #12]
    2a68:	461a      	mov	r2, r3
    2a6a:	9b03      	ldr	r3, [sp, #12]
    2a6c:	4293      	cmp	r3, r2
    2a6e:	d3d2      	bcc.n	2a16 <Clock_Ip_InitClock+0x222>
    }

    /* Trigger update for all divider trigger that are under MCU control */
    for (Index = 0U; Index < Config->DividerTriggersCount; Index++)    /* Set divider triggers from configuration. */
    2a70:	2300      	movs	r3, #0
    2a72:	9303      	str	r3, [sp, #12]
    2a74:	e044      	b.n	2b00 <Clock_Ip_InitClock+0x30c>
    2a76:	bf00      	nop
    2a78:	1fff8b34 	.word	0x1fff8b34
    2a7c:	00010820 	.word	0x00010820
    2a80:	00010810 	.word	0x00010810
    2a84:	00010e1c 	.word	0x00010e1c
    2a88:	000107b0 	.word	0x000107b0
    2a8c:	00010de0 	.word	0x00010de0
    2a90:	000107a0 	.word	0x000107a0
    2a94:	00010d74 	.word	0x00010d74
    2a98:	00010800 	.word	0x00010800
    2a9c:	00010e54 	.word	0x00010e54
    2aa0:	00010790 	.word	0x00010790
    2aa4:	00010d6c 	.word	0x00010d6c
    2aa8:	00010780 	.word	0x00010780
    2aac:	00010d30 	.word	0x00010d30
    {
        CallbackIndex = Clock_Ip_au8DividerTriggerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->DividerTriggers[Index].Name][CLOCK_IP_CALLBACK]];
    2ab0:	9901      	ldr	r1, [sp, #4]
    2ab2:	9a03      	ldr	r2, [sp, #12]
    2ab4:	4613      	mov	r3, r2
    2ab6:	005b      	lsls	r3, r3, #1
    2ab8:	4413      	add	r3, r2
    2aba:	009b      	lsls	r3, r3, #2
    2abc:	440b      	add	r3, r1
    2abe:	f503 730e 	add.w	r3, r3, #568	; 0x238
    2ac2:	681a      	ldr	r2, [r3, #0]
    2ac4:	49ac      	ldr	r1, [pc, #688]	; (2d78 <Clock_Ip_InitClock+0x584>)
    2ac6:	4613      	mov	r3, r2
    2ac8:	00db      	lsls	r3, r3, #3
    2aca:	4413      	add	r3, r2
    2acc:	440b      	add	r3, r1
    2ace:	3301      	adds	r3, #1
    2ad0:	781b      	ldrb	r3, [r3, #0]
    2ad2:	461a      	mov	r2, r3
    2ad4:	4ba9      	ldr	r3, [pc, #676]	; (2d7c <Clock_Ip_InitClock+0x588>)
    2ad6:	5c9b      	ldrb	r3, [r3, r2]
    2ad8:	9302      	str	r3, [sp, #8]
        Clock_Ip_axDividerTriggerCallbacks[CallbackIndex].TriggerUpdate(&Config->DividerTriggers[Index]);
    2ada:	4aa9      	ldr	r2, [pc, #676]	; (2d80 <Clock_Ip_InitClock+0x58c>)
    2adc:	9b02      	ldr	r3, [sp, #8]
    2ade:	00db      	lsls	r3, r3, #3
    2ae0:	4413      	add	r3, r2
    2ae2:	6859      	ldr	r1, [r3, #4]
    2ae4:	9a03      	ldr	r2, [sp, #12]
    2ae6:	4613      	mov	r3, r2
    2ae8:	005b      	lsls	r3, r3, #1
    2aea:	4413      	add	r3, r2
    2aec:	009b      	lsls	r3, r3, #2
    2aee:	f503 730e 	add.w	r3, r3, #568	; 0x238
    2af2:	9a01      	ldr	r2, [sp, #4]
    2af4:	4413      	add	r3, r2
    2af6:	4618      	mov	r0, r3
    2af8:	4788      	blx	r1
    for (Index = 0U; Index < Config->DividerTriggersCount; Index++)    /* Set divider triggers from configuration. */
    2afa:	9b03      	ldr	r3, [sp, #12]
    2afc:	3301      	adds	r3, #1
    2afe:	9303      	str	r3, [sp, #12]
    2b00:	9b01      	ldr	r3, [sp, #4]
    2b02:	7b5b      	ldrb	r3, [r3, #13]
    2b04:	461a      	mov	r2, r3
    2b06:	9b03      	ldr	r3, [sp, #12]
    2b08:	4293      	cmp	r3, r2
    2b0a:	d3d1      	bcc.n	2ab0 <Clock_Ip_InitClock+0x2bc>
    }

    /* Configure PLL clock generators */
    for (Index = 0U; Index < Config->PllsCount; Index++)       /* Configure all plls from configuration asynchronously. Do not enable. */
    2b0c:	2300      	movs	r3, #0
    2b0e:	9303      	str	r3, [sp, #12]
    2b10:	e029      	b.n	2b66 <Clock_Ip_InitClock+0x372>
    {
        CallbackIndex = Clock_Ip_au8PllCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Plls[Index].Name][CLOCK_IP_CALLBACK]];
    2b12:	9901      	ldr	r1, [sp, #4]
    2b14:	9a03      	ldr	r2, [sp, #12]
    2b16:	4613      	mov	r3, r2
    2b18:	009b      	lsls	r3, r3, #2
    2b1a:	4413      	add	r3, r2
    2b1c:	00db      	lsls	r3, r3, #3
    2b1e:	440b      	add	r3, r1
    2b20:	3340      	adds	r3, #64	; 0x40
    2b22:	681a      	ldr	r2, [r3, #0]
    2b24:	4994      	ldr	r1, [pc, #592]	; (2d78 <Clock_Ip_InitClock+0x584>)
    2b26:	4613      	mov	r3, r2
    2b28:	00db      	lsls	r3, r3, #3
    2b2a:	4413      	add	r3, r2
    2b2c:	440b      	add	r3, r1
    2b2e:	3301      	adds	r3, #1
    2b30:	781b      	ldrb	r3, [r3, #0]
    2b32:	461a      	mov	r2, r3
    2b34:	4b93      	ldr	r3, [pc, #588]	; (2d84 <Clock_Ip_InitClock+0x590>)
    2b36:	5c9b      	ldrb	r3, [r3, r2]
    2b38:	9302      	str	r3, [sp, #8]
        Clock_Ip_axPllCallbacks[CallbackIndex].Set(&Config->Plls[Index]);
    2b3a:	4993      	ldr	r1, [pc, #588]	; (2d88 <Clock_Ip_InitClock+0x594>)
    2b3c:	9a02      	ldr	r2, [sp, #8]
    2b3e:	4613      	mov	r3, r2
    2b40:	009b      	lsls	r3, r3, #2
    2b42:	4413      	add	r3, r2
    2b44:	009b      	lsls	r3, r3, #2
    2b46:	440b      	add	r3, r1
    2b48:	3304      	adds	r3, #4
    2b4a:	6819      	ldr	r1, [r3, #0]
    2b4c:	9a03      	ldr	r2, [sp, #12]
    2b4e:	4613      	mov	r3, r2
    2b50:	009b      	lsls	r3, r3, #2
    2b52:	4413      	add	r3, r2
    2b54:	00db      	lsls	r3, r3, #3
    2b56:	3340      	adds	r3, #64	; 0x40
    2b58:	9a01      	ldr	r2, [sp, #4]
    2b5a:	4413      	add	r3, r2
    2b5c:	4618      	mov	r0, r3
    2b5e:	4788      	blx	r1
    for (Index = 0U; Index < Config->PllsCount; Index++)       /* Configure all plls from configuration asynchronously. Do not enable. */
    2b60:	9b03      	ldr	r3, [sp, #12]
    2b62:	3301      	adds	r3, #1
    2b64:	9303      	str	r3, [sp, #12]
    2b66:	9b01      	ldr	r3, [sp, #4]
    2b68:	7a9b      	ldrb	r3, [r3, #10]
    2b6a:	461a      	mov	r2, r3
    2b6c:	9b03      	ldr	r3, [sp, #12]
    2b6e:	4293      	cmp	r3, r2
    2b70:	d3cf      	bcc.n	2b12 <Clock_Ip_InitClock+0x31e>
    }

    for (Index = 0U; Index < Config->CmusCount; Index++)     /* Set the Clock Monitoring Units that are under mcu control. Cmus are not enabled. */
    2b72:	2300      	movs	r3, #0
    2b74:	9303      	str	r3, [sp, #12]
    2b76:	e029      	b.n	2bcc <Clock_Ip_InitClock+0x3d8>
    {
        CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Cmus[Index].Name][CLOCK_IP_CALLBACK]];
    2b78:	9901      	ldr	r1, [sp, #4]
    2b7a:	9a03      	ldr	r2, [sp, #12]
    2b7c:	4613      	mov	r3, r2
    2b7e:	009b      	lsls	r3, r3, #2
    2b80:	4413      	add	r3, r2
    2b82:	009b      	lsls	r3, r3, #2
    2b84:	440b      	add	r3, r1
    2b86:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    2b8a:	681a      	ldr	r2, [r3, #0]
    2b8c:	497a      	ldr	r1, [pc, #488]	; (2d78 <Clock_Ip_InitClock+0x584>)
    2b8e:	4613      	mov	r3, r2
    2b90:	00db      	lsls	r3, r3, #3
    2b92:	4413      	add	r3, r2
    2b94:	440b      	add	r3, r1
    2b96:	3301      	adds	r3, #1
    2b98:	781b      	ldrb	r3, [r3, #0]
    2b9a:	461a      	mov	r2, r3
    2b9c:	4b7b      	ldr	r3, [pc, #492]	; (2d8c <Clock_Ip_InitClock+0x598>)
    2b9e:	5c9b      	ldrb	r3, [r3, r2]
    2ba0:	9302      	str	r3, [sp, #8]
        Clock_Ip_axCmuCallbacks[CallbackIndex].Set(&Config->Cmus[Index], Index);
    2ba2:	4a7b      	ldr	r2, [pc, #492]	; (2d90 <Clock_Ip_InitClock+0x59c>)
    2ba4:	9b02      	ldr	r3, [sp, #8]
    2ba6:	011b      	lsls	r3, r3, #4
    2ba8:	4413      	add	r3, r2
    2baa:	3304      	adds	r3, #4
    2bac:	681c      	ldr	r4, [r3, #0]
    2bae:	9a03      	ldr	r2, [sp, #12]
    2bb0:	4613      	mov	r3, r2
    2bb2:	009b      	lsls	r3, r3, #2
    2bb4:	4413      	add	r3, r2
    2bb6:	009b      	lsls	r3, r3, #2
    2bb8:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    2bbc:	9a01      	ldr	r2, [sp, #4]
    2bbe:	4413      	add	r3, r2
    2bc0:	9903      	ldr	r1, [sp, #12]
    2bc2:	4618      	mov	r0, r3
    2bc4:	47a0      	blx	r4
    for (Index = 0U; Index < Config->CmusCount; Index++)     /* Set the Clock Monitoring Units that are under mcu control. Cmus are not enabled. */
    2bc6:	9b03      	ldr	r3, [sp, #12]
    2bc8:	3301      	adds	r3, #1
    2bca:	9303      	str	r3, [sp, #12]
    2bcc:	9b01      	ldr	r3, [sp, #4]
    2bce:	7c9b      	ldrb	r3, [r3, #18]
    2bd0:	461a      	mov	r2, r3
    2bd2:	9b03      	ldr	r3, [sp, #12]
    2bd4:	4293      	cmp	r3, r2
    2bd6:	d3cf      	bcc.n	2b78 <Clock_Ip_InitClock+0x384>
    }

    for (Index = 0U; Index < Config->XoscsCount; Index++)     /* Wait for all xoscs from configuration to lock */
    2bd8:	2300      	movs	r3, #0
    2bda:	9303      	str	r3, [sp, #12]
    2bdc:	e02a      	b.n	2c34 <Clock_Ip_InitClock+0x440>
    {
        CallbackIndex = Clock_Ip_au8XoscCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Xoscs[Index].Name][CLOCK_IP_CALLBACK]];
    2bde:	9901      	ldr	r1, [sp, #4]
    2be0:	9a03      	ldr	r2, [sp, #12]
    2be2:	4613      	mov	r3, r2
    2be4:	009b      	lsls	r3, r3, #2
    2be6:	4413      	add	r3, r2
    2be8:	009b      	lsls	r3, r3, #2
    2bea:	440b      	add	r3, r1
    2bec:	332c      	adds	r3, #44	; 0x2c
    2bee:	681a      	ldr	r2, [r3, #0]
    2bf0:	4961      	ldr	r1, [pc, #388]	; (2d78 <Clock_Ip_InitClock+0x584>)
    2bf2:	4613      	mov	r3, r2
    2bf4:	00db      	lsls	r3, r3, #3
    2bf6:	4413      	add	r3, r2
    2bf8:	440b      	add	r3, r1
    2bfa:	3301      	adds	r3, #1
    2bfc:	781b      	ldrb	r3, [r3, #0]
    2bfe:	461a      	mov	r2, r3
    2c00:	4b64      	ldr	r3, [pc, #400]	; (2d94 <Clock_Ip_InitClock+0x5a0>)
    2c02:	5c9b      	ldrb	r3, [r3, r2]
    2c04:	9302      	str	r3, [sp, #8]
        Clock_Ip_axExtOscCallbacks[CallbackIndex].Complete(&Config->Xoscs[Index]);
    2c06:	4964      	ldr	r1, [pc, #400]	; (2d98 <Clock_Ip_InitClock+0x5a4>)
    2c08:	9a02      	ldr	r2, [sp, #8]
    2c0a:	4613      	mov	r3, r2
    2c0c:	009b      	lsls	r3, r3, #2
    2c0e:	4413      	add	r3, r2
    2c10:	009b      	lsls	r3, r3, #2
    2c12:	440b      	add	r3, r1
    2c14:	3308      	adds	r3, #8
    2c16:	6819      	ldr	r1, [r3, #0]
    2c18:	9a03      	ldr	r2, [sp, #12]
    2c1a:	4613      	mov	r3, r2
    2c1c:	009b      	lsls	r3, r3, #2
    2c1e:	4413      	add	r3, r2
    2c20:	009b      	lsls	r3, r3, #2
    2c22:	3328      	adds	r3, #40	; 0x28
    2c24:	9a01      	ldr	r2, [sp, #4]
    2c26:	4413      	add	r3, r2
    2c28:	3304      	adds	r3, #4
    2c2a:	4618      	mov	r0, r3
    2c2c:	4788      	blx	r1
    for (Index = 0U; Index < Config->XoscsCount; Index++)     /* Wait for all xoscs from configuration to lock */
    2c2e:	9b03      	ldr	r3, [sp, #12]
    2c30:	3301      	adds	r3, #1
    2c32:	9303      	str	r3, [sp, #12]
    2c34:	9b01      	ldr	r3, [sp, #4]
    2c36:	7a5b      	ldrb	r3, [r3, #9]
    2c38:	461a      	mov	r2, r3
    2c3a:	9b03      	ldr	r3, [sp, #12]
    2c3c:	4293      	cmp	r3, r2
    2c3e:	d3ce      	bcc.n	2bde <Clock_Ip_InitClock+0x3ea>
    }

    /* Configure PLL clock generators */
    for (Index = 0U; Index < Config->PllsCount; Index++)       /* Enable plls according to configuration asynchronously. Do not wait. */
    2c40:	2300      	movs	r3, #0
    2c42:	9303      	str	r3, [sp, #12]
    2c44:	e029      	b.n	2c9a <Clock_Ip_InitClock+0x4a6>
    {
        CallbackIndex = Clock_Ip_au8PllCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Plls[Index].Name][CLOCK_IP_CALLBACK]];
    2c46:	9901      	ldr	r1, [sp, #4]
    2c48:	9a03      	ldr	r2, [sp, #12]
    2c4a:	4613      	mov	r3, r2
    2c4c:	009b      	lsls	r3, r3, #2
    2c4e:	4413      	add	r3, r2
    2c50:	00db      	lsls	r3, r3, #3
    2c52:	440b      	add	r3, r1
    2c54:	3340      	adds	r3, #64	; 0x40
    2c56:	681a      	ldr	r2, [r3, #0]
    2c58:	4947      	ldr	r1, [pc, #284]	; (2d78 <Clock_Ip_InitClock+0x584>)
    2c5a:	4613      	mov	r3, r2
    2c5c:	00db      	lsls	r3, r3, #3
    2c5e:	4413      	add	r3, r2
    2c60:	440b      	add	r3, r1
    2c62:	3301      	adds	r3, #1
    2c64:	781b      	ldrb	r3, [r3, #0]
    2c66:	461a      	mov	r2, r3
    2c68:	4b46      	ldr	r3, [pc, #280]	; (2d84 <Clock_Ip_InitClock+0x590>)
    2c6a:	5c9b      	ldrb	r3, [r3, r2]
    2c6c:	9302      	str	r3, [sp, #8]
        Clock_Ip_axPllCallbacks[CallbackIndex].Enable(&Config->Plls[Index]);
    2c6e:	4946      	ldr	r1, [pc, #280]	; (2d88 <Clock_Ip_InitClock+0x594>)
    2c70:	9a02      	ldr	r2, [sp, #8]
    2c72:	4613      	mov	r3, r2
    2c74:	009b      	lsls	r3, r3, #2
    2c76:	4413      	add	r3, r2
    2c78:	009b      	lsls	r3, r3, #2
    2c7a:	440b      	add	r3, r1
    2c7c:	330c      	adds	r3, #12
    2c7e:	6819      	ldr	r1, [r3, #0]
    2c80:	9a03      	ldr	r2, [sp, #12]
    2c82:	4613      	mov	r3, r2
    2c84:	009b      	lsls	r3, r3, #2
    2c86:	4413      	add	r3, r2
    2c88:	00db      	lsls	r3, r3, #3
    2c8a:	3340      	adds	r3, #64	; 0x40
    2c8c:	9a01      	ldr	r2, [sp, #4]
    2c8e:	4413      	add	r3, r2
    2c90:	4618      	mov	r0, r3
    2c92:	4788      	blx	r1
    for (Index = 0U; Index < Config->PllsCount; Index++)       /* Enable plls according to configuration asynchronously. Do not wait. */
    2c94:	9b03      	ldr	r3, [sp, #12]
    2c96:	3301      	adds	r3, #1
    2c98:	9303      	str	r3, [sp, #12]
    2c9a:	9b01      	ldr	r3, [sp, #4]
    2c9c:	7a9b      	ldrb	r3, [r3, #10]
    2c9e:	461a      	mov	r2, r3
    2ca0:	9b03      	ldr	r3, [sp, #12]
    2ca2:	4293      	cmp	r3, r2
    2ca4:	d3cf      	bcc.n	2c46 <Clock_Ip_InitClock+0x452>
    }

    /* Configure fractional dividers */
    /* Note: The DFS configuration might actually need to be done after we
     * know that the PLLs are all locked in "Clock_Ip_GetPllStatus". */
    for (Index = 0U; Index < Config->FracDivsCount; Index++)    /* Configure all fractional dividers from configuration asynchronously. Do not wait. */
    2ca6:	2300      	movs	r3, #0
    2ca8:	9303      	str	r3, [sp, #12]
    2caa:	e025      	b.n	2cf8 <Clock_Ip_InitClock+0x504>
    {
        CallbackIndex = Clock_Ip_au8FractionalDividerCallbackIndex[Clock_Ip_au8ClockFeatures[Config->FracDivs[Index].Name][CLOCK_IP_CALLBACK]];
    2cac:	9a01      	ldr	r2, [sp, #4]
    2cae:	9b03      	ldr	r3, [sp, #12]
    2cb0:	3324      	adds	r3, #36	; 0x24
    2cb2:	011b      	lsls	r3, r3, #4
    2cb4:	4413      	add	r3, r2
    2cb6:	3304      	adds	r3, #4
    2cb8:	681a      	ldr	r2, [r3, #0]
    2cba:	492f      	ldr	r1, [pc, #188]	; (2d78 <Clock_Ip_InitClock+0x584>)
    2cbc:	4613      	mov	r3, r2
    2cbe:	00db      	lsls	r3, r3, #3
    2cc0:	4413      	add	r3, r2
    2cc2:	440b      	add	r3, r1
    2cc4:	3301      	adds	r3, #1
    2cc6:	781b      	ldrb	r3, [r3, #0]
    2cc8:	461a      	mov	r2, r3
    2cca:	4b34      	ldr	r3, [pc, #208]	; (2d9c <Clock_Ip_InitClock+0x5a8>)
    2ccc:	5c9b      	ldrb	r3, [r3, r2]
    2cce:	9302      	str	r3, [sp, #8]
        Clock_Ip_axFracDivCallbacks[CallbackIndex].Set(&Config->FracDivs[Index]);
    2cd0:	4933      	ldr	r1, [pc, #204]	; (2da0 <Clock_Ip_InitClock+0x5ac>)
    2cd2:	9a02      	ldr	r2, [sp, #8]
    2cd4:	4613      	mov	r3, r2
    2cd6:	005b      	lsls	r3, r3, #1
    2cd8:	4413      	add	r3, r2
    2cda:	009b      	lsls	r3, r3, #2
    2cdc:	440b      	add	r3, r1
    2cde:	3304      	adds	r3, #4
    2ce0:	681b      	ldr	r3, [r3, #0]
    2ce2:	9a03      	ldr	r2, [sp, #12]
    2ce4:	3224      	adds	r2, #36	; 0x24
    2ce6:	0112      	lsls	r2, r2, #4
    2ce8:	9901      	ldr	r1, [sp, #4]
    2cea:	440a      	add	r2, r1
    2cec:	3204      	adds	r2, #4
    2cee:	4610      	mov	r0, r2
    2cf0:	4798      	blx	r3
    for (Index = 0U; Index < Config->FracDivsCount; Index++)    /* Configure all fractional dividers from configuration asynchronously. Do not wait. */
    2cf2:	9b03      	ldr	r3, [sp, #12]
    2cf4:	3301      	adds	r3, #1
    2cf6:	9303      	str	r3, [sp, #12]
    2cf8:	9b01      	ldr	r3, [sp, #4]
    2cfa:	7b9b      	ldrb	r3, [r3, #14]
    2cfc:	461a      	mov	r2, r3
    2cfe:	9b03      	ldr	r3, [sp, #12]
    2d00:	4293      	cmp	r3, r2
    2d02:	d3d3      	bcc.n	2cac <Clock_Ip_InitClock+0x4b8>
    }

    DriverContext.ClockTreeIsConsumingPll = FALSE;                                  /* Check if clock tree is using a PLL output */
    2d04:	4b27      	ldr	r3, [pc, #156]	; (2da4 <Clock_Ip_InitClock+0x5b0>)
    2d06:	2200      	movs	r2, #0
    2d08:	701a      	strb	r2, [r3, #0]
#if (defined(CLOCK_IP_SUPPORTS_WAIT_STATES))
#if(CLOCK_IP_SUPPORTS_WAIT_STATES == STD_ON)
    DriverContext.WaitStatesAreSupported = TRUE;                                    /* Wait states are supported */
#else 
    DriverContext.WaitStatesAreSupported = FALSE;                                   /* Wait states are not supported */ 
    2d0a:	4b26      	ldr	r3, [pc, #152]	; (2da4 <Clock_Ip_InitClock+0x5b0>)
    2d0c:	2200      	movs	r2, #0
    2d0e:	705a      	strb	r2, [r3, #1]
#endif /*CLOCK_IP_SUPPORTS_WAIT_STATES == STD_ON */
#else 
    DriverContext.WaitStatesAreSupported = FALSE;                                   /* Wait states are not supported */ 
#endif /* #if (defined(CLOCK_IP_SUPPORTS_WAIT_STATES)) */
    DriverContext.HwPllsNo = CLOCK_IP_NUMBER_OF_HARDWARE_PLL;                       /* Number of plls */
    2d10:	4b24      	ldr	r3, [pc, #144]	; (2da4 <Clock_Ip_InitClock+0x5b0>)
    2d12:	2201      	movs	r2, #1
    2d14:	709a      	strb	r2, [r3, #2]
    DriverContext.HwDfsNo = CLOCK_IP_NUMBER_OF_HARDWARE_DFS;                        /* Number of fractional dividers */
    2d16:	4b23      	ldr	r3, [pc, #140]	; (2da4 <Clock_Ip_InitClock+0x5b0>)
    2d18:	2200      	movs	r2, #0
    2d1a:	70da      	strb	r2, [r3, #3]


    /* Configure wait states */
    Clock_Ip_SetWaitStates();
    2d1c:	f000 fa9c 	bl	3258 <Clock_Ip_SetWaitStates>
    /* Switch the clock multiplexers under MCU control to the configured source clocks */
    /* Note: if the configured source clock of a ClockMux is the output clock of a PLL/DFS,
     * the configuration will be skipped and the respective ClockMux will be switched in
     * the "Clock_Ip_DistributePllClock" function instead, when the source clock will have
     * stabilized already. */
    for (Index = 0U; Index < Config->SelectorsCount; Index++)    /* Set only if selected inputs are not clocked from PLLs */
    2d20:	2300      	movs	r3, #0
    2d22:	9303      	str	r3, [sp, #12]
    2d24:	e04c      	b.n	2dc0 <Clock_Ip_InitClock+0x5cc>
    {
        if ((PLL_TYPE != Clock_Ip_aeSourceTypeClockName[Config->Selectors[Index].Value]))
    2d26:	9a01      	ldr	r2, [sp, #4]
    2d28:	9b03      	ldr	r3, [sp, #12]
    2d2a:	330d      	adds	r3, #13
    2d2c:	00db      	lsls	r3, r3, #3
    2d2e:	4413      	add	r3, r2
    2d30:	685b      	ldr	r3, [r3, #4]
    2d32:	4a1d      	ldr	r2, [pc, #116]	; (2da8 <Clock_Ip_InitClock+0x5b4>)
    2d34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2d38:	2b03      	cmp	r3, #3
    2d3a:	d03b      	beq.n	2db4 <Clock_Ip_InitClock+0x5c0>
        {

            CallbackIndex = Clock_Ip_au8SelectorCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Selectors[Index].Name][CLOCK_IP_CALLBACK]];
    2d3c:	9b01      	ldr	r3, [sp, #4]
    2d3e:	9a03      	ldr	r2, [sp, #12]
    2d40:	320d      	adds	r2, #13
    2d42:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
    2d46:	490c      	ldr	r1, [pc, #48]	; (2d78 <Clock_Ip_InitClock+0x584>)
    2d48:	4613      	mov	r3, r2
    2d4a:	00db      	lsls	r3, r3, #3
    2d4c:	4413      	add	r3, r2
    2d4e:	440b      	add	r3, r1
    2d50:	3301      	adds	r3, #1
    2d52:	781b      	ldrb	r3, [r3, #0]
    2d54:	461a      	mov	r2, r3
    2d56:	4b15      	ldr	r3, [pc, #84]	; (2dac <Clock_Ip_InitClock+0x5b8>)
    2d58:	5c9b      	ldrb	r3, [r3, r2]
    2d5a:	9302      	str	r3, [sp, #8]
            Clock_Ip_axSelectorCallbacks[CallbackIndex].Set(&Config->Selectors[Index]);
    2d5c:	4a14      	ldr	r2, [pc, #80]	; (2db0 <Clock_Ip_InitClock+0x5bc>)
    2d5e:	9b02      	ldr	r3, [sp, #8]
    2d60:	00db      	lsls	r3, r3, #3
    2d62:	4413      	add	r3, r2
    2d64:	685b      	ldr	r3, [r3, #4]
    2d66:	9a03      	ldr	r2, [sp, #12]
    2d68:	320d      	adds	r2, #13
    2d6a:	00d2      	lsls	r2, r2, #3
    2d6c:	9901      	ldr	r1, [sp, #4]
    2d6e:	440a      	add	r2, r1
    2d70:	4610      	mov	r0, r2
    2d72:	4798      	blx	r3
    2d74:	e021      	b.n	2dba <Clock_Ip_InitClock+0x5c6>
    2d76:	bf00      	nop
    2d78:	00010820 	.word	0x00010820
    2d7c:	00010790 	.word	0x00010790
    2d80:	00010d6c 	.word	0x00010d6c
    2d84:	000107e0 	.word	0x000107e0
    2d88:	00010e2c 	.word	0x00010e2c
    2d8c:	00010810 	.word	0x00010810
    2d90:	00010e1c 	.word	0x00010e1c
    2d94:	000107a0 	.word	0x000107a0
    2d98:	00010d74 	.word	0x00010d74
    2d9c:	000107d0 	.word	0x000107d0
    2da0:	00010d9c 	.word	0x00010d9c
    2da4:	1fff8b3c 	.word	0x1fff8b3c
    2da8:	00010c6c 	.word	0x00010c6c
    2dac:	000107f0 	.word	0x000107f0
    2db0:	00010e58 	.word	0x00010e58
        }
        else
        {
            /* At least one mux is consuming pll */
            DriverContext.ClockTreeIsConsumingPll = TRUE;
    2db4:	4b3a      	ldr	r3, [pc, #232]	; (2ea0 <Clock_Ip_InitClock+0x6ac>)
    2db6:	2201      	movs	r2, #1
    2db8:	701a      	strb	r2, [r3, #0]
    for (Index = 0U; Index < Config->SelectorsCount; Index++)    /* Set only if selected inputs are not clocked from PLLs */
    2dba:	9b03      	ldr	r3, [sp, #12]
    2dbc:	3301      	adds	r3, #1
    2dbe:	9303      	str	r3, [sp, #12]
    2dc0:	9b01      	ldr	r3, [sp, #4]
    2dc2:	7adb      	ldrb	r3, [r3, #11]
    2dc4:	461a      	mov	r2, r3
    2dc6:	9b03      	ldr	r3, [sp, #12]
    2dc8:	4293      	cmp	r3, r2
    2dca:	d3ac      	bcc.n	2d26 <Clock_Ip_InitClock+0x532>
        }
    }

    /* Check if the clock tree is using a PLL output */
    if ( FALSE == DriverContext.ClockTreeIsConsumingPll )
    2dcc:	4b34      	ldr	r3, [pc, #208]	; (2ea0 <Clock_Ip_InitClock+0x6ac>)
    2dce:	781b      	ldrb	r3, [r3, #0]
    2dd0:	f083 0301 	eor.w	r3, r3, #1
    2dd4:	b2db      	uxtb	r3, r3
    2dd6:	2b00      	cmp	r3, #0
    2dd8:	d05e      	beq.n	2e98 <Clock_Ip_InitClock+0x6a4>
    {
        for (Index = 0U; Index < Config->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    2dda:	2300      	movs	r3, #0
    2ddc:	9303      	str	r3, [sp, #12]
    2dde:	e01f      	b.n	2e20 <Clock_Ip_InitClock+0x62c>
        {
            CallbackIndex = Clock_Ip_au8GateCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Gates[Index].Name][CLOCK_IP_CALLBACK]];
    2de0:	9a01      	ldr	r2, [sp, #4]
    2de2:	9b03      	ldr	r3, [sp, #12]
    2de4:	334e      	adds	r3, #78	; 0x4e
    2de6:	00db      	lsls	r3, r3, #3
    2de8:	4413      	add	r3, r2
    2dea:	685a      	ldr	r2, [r3, #4]
    2dec:	492d      	ldr	r1, [pc, #180]	; (2ea4 <Clock_Ip_InitClock+0x6b0>)
    2dee:	4613      	mov	r3, r2
    2df0:	00db      	lsls	r3, r3, #3
    2df2:	4413      	add	r3, r2
    2df4:	440b      	add	r3, r1
    2df6:	3301      	adds	r3, #1
    2df8:	781b      	ldrb	r3, [r3, #0]
    2dfa:	461a      	mov	r2, r3
    2dfc:	4b2a      	ldr	r3, [pc, #168]	; (2ea8 <Clock_Ip_InitClock+0x6b4>)
    2dfe:	5c9b      	ldrb	r3, [r3, r2]
    2e00:	9302      	str	r3, [sp, #8]
            Clock_Ip_axGateCallbacks[CallbackIndex].Set(&Config->Gates[Index]);
    2e02:	4a2a      	ldr	r2, [pc, #168]	; (2eac <Clock_Ip_InitClock+0x6b8>)
    2e04:	9b02      	ldr	r3, [sp, #8]
    2e06:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    2e0a:	9a03      	ldr	r2, [sp, #12]
    2e0c:	324e      	adds	r2, #78	; 0x4e
    2e0e:	00d2      	lsls	r2, r2, #3
    2e10:	9901      	ldr	r1, [sp, #4]
    2e12:	440a      	add	r2, r1
    2e14:	3204      	adds	r2, #4
    2e16:	4610      	mov	r0, r2
    2e18:	4798      	blx	r3
        for (Index = 0U; Index < Config->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    2e1a:	9b03      	ldr	r3, [sp, #12]
    2e1c:	3301      	adds	r3, #1
    2e1e:	9303      	str	r3, [sp, #12]
    2e20:	9b01      	ldr	r3, [sp, #4]
    2e22:	7c1b      	ldrb	r3, [r3, #16]
    2e24:	461a      	mov	r2, r3
    2e26:	9b03      	ldr	r3, [sp, #12]
    2e28:	4293      	cmp	r3, r2
    2e2a:	d3d9      	bcc.n	2de0 <Clock_Ip_InitClock+0x5ec>
        }

        /* Enable the Clock Monitoring Units ( CMU0 .. n ) according to configuration. */
        for (Index = 0U; Index < Config->CmusCount; Index++)
    2e2c:	2300      	movs	r3, #0
    2e2e:	9303      	str	r3, [sp, #12]
    2e30:	e028      	b.n	2e84 <Clock_Ip_InitClock+0x690>
        {
            CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[Config->Cmus[Index].Name][CLOCK_IP_CALLBACK]];
    2e32:	9901      	ldr	r1, [sp, #4]
    2e34:	9a03      	ldr	r2, [sp, #12]
    2e36:	4613      	mov	r3, r2
    2e38:	009b      	lsls	r3, r3, #2
    2e3a:	4413      	add	r3, r2
    2e3c:	009b      	lsls	r3, r3, #2
    2e3e:	440b      	add	r3, r1
    2e40:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    2e44:	681a      	ldr	r2, [r3, #0]
    2e46:	4917      	ldr	r1, [pc, #92]	; (2ea4 <Clock_Ip_InitClock+0x6b0>)
    2e48:	4613      	mov	r3, r2
    2e4a:	00db      	lsls	r3, r3, #3
    2e4c:	4413      	add	r3, r2
    2e4e:	440b      	add	r3, r1
    2e50:	3301      	adds	r3, #1
    2e52:	781b      	ldrb	r3, [r3, #0]
    2e54:	461a      	mov	r2, r3
    2e56:	4b16      	ldr	r3, [pc, #88]	; (2eb0 <Clock_Ip_InitClock+0x6bc>)
    2e58:	5c9b      	ldrb	r3, [r3, r2]
    2e5a:	9302      	str	r3, [sp, #8]
            Clock_Ip_axCmuCallbacks[CallbackIndex].Enable(&Config->Cmus[Index]);
    2e5c:	4a15      	ldr	r2, [pc, #84]	; (2eb4 <Clock_Ip_InitClock+0x6c0>)
    2e5e:	9b02      	ldr	r3, [sp, #8]
    2e60:	011b      	lsls	r3, r3, #4
    2e62:	4413      	add	r3, r2
    2e64:	330c      	adds	r3, #12
    2e66:	6819      	ldr	r1, [r3, #0]
    2e68:	9a03      	ldr	r2, [sp, #12]
    2e6a:	4613      	mov	r3, r2
    2e6c:	009b      	lsls	r3, r3, #2
    2e6e:	4413      	add	r3, r2
    2e70:	009b      	lsls	r3, r3, #2
    2e72:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    2e76:	9a01      	ldr	r2, [sp, #4]
    2e78:	4413      	add	r3, r2
    2e7a:	4618      	mov	r0, r3
    2e7c:	4788      	blx	r1
        for (Index = 0U; Index < Config->CmusCount; Index++)
    2e7e:	9b03      	ldr	r3, [sp, #12]
    2e80:	3301      	adds	r3, #1
    2e82:	9303      	str	r3, [sp, #12]
    2e84:	9b01      	ldr	r3, [sp, #4]
    2e86:	7c9b      	ldrb	r3, [r3, #18]
    2e88:	461a      	mov	r2, r3
    2e8a:	9b03      	ldr	r3, [sp, #12]
    2e8c:	4293      	cmp	r3, r2
    2e8e:	d3d0      	bcc.n	2e32 <Clock_Ip_InitClock+0x63e>
        }
        /* Disable safe clock if it is supported by platform and it is configured/required. */
        /* Note: Safe clock is the fast internal oscillator clock. It is clocking the clock tree until pll is distributed.
         * At the end of configuration it can be disabled if it is supported on this platform and required/configured. */
        Clock_Ip_Command(Config, CLOCK_IP_DISABLE_SAFE_CLOCK_COMMAND);
    2e90:	2104      	movs	r1, #4
    2e92:	9801      	ldr	r0, [sp, #4]
    2e94:	f002 ff48 	bl	5d28 <Clock_Ip_Command>
    {
        /* The clock tree is using at least one PLL/DFS output clock as source. */
        /* The user must wait until the PLLs and DFSs are locked by polling Clock_Ip_GetPllStatus */
        /* and then call "Clock_Ip_DistributePllClock" */
    }
}
    2e98:	bf00      	nop
    2e9a:	b004      	add	sp, #16
    2e9c:	bd10      	pop	{r4, pc}
    2e9e:	bf00      	nop
    2ea0:	1fff8b3c 	.word	0x1fff8b3c
    2ea4:	00010820 	.word	0x00010820
    2ea8:	000107c0 	.word	0x000107c0
    2eac:	00010da8 	.word	0x00010da8
    2eb0:	00010810 	.word	0x00010810
    2eb4:	00010e1c 	.word	0x00010e1c

00002eb8 <Clock_Ip_GetPllStatus>:
 * will calculate frequencies only.
 *
 * @implements Clock_Ip_GetPllStatus_Activity
 * END**********************************************************************************/
Clock_Ip_PllStatusType Clock_Ip_GetPllStatus(void)
{
    2eb8:	b500      	push	{lr}
    2eba:	b087      	sub	sp, #28
    Clock_Ip_PllStatusType RetValue = CLOCK_IP_PLL_STATUS_UNDEFINED;
    2ebc:	2302      	movs	r3, #2
    2ebe:	9305      	str	r3, [sp, #20]
    Clock_Ip_DfsStatusType DfsStatus;

    uint32 Index;
    uint32 CallbackIndex;

    for (Index = 0U; Index < DriverContext.HwPllsNo; Index++)
    2ec0:	2300      	movs	r3, #0
    2ec2:	9304      	str	r3, [sp, #16]
    2ec4:	e02c      	b.n	2f20 <Clock_Ip_GetPllStatus+0x68>
    {
        CallbackIndex = Clock_Ip_au8PllCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_aeHwPllName[Index]][CLOCK_IP_CALLBACK]];
    2ec6:	4a36      	ldr	r2, [pc, #216]	; (2fa0 <Clock_Ip_GetPllStatus+0xe8>)
    2ec8:	9b04      	ldr	r3, [sp, #16]
    2eca:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    2ece:	4935      	ldr	r1, [pc, #212]	; (2fa4 <Clock_Ip_GetPllStatus+0xec>)
    2ed0:	4613      	mov	r3, r2
    2ed2:	00db      	lsls	r3, r3, #3
    2ed4:	4413      	add	r3, r2
    2ed6:	440b      	add	r3, r1
    2ed8:	3301      	adds	r3, #1
    2eda:	781b      	ldrb	r3, [r3, #0]
    2edc:	461a      	mov	r2, r3
    2ede:	4b32      	ldr	r3, [pc, #200]	; (2fa8 <Clock_Ip_GetPllStatus+0xf0>)
    2ee0:	5c9b      	ldrb	r3, [r3, r2]
    2ee2:	9303      	str	r3, [sp, #12]
        PllStatus = Clock_Ip_axPllCallbacks[CallbackIndex].Complete(Clock_Ip_aeHwPllName[Index]);
    2ee4:	4931      	ldr	r1, [pc, #196]	; (2fac <Clock_Ip_GetPllStatus+0xf4>)
    2ee6:	9a03      	ldr	r2, [sp, #12]
    2ee8:	4613      	mov	r3, r2
    2eea:	009b      	lsls	r3, r3, #2
    2eec:	4413      	add	r3, r2
    2eee:	009b      	lsls	r3, r3, #2
    2ef0:	440b      	add	r3, r1
    2ef2:	3308      	adds	r3, #8
    2ef4:	681b      	ldr	r3, [r3, #0]
    2ef6:	492a      	ldr	r1, [pc, #168]	; (2fa0 <Clock_Ip_GetPllStatus+0xe8>)
    2ef8:	9a04      	ldr	r2, [sp, #16]
    2efa:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    2efe:	4610      	mov	r0, r2
    2f00:	4798      	blx	r3
    2f02:	9002      	str	r0, [sp, #8]
        if (STATUS_PLL_UNLOCKED == PllStatus)
    2f04:	9b02      	ldr	r3, [sp, #8]
    2f06:	2b01      	cmp	r3, #1
    2f08:	d102      	bne.n	2f10 <Clock_Ip_GetPllStatus+0x58>
        {
            RetValue = CLOCK_IP_PLL_UNLOCKED;
    2f0a:	2301      	movs	r3, #1
    2f0c:	9305      	str	r3, [sp, #20]
            break;
    2f0e:	e00d      	b.n	2f2c <Clock_Ip_GetPllStatus+0x74>
        }
        else
        {
            if (STATUS_PLL_LOCKED == PllStatus)
    2f10:	9b02      	ldr	r3, [sp, #8]
    2f12:	2b02      	cmp	r3, #2
    2f14:	d101      	bne.n	2f1a <Clock_Ip_GetPllStatus+0x62>
            {
                RetValue = CLOCK_IP_PLL_LOCKED;
    2f16:	2300      	movs	r3, #0
    2f18:	9305      	str	r3, [sp, #20]
    for (Index = 0U; Index < DriverContext.HwPllsNo; Index++)
    2f1a:	9b04      	ldr	r3, [sp, #16]
    2f1c:	3301      	adds	r3, #1
    2f1e:	9304      	str	r3, [sp, #16]
    2f20:	4b23      	ldr	r3, [pc, #140]	; (2fb0 <Clock_Ip_GetPllStatus+0xf8>)
    2f22:	789b      	ldrb	r3, [r3, #2]
    2f24:	461a      	mov	r2, r3
    2f26:	9b04      	ldr	r3, [sp, #16]
    2f28:	4293      	cmp	r3, r2
    2f2a:	d3cc      	bcc.n	2ec6 <Clock_Ip_GetPllStatus+0xe>
            }
        }
    }

    if (CLOCK_IP_PLL_LOCKED == RetValue)
    2f2c:	9b05      	ldr	r3, [sp, #20]
    2f2e:	2b00      	cmp	r3, #0
    2f30:	d130      	bne.n	2f94 <Clock_Ip_GetPllStatus+0xdc>
    {
        for (Index = 0U; Index < DriverContext.HwDfsNo; Index++)
    2f32:	2300      	movs	r3, #0
    2f34:	9304      	str	r3, [sp, #16]
    2f36:	e027      	b.n	2f88 <Clock_Ip_GetPllStatus+0xd0>
        {
            CallbackIndex = Clock_Ip_au8FractionalDividerCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_aeHwDfsName[Index]][CLOCK_IP_CALLBACK]];
    2f38:	4a1e      	ldr	r2, [pc, #120]	; (2fb4 <Clock_Ip_GetPllStatus+0xfc>)
    2f3a:	9b04      	ldr	r3, [sp, #16]
    2f3c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    2f40:	4918      	ldr	r1, [pc, #96]	; (2fa4 <Clock_Ip_GetPllStatus+0xec>)
    2f42:	4613      	mov	r3, r2
    2f44:	00db      	lsls	r3, r3, #3
    2f46:	4413      	add	r3, r2
    2f48:	440b      	add	r3, r1
    2f4a:	3301      	adds	r3, #1
    2f4c:	781b      	ldrb	r3, [r3, #0]
    2f4e:	461a      	mov	r2, r3
    2f50:	4b19      	ldr	r3, [pc, #100]	; (2fb8 <Clock_Ip_GetPllStatus+0x100>)
    2f52:	5c9b      	ldrb	r3, [r3, r2]
    2f54:	9303      	str	r3, [sp, #12]
            DfsStatus = Clock_Ip_axFracDivCallbacks[CallbackIndex].Complete(Clock_Ip_aeHwDfsName[Index]);
    2f56:	4919      	ldr	r1, [pc, #100]	; (2fbc <Clock_Ip_GetPllStatus+0x104>)
    2f58:	9a03      	ldr	r2, [sp, #12]
    2f5a:	4613      	mov	r3, r2
    2f5c:	005b      	lsls	r3, r3, #1
    2f5e:	4413      	add	r3, r2
    2f60:	009b      	lsls	r3, r3, #2
    2f62:	440b      	add	r3, r1
    2f64:	3308      	adds	r3, #8
    2f66:	681b      	ldr	r3, [r3, #0]
    2f68:	4912      	ldr	r1, [pc, #72]	; (2fb4 <Clock_Ip_GetPllStatus+0xfc>)
    2f6a:	9a04      	ldr	r2, [sp, #16]
    2f6c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
    2f70:	4610      	mov	r0, r2
    2f72:	4798      	blx	r3
    2f74:	9001      	str	r0, [sp, #4]
            if (STATUS_DFS_UNLOCKED == DfsStatus)
    2f76:	9b01      	ldr	r3, [sp, #4]
    2f78:	2b01      	cmp	r3, #1
    2f7a:	d102      	bne.n	2f82 <Clock_Ip_GetPllStatus+0xca>
            {
                RetValue = CLOCK_IP_PLL_UNLOCKED;
    2f7c:	2301      	movs	r3, #1
    2f7e:	9305      	str	r3, [sp, #20]
                break;
    2f80:	e008      	b.n	2f94 <Clock_Ip_GetPllStatus+0xdc>
        for (Index = 0U; Index < DriverContext.HwDfsNo; Index++)
    2f82:	9b04      	ldr	r3, [sp, #16]
    2f84:	3301      	adds	r3, #1
    2f86:	9304      	str	r3, [sp, #16]
    2f88:	4b09      	ldr	r3, [pc, #36]	; (2fb0 <Clock_Ip_GetPllStatus+0xf8>)
    2f8a:	78db      	ldrb	r3, [r3, #3]
    2f8c:	461a      	mov	r2, r3
    2f8e:	9b04      	ldr	r3, [sp, #16]
    2f90:	4293      	cmp	r3, r2
    2f92:	d3d1      	bcc.n	2f38 <Clock_Ip_GetPllStatus+0x80>
            }
        }
    }

    return RetValue;
    2f94:	9b05      	ldr	r3, [sp, #20]
}
    2f96:	4618      	mov	r0, r3
    2f98:	b007      	add	sp, #28
    2f9a:	f85d fb04 	ldr.w	pc, [sp], #4
    2f9e:	bf00      	nop
    2fa0:	00010d28 	.word	0x00010d28
    2fa4:	00010820 	.word	0x00010820
    2fa8:	000107e0 	.word	0x000107e0
    2fac:	00010e2c 	.word	0x00010e2c
    2fb0:	1fff8b3c 	.word	0x1fff8b3c
    2fb4:	00010d2c 	.word	0x00010d2c
    2fb8:	000107d0 	.word	0x000107d0
    2fbc:	00010d9c 	.word	0x00010d9c

00002fc0 <Clock_Ip_DistributePll>:
 * The function will not distribute the PLL clock if the driver state does not allow it, or the PLL is not stable.
 *
 * @implements Clock_Ip_DistributePll_Activity
 * END**********************************************************************************/
void Clock_Ip_DistributePll(void)
{
    2fc0:	b500      	push	{lr}
    2fc2:	b083      	sub	sp, #12
    uint32 CallbackIndex;

    CLOCK_IP_DEV_ASSERT(NULL_PTR != Clock_Ip_pxConfig);
    /* 'Clock_Ip_pxConfig' is set by Clock_Ip_InitClock().
     *  It doesn't make sense to call PLL distribution without clock initialization. */
    if (NULL_PTR != Clock_Ip_pxConfig)
    2fc4:	4b55      	ldr	r3, [pc, #340]	; (311c <Clock_Ip_DistributePll+0x15c>)
    2fc6:	681b      	ldr	r3, [r3, #0]
    2fc8:	2b00      	cmp	r3, #0
    2fca:	f000 80a2 	beq.w	3112 <Clock_Ip_DistributePll+0x152>
    {
        for (Index = 0U; Index < Clock_Ip_pxConfig->SelectorsCount; Index++)    /* Set only if selected inputs are clocked from PLLs */
    2fce:	2300      	movs	r3, #0
    2fd0:	9301      	str	r3, [sp, #4]
    2fd2:	e02c      	b.n	302e <Clock_Ip_DistributePll+0x6e>
        {
            if (PLL_TYPE == Clock_Ip_aeSourceTypeClockName[Clock_Ip_pxConfig->Selectors[Index].Value])
    2fd4:	4b51      	ldr	r3, [pc, #324]	; (311c <Clock_Ip_DistributePll+0x15c>)
    2fd6:	681a      	ldr	r2, [r3, #0]
    2fd8:	9b01      	ldr	r3, [sp, #4]
    2fda:	330d      	adds	r3, #13
    2fdc:	00db      	lsls	r3, r3, #3
    2fde:	4413      	add	r3, r2
    2fe0:	685b      	ldr	r3, [r3, #4]
    2fe2:	4a4f      	ldr	r2, [pc, #316]	; (3120 <Clock_Ip_DistributePll+0x160>)
    2fe4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    2fe8:	2b03      	cmp	r3, #3
    2fea:	d11d      	bne.n	3028 <Clock_Ip_DistributePll+0x68>
            {

                CallbackIndex = Clock_Ip_au8SelectorCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_pxConfig->Selectors[Index].Name][CLOCK_IP_CALLBACK]];
    2fec:	4b4b      	ldr	r3, [pc, #300]	; (311c <Clock_Ip_DistributePll+0x15c>)
    2fee:	681b      	ldr	r3, [r3, #0]
    2ff0:	9a01      	ldr	r2, [sp, #4]
    2ff2:	320d      	adds	r2, #13
    2ff4:	f853 2032 	ldr.w	r2, [r3, r2, lsl #3]
    2ff8:	494a      	ldr	r1, [pc, #296]	; (3124 <Clock_Ip_DistributePll+0x164>)
    2ffa:	4613      	mov	r3, r2
    2ffc:	00db      	lsls	r3, r3, #3
    2ffe:	4413      	add	r3, r2
    3000:	440b      	add	r3, r1
    3002:	3301      	adds	r3, #1
    3004:	781b      	ldrb	r3, [r3, #0]
    3006:	461a      	mov	r2, r3
    3008:	4b47      	ldr	r3, [pc, #284]	; (3128 <Clock_Ip_DistributePll+0x168>)
    300a:	5c9b      	ldrb	r3, [r3, r2]
    300c:	9300      	str	r3, [sp, #0]
                Clock_Ip_axSelectorCallbacks[CallbackIndex].Set(&Clock_Ip_pxConfig->Selectors[Index]);
    300e:	4a47      	ldr	r2, [pc, #284]	; (312c <Clock_Ip_DistributePll+0x16c>)
    3010:	9b00      	ldr	r3, [sp, #0]
    3012:	00db      	lsls	r3, r3, #3
    3014:	4413      	add	r3, r2
    3016:	685b      	ldr	r3, [r3, #4]
    3018:	4a40      	ldr	r2, [pc, #256]	; (311c <Clock_Ip_DistributePll+0x15c>)
    301a:	6811      	ldr	r1, [r2, #0]
    301c:	9a01      	ldr	r2, [sp, #4]
    301e:	320d      	adds	r2, #13
    3020:	00d2      	lsls	r2, r2, #3
    3022:	440a      	add	r2, r1
    3024:	4610      	mov	r0, r2
    3026:	4798      	blx	r3
        for (Index = 0U; Index < Clock_Ip_pxConfig->SelectorsCount; Index++)    /* Set only if selected inputs are clocked from PLLs */
    3028:	9b01      	ldr	r3, [sp, #4]
    302a:	3301      	adds	r3, #1
    302c:	9301      	str	r3, [sp, #4]
    302e:	4b3b      	ldr	r3, [pc, #236]	; (311c <Clock_Ip_DistributePll+0x15c>)
    3030:	681b      	ldr	r3, [r3, #0]
    3032:	7adb      	ldrb	r3, [r3, #11]
    3034:	461a      	mov	r2, r3
    3036:	9b01      	ldr	r3, [sp, #4]
    3038:	4293      	cmp	r3, r2
    303a:	d3cb      	bcc.n	2fd4 <Clock_Ip_DistributePll+0x14>
        }

        /* In the case of PLL is enabled but PLL clock source is not used by any clock Mux.
           So, no need to re-configure for CMUs, because they are configured by Clock_Ip_InitClock */
        /* Check if the clock tree is using a PLL output */
        if ( DriverContext.ClockTreeIsConsumingPll )
    303c:	4b3c      	ldr	r3, [pc, #240]	; (3130 <Clock_Ip_DistributePll+0x170>)
    303e:	781b      	ldrb	r3, [r3, #0]
    3040:	2b00      	cmp	r3, #0
    3042:	d066      	beq.n	3112 <Clock_Ip_DistributePll+0x152>
        {
            for (Index = 0U; Index < Clock_Ip_pxConfig->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    3044:	2300      	movs	r3, #0
    3046:	9301      	str	r3, [sp, #4]
    3048:	e021      	b.n	308e <Clock_Ip_DistributePll+0xce>
            {
                CallbackIndex = Clock_Ip_au8GateCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_pxConfig->Gates[Index].Name][CLOCK_IP_CALLBACK]];
    304a:	4b34      	ldr	r3, [pc, #208]	; (311c <Clock_Ip_DistributePll+0x15c>)
    304c:	681a      	ldr	r2, [r3, #0]
    304e:	9b01      	ldr	r3, [sp, #4]
    3050:	334e      	adds	r3, #78	; 0x4e
    3052:	00db      	lsls	r3, r3, #3
    3054:	4413      	add	r3, r2
    3056:	685a      	ldr	r2, [r3, #4]
    3058:	4932      	ldr	r1, [pc, #200]	; (3124 <Clock_Ip_DistributePll+0x164>)
    305a:	4613      	mov	r3, r2
    305c:	00db      	lsls	r3, r3, #3
    305e:	4413      	add	r3, r2
    3060:	440b      	add	r3, r1
    3062:	3301      	adds	r3, #1
    3064:	781b      	ldrb	r3, [r3, #0]
    3066:	461a      	mov	r2, r3
    3068:	4b32      	ldr	r3, [pc, #200]	; (3134 <Clock_Ip_DistributePll+0x174>)
    306a:	5c9b      	ldrb	r3, [r3, r2]
    306c:	9300      	str	r3, [sp, #0]
                Clock_Ip_axGateCallbacks[CallbackIndex].Set(&Clock_Ip_pxConfig->Gates[Index]);
    306e:	4a32      	ldr	r2, [pc, #200]	; (3138 <Clock_Ip_DistributePll+0x178>)
    3070:	9b00      	ldr	r3, [sp, #0]
    3072:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
    3076:	4a29      	ldr	r2, [pc, #164]	; (311c <Clock_Ip_DistributePll+0x15c>)
    3078:	6811      	ldr	r1, [r2, #0]
    307a:	9a01      	ldr	r2, [sp, #4]
    307c:	324e      	adds	r2, #78	; 0x4e
    307e:	00d2      	lsls	r2, r2, #3
    3080:	440a      	add	r2, r1
    3082:	3204      	adds	r2, #4
    3084:	4610      	mov	r0, r2
    3086:	4798      	blx	r3
            for (Index = 0U; Index < Clock_Ip_pxConfig->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    3088:	9b01      	ldr	r3, [sp, #4]
    308a:	3301      	adds	r3, #1
    308c:	9301      	str	r3, [sp, #4]
    308e:	4b23      	ldr	r3, [pc, #140]	; (311c <Clock_Ip_DistributePll+0x15c>)
    3090:	681b      	ldr	r3, [r3, #0]
    3092:	7c1b      	ldrb	r3, [r3, #16]
    3094:	461a      	mov	r2, r3
    3096:	9b01      	ldr	r3, [sp, #4]
    3098:	4293      	cmp	r3, r2
    309a:	d3d6      	bcc.n	304a <Clock_Ip_DistributePll+0x8a>
            }

            /* Enable the Clock Monitoring Units ( CMU0 .. n ) according to configuration. */
            for (Index = 0U; Index < Clock_Ip_pxConfig->CmusCount; Index++)
    309c:	2300      	movs	r3, #0
    309e:	9301      	str	r3, [sp, #4]
    30a0:	e02a      	b.n	30f8 <Clock_Ip_DistributePll+0x138>
            {
                CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[Clock_Ip_pxConfig->Cmus[Index].Name][CLOCK_IP_CALLBACK]];
    30a2:	4b1e      	ldr	r3, [pc, #120]	; (311c <Clock_Ip_DistributePll+0x15c>)
    30a4:	6819      	ldr	r1, [r3, #0]
    30a6:	9a01      	ldr	r2, [sp, #4]
    30a8:	4613      	mov	r3, r2
    30aa:	009b      	lsls	r3, r3, #2
    30ac:	4413      	add	r3, r2
    30ae:	009b      	lsls	r3, r3, #2
    30b0:	440b      	add	r3, r1
    30b2:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    30b6:	681a      	ldr	r2, [r3, #0]
    30b8:	491a      	ldr	r1, [pc, #104]	; (3124 <Clock_Ip_DistributePll+0x164>)
    30ba:	4613      	mov	r3, r2
    30bc:	00db      	lsls	r3, r3, #3
    30be:	4413      	add	r3, r2
    30c0:	440b      	add	r3, r1
    30c2:	3301      	adds	r3, #1
    30c4:	781b      	ldrb	r3, [r3, #0]
    30c6:	461a      	mov	r2, r3
    30c8:	4b1c      	ldr	r3, [pc, #112]	; (313c <Clock_Ip_DistributePll+0x17c>)
    30ca:	5c9b      	ldrb	r3, [r3, r2]
    30cc:	9300      	str	r3, [sp, #0]
                Clock_Ip_axCmuCallbacks[CallbackIndex].Enable(&Clock_Ip_pxConfig->Cmus[Index]);
    30ce:	4a1c      	ldr	r2, [pc, #112]	; (3140 <Clock_Ip_DistributePll+0x180>)
    30d0:	9b00      	ldr	r3, [sp, #0]
    30d2:	011b      	lsls	r3, r3, #4
    30d4:	4413      	add	r3, r2
    30d6:	330c      	adds	r3, #12
    30d8:	6819      	ldr	r1, [r3, #0]
    30da:	4b10      	ldr	r3, [pc, #64]	; (311c <Clock_Ip_DistributePll+0x15c>)
    30dc:	6818      	ldr	r0, [r3, #0]
    30de:	9a01      	ldr	r2, [sp, #4]
    30e0:	4613      	mov	r3, r2
    30e2:	009b      	lsls	r3, r3, #2
    30e4:	4413      	add	r3, r2
    30e6:	009b      	lsls	r3, r3, #2
    30e8:	f503 7374 	add.w	r3, r3, #976	; 0x3d0
    30ec:	4403      	add	r3, r0
    30ee:	4618      	mov	r0, r3
    30f0:	4788      	blx	r1
            for (Index = 0U; Index < Clock_Ip_pxConfig->CmusCount; Index++)
    30f2:	9b01      	ldr	r3, [sp, #4]
    30f4:	3301      	adds	r3, #1
    30f6:	9301      	str	r3, [sp, #4]
    30f8:	4b08      	ldr	r3, [pc, #32]	; (311c <Clock_Ip_DistributePll+0x15c>)
    30fa:	681b      	ldr	r3, [r3, #0]
    30fc:	7c9b      	ldrb	r3, [r3, #18]
    30fe:	461a      	mov	r2, r3
    3100:	9b01      	ldr	r3, [sp, #4]
    3102:	4293      	cmp	r3, r2
    3104:	d3cd      	bcc.n	30a2 <Clock_Ip_DistributePll+0xe2>
            }

            /* Disable safe clock if it is supported by platform and it is configured/required. */
            /* Note: Safe clock is the fast internal oscillator clock. It is clocking the clock tree until pll is distributed.
             * At the end of configuration it can be disabled if it is supported on this platform and required/configured. */
            Clock_Ip_Command(Clock_Ip_pxConfig, CLOCK_IP_DISABLE_SAFE_CLOCK_COMMAND);
    3106:	4b05      	ldr	r3, [pc, #20]	; (311c <Clock_Ip_DistributePll+0x15c>)
    3108:	681b      	ldr	r3, [r3, #0]
    310a:	2104      	movs	r1, #4
    310c:	4618      	mov	r0, r3
    310e:	f002 fe0b 	bl	5d28 <Clock_Ip_Command>
        }
    }
}
    3112:	bf00      	nop
    3114:	b003      	add	sp, #12
    3116:	f85d fb04 	ldr.w	pc, [sp], #4
    311a:	bf00      	nop
    311c:	1fff8b34 	.word	0x1fff8b34
    3120:	00010c6c 	.word	0x00010c6c
    3124:	00010820 	.word	0x00010820
    3128:	000107f0 	.word	0x000107f0
    312c:	00010e58 	.word	0x00010e58
    3130:	1fff8b3c 	.word	0x1fff8b3c
    3134:	000107c0 	.word	0x000107c0
    3138:	00010da8 	.word	0x00010da8
    313c:	00010810 	.word	0x00010810
    3140:	00010e1c 	.word	0x00010e1c

00003144 <Clock_Ip_DisableClockMonitor>:
 * Description   : Disables a clock monitor.
 *
 * @implements Clock_Ip_DisableClockMonitor_Activity
 * END**********************************************************************************/
void Clock_Ip_DisableClockMonitor(Clock_Ip_NameType ClockName)
{
    3144:	b500      	push	{lr}
    3146:	b085      	sub	sp, #20
    3148:	9001      	str	r0, [sp, #4]

    uint32 CallbackIndex;

    CallbackIndex = Clock_Ip_au8CmuCallbackIndex[Clock_Ip_au8ClockFeatures[ClockName][CLOCK_IP_CALLBACK]];
    314a:	490c      	ldr	r1, [pc, #48]	; (317c <Clock_Ip_DisableClockMonitor+0x38>)
    314c:	9a01      	ldr	r2, [sp, #4]
    314e:	4613      	mov	r3, r2
    3150:	00db      	lsls	r3, r3, #3
    3152:	4413      	add	r3, r2
    3154:	440b      	add	r3, r1
    3156:	3301      	adds	r3, #1
    3158:	781b      	ldrb	r3, [r3, #0]
    315a:	461a      	mov	r2, r3
    315c:	4b08      	ldr	r3, [pc, #32]	; (3180 <Clock_Ip_DisableClockMonitor+0x3c>)
    315e:	5c9b      	ldrb	r3, [r3, r2]
    3160:	9303      	str	r3, [sp, #12]
    Clock_Ip_axCmuCallbacks[CallbackIndex].Disable(ClockName);
    3162:	4a08      	ldr	r2, [pc, #32]	; (3184 <Clock_Ip_DisableClockMonitor+0x40>)
    3164:	9b03      	ldr	r3, [sp, #12]
    3166:	011b      	lsls	r3, r3, #4
    3168:	4413      	add	r3, r2
    316a:	3308      	adds	r3, #8
    316c:	681b      	ldr	r3, [r3, #0]
    316e:	9801      	ldr	r0, [sp, #4]
    3170:	4798      	blx	r3
}
    3172:	bf00      	nop
    3174:	b005      	add	sp, #20
    3176:	f85d fb04 	ldr.w	pc, [sp], #4
    317a:	bf00      	nop
    317c:	00010820 	.word	0x00010820
    3180:	00010810 	.word	0x00010810
    3184:	00010e1c 	.word	0x00010e1c

00003188 <Clock_Ip_InstallNotificationsCallback>:
 * Description   : This function installs a callback for clock notifications.
 *
 * @implements Clock_Ip_InstallNotificationsCallback_Activity
 * END**********************************************************************************/
void Clock_Ip_InstallNotificationsCallback(Clock_Ip_NotificationsCallbackType Callback)
{
    3188:	b082      	sub	sp, #8
    318a:	9001      	str	r0, [sp, #4]
    CLOCK_IP_DEV_ASSERT(NULL_PTR != Callback);

    Clock_Ip_pfkNotificationsCallback = Callback;
    318c:	4a02      	ldr	r2, [pc, #8]	; (3198 <Clock_Ip_InstallNotificationsCallback+0x10>)
    318e:	9b01      	ldr	r3, [sp, #4]
    3190:	6013      	str	r3, [r2, #0]
}
    3192:	bf00      	nop
    3194:	b002      	add	sp, #8
    3196:	4770      	bx	lr
    3198:	1fff8b14 	.word	0x1fff8b14

0000319c <Clock_Ip_DisableModuleClock>:
 * Description   : Disables clock for a peripheral.
 *
 * @implements Clock_Ip_DisableModuleClock_Activity
 * END**********************************************************************************/
void Clock_Ip_DisableModuleClock(Clock_Ip_NameType ClockName)
{
    319c:	b500      	push	{lr}
    319e:	b085      	sub	sp, #20
    31a0:	9001      	str	r0, [sp, #4]

    uint32 CallbackIndex;

    CallbackIndex = Clock_Ip_au8GateCallbackIndex[Clock_Ip_au8ClockFeatures[ClockName][CLOCK_IP_CALLBACK]];
    31a2:	490c      	ldr	r1, [pc, #48]	; (31d4 <Clock_Ip_DisableModuleClock+0x38>)
    31a4:	9a01      	ldr	r2, [sp, #4]
    31a6:	4613      	mov	r3, r2
    31a8:	00db      	lsls	r3, r3, #3
    31aa:	4413      	add	r3, r2
    31ac:	440b      	add	r3, r1
    31ae:	3301      	adds	r3, #1
    31b0:	781b      	ldrb	r3, [r3, #0]
    31b2:	461a      	mov	r2, r3
    31b4:	4b08      	ldr	r3, [pc, #32]	; (31d8 <Clock_Ip_DisableModuleClock+0x3c>)
    31b6:	5c9b      	ldrb	r3, [r3, r2]
    31b8:	9303      	str	r3, [sp, #12]
    Clock_Ip_axGateCallbacks[CallbackIndex].Update(ClockName,TRUE);
    31ba:	4a08      	ldr	r2, [pc, #32]	; (31dc <Clock_Ip_DisableModuleClock+0x40>)
    31bc:	9b03      	ldr	r3, [sp, #12]
    31be:	00db      	lsls	r3, r3, #3
    31c0:	4413      	add	r3, r2
    31c2:	685b      	ldr	r3, [r3, #4]
    31c4:	2101      	movs	r1, #1
    31c6:	9801      	ldr	r0, [sp, #4]
    31c8:	4798      	blx	r3
}
    31ca:	bf00      	nop
    31cc:	b005      	add	sp, #20
    31ce:	f85d fb04 	ldr.w	pc, [sp], #4
    31d2:	bf00      	nop
    31d4:	00010820 	.word	0x00010820
    31d8:	000107c0 	.word	0x000107c0
    31dc:	00010da8 	.word	0x00010da8

000031e0 <Clock_Ip_EnableModuleClock>:
 * Description   : Enable clock for a peripheral.
 *
 * @implements Clock_Ip_EnableModuleClock_Activity
 * END**********************************************************************************/
void Clock_Ip_EnableModuleClock(Clock_Ip_NameType ClockName)
{
    31e0:	b500      	push	{lr}
    31e2:	b085      	sub	sp, #20
    31e4:	9001      	str	r0, [sp, #4]

    uint32 CallbackIndex;

    CallbackIndex = Clock_Ip_au8GateCallbackIndex[Clock_Ip_au8ClockFeatures[ClockName][CLOCK_IP_CALLBACK]];
    31e6:	490c      	ldr	r1, [pc, #48]	; (3218 <Clock_Ip_EnableModuleClock+0x38>)
    31e8:	9a01      	ldr	r2, [sp, #4]
    31ea:	4613      	mov	r3, r2
    31ec:	00db      	lsls	r3, r3, #3
    31ee:	4413      	add	r3, r2
    31f0:	440b      	add	r3, r1
    31f2:	3301      	adds	r3, #1
    31f4:	781b      	ldrb	r3, [r3, #0]
    31f6:	461a      	mov	r2, r3
    31f8:	4b08      	ldr	r3, [pc, #32]	; (321c <Clock_Ip_EnableModuleClock+0x3c>)
    31fa:	5c9b      	ldrb	r3, [r3, r2]
    31fc:	9303      	str	r3, [sp, #12]
    Clock_Ip_axGateCallbacks[CallbackIndex].Update(ClockName,FALSE);
    31fe:	4a08      	ldr	r2, [pc, #32]	; (3220 <Clock_Ip_EnableModuleClock+0x40>)
    3200:	9b03      	ldr	r3, [sp, #12]
    3202:	00db      	lsls	r3, r3, #3
    3204:	4413      	add	r3, r2
    3206:	685b      	ldr	r3, [r3, #4]
    3208:	2100      	movs	r1, #0
    320a:	9801      	ldr	r0, [sp, #4]
    320c:	4798      	blx	r3
}
    320e:	bf00      	nop
    3210:	b005      	add	sp, #20
    3212:	f85d fb04 	ldr.w	pc, [sp], #4
    3216:	bf00      	nop
    3218:	00010820 	.word	0x00010820
    321c:	000107c0 	.word	0x000107c0
    3220:	00010da8 	.word	0x00010da8

00003224 <Clock_Ip_PowerModeChangeNotification>:
 * Description   : Notifies clock driver when a power mode is changed.
 *
 * @implements Clock_Ip_PowerModeChangeNotification_Activity
 * END**********************************************************************************/
void Clock_Ip_PowerModeChangeNotification(Clock_Ip_PowerModesType PowerMode,Clock_Ip_PowerNotificationType Notification)
{
    3224:	b500      	push	{lr}
    3226:	b083      	sub	sp, #12
    3228:	9001      	str	r0, [sp, #4]
    322a:	9100      	str	r1, [sp, #0]
    Clock_Ip_bSentFromUpdateDriverContext  = FALSE;
    322c:	4b08      	ldr	r3, [pc, #32]	; (3250 <Clock_Ip_PowerModeChangeNotification+0x2c>)
    322e:	2200      	movs	r2, #0
    3230:	701a      	strb	r2, [r3, #0]
    Clock_Ip_Command(Clock_Ip_pxConfig, CLOCK_IP_INITIALIZE_CLOCK_OBJECTS_COMMAND);
    3232:	4b08      	ldr	r3, [pc, #32]	; (3254 <Clock_Ip_PowerModeChangeNotification+0x30>)
    3234:	681b      	ldr	r3, [r3, #0]
    3236:	2102      	movs	r1, #2
    3238:	4618      	mov	r0, r3
    323a:	f002 fd75 	bl	5d28 <Clock_Ip_Command>

    Clock_Ip_ClockPowerModeChangeNotification(PowerMode, Notification);
    323e:	9900      	ldr	r1, [sp, #0]
    3240:	9801      	ldr	r0, [sp, #4]
    3242:	f002 fc51 	bl	5ae8 <Clock_Ip_ClockPowerModeChangeNotification>
}
    3246:	bf00      	nop
    3248:	b003      	add	sp, #12
    324a:	f85d fb04 	ldr.w	pc, [sp], #4
    324e:	bf00      	nop
    3250:	1fff8b10 	.word	0x1fff8b10
    3254:	1fff8b34 	.word	0x1fff8b34

00003258 <Clock_Ip_SetWaitStates>:
 * Function Name : Clock_Ip_SetWaitStates
 * Description   : Hardware wait states are not supported, checking function.
 *
 *END**************************************************************************/
static void Clock_Ip_SetWaitStates(void)
{
    3258:	b082      	sub	sp, #8
    uint32 Counter = CLOCK_IP_WAIT_STATES_DELAY;
    325a:	f06f 5380 	mvn.w	r3, #268435456	; 0x10000000
    325e:	9301      	str	r3, [sp, #4]
    
    /* HW doesn't support wait states configuration */
    if (DriverContext.WaitStatesAreSupported)
    3260:	4b06      	ldr	r3, [pc, #24]	; (327c <Clock_Ip_SetWaitStates+0x24>)
    3262:	785b      	ldrb	r3, [r3, #1]
    3264:	2b00      	cmp	r3, #0
    3266:	d005      	beq.n	3274 <Clock_Ip_SetWaitStates+0x1c>
        /* Wait states are not supported by HW,
           insert a delay . */

        do
        {
            Counter--;
    3268:	9b01      	ldr	r3, [sp, #4]
    326a:	3b01      	subs	r3, #1
    326c:	9301      	str	r3, [sp, #4]
        }
        while(Counter > 0u);
    326e:	9b01      	ldr	r3, [sp, #4]
    3270:	2b00      	cmp	r3, #0
    3272:	d1f9      	bne.n	3268 <Clock_Ip_SetWaitStates+0x10>
    }
}
    3274:	bf00      	nop
    3276:	b002      	add	sp, #8
    3278:	4770      	bx	lr
    327a:	bf00      	nop
    327c:	1fff8b3c 	.word	0x1fff8b3c

00003280 <Clock_Ip_ReportClockErrors>:
 * Function Name : Clock_Ip_ReportClockErrors
 * Description   : Report clock error
 *
 *END**************************************************************************/
void Clock_Ip_ReportClockErrors(Clock_Ip_NotificationType Error, Clock_Ip_NameType ClockName)
{
    3280:	b500      	push	{lr}
    3282:	b083      	sub	sp, #12
    3284:	9001      	str	r0, [sp, #4]
    3286:	9100      	str	r1, [sp, #0]
    Clock_Ip_pfkNotificationsCallback(Error,ClockName);
    3288:	4b04      	ldr	r3, [pc, #16]	; (329c <Clock_Ip_ReportClockErrors+0x1c>)
    328a:	681b      	ldr	r3, [r3, #0]
    328c:	9900      	ldr	r1, [sp, #0]
    328e:	9801      	ldr	r0, [sp, #4]
    3290:	4798      	blx	r3
}
    3292:	bf00      	nop
    3294:	b003      	add	sp, #12
    3296:	f85d fb04 	ldr.w	pc, [sp], #4
    329a:	bf00      	nop
    329c:	1fff8b14 	.word	0x1fff8b14

000032a0 <Clock_Ip_StartTimeout>:
 *END**************************************************************************/
void Clock_Ip_StartTimeout(uint32 *StartTimeOut,
                       uint32 *ElapsedTimeOut,
                       uint32 *TimeoutTicksOut,
                       uint32 TimeoutUs)
{
    32a0:	b500      	push	{lr}
    32a2:	b085      	sub	sp, #20
    32a4:	9003      	str	r0, [sp, #12]
    32a6:	9102      	str	r1, [sp, #8]
    32a8:	9201      	str	r2, [sp, #4]
    32aa:	9300      	str	r3, [sp, #0]
    *StartTimeOut    = OsIf_GetCounter(CLOCK_IP_TIMEOUT_TYPE);
    32ac:	2000      	movs	r0, #0
    32ae:	f7fe ffd1 	bl	2254 <OsIf_GetCounter>
    32b2:	4602      	mov	r2, r0
    32b4:	9b03      	ldr	r3, [sp, #12]
    32b6:	601a      	str	r2, [r3, #0]
    *ElapsedTimeOut  = 0U;
    32b8:	9b02      	ldr	r3, [sp, #8]
    32ba:	2200      	movs	r2, #0
    32bc:	601a      	str	r2, [r3, #0]
    *TimeoutTicksOut = OsIf_MicrosToTicks(TimeoutUs, CLOCK_IP_TIMEOUT_TYPE);
    32be:	2100      	movs	r1, #0
    32c0:	9800      	ldr	r0, [sp, #0]
    32c2:	f7ff f813 	bl	22ec <OsIf_MicrosToTicks>
    32c6:	4602      	mov	r2, r0
    32c8:	9b01      	ldr	r3, [sp, #4]
    32ca:	601a      	str	r2, [r3, #0]
}
    32cc:	bf00      	nop
    32ce:	b005      	add	sp, #20
    32d0:	f85d fb04 	ldr.w	pc, [sp], #4

000032d4 <Clock_Ip_TimeoutExpired>:
 *
 *END**************************************************************************/
boolean Clock_Ip_TimeoutExpired(uint32 *StartTimeInOut,
                            uint32 *ElapsedTimeInOut,
                            uint32 TimeoutTicks)
{
    32d4:	b500      	push	{lr}
    32d6:	b087      	sub	sp, #28
    32d8:	9003      	str	r0, [sp, #12]
    32da:	9102      	str	r1, [sp, #8]
    32dc:	9201      	str	r2, [sp, #4]
    boolean RetVal = FALSE;
    32de:	2300      	movs	r3, #0
    32e0:	f88d 3017 	strb.w	r3, [sp, #23]
    *ElapsedTimeInOut += OsIf_GetElapsed(StartTimeInOut, CLOCK_IP_TIMEOUT_TYPE);
    32e4:	2100      	movs	r1, #0
    32e6:	9803      	ldr	r0, [sp, #12]
    32e8:	f7fe ffcd 	bl	2286 <OsIf_GetElapsed>
    32ec:	4602      	mov	r2, r0
    32ee:	9b02      	ldr	r3, [sp, #8]
    32f0:	681b      	ldr	r3, [r3, #0]
    32f2:	441a      	add	r2, r3
    32f4:	9b02      	ldr	r3, [sp, #8]
    32f6:	601a      	str	r2, [r3, #0]

    if (*ElapsedTimeInOut >= TimeoutTicks)
    32f8:	9b02      	ldr	r3, [sp, #8]
    32fa:	681b      	ldr	r3, [r3, #0]
    32fc:	9a01      	ldr	r2, [sp, #4]
    32fe:	429a      	cmp	r2, r3
    3300:	d802      	bhi.n	3308 <Clock_Ip_TimeoutExpired+0x34>
    {
        RetVal = TRUE;
    3302:	2301      	movs	r3, #1
    3304:	f88d 3017 	strb.w	r3, [sp, #23]
    }
    return RetVal;
    3308:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    330c:	4618      	mov	r0, r3
    330e:	b007      	add	sp, #28
    3310:	f85d fb04 	ldr.w	pc, [sp], #4

00003314 <Clock_Ip_Callback_DividerEmpty>:
/* Clock start section code */

#include "Mcu_MemMap.h"

static void Clock_Ip_Callback_DividerEmpty(Clock_Ip_DividerConfigType const* Config)
{
    3314:	b082      	sub	sp, #8
    3316:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    3318:	bf00      	nop
    331a:	b002      	add	sp, #8
    331c:	4770      	bx	lr

0000331e <Clock_Ip_SetScgAsyncDiv1>:

#ifdef CLOCK_IP_SCG_ASYNC_DIV1
static void Clock_Ip_SetScgAsyncDiv1(Clock_Ip_DividerConfigType const* Config)
{
    331e:	b500      	push	{lr}
    3320:	b083      	sub	sp, #12
    3322:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3324:	9b01      	ldr	r3, [sp, #4]
    3326:	2b00      	cmp	r3, #0
    3328:	d002      	beq.n	3330 <Clock_Ip_SetScgAsyncDiv1+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgAsyncDiv1_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgAsyncDiv1_TrustedCall(Config);
    332a:	9801      	ldr	r0, [sp, #4]
    332c:	f000 f8ad 	bl	348a <Clock_Ip_SetScgAsyncDiv1_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3330:	bf00      	nop
    3332:	b003      	add	sp, #12
    3334:	f85d fb04 	ldr.w	pc, [sp], #4

00003338 <Clock_Ip_SetScgAsyncDiv2>:
#endif

#ifdef CLOCK_IP_SCG_ASYNC_DIV2
static void Clock_Ip_SetScgAsyncDiv2(Clock_Ip_DividerConfigType const* Config)
{
    3338:	b500      	push	{lr}
    333a:	b083      	sub	sp, #12
    333c:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    333e:	9b01      	ldr	r3, [sp, #4]
    3340:	2b00      	cmp	r3, #0
    3342:	d002      	beq.n	334a <Clock_Ip_SetScgAsyncDiv2+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgAsyncDiv2_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgAsyncDiv2_TrustedCall(Config);
    3344:	9801      	ldr	r0, [sp, #4]
    3346:	f000 f8cd 	bl	34e4 <Clock_Ip_SetScgAsyncDiv2_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    334a:	bf00      	nop
    334c:	b003      	add	sp, #12
    334e:	f85d fb04 	ldr.w	pc, [sp], #4

00003352 <Clock_Ip_SetScgRunDivcore>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_RUN
static void Clock_Ip_SetScgRunDivcore(Clock_Ip_DividerConfigType const* Config)
{
    3352:	b500      	push	{lr}
    3354:	b083      	sub	sp, #12
    3356:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3358:	9b01      	ldr	r3, [sp, #4]
    335a:	2b00      	cmp	r3, #0
    335c:	d002      	beq.n	3364 <Clock_Ip_SetScgRunDivcore+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgRunDivcore_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgRunDivcore_TrustedCall(Config);
    335e:	9801      	ldr	r0, [sp, #4]
    3360:	f000 f8ee 	bl	3540 <Clock_Ip_SetScgRunDivcore_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3364:	bf00      	nop
    3366:	b003      	add	sp, #12
    3368:	f85d fb04 	ldr.w	pc, [sp], #4

0000336c <Clock_Ip_SetScgRunDivbus>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_RUN
static void Clock_Ip_SetScgRunDivbus(Clock_Ip_DividerConfigType const* Config)
{
    336c:	b500      	push	{lr}
    336e:	b083      	sub	sp, #12
    3370:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3372:	9b01      	ldr	r3, [sp, #4]
    3374:	2b00      	cmp	r3, #0
    3376:	d002      	beq.n	337e <Clock_Ip_SetScgRunDivbus+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgRunDivbus_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgRunDivbus_TrustedCall(Config);
    3378:	9801      	ldr	r0, [sp, #4]
    337a:	f000 f8f9 	bl	3570 <Clock_Ip_SetScgRunDivbus_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    337e:	bf00      	nop
    3380:	b003      	add	sp, #12
    3382:	f85d fb04 	ldr.w	pc, [sp], #4

00003386 <Clock_Ip_SetScgRunDivslow>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_RUN
static void Clock_Ip_SetScgRunDivslow(Clock_Ip_DividerConfigType const* Config)
{
    3386:	b500      	push	{lr}
    3388:	b083      	sub	sp, #12
    338a:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    338c:	9b01      	ldr	r3, [sp, #4]
    338e:	2b00      	cmp	r3, #0
    3390:	d002      	beq.n	3398 <Clock_Ip_SetScgRunDivslow+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgRunDivslow_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgRunDivslow_TrustedCall(Config);
    3392:	9801      	ldr	r0, [sp, #4]
    3394:	f000 f904 	bl	35a0 <Clock_Ip_SetScgRunDivslow_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3398:	bf00      	nop
    339a:	b003      	add	sp, #12
    339c:	f85d fb04 	ldr.w	pc, [sp], #4

000033a0 <Clock_Ip_SetScgVlprDivcore>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_VLPR
static void Clock_Ip_SetScgVlprDivcore(Clock_Ip_DividerConfigType const* Config)
{
    33a0:	b500      	push	{lr}
    33a2:	b083      	sub	sp, #12
    33a4:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    33a6:	9b01      	ldr	r3, [sp, #4]
    33a8:	2b00      	cmp	r3, #0
    33aa:	d002      	beq.n	33b2 <Clock_Ip_SetScgVlprDivcore+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgVlprDivcore_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgVlprDivcore_TrustedCall(Config);
    33ac:	9801      	ldr	r0, [sp, #4]
    33ae:	f000 f90f 	bl	35d0 <Clock_Ip_SetScgVlprDivcore_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    33b2:	bf00      	nop
    33b4:	b003      	add	sp, #12
    33b6:	f85d fb04 	ldr.w	pc, [sp], #4

000033ba <Clock_Ip_SetScgVlprDivbus>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_VLPR
static void Clock_Ip_SetScgVlprDivbus(Clock_Ip_DividerConfigType const* Config)
{
    33ba:	b500      	push	{lr}
    33bc:	b083      	sub	sp, #12
    33be:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    33c0:	9b01      	ldr	r3, [sp, #4]
    33c2:	2b00      	cmp	r3, #0
    33c4:	d002      	beq.n	33cc <Clock_Ip_SetScgVlprDivbus+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgVlprDivbus_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgVlprDivbus_TrustedCall(Config);
    33c6:	9801      	ldr	r0, [sp, #4]
    33c8:	f000 f91a 	bl	3600 <Clock_Ip_SetScgVlprDivbus_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    33cc:	bf00      	nop
    33ce:	b003      	add	sp, #12
    33d0:	f85d fb04 	ldr.w	pc, [sp], #4

000033d4 <Clock_Ip_SetScgVlprDivslow>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_VLPR
static void Clock_Ip_SetScgVlprDivslow(Clock_Ip_DividerConfigType const* Config)
{
    33d4:	b500      	push	{lr}
    33d6:	b083      	sub	sp, #12
    33d8:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    33da:	9b01      	ldr	r3, [sp, #4]
    33dc:	2b00      	cmp	r3, #0
    33de:	d002      	beq.n	33e6 <Clock_Ip_SetScgVlprDivslow+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgVlprDivslow_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgVlprDivslow_TrustedCall(Config);
    33e0:	9801      	ldr	r0, [sp, #4]
    33e2:	f000 f925 	bl	3630 <Clock_Ip_SetScgVlprDivslow_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    33e6:	bf00      	nop
    33e8:	b003      	add	sp, #12
    33ea:	f85d fb04 	ldr.w	pc, [sp], #4

000033ee <Clock_Ip_SetScgHsrunDivcore>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_HSRUN
static void Clock_Ip_SetScgHsrunDivcore(Clock_Ip_DividerConfigType const* Config)
{
    33ee:	b500      	push	{lr}
    33f0:	b083      	sub	sp, #12
    33f2:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    33f4:	9b01      	ldr	r3, [sp, #4]
    33f6:	2b00      	cmp	r3, #0
    33f8:	d002      	beq.n	3400 <Clock_Ip_SetScgHsrunDivcore+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgHsrunDivcore_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgHsrunDivcore_TrustedCall(Config);
    33fa:	9801      	ldr	r0, [sp, #4]
    33fc:	f000 f930 	bl	3660 <Clock_Ip_SetScgHsrunDivcore_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3400:	bf00      	nop
    3402:	b003      	add	sp, #12
    3404:	f85d fb04 	ldr.w	pc, [sp], #4

00003408 <Clock_Ip_SetScgHsrunDivbus>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_HSRUN
static void Clock_Ip_SetScgHsrunDivbus(Clock_Ip_DividerConfigType const* Config)
{
    3408:	b500      	push	{lr}
    340a:	b083      	sub	sp, #12
    340c:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    340e:	9b01      	ldr	r3, [sp, #4]
    3410:	2b00      	cmp	r3, #0
    3412:	d002      	beq.n	341a <Clock_Ip_SetScgHsrunDivbus+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgHsrunDivbus_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgHsrunDivbus_TrustedCall(Config);
    3414:	9801      	ldr	r0, [sp, #4]
    3416:	f000 f93b 	bl	3690 <Clock_Ip_SetScgHsrunDivbus_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    341a:	bf00      	nop
    341c:	b003      	add	sp, #12
    341e:	f85d fb04 	ldr.w	pc, [sp], #4

00003422 <Clock_Ip_SetScgHsrunDivslow>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_HSRUN
static void Clock_Ip_SetScgHsrunDivslow(Clock_Ip_DividerConfigType const* Config)
{
    3422:	b500      	push	{lr}
    3424:	b083      	sub	sp, #12
    3426:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3428:	9b01      	ldr	r3, [sp, #4]
    342a:	2b00      	cmp	r3, #0
    342c:	d002      	beq.n	3434 <Clock_Ip_SetScgHsrunDivslow+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgHsrunDivslow_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgHsrunDivslow_TrustedCall(Config);
    342e:	9801      	ldr	r0, [sp, #4]
    3430:	f000 f946 	bl	36c0 <Clock_Ip_SetScgHsrunDivslow_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3434:	bf00      	nop
    3436:	b003      	add	sp, #12
    3438:	f85d fb04 	ldr.w	pc, [sp], #4

0000343c <Clock_Ip_SetSimClkoutDiv>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_DIV
static void Clock_Ip_SetSimClkoutDiv(Clock_Ip_DividerConfigType const *Config)
{
    343c:	b500      	push	{lr}
    343e:	b083      	sub	sp, #12
    3440:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3442:	9b01      	ldr	r3, [sp, #4]
    3444:	2b00      	cmp	r3, #0
    3446:	d002      	beq.n	344e <Clock_Ip_SetSimClkoutDiv+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimClkoutDiv_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimClkoutDiv_TrustedCall(Config);
    3448:	9801      	ldr	r0, [sp, #4]
    344a:	f000 f951 	bl	36f0 <Clock_Ip_SetSimClkoutDiv_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    344e:	bf00      	nop
    3450:	b003      	add	sp, #12
    3452:	f85d fb04 	ldr.w	pc, [sp], #4

00003456 <Clock_Ip_SetPccPcdDivFrac>:
#endif

#ifdef CLOCK_IP_PCC_PCD_FRAC
static void Clock_Ip_SetPccPcdDivFrac(Clock_Ip_DividerConfigType const* Config)
{
    3456:	b500      	push	{lr}
    3458:	b083      	sub	sp, #12
    345a:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    345c:	9b01      	ldr	r3, [sp, #4]
    345e:	2b00      	cmp	r3, #0
    3460:	d002      	beq.n	3468 <Clock_Ip_SetPccPcdDivFrac+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetPccPcdDivFrac_TrustedCall,(Config));
      #else
        Clock_Ip_SetPccPcdDivFrac_TrustedCall(Config);
    3462:	9801      	ldr	r0, [sp, #4]
    3464:	f000 f95e 	bl	3724 <Clock_Ip_SetPccPcdDivFrac_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3468:	bf00      	nop
    346a:	b003      	add	sp, #12
    346c:	f85d fb04 	ldr.w	pc, [sp], #4

00003470 <Clock_Ip_SetSimTraceDivMul>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_DIV_MUL
static void Clock_Ip_SetSimTraceDivMul(Clock_Ip_DividerConfigType const* Config)
{
    3470:	b500      	push	{lr}
    3472:	b083      	sub	sp, #12
    3474:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3476:	9b01      	ldr	r3, [sp, #4]
    3478:	2b00      	cmp	r3, #0
    347a:	d002      	beq.n	3482 <Clock_Ip_SetSimTraceDivMul+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimTraceDivMul_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimTraceDivMul_TrustedCall(Config);
    347c:	9801      	ldr	r0, [sp, #4]
    347e:	f000 f98b 	bl	3798 <Clock_Ip_SetSimTraceDivMul_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3482:	bf00      	nop
    3484:	b003      	add	sp, #12
    3486:	f85d fb04 	ldr.w	pc, [sp], #4

0000348a <Clock_Ip_SetScgAsyncDiv1_TrustedCall>:
/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SCG_ASYNC_DIV1
void Clock_Ip_SetScgAsyncDiv1_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    348a:	b086      	sub	sp, #24
    348c:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 Instance      = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    348e:	9b01      	ldr	r3, [sp, #4]
    3490:	681a      	ldr	r2, [r3, #0]
    3492:	4911      	ldr	r1, [pc, #68]	; (34d8 <Clock_Ip_SetScgAsyncDiv1_TrustedCall+0x4e>)
    3494:	4613      	mov	r3, r2
    3496:	00db      	lsls	r3, r3, #3
    3498:	4413      	add	r3, r2
    349a:	440b      	add	r3, r1
    349c:	781b      	ldrb	r3, [r3, #0]
    349e:	9305      	str	r3, [sp, #20]
    uint32 DividerValue  = Clock_Ip_au8DividerValueHardwareValue[Config->Value];    /* Hw value corresponding to divider value. Translate the value by which is divided to hardware value. */
    34a0:	9b01      	ldr	r3, [sp, #4]
    34a2:	685b      	ldr	r3, [r3, #4]
    34a4:	4a0d      	ldr	r2, [pc, #52]	; (34dc <Clock_Ip_SetScgAsyncDiv1_TrustedCall+0x52>)
    34a6:	5cd3      	ldrb	r3, [r2, r3]
    34a8:	9304      	str	r3, [sp, #16]


    RegValue = Clock_Ip_apxScgPeriphAsyncDivs[Instance]->ASYNC_DIV;
    34aa:	4a0d      	ldr	r2, [pc, #52]	; (34e0 <Clock_Ip_SetScgAsyncDiv1_TrustedCall+0x56>)
    34ac:	9b05      	ldr	r3, [sp, #20]
    34ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    34b2:	681b      	ldr	r3, [r3, #0]
    34b4:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_SIRCDIV_SIRCDIV1_MASK;
    34b6:	9b03      	ldr	r3, [sp, #12]
    34b8:	f023 0307 	bic.w	r3, r3, #7
    34bc:	9303      	str	r3, [sp, #12]
    RegValue |= (DividerValue << SCG_SIRCDIV_SIRCDIV1_SHIFT);
    34be:	9a03      	ldr	r2, [sp, #12]
    34c0:	9b04      	ldr	r3, [sp, #16]
    34c2:	4313      	orrs	r3, r2
    34c4:	9303      	str	r3, [sp, #12]
    Clock_Ip_apxScgPeriphAsyncDivs[Instance]->ASYNC_DIV = RegValue;
    34c6:	4a06      	ldr	r2, [pc, #24]	; (34e0 <Clock_Ip_SetScgAsyncDiv1_TrustedCall+0x56>)
    34c8:	9b05      	ldr	r3, [sp, #20]
    34ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    34ce:	9a03      	ldr	r2, [sp, #12]
    34d0:	601a      	str	r2, [r3, #0]
}
    34d2:	bf00      	nop
    34d4:	b006      	add	sp, #24
    34d6:	4770      	bx	lr
    34d8:	00010820 	.word	0x00010820
    34dc:	00010c18 	.word	0x00010c18
    34e0:	00010c5c 	.word	0x00010c5c

000034e4 <Clock_Ip_SetScgAsyncDiv2_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_ASYNC_DIV2
void Clock_Ip_SetScgAsyncDiv2_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    34e4:	b086      	sub	sp, #24
    34e6:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 Instance      = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    34e8:	9b01      	ldr	r3, [sp, #4]
    34ea:	681a      	ldr	r2, [r3, #0]
    34ec:	4911      	ldr	r1, [pc, #68]	; (3534 <Clock_Ip_SetScgAsyncDiv2_TrustedCall+0x50>)
    34ee:	4613      	mov	r3, r2
    34f0:	00db      	lsls	r3, r3, #3
    34f2:	4413      	add	r3, r2
    34f4:	440b      	add	r3, r1
    34f6:	781b      	ldrb	r3, [r3, #0]
    34f8:	9305      	str	r3, [sp, #20]
    uint32 DividerValue  = Clock_Ip_au8DividerValueHardwareValue[Config->Value];    /* Hw value corresponding to divider value. Translate the value by which is divided to hardware value. */
    34fa:	9b01      	ldr	r3, [sp, #4]
    34fc:	685b      	ldr	r3, [r3, #4]
    34fe:	4a0e      	ldr	r2, [pc, #56]	; (3538 <Clock_Ip_SetScgAsyncDiv2_TrustedCall+0x54>)
    3500:	5cd3      	ldrb	r3, [r2, r3]
    3502:	9304      	str	r3, [sp, #16]

    RegValue = Clock_Ip_apxScgPeriphAsyncDivs[Instance]->ASYNC_DIV;
    3504:	4a0d      	ldr	r2, [pc, #52]	; (353c <Clock_Ip_SetScgAsyncDiv2_TrustedCall+0x58>)
    3506:	9b05      	ldr	r3, [sp, #20]
    3508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    350c:	681b      	ldr	r3, [r3, #0]
    350e:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_SIRCDIV_SIRCDIV2_MASK;
    3510:	9b03      	ldr	r3, [sp, #12]
    3512:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    3516:	9303      	str	r3, [sp, #12]
    RegValue |= (DividerValue << SCG_SIRCDIV_SIRCDIV2_SHIFT);
    3518:	9b04      	ldr	r3, [sp, #16]
    351a:	021b      	lsls	r3, r3, #8
    351c:	9a03      	ldr	r2, [sp, #12]
    351e:	4313      	orrs	r3, r2
    3520:	9303      	str	r3, [sp, #12]
    Clock_Ip_apxScgPeriphAsyncDivs[Instance]->ASYNC_DIV = RegValue;
    3522:	4a06      	ldr	r2, [pc, #24]	; (353c <Clock_Ip_SetScgAsyncDiv2_TrustedCall+0x58>)
    3524:	9b05      	ldr	r3, [sp, #20]
    3526:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    352a:	9a03      	ldr	r2, [sp, #12]
    352c:	601a      	str	r2, [r3, #0]
}
    352e:	bf00      	nop
    3530:	b006      	add	sp, #24
    3532:	4770      	bx	lr
    3534:	00010820 	.word	0x00010820
    3538:	00010c18 	.word	0x00010c18
    353c:	00010c5c 	.word	0x00010c5c

00003540 <Clock_Ip_SetScgRunDivcore_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_RUN
/* Set divider value of CORE_RUN_CLK to register */
void Clock_Ip_SetScgRunDivcore_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3540:	b084      	sub	sp, #16
    3542:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->RCCR;
    3544:	4b09      	ldr	r3, [pc, #36]	; (356c <Clock_Ip_SetScgRunDivcore_TrustedCall+0x2c>)
    3546:	695b      	ldr	r3, [r3, #20]
    3548:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_RCCR_DIVCORE_MASK;
    354a:	9b03      	ldr	r3, [sp, #12]
    354c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    3550:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_RCCR_DIVCORE_SHIFT);
    3552:	9b01      	ldr	r3, [sp, #4]
    3554:	685b      	ldr	r3, [r3, #4]
    3556:	3b01      	subs	r3, #1
    3558:	041b      	lsls	r3, r3, #16
    355a:	9a03      	ldr	r2, [sp, #12]
    355c:	4313      	orrs	r3, r2
    355e:	9303      	str	r3, [sp, #12]
    IP_SCG->RCCR = RegValue;
    3560:	4a02      	ldr	r2, [pc, #8]	; (356c <Clock_Ip_SetScgRunDivcore_TrustedCall+0x2c>)
    3562:	9b03      	ldr	r3, [sp, #12]
    3564:	6153      	str	r3, [r2, #20]
}
    3566:	bf00      	nop
    3568:	b004      	add	sp, #16
    356a:	4770      	bx	lr
    356c:	40064000 	.word	0x40064000

00003570 <Clock_Ip_SetScgRunDivbus_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_RUN
/* Set divider value of BUS_RUN_CLK to register */
void Clock_Ip_SetScgRunDivbus_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3570:	b084      	sub	sp, #16
    3572:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->RCCR;
    3574:	4b09      	ldr	r3, [pc, #36]	; (359c <Clock_Ip_SetScgRunDivbus_TrustedCall+0x2c>)
    3576:	695b      	ldr	r3, [r3, #20]
    3578:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_RCCR_DIVBUS_MASK;
    357a:	9b03      	ldr	r3, [sp, #12]
    357c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    3580:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_RCCR_DIVBUS_SHIFT);
    3582:	9b01      	ldr	r3, [sp, #4]
    3584:	685b      	ldr	r3, [r3, #4]
    3586:	3b01      	subs	r3, #1
    3588:	011b      	lsls	r3, r3, #4
    358a:	9a03      	ldr	r2, [sp, #12]
    358c:	4313      	orrs	r3, r2
    358e:	9303      	str	r3, [sp, #12]
    IP_SCG->RCCR = RegValue;
    3590:	4a02      	ldr	r2, [pc, #8]	; (359c <Clock_Ip_SetScgRunDivbus_TrustedCall+0x2c>)
    3592:	9b03      	ldr	r3, [sp, #12]
    3594:	6153      	str	r3, [r2, #20]
}
    3596:	bf00      	nop
    3598:	b004      	add	sp, #16
    359a:	4770      	bx	lr
    359c:	40064000 	.word	0x40064000

000035a0 <Clock_Ip_SetScgRunDivslow_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_RUN
/* Set divider value of SLOW_RUN_CLK to register */
void Clock_Ip_SetScgRunDivslow_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    35a0:	b084      	sub	sp, #16
    35a2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->RCCR;
    35a4:	4b09      	ldr	r3, [pc, #36]	; (35cc <Clock_Ip_SetScgRunDivslow_TrustedCall+0x2c>)
    35a6:	695b      	ldr	r3, [r3, #20]
    35a8:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_RCCR_DIVSLOW_MASK;
    35aa:	9b03      	ldr	r3, [sp, #12]
    35ac:	f023 030f 	bic.w	r3, r3, #15
    35b0:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_RCCR_DIVSLOW_SHIFT);
    35b2:	9b01      	ldr	r3, [sp, #4]
    35b4:	685b      	ldr	r3, [r3, #4]
    35b6:	3b01      	subs	r3, #1
    35b8:	9a03      	ldr	r2, [sp, #12]
    35ba:	4313      	orrs	r3, r2
    35bc:	9303      	str	r3, [sp, #12]
    IP_SCG->RCCR = RegValue;
    35be:	4a03      	ldr	r2, [pc, #12]	; (35cc <Clock_Ip_SetScgRunDivslow_TrustedCall+0x2c>)
    35c0:	9b03      	ldr	r3, [sp, #12]
    35c2:	6153      	str	r3, [r2, #20]
}
    35c4:	bf00      	nop
    35c6:	b004      	add	sp, #16
    35c8:	4770      	bx	lr
    35ca:	bf00      	nop
    35cc:	40064000 	.word	0x40064000

000035d0 <Clock_Ip_SetScgVlprDivcore_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_VLPR
/* Set divider value of CORE_VLPR_CLK to register */
void Clock_Ip_SetScgVlprDivcore_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    35d0:	b084      	sub	sp, #16
    35d2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->VCCR;
    35d4:	4b09      	ldr	r3, [pc, #36]	; (35fc <Clock_Ip_SetScgVlprDivcore_TrustedCall+0x2c>)
    35d6:	699b      	ldr	r3, [r3, #24]
    35d8:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_VCCR_DIVCORE_MASK;
    35da:	9b03      	ldr	r3, [sp, #12]
    35dc:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    35e0:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_VCCR_DIVCORE_SHIFT);
    35e2:	9b01      	ldr	r3, [sp, #4]
    35e4:	685b      	ldr	r3, [r3, #4]
    35e6:	3b01      	subs	r3, #1
    35e8:	041b      	lsls	r3, r3, #16
    35ea:	9a03      	ldr	r2, [sp, #12]
    35ec:	4313      	orrs	r3, r2
    35ee:	9303      	str	r3, [sp, #12]
    IP_SCG->VCCR = RegValue;
    35f0:	4a02      	ldr	r2, [pc, #8]	; (35fc <Clock_Ip_SetScgVlprDivcore_TrustedCall+0x2c>)
    35f2:	9b03      	ldr	r3, [sp, #12]
    35f4:	6193      	str	r3, [r2, #24]
}
    35f6:	bf00      	nop
    35f8:	b004      	add	sp, #16
    35fa:	4770      	bx	lr
    35fc:	40064000 	.word	0x40064000

00003600 <Clock_Ip_SetScgVlprDivbus_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_VLPR
/* Set divider value of BUS_VLPR_CLK to register */
void Clock_Ip_SetScgVlprDivbus_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3600:	b084      	sub	sp, #16
    3602:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->VCCR;
    3604:	4b09      	ldr	r3, [pc, #36]	; (362c <Clock_Ip_SetScgVlprDivbus_TrustedCall+0x2c>)
    3606:	699b      	ldr	r3, [r3, #24]
    3608:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_VCCR_DIVBUS_MASK;
    360a:	9b03      	ldr	r3, [sp, #12]
    360c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    3610:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_VCCR_DIVBUS_SHIFT);
    3612:	9b01      	ldr	r3, [sp, #4]
    3614:	685b      	ldr	r3, [r3, #4]
    3616:	3b01      	subs	r3, #1
    3618:	011b      	lsls	r3, r3, #4
    361a:	9a03      	ldr	r2, [sp, #12]
    361c:	4313      	orrs	r3, r2
    361e:	9303      	str	r3, [sp, #12]
    IP_SCG->VCCR = RegValue;
    3620:	4a02      	ldr	r2, [pc, #8]	; (362c <Clock_Ip_SetScgVlprDivbus_TrustedCall+0x2c>)
    3622:	9b03      	ldr	r3, [sp, #12]
    3624:	6193      	str	r3, [r2, #24]
}
    3626:	bf00      	nop
    3628:	b004      	add	sp, #16
    362a:	4770      	bx	lr
    362c:	40064000 	.word	0x40064000

00003630 <Clock_Ip_SetScgVlprDivslow_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_VLPR
/* Set divider value of SLOW_VLPR_CLK to register */
void Clock_Ip_SetScgVlprDivslow_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3630:	b084      	sub	sp, #16
    3632:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->VCCR;
    3634:	4b09      	ldr	r3, [pc, #36]	; (365c <Clock_Ip_SetScgVlprDivslow_TrustedCall+0x2c>)
    3636:	699b      	ldr	r3, [r3, #24]
    3638:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_VCCR_DIVSLOW_MASK;
    363a:	9b03      	ldr	r3, [sp, #12]
    363c:	f023 030f 	bic.w	r3, r3, #15
    3640:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_VCCR_DIVSLOW_SHIFT);
    3642:	9b01      	ldr	r3, [sp, #4]
    3644:	685b      	ldr	r3, [r3, #4]
    3646:	3b01      	subs	r3, #1
    3648:	9a03      	ldr	r2, [sp, #12]
    364a:	4313      	orrs	r3, r2
    364c:	9303      	str	r3, [sp, #12]
    IP_SCG->VCCR = RegValue;
    364e:	4a03      	ldr	r2, [pc, #12]	; (365c <Clock_Ip_SetScgVlprDivslow_TrustedCall+0x2c>)
    3650:	9b03      	ldr	r3, [sp, #12]
    3652:	6193      	str	r3, [r2, #24]
}
    3654:	bf00      	nop
    3656:	b004      	add	sp, #16
    3658:	4770      	bx	lr
    365a:	bf00      	nop
    365c:	40064000 	.word	0x40064000

00003660 <Clock_Ip_SetScgHsrunDivcore_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVCORE_HSRUN
/* Set divider value of CORE_HSRUN_CLK to register */
void Clock_Ip_SetScgHsrunDivcore_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3660:	b084      	sub	sp, #16
    3662:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->HCCR;
    3664:	4b09      	ldr	r3, [pc, #36]	; (368c <Clock_Ip_SetScgHsrunDivcore_TrustedCall+0x2c>)
    3666:	69db      	ldr	r3, [r3, #28]
    3668:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_HCCR_DIVCORE_MASK;
    366a:	9b03      	ldr	r3, [sp, #12]
    366c:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
    3670:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_HCCR_DIVCORE_SHIFT);
    3672:	9b01      	ldr	r3, [sp, #4]
    3674:	685b      	ldr	r3, [r3, #4]
    3676:	3b01      	subs	r3, #1
    3678:	041b      	lsls	r3, r3, #16
    367a:	9a03      	ldr	r2, [sp, #12]
    367c:	4313      	orrs	r3, r2
    367e:	9303      	str	r3, [sp, #12]
    IP_SCG->HCCR = RegValue;
    3680:	4a02      	ldr	r2, [pc, #8]	; (368c <Clock_Ip_SetScgHsrunDivcore_TrustedCall+0x2c>)
    3682:	9b03      	ldr	r3, [sp, #12]
    3684:	61d3      	str	r3, [r2, #28]
}
    3686:	bf00      	nop
    3688:	b004      	add	sp, #16
    368a:	4770      	bx	lr
    368c:	40064000 	.word	0x40064000

00003690 <Clock_Ip_SetScgHsrunDivbus_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVBUS_HSRUN
/* Set divider value of BUS_HSRUN_CLK to register */
void Clock_Ip_SetScgHsrunDivbus_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3690:	b084      	sub	sp, #16
    3692:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->HCCR;
    3694:	4b09      	ldr	r3, [pc, #36]	; (36bc <Clock_Ip_SetScgHsrunDivbus_TrustedCall+0x2c>)
    3696:	69db      	ldr	r3, [r3, #28]
    3698:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_HCCR_DIVBUS_MASK;
    369a:	9b03      	ldr	r3, [sp, #12]
    369c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    36a0:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_HCCR_DIVBUS_SHIFT);
    36a2:	9b01      	ldr	r3, [sp, #4]
    36a4:	685b      	ldr	r3, [r3, #4]
    36a6:	3b01      	subs	r3, #1
    36a8:	011b      	lsls	r3, r3, #4
    36aa:	9a03      	ldr	r2, [sp, #12]
    36ac:	4313      	orrs	r3, r2
    36ae:	9303      	str	r3, [sp, #12]
    IP_SCG->HCCR = RegValue;
    36b0:	4a02      	ldr	r2, [pc, #8]	; (36bc <Clock_Ip_SetScgHsrunDivbus_TrustedCall+0x2c>)
    36b2:	9b03      	ldr	r3, [sp, #12]
    36b4:	61d3      	str	r3, [r2, #28]
}
    36b6:	bf00      	nop
    36b8:	b004      	add	sp, #16
    36ba:	4770      	bx	lr
    36bc:	40064000 	.word	0x40064000

000036c0 <Clock_Ip_SetScgHsrunDivslow_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_DIVSLOW_HSRUN
/* Set divider value of SLOW_HSRUN_CLK to register */
void Clock_Ip_SetScgHsrunDivslow_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    36c0:	b084      	sub	sp, #16
    36c2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SCG->HCCR;
    36c4:	4b09      	ldr	r3, [pc, #36]	; (36ec <Clock_Ip_SetScgHsrunDivslow_TrustedCall+0x2c>)
    36c6:	69db      	ldr	r3, [r3, #28]
    36c8:	9303      	str	r3, [sp, #12]
    RegValue &= ~SCG_HCCR_DIVSLOW_MASK;
    36ca:	9b03      	ldr	r3, [sp, #12]
    36cc:	f023 030f 	bic.w	r3, r3, #15
    36d0:	9303      	str	r3, [sp, #12]
    RegValue |= ((Config->Value - 1U) << SCG_HCCR_DIVSLOW_SHIFT);
    36d2:	9b01      	ldr	r3, [sp, #4]
    36d4:	685b      	ldr	r3, [r3, #4]
    36d6:	3b01      	subs	r3, #1
    36d8:	9a03      	ldr	r2, [sp, #12]
    36da:	4313      	orrs	r3, r2
    36dc:	9303      	str	r3, [sp, #12]
    IP_SCG->HCCR = RegValue;
    36de:	4a03      	ldr	r2, [pc, #12]	; (36ec <Clock_Ip_SetScgHsrunDivslow_TrustedCall+0x2c>)
    36e0:	9b03      	ldr	r3, [sp, #12]
    36e2:	61d3      	str	r3, [r2, #28]
}
    36e4:	bf00      	nop
    36e6:	b004      	add	sp, #16
    36e8:	4770      	bx	lr
    36ea:	bf00      	nop
    36ec:	40064000 	.word	0x40064000

000036f0 <Clock_Ip_SetSimClkoutDiv_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_DIV
/* Set divider value of CLKOUT0_CLK to register */
void Clock_Ip_SetSimClkoutDiv_TrustedCall(Clock_Ip_DividerConfigType const *Config)
{
    36f0:	b084      	sub	sp, #16
    36f2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->CHIPCTL;
    36f4:	4b0a      	ldr	r3, [pc, #40]	; (3720 <Clock_Ip_SetSimClkoutDiv_TrustedCall+0x30>)
    36f6:	685b      	ldr	r3, [r3, #4]
    36f8:	9303      	str	r3, [sp, #12]
    RegValue &= ~SIM_CHIPCTL_CLKOUTDIV_MASK;
    36fa:	9b03      	ldr	r3, [sp, #12]
    36fc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    3700:	9303      	str	r3, [sp, #12]
    RegValue |= SIM_CHIPCTL_CLKOUTDIV(Config->Value - 1U);
    3702:	9b01      	ldr	r3, [sp, #4]
    3704:	685b      	ldr	r3, [r3, #4]
    3706:	3b01      	subs	r3, #1
    3708:	021b      	lsls	r3, r3, #8
    370a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    370e:	9a03      	ldr	r2, [sp, #12]
    3710:	4313      	orrs	r3, r2
    3712:	9303      	str	r3, [sp, #12]
    IP_SIM->CHIPCTL = RegValue;
    3714:	4a02      	ldr	r2, [pc, #8]	; (3720 <Clock_Ip_SetSimClkoutDiv_TrustedCall+0x30>)
    3716:	9b03      	ldr	r3, [sp, #12]
    3718:	6053      	str	r3, [r2, #4]
}
    371a:	bf00      	nop
    371c:	b004      	add	sp, #16
    371e:	4770      	bx	lr
    3720:	40048000 	.word	0x40048000

00003724 <Clock_Ip_SetPccPcdDivFrac_TrustedCall>:
#endif

#ifdef CLOCK_IP_PCC_PCD_FRAC
void Clock_Ip_SetPccPcdDivFrac_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3724:	b084      	sub	sp, #16
    3726:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_PCC->PCCn[Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_DIVIDER_INDEX]];
    3728:	4919      	ldr	r1, [pc, #100]	; (3790 <Clock_Ip_SetPccPcdDivFrac_TrustedCall+0x6c>)
    372a:	9b01      	ldr	r3, [sp, #4]
    372c:	681a      	ldr	r2, [r3, #0]
    372e:	4819      	ldr	r0, [pc, #100]	; (3794 <Clock_Ip_SetPccPcdDivFrac_TrustedCall+0x70>)
    3730:	4613      	mov	r3, r2
    3732:	00db      	lsls	r3, r3, #3
    3734:	4413      	add	r3, r2
    3736:	4403      	add	r3, r0
    3738:	3305      	adds	r3, #5
    373a:	781b      	ldrb	r3, [r3, #0]
    373c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    3740:	9303      	str	r3, [sp, #12]
    RegValue &= ~(PCC_PCCn_PCD_MASK | PCC_PCCn_FRAC_MASK);
    3742:	9b03      	ldr	r3, [sp, #12]
    3744:	f023 030f 	bic.w	r3, r3, #15
    3748:	9303      	str	r3, [sp, #12]
    RegValue |= PCC_PCCn_PCD(Config->Value - 1U);                            /* Divider */
    374a:	9b01      	ldr	r3, [sp, #4]
    374c:	685b      	ldr	r3, [r3, #4]
    374e:	3b01      	subs	r3, #1
    3750:	f003 0307 	and.w	r3, r3, #7
    3754:	9a03      	ldr	r2, [sp, #12]
    3756:	4313      	orrs	r3, r2
    3758:	9303      	str	r3, [sp, #12]
    RegValue |= PCC_PCCn_FRAC((uint32)(Config->Options[0U]) - 1U);                        /* Multiplier */
    375a:	9b01      	ldr	r3, [sp, #4]
    375c:	7a1b      	ldrb	r3, [r3, #8]
    375e:	3b01      	subs	r3, #1
    3760:	00db      	lsls	r3, r3, #3
    3762:	f003 0308 	and.w	r3, r3, #8
    3766:	9a03      	ldr	r2, [sp, #12]
    3768:	4313      	orrs	r3, r2
    376a:	9303      	str	r3, [sp, #12]
    IP_PCC->PCCn[Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_DIVIDER_INDEX]] = RegValue;
    376c:	4908      	ldr	r1, [pc, #32]	; (3790 <Clock_Ip_SetPccPcdDivFrac_TrustedCall+0x6c>)
    376e:	9b01      	ldr	r3, [sp, #4]
    3770:	681a      	ldr	r2, [r3, #0]
    3772:	4808      	ldr	r0, [pc, #32]	; (3794 <Clock_Ip_SetPccPcdDivFrac_TrustedCall+0x70>)
    3774:	4613      	mov	r3, r2
    3776:	00db      	lsls	r3, r3, #3
    3778:	4413      	add	r3, r2
    377a:	4403      	add	r3, r0
    377c:	3305      	adds	r3, #5
    377e:	781b      	ldrb	r3, [r3, #0]
    3780:	461a      	mov	r2, r3
    3782:	9b03      	ldr	r3, [sp, #12]
    3784:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
}
    3788:	bf00      	nop
    378a:	b004      	add	sp, #16
    378c:	4770      	bx	lr
    378e:	bf00      	nop
    3790:	40065000 	.word	0x40065000
    3794:	00010820 	.word	0x00010820

00003798 <Clock_Ip_SetSimTraceDivMul_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_DIV_MUL
void Clock_Ip_SetSimTraceDivMul_TrustedCall(Clock_Ip_DividerConfigType const* Config)
{
    3798:	b084      	sub	sp, #16
    379a:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    /* Disable TRACEDIVEN to configure TRACEDIV */
    IP_SIM->CLKDIV4  &= ~(SIM_CLKDIV4_TRACEDIVEN_MASK);
    379c:	4b10      	ldr	r3, [pc, #64]	; (37e0 <Clock_Ip_SetSimTraceDivMul_TrustedCall+0x48>)
    379e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    37a0:	4a0f      	ldr	r2, [pc, #60]	; (37e0 <Clock_Ip_SetSimTraceDivMul_TrustedCall+0x48>)
    37a2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
    37a6:	6693      	str	r3, [r2, #104]	; 0x68
    RegValue = IP_SIM->CLKDIV4;
    37a8:	4b0d      	ldr	r3, [pc, #52]	; (37e0 <Clock_Ip_SetSimTraceDivMul_TrustedCall+0x48>)
    37aa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    37ac:	9303      	str	r3, [sp, #12]
    RegValue &= ~(SIM_CLKDIV4_TRACEDIV_MASK | SIM_CLKDIV4_TRACEFRAC_MASK);
    37ae:	9b03      	ldr	r3, [sp, #12]
    37b0:	f023 030f 	bic.w	r3, r3, #15
    37b4:	9303      	str	r3, [sp, #12]
    RegValue |= SIM_CLKDIV4_TRACEDIV((uint32)(Config->Value) - 1U)              |    /* Divider */
    37b6:	9b01      	ldr	r3, [sp, #4]
    37b8:	685b      	ldr	r3, [r3, #4]
    37ba:	3b01      	subs	r3, #1
    37bc:	005b      	lsls	r3, r3, #1
    37be:	f003 020e 	and.w	r2, r3, #14
                     SIM_CLKDIV4_TRACEFRAC((uint32)(Config->Options[0U]) - 1U);                /* Multiplier */
    37c2:	9b01      	ldr	r3, [sp, #4]
    37c4:	7a1b      	ldrb	r3, [r3, #8]
    37c6:	3b01      	subs	r3, #1
    37c8:	f003 0301 	and.w	r3, r3, #1
    RegValue |= SIM_CLKDIV4_TRACEDIV((uint32)(Config->Value) - 1U)              |    /* Divider */
    37cc:	4313      	orrs	r3, r2
    37ce:	9a03      	ldr	r2, [sp, #12]
    37d0:	4313      	orrs	r3, r2
    37d2:	9303      	str	r3, [sp, #12]
    IP_SIM->CLKDIV4 = RegValue;
    37d4:	4a02      	ldr	r2, [pc, #8]	; (37e0 <Clock_Ip_SetSimTraceDivMul_TrustedCall+0x48>)
    37d6:	9b03      	ldr	r3, [sp, #12]
    37d8:	6693      	str	r3, [r2, #104]	; 0x68
}
    37da:	bf00      	nop
    37dc:	b004      	add	sp, #16
    37de:	4770      	bx	lr
    37e0:	40048000 	.word	0x40048000

000037e4 <Clock_Ip_Callback_DividerTriggerEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_Callback_DividerTriggerEmpty(Clock_Ip_DividerTriggerConfigType const* Config)
{
    37e4:	b082      	sub	sp, #8
    37e6:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    37e8:	bf00      	nop
    37ea:	b002      	add	sp, #8
    37ec:	4770      	bx	lr
	...

000037f0 <Clock_Ip_ExternalOscillatorEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_ExternalOscillatorEmpty(Clock_Ip_XoscConfigType const* Config)
{
    37f0:	b082      	sub	sp, #8
    37f2:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    37f4:	bf00      	nop
    37f6:	b002      	add	sp, #8
    37f8:	4770      	bx	lr

000037fa <Clock_Ip_DisableClockIpExternalOscillatorEmpty>:
static void Clock_Ip_DisableClockIpExternalOscillatorEmpty(Clock_Ip_NameType XoscName)
{
    37fa:	b082      	sub	sp, #8
    37fc:	9001      	str	r0, [sp, #4]
    (void)XoscName;
    /* No implementation */
}
    37fe:	bf00      	nop
    3800:	b002      	add	sp, #8
    3802:	4770      	bx	lr

00003804 <Clock_Ip_ResetSOSC>:



#ifdef CLOCK_IP_SOSC_ENABLE
static void Clock_Ip_ResetSOSC(Clock_Ip_XoscConfigType const* Config)
{
    3804:	b500      	push	{lr}
    3806:	b083      	sub	sp, #12
    3808:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    380a:	9b01      	ldr	r3, [sp, #4]
    380c:	2b00      	cmp	r3, #0
    380e:	d002      	beq.n	3816 <Clock_Ip_ResetSOSC+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSOSC_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSOSC_TrustedCall(Config);
    3810:	9801      	ldr	r0, [sp, #4]
    3812:	f000 f86a 	bl	38ea <Clock_Ip_ResetSOSC_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3816:	bf00      	nop
    3818:	b003      	add	sp, #12
    381a:	f85d fb04 	ldr.w	pc, [sp], #4

0000381e <Clock_Ip_SetSOSC>:
static void Clock_Ip_SetSOSC(Clock_Ip_XoscConfigType const* Config)
{
    381e:	b500      	push	{lr}
    3820:	b083      	sub	sp, #12
    3822:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3824:	9b01      	ldr	r3, [sp, #4]
    3826:	2b00      	cmp	r3, #0
    3828:	d002      	beq.n	3830 <Clock_Ip_SetSOSC+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSOSC_TrustedCall,(Config));
      #else
        Clock_Ip_SetSOSC_TrustedCall(Config);
    382a:	9801      	ldr	r0, [sp, #4]
    382c:	f000 f884 	bl	3938 <Clock_Ip_SetSOSC_TrustedCall>
    #if (CLOCK_IP_GET_FREQUENCY_API == STD_ON)
        Clock_Ip_SetExternalOscillatorFrequency(Config->Name,Config->Freq);
    #endif
    #endif
    }
}
    3830:	bf00      	nop
    3832:	b003      	add	sp, #12
    3834:	f85d fb04 	ldr.w	pc, [sp], #4

00003838 <Clock_Ip_CompleteSOSC>:
static void Clock_Ip_CompleteSOSC(Clock_Ip_XoscConfigType const* Config)
{
    3838:	b500      	push	{lr}
    383a:	b089      	sub	sp, #36	; 0x24
    383c:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    383e:	2300      	movs	r3, #0
    3840:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 SoscStatus;

    if (NULL_PTR != Config)
    3844:	9b01      	ldr	r3, [sp, #4]
    3846:	2b00      	cmp	r3, #0
    3848:	d031      	beq.n	38ae <Clock_Ip_CompleteSOSC+0x76>
    {
        /* Configure SOSC. */
        if ((IP_SCG->SOSCCSR & SCG_SOSCCSR_SOSCEN_MASK) != 0U)
    384a:	4b1b      	ldr	r3, [pc, #108]	; (38b8 <Clock_Ip_CompleteSOSC+0x80>)
    384c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    3850:	f003 0301 	and.w	r3, r3, #1
    3854:	2b00      	cmp	r3, #0
    3856:	d02a      	beq.n	38ae <Clock_Ip_CompleteSOSC+0x76>
        {
            Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    3858:	aa03      	add	r2, sp, #12
    385a:	a904      	add	r1, sp, #16
    385c:	a805      	add	r0, sp, #20
    385e:	f24c 3350 	movw	r3, #50000	; 0xc350
    3862:	f7ff fd1d 	bl	32a0 <Clock_Ip_StartTimeout>
            /* Wait until ircosc is locked */
            do
            {
                SoscStatus = (((IP_SCG->SOSCCSR & SCG_SOSCCSR_SOSCVLD_MASK) >> SCG_SOSCCSR_SOSCVLD_SHIFT));
    3866:	4b14      	ldr	r3, [pc, #80]	; (38b8 <Clock_Ip_CompleteSOSC+0x80>)
    3868:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    386c:	0e1b      	lsrs	r3, r3, #24
    386e:	f003 0301 	and.w	r3, r3, #1
    3872:	9306      	str	r3, [sp, #24]
                TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    3874:	9a03      	ldr	r2, [sp, #12]
    3876:	a904      	add	r1, sp, #16
    3878:	ab05      	add	r3, sp, #20
    387a:	4618      	mov	r0, r3
    387c:	f7ff fd2a 	bl	32d4 <Clock_Ip_TimeoutExpired>
    3880:	4603      	mov	r3, r0
    3882:	f88d 301f 	strb.w	r3, [sp, #31]
            }
            while ((0U == SoscStatus) && (FALSE == TimeoutOccurred));
    3886:	9b06      	ldr	r3, [sp, #24]
    3888:	2b00      	cmp	r3, #0
    388a:	d106      	bne.n	389a <Clock_Ip_CompleteSOSC+0x62>
    388c:	f89d 301f 	ldrb.w	r3, [sp, #31]
    3890:	f083 0301 	eor.w	r3, r3, #1
    3894:	b2db      	uxtb	r3, r3
    3896:	2b00      	cmp	r3, #0
    3898:	d1e5      	bne.n	3866 <Clock_Ip_CompleteSOSC+0x2e>

            if (FALSE != TimeoutOccurred)
    389a:	f89d 301f 	ldrb.w	r3, [sp, #31]
    389e:	2b00      	cmp	r3, #0
    38a0:	d005      	beq.n	38ae <Clock_Ip_CompleteSOSC+0x76>
            {
                /* Report timeout error */
                Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    38a2:	9b01      	ldr	r3, [sp, #4]
    38a4:	681b      	ldr	r3, [r3, #0]
    38a6:	4619      	mov	r1, r3
    38a8:	2001      	movs	r0, #1
    38aa:	f7ff fce9 	bl	3280 <Clock_Ip_ReportClockErrors>
        (void)StartTime;
        (void)ElapsedTime;
        (void)TimeoutTicks;
        (void)SoscStatus;
    }
}
    38ae:	bf00      	nop
    38b0:	b009      	add	sp, #36	; 0x24
    38b2:	f85d fb04 	ldr.w	pc, [sp], #4
    38b6:	bf00      	nop
    38b8:	40064000 	.word	0x40064000

000038bc <Clock_Ip_DisableSOSC>:
static void Clock_Ip_DisableSOSC(Clock_Ip_NameType XoscName)
{
    38bc:	b500      	push	{lr}
    38be:	b083      	sub	sp, #12
    38c0:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSOSC_TrustedCall,(XoscName));
  #else
    Clock_Ip_DisableSOSC_TrustedCall(XoscName);
    38c2:	9801      	ldr	r0, [sp, #4]
    38c4:	f000 f8c0 	bl	3a48 <Clock_Ip_DisableSOSC_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    38c8:	bf00      	nop
    38ca:	b003      	add	sp, #12
    38cc:	f85d fb04 	ldr.w	pc, [sp], #4

000038d0 <Clock_Ip_EnableSOSC>:
static void Clock_Ip_EnableSOSC(Clock_Ip_XoscConfigType const* Config)
{
    38d0:	b500      	push	{lr}
    38d2:	b083      	sub	sp, #12
    38d4:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    38d6:	9b01      	ldr	r3, [sp, #4]
    38d8:	2b00      	cmp	r3, #0
    38da:	d002      	beq.n	38e2 <Clock_Ip_EnableSOSC+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSOSC_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSOSC_TrustedCall(Config);
    38dc:	9801      	ldr	r0, [sp, #4]
    38de:	f000 f8c3 	bl	3a68 <Clock_Ip_EnableSOSC_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    38e2:	bf00      	nop
    38e4:	b003      	add	sp, #12
    38e6:	f85d fb04 	ldr.w	pc, [sp], #4

000038ea <Clock_Ip_ResetSOSC_TrustedCall>:
/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SOSC_ENABLE
void Clock_Ip_ResetSOSC_TrustedCall(Clock_Ip_XoscConfigType const* Config)
{
    38ea:	b082      	sub	sp, #8
    38ec:	9001      	str	r0, [sp, #4]
    (void)Config;

    /* Clear LK bit field */
    IP_SCG->SOSCCSR &= (~((uint32)SCG_SOSCCSR_LK_MASK));
    38ee:	4b11      	ldr	r3, [pc, #68]	; (3934 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    38f0:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    38f4:	4a0f      	ldr	r2, [pc, #60]	; (3934 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    38f6:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    38fa:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

    /* Disable clock monitor */
    IP_SCG->SOSCCSR &= (~((uint32)SCG_SOSCCSR_SOSCCM_MASK));
    38fe:	4b0d      	ldr	r3, [pc, #52]	; (3934 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    3900:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    3904:	4a0b      	ldr	r2, [pc, #44]	; (3934 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    3906:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    390a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

    /* Disable clock monitor reset*/
    IP_SCG->SOSCCSR &= (~((uint32)SCG_SOSCCSR_SOSCCMRE_MASK));
    390e:	4b09      	ldr	r3, [pc, #36]	; (3934 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    3910:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    3914:	4a07      	ldr	r2, [pc, #28]	; (3934 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    3916:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    391a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

    /* Disable clock */
    IP_SCG->SOSCCSR &= (~((uint32)SCG_SOSCCSR_SOSCEN_MASK));
    391e:	4b05      	ldr	r3, [pc, #20]	; (3934 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    3920:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    3924:	4a03      	ldr	r2, [pc, #12]	; (3934 <Clock_Ip_ResetSOSC_TrustedCall+0x4a>)
    3926:	f023 0301 	bic.w	r3, r3, #1
    392a:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
}
    392e:	bf00      	nop
    3930:	b002      	add	sp, #8
    3932:	4770      	bx	lr
    3934:	40064000 	.word	0x40064000

00003938 <Clock_Ip_SetSOSC_TrustedCall>:
void Clock_Ip_SetSOSC_TrustedCall(Clock_Ip_XoscConfigType const* Config)
{
    3938:	b082      	sub	sp, #8
    393a:	9001      	str	r0, [sp, #4]
    /* Configure SOSC. */
    if (1U == Config->Enable)
    393c:	9b01      	ldr	r3, [sp, #4]
    393e:	891b      	ldrh	r3, [r3, #8]
    3940:	2b01      	cmp	r3, #1
    3942:	d174      	bne.n	3a2e <Clock_Ip_SetSOSC_TrustedCall+0xf6>
#ifdef CLOCK_IP_GET_FREQUENCY_API
#if (CLOCK_IP_GET_FREQUENCY_API == STD_ON)
        Clock_Ip_SetExternalOscillatorFrequency(Config->Name,Config->Freq);
#endif
#endif
        switch(Config->Gain)
    3944:	9b01      	ldr	r3, [sp, #4]
    3946:	7bdb      	ldrb	r3, [r3, #15]
    3948:	2b00      	cmp	r3, #0
    394a:	d002      	beq.n	3952 <Clock_Ip_SetSOSC_TrustedCall+0x1a>
    394c:	2b01      	cmp	r3, #1
    394e:	d009      	beq.n	3964 <Clock_Ip_SetSOSC_TrustedCall+0x2c>
            default:
            {
                /* Invalid configuration element */
                CLOCK_IP_DEV_ASSERT(FALSE);
            }
            break;
    3950:	e011      	b.n	3976 <Clock_Ip_SetSOSC_TrustedCall+0x3e>
                IP_SCG->SOSCCFG &= ~SCG_SOSCCFG_HGO_MASK;
    3952:	4b39      	ldr	r3, [pc, #228]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    3954:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    3958:	4a37      	ldr	r2, [pc, #220]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    395a:	f023 0308 	bic.w	r3, r3, #8
    395e:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
            break;
    3962:	e008      	b.n	3976 <Clock_Ip_SetSOSC_TrustedCall+0x3e>
                IP_SCG->SOSCCFG |= SCG_SOSCCFG_HGO_MASK;
    3964:	4b34      	ldr	r3, [pc, #208]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    3966:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    396a:	4a33      	ldr	r2, [pc, #204]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    396c:	f043 0308 	orr.w	r3, r3, #8
    3970:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
            break;
    3974:	bf00      	nop
        }


        IP_SCG->SOSCCFG &= ~SCG_SOSCCFG_RANGE_MASK;
    3976:	4b30      	ldr	r3, [pc, #192]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    3978:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    397c:	4a2e      	ldr	r2, [pc, #184]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    397e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    3982:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108

        if ((Config->Freq >= 4000000U) && (Config->Freq < 8000000U))
    3986:	9b01      	ldr	r3, [sp, #4]
    3988:	685b      	ldr	r3, [r3, #4]
    398a:	4a2c      	ldr	r2, [pc, #176]	; (3a3c <Clock_Ip_SetSOSC_TrustedCall+0x104>)
    398c:	4293      	cmp	r3, r2
    398e:	d90d      	bls.n	39ac <Clock_Ip_SetSOSC_TrustedCall+0x74>
    3990:	9b01      	ldr	r3, [sp, #4]
    3992:	685b      	ldr	r3, [r3, #4]
    3994:	4a2a      	ldr	r2, [pc, #168]	; (3a40 <Clock_Ip_SetSOSC_TrustedCall+0x108>)
    3996:	4293      	cmp	r3, r2
    3998:	d208      	bcs.n	39ac <Clock_Ip_SetSOSC_TrustedCall+0x74>
        {
            IP_SCG->SOSCCFG |= SCG_SOSCCFG_RANGE(2U);
    399a:	4b27      	ldr	r3, [pc, #156]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    399c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    39a0:	4a25      	ldr	r2, [pc, #148]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    39a2:	f043 0320 	orr.w	r3, r3, #32
    39a6:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    39aa:	e007      	b.n	39bc <Clock_Ip_SetSOSC_TrustedCall+0x84>
        }
        else
        {
            IP_SCG->SOSCCFG |= SCG_SOSCCFG_RANGE(3U);
    39ac:	4b22      	ldr	r3, [pc, #136]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    39ae:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    39b2:	4a21      	ldr	r2, [pc, #132]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    39b4:	f043 0330 	orr.w	r3, r3, #48	; 0x30
    39b8:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
        }

        if (0U == Config->BypassOption)
    39bc:	9b01      	ldr	r3, [sp, #4]
    39be:	7b1b      	ldrb	r3, [r3, #12]
    39c0:	2b00      	cmp	r3, #0
    39c2:	d108      	bne.n	39d6 <Clock_Ip_SetSOSC_TrustedCall+0x9e>
        {
            IP_SCG->SOSCCFG |= SCG_SOSCCFG_EREFS_MASK;
    39c4:	4b1c      	ldr	r3, [pc, #112]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    39c6:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    39ca:	4a1b      	ldr	r2, [pc, #108]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    39cc:	f043 0304 	orr.w	r3, r3, #4
    39d0:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    39d4:	e007      	b.n	39e6 <Clock_Ip_SetSOSC_TrustedCall+0xae>
        }
        else
        {
            IP_SCG->SOSCCFG &= ~SCG_SOSCCFG_EREFS_MASK;
    39d6:	4b18      	ldr	r3, [pc, #96]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    39d8:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
    39dc:	4a16      	ldr	r2, [pc, #88]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    39de:	f023 0304 	bic.w	r3, r3, #4
    39e2:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
        }


        /* Enable clock, configure monitor, lock register. */
        switch (Config->Monitor)
    39e6:	9b01      	ldr	r3, [sp, #4]
    39e8:	7c1b      	ldrb	r3, [r3, #16]
    39ea:	2b02      	cmp	r3, #2
    39ec:	d011      	beq.n	3a12 <Clock_Ip_SetSOSC_TrustedCall+0xda>
    39ee:	2b02      	cmp	r3, #2
    39f0:	dc14      	bgt.n	3a1c <Clock_Ip_SetSOSC_TrustedCall+0xe4>
    39f2:	2b00      	cmp	r3, #0
    39f4:	d002      	beq.n	39fc <Clock_Ip_SetSOSC_TrustedCall+0xc4>
    39f6:	2b01      	cmp	r3, #1
    39f8:	d005      	beq.n	3a06 <Clock_Ip_SetSOSC_TrustedCall+0xce>
    39fa:	e00f      	b.n	3a1c <Clock_Ip_SetSOSC_TrustedCall+0xe4>
        {
#ifdef CLOCK_IP_HAS_MONITOR_DISABLE
            case CLOCK_IP_HAS_MONITOR_DISABLE:
            {
                IP_SCG->SOSCCSR = SCG_SOSCCSR_SOSCEN(1UL) |
    39fc:	4b0e      	ldr	r3, [pc, #56]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    39fe:	2201      	movs	r2, #1
    3a00:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
                               SCG_SOSCCSR_SOSCCM(0UL) |
                               SCG_SOSCCSR_SOSCCMRE(0UL);
            }
            break;
    3a04:	e014      	b.n	3a30 <Clock_Ip_SetSOSC_TrustedCall+0xf8>
#endif
#ifdef CLOCK_IP_HAS_MONITOR_INT
            case CLOCK_IP_HAS_MONITOR_INT:
            {
                IP_SCG->SOSCCSR = SCG_SOSCCSR_SOSCEN(1UL) |
    3a06:	4b0c      	ldr	r3, [pc, #48]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    3a08:	f04f 1201 	mov.w	r2, #65537	; 0x10001
    3a0c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
                               SCG_SOSCCSR_SOSCCM(1UL) |
                               SCG_SOSCCSR_SOSCCMRE(0UL);
            }
            break;
    3a10:	e00e      	b.n	3a30 <Clock_Ip_SetSOSC_TrustedCall+0xf8>
#endif
#ifdef CLOCK_IP_HAS_MONITOR_RESET
            case CLOCK_IP_HAS_MONITOR_RESET:
            {
                IP_SCG->SOSCCSR = SCG_SOSCCSR_SOSCEN(1UL) |
    3a12:	4b09      	ldr	r3, [pc, #36]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    3a14:	4a0b      	ldr	r2, [pc, #44]	; (3a44 <Clock_Ip_SetSOSC_TrustedCall+0x10c>)
    3a16:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
                               SCG_SOSCCSR_SOSCCM(1UL) |
                               SCG_SOSCCSR_SOSCCMRE(1UL);
            }
            break;
    3a1a:	e009      	b.n	3a30 <Clock_Ip_SetSOSC_TrustedCall+0xf8>
#endif
            default:
                /* Enable SOSC. */
                IP_SCG->SOSCCSR |= SCG_SOSCCSR_SOSCEN_MASK;
    3a1c:	4b06      	ldr	r3, [pc, #24]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    3a1e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    3a22:	4a05      	ldr	r2, [pc, #20]	; (3a38 <Clock_Ip_SetSOSC_TrustedCall+0x100>)
    3a24:	f043 0301 	orr.w	r3, r3, #1
    3a28:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100

                /* Invalid monitor mode */
                CLOCK_IP_DEV_ASSERT(FALSE);
                break;
    3a2c:	e000      	b.n	3a30 <Clock_Ip_SetSOSC_TrustedCall+0xf8>
        }
    }
    3a2e:	bf00      	nop
}
    3a30:	bf00      	nop
    3a32:	b002      	add	sp, #8
    3a34:	4770      	bx	lr
    3a36:	bf00      	nop
    3a38:	40064000 	.word	0x40064000
    3a3c:	003d08ff 	.word	0x003d08ff
    3a40:	007a1200 	.word	0x007a1200
    3a44:	00030001 	.word	0x00030001

00003a48 <Clock_Ip_DisableSOSC_TrustedCall>:

void Clock_Ip_DisableSOSC_TrustedCall(Clock_Ip_NameType XoscName)
{
    3a48:	b082      	sub	sp, #8
    3a4a:	9001      	str	r0, [sp, #4]
    (void)XoscName;

    /* Disable SOSC. */
    IP_SCG->SOSCCSR &= ~SCG_SOSCCSR_SOSCEN_MASK;
    3a4c:	4b05      	ldr	r3, [pc, #20]	; (3a64 <Clock_Ip_DisableSOSC_TrustedCall+0x1c>)
    3a4e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    3a52:	4a04      	ldr	r2, [pc, #16]	; (3a64 <Clock_Ip_DisableSOSC_TrustedCall+0x1c>)
    3a54:	f023 0301 	bic.w	r3, r3, #1
    3a58:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
}
    3a5c:	bf00      	nop
    3a5e:	b002      	add	sp, #8
    3a60:	4770      	bx	lr
    3a62:	bf00      	nop
    3a64:	40064000 	.word	0x40064000

00003a68 <Clock_Ip_EnableSOSC_TrustedCall>:

void Clock_Ip_EnableSOSC_TrustedCall(Clock_Ip_XoscConfigType const* Config)
{
    3a68:	b082      	sub	sp, #8
    3a6a:	9001      	str	r0, [sp, #4]
    if (1U == Config->Enable)
    3a6c:	9b01      	ldr	r3, [sp, #4]
    3a6e:	891b      	ldrh	r3, [r3, #8]
    3a70:	2b01      	cmp	r3, #1
    3a72:	d107      	bne.n	3a84 <Clock_Ip_EnableSOSC_TrustedCall+0x1c>
    {
        /* Enable SOSC. */
        IP_SCG->SOSCCSR |= SCG_SOSCCSR_SOSCEN_MASK;
    3a74:	4b05      	ldr	r3, [pc, #20]	; (3a8c <Clock_Ip_EnableSOSC_TrustedCall+0x24>)
    3a76:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    3a7a:	4a04      	ldr	r2, [pc, #16]	; (3a8c <Clock_Ip_EnableSOSC_TrustedCall+0x24>)
    3a7c:	f043 0301 	orr.w	r3, r3, #1
    3a80:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
    }
}
    3a84:	bf00      	nop
    3a86:	b002      	add	sp, #8
    3a88:	4770      	bx	lr
    3a8a:	bf00      	nop
    3a8c:	40064000 	.word	0x40064000

00003a90 <Clock_Ip_CallbackFracDivEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_CallbackFracDivEmpty(Clock_Ip_FracDivConfigType const* Config)
{
    3a90:	b082      	sub	sp, #8
    3a92:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    3a94:	bf00      	nop
    3a96:	b002      	add	sp, #8
    3a98:	4770      	bx	lr

00003a9a <Clock_Ip_CallbackFracDivEmptyComplete>:

static Clock_Ip_DfsStatusType Clock_Ip_CallbackFracDivEmptyComplete(Clock_Ip_NameType DfsName)
{
    3a9a:	b082      	sub	sp, #8
    3a9c:	9001      	str	r0, [sp, #4]
    (void)DfsName;
    /* No implementation */
    return STATUS_DFS_NOT_ENABLED;
    3a9e:	2300      	movs	r3, #0
}
    3aa0:	4618      	mov	r0, r3
    3aa2:	b002      	add	sp, #8
    3aa4:	4770      	bx	lr

00003aa6 <Clock_Ip_SetExternalSignalFrequency>:
#define MCU_START_SEC_CODE
#include "Mcu_MemMap.h"

/* Set frequency value for External Signal */
void Clock_Ip_SetExternalSignalFrequency(Clock_Ip_NameType SignalName, uint32 Frequency)
{
    3aa6:	b082      	sub	sp, #8
    3aa8:	9001      	str	r0, [sp, #4]
    3aaa:	9100      	str	r1, [sp, #0]
    }
#else
    (void)SignalName;
    (void)Frequency;
#endif
}
    3aac:	bf00      	nop
    3aae:	b002      	add	sp, #8
    3ab0:	4770      	bx	lr
	...

00003ab4 <Clock_Ip_ClockSetGateEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_ClockSetGateEmpty(Clock_Ip_GateConfigType const* Config)
{
    3ab4:	b082      	sub	sp, #8
    3ab6:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    3ab8:	bf00      	nop
    3aba:	b002      	add	sp, #8
    3abc:	4770      	bx	lr

00003abe <Clock_Ip_ClockUpdateGateEmpty>:
static void Clock_Ip_ClockUpdateGateEmpty(Clock_Ip_NameType ClockName, boolean Gate)
{
    3abe:	b082      	sub	sp, #8
    3ac0:	9001      	str	r0, [sp, #4]
    3ac2:	460b      	mov	r3, r1
    3ac4:	f88d 3003 	strb.w	r3, [sp, #3]
    (void)ClockName;
    (void)Gate;
    /* No implementation */
}
    3ac8:	bf00      	nop
    3aca:	b002      	add	sp, #8
    3acc:	4770      	bx	lr

00003ace <Clock_Ip_ClockSetSimLPO1KEnable>:

#ifdef CLOCK_IP_SIM_LPO1K_ENABLE
static void Clock_Ip_ClockSetSimLPO1KEnable(Clock_Ip_GateConfigType const* Config)
{
    3ace:	b500      	push	{lr}
    3ad0:	b083      	sub	sp, #12
    3ad2:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3ad4:	9b01      	ldr	r3, [sp, #4]
    3ad6:	2b00      	cmp	r3, #0
    3ad8:	d002      	beq.n	3ae0 <Clock_Ip_ClockSetSimLPO1KEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall(Config);
    3ada:	9801      	ldr	r0, [sp, #4]
    3adc:	f000 f8e7 	bl	3cae <Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3ae0:	bf00      	nop
    3ae2:	b003      	add	sp, #12
    3ae4:	f85d fb04 	ldr.w	pc, [sp], #4

00003ae8 <Clock_Ip_ClockUpdateSimLPO1KEnable>:

static void Clock_Ip_ClockUpdateSimLPO1KEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    3ae8:	b500      	push	{lr}
    3aea:	b085      	sub	sp, #20
    3aec:	9001      	str	r0, [sp, #4]
    3aee:	460b      	mov	r3, r1
    3af0:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    3af4:	9b01      	ldr	r3, [sp, #4]
    3af6:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    3af8:	f89d 3003 	ldrb.w	r3, [sp, #3]
    3afc:	2b00      	cmp	r3, #0
    3afe:	d003      	beq.n	3b08 <Clock_Ip_ClockUpdateSimLPO1KEnable+0x20>
    {
        Config.Enable = 0U;
    3b00:	2300      	movs	r3, #0
    3b02:	f8ad 300c 	strh.w	r3, [sp, #12]
    3b06:	e002      	b.n	3b0e <Clock_Ip_ClockUpdateSimLPO1KEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    3b08:	2301      	movs	r3, #1
    3b0a:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimLPO1KEnable(&Config);
    3b0e:	ab02      	add	r3, sp, #8
    3b10:	4618      	mov	r0, r3
    3b12:	f7ff ffdc 	bl	3ace <Clock_Ip_ClockSetSimLPO1KEnable>
}
    3b16:	bf00      	nop
    3b18:	b005      	add	sp, #20
    3b1a:	f85d fb04 	ldr.w	pc, [sp], #4

00003b1e <Clock_Ip_ClockSetSimLPO32KEnable>:
#endif

#ifdef CLOCK_IP_SIM_LPO32K_ENABLE
static void Clock_Ip_ClockSetSimLPO32KEnable(Clock_Ip_GateConfigType const* Config)
{
    3b1e:	b500      	push	{lr}
    3b20:	b083      	sub	sp, #12
    3b22:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3b24:	9b01      	ldr	r3, [sp, #4]
    3b26:	2b00      	cmp	r3, #0
    3b28:	d002      	beq.n	3b30 <Clock_Ip_ClockSetSimLPO32KEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall(Config);
    3b2a:	9801      	ldr	r0, [sp, #4]
    3b2c:	f000 f8d6 	bl	3cdc <Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3b30:	bf00      	nop
    3b32:	b003      	add	sp, #12
    3b34:	f85d fb04 	ldr.w	pc, [sp], #4

00003b38 <Clock_Ip_ClockUpdateSimLPO32KEnable>:
static void Clock_Ip_ClockUpdateSimLPO32KEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    3b38:	b500      	push	{lr}
    3b3a:	b085      	sub	sp, #20
    3b3c:	9001      	str	r0, [sp, #4]
    3b3e:	460b      	mov	r3, r1
    3b40:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    3b44:	9b01      	ldr	r3, [sp, #4]
    3b46:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    3b48:	f89d 3003 	ldrb.w	r3, [sp, #3]
    3b4c:	2b00      	cmp	r3, #0
    3b4e:	d003      	beq.n	3b58 <Clock_Ip_ClockUpdateSimLPO32KEnable+0x20>
    {
        Config.Enable = 0U;
    3b50:	2300      	movs	r3, #0
    3b52:	f8ad 300c 	strh.w	r3, [sp, #12]
    3b56:	e002      	b.n	3b5e <Clock_Ip_ClockUpdateSimLPO32KEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    3b58:	2301      	movs	r3, #1
    3b5a:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimLPO32KEnable(&Config);
    3b5e:	ab02      	add	r3, sp, #8
    3b60:	4618      	mov	r0, r3
    3b62:	f7ff ffdc 	bl	3b1e <Clock_Ip_ClockSetSimLPO32KEnable>
}
    3b66:	bf00      	nop
    3b68:	b005      	add	sp, #20
    3b6a:	f85d fb04 	ldr.w	pc, [sp], #4

00003b6e <Clock_Ip_ClockSetSimClkoutEnable>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_ENABLE
static void Clock_Ip_ClockSetSimClkoutEnable(Clock_Ip_GateConfigType const* Config)
{
    3b6e:	b500      	push	{lr}
    3b70:	b083      	sub	sp, #12
    3b72:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3b74:	9b01      	ldr	r3, [sp, #4]
    3b76:	2b00      	cmp	r3, #0
    3b78:	d002      	beq.n	3b80 <Clock_Ip_ClockSetSimClkoutEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimClkoutEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimClkoutEnable_TrustedCall(Config);
    3b7a:	9801      	ldr	r0, [sp, #4]
    3b7c:	f000 f8c6 	bl	3d0c <Clock_Ip_ClockSetSimClkoutEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3b80:	bf00      	nop
    3b82:	b003      	add	sp, #12
    3b84:	f85d fb04 	ldr.w	pc, [sp], #4

00003b88 <Clock_Ip_ClockUpdateSimClkoutEnable>:
static void Clock_Ip_ClockUpdateSimClkoutEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    3b88:	b500      	push	{lr}
    3b8a:	b085      	sub	sp, #20
    3b8c:	9001      	str	r0, [sp, #4]
    3b8e:	460b      	mov	r3, r1
    3b90:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    3b94:	9b01      	ldr	r3, [sp, #4]
    3b96:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    3b98:	f89d 3003 	ldrb.w	r3, [sp, #3]
    3b9c:	2b00      	cmp	r3, #0
    3b9e:	d003      	beq.n	3ba8 <Clock_Ip_ClockUpdateSimClkoutEnable+0x20>
    {
        Config.Enable = 0U;
    3ba0:	2300      	movs	r3, #0
    3ba2:	f8ad 300c 	strh.w	r3, [sp, #12]
    3ba6:	e002      	b.n	3bae <Clock_Ip_ClockUpdateSimClkoutEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    3ba8:	2301      	movs	r3, #1
    3baa:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimClkoutEnable(&Config);
    3bae:	ab02      	add	r3, sp, #8
    3bb0:	4618      	mov	r0, r3
    3bb2:	f7ff ffdc 	bl	3b6e <Clock_Ip_ClockSetSimClkoutEnable>
}
    3bb6:	bf00      	nop
    3bb8:	b005      	add	sp, #20
    3bba:	f85d fb04 	ldr.w	pc, [sp], #4

00003bbe <Clock_Ip_ClockSetPccCgcEnable>:
#endif

#ifdef CLOCK_IP_PCC_CGC_ENABLE
static void Clock_Ip_ClockSetPccCgcEnable(Clock_Ip_GateConfigType const* Config)
{
    3bbe:	b500      	push	{lr}
    3bc0:	b083      	sub	sp, #12
    3bc2:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3bc4:	9b01      	ldr	r3, [sp, #4]
    3bc6:	2b00      	cmp	r3, #0
    3bc8:	d002      	beq.n	3bd0 <Clock_Ip_ClockSetPccCgcEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetPccCgcEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetPccCgcEnable_TrustedCall(Config);
    3bca:	9801      	ldr	r0, [sp, #4]
    3bcc:	f000 f8b6 	bl	3d3c <Clock_Ip_ClockSetPccCgcEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3bd0:	bf00      	nop
    3bd2:	b003      	add	sp, #12
    3bd4:	f85d fb04 	ldr.w	pc, [sp], #4

00003bd8 <Clock_Ip_ClockUpdatePccCgcEnable>:
static void Clock_Ip_ClockUpdatePccCgcEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    3bd8:	b500      	push	{lr}
    3bda:	b085      	sub	sp, #20
    3bdc:	9001      	str	r0, [sp, #4]
    3bde:	460b      	mov	r3, r1
    3be0:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    3be4:	9b01      	ldr	r3, [sp, #4]
    3be6:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    3be8:	f89d 3003 	ldrb.w	r3, [sp, #3]
    3bec:	2b00      	cmp	r3, #0
    3bee:	d003      	beq.n	3bf8 <Clock_Ip_ClockUpdatePccCgcEnable+0x20>
    {
        Config.Enable = 0U;
    3bf0:	2300      	movs	r3, #0
    3bf2:	f8ad 300c 	strh.w	r3, [sp, #12]
    3bf6:	e002      	b.n	3bfe <Clock_Ip_ClockUpdatePccCgcEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    3bf8:	2301      	movs	r3, #1
    3bfa:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetPccCgcEnable(&Config);
    3bfe:	ab02      	add	r3, sp, #8
    3c00:	4618      	mov	r0, r3
    3c02:	f7ff ffdc 	bl	3bbe <Clock_Ip_ClockSetPccCgcEnable>
}
    3c06:	bf00      	nop
    3c08:	b005      	add	sp, #20
    3c0a:	f85d fb04 	ldr.w	pc, [sp], #4

00003c0e <Clock_Ip_ClockSetSimGate>:

#ifdef CLOCK_IP_SIM_PLATCGC_CGC
#define SIM_PLATCGC_CGC_SHIFT(x)   (x)
#define SIM_PLATCGC_CGC_MASK(x)  ((uint32)1U << (x))
static void Clock_Ip_ClockSetSimGate(Clock_Ip_GateConfigType const* Config)
{
    3c0e:	b500      	push	{lr}
    3c10:	b083      	sub	sp, #12
    3c12:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3c14:	9b01      	ldr	r3, [sp, #4]
    3c16:	2b00      	cmp	r3, #0
    3c18:	d002      	beq.n	3c20 <Clock_Ip_ClockSetSimGate+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimGate_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimGate_TrustedCall(Config);
    3c1a:	9801      	ldr	r0, [sp, #4]
    3c1c:	f000 f8bc 	bl	3d98 <Clock_Ip_ClockSetSimGate_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3c20:	bf00      	nop
    3c22:	b003      	add	sp, #12
    3c24:	f85d fb04 	ldr.w	pc, [sp], #4

00003c28 <Clock_Ip_ClockUpdateSimGate>:
static void Clock_Ip_ClockUpdateSimGate(Clock_Ip_NameType ClockName, boolean Gate)
{
    3c28:	b500      	push	{lr}
    3c2a:	b085      	sub	sp, #20
    3c2c:	9001      	str	r0, [sp, #4]
    3c2e:	460b      	mov	r3, r1
    3c30:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    3c34:	9b01      	ldr	r3, [sp, #4]
    3c36:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    3c38:	f89d 3003 	ldrb.w	r3, [sp, #3]
    3c3c:	2b00      	cmp	r3, #0
    3c3e:	d003      	beq.n	3c48 <Clock_Ip_ClockUpdateSimGate+0x20>
    {
        Config.Enable = 0U;
    3c40:	2300      	movs	r3, #0
    3c42:	f8ad 300c 	strh.w	r3, [sp, #12]
    3c46:	e002      	b.n	3c4e <Clock_Ip_ClockUpdateSimGate+0x26>
    }
    else
    {
        Config.Enable = 1U;
    3c48:	2301      	movs	r3, #1
    3c4a:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimGate(&Config);
    3c4e:	ab02      	add	r3, sp, #8
    3c50:	4618      	mov	r0, r3
    3c52:	f7ff ffdc 	bl	3c0e <Clock_Ip_ClockSetSimGate>
}
    3c56:	bf00      	nop
    3c58:	b005      	add	sp, #20
    3c5a:	f85d fb04 	ldr.w	pc, [sp], #4

00003c5e <Clock_Ip_ClockSetSimTraceEnable>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_ENABLE
static void Clock_Ip_ClockSetSimTraceEnable(Clock_Ip_GateConfigType const* Config)
{
    3c5e:	b500      	push	{lr}
    3c60:	b083      	sub	sp, #12
    3c62:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3c64:	9b01      	ldr	r3, [sp, #4]
    3c66:	2b00      	cmp	r3, #0
    3c68:	d002      	beq.n	3c70 <Clock_Ip_ClockSetSimTraceEnable+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ClockSetSimTraceEnable_TrustedCall,(Config));
      #else
        Clock_Ip_ClockSetSimTraceEnable_TrustedCall(Config);
    3c6a:	9801      	ldr	r0, [sp, #4]
    3c6c:	f000 f8c0 	bl	3df0 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3c70:	bf00      	nop
    3c72:	b003      	add	sp, #12
    3c74:	f85d fb04 	ldr.w	pc, [sp], #4

00003c78 <Clock_Ip_ClockUpdateSimTraceEnable>:

static void Clock_Ip_ClockUpdateSimTraceEnable(Clock_Ip_NameType ClockName, boolean Gate)
{
    3c78:	b500      	push	{lr}
    3c7a:	b085      	sub	sp, #20
    3c7c:	9001      	str	r0, [sp, #4]
    3c7e:	460b      	mov	r3, r1
    3c80:	f88d 3003 	strb.w	r3, [sp, #3]
    Clock_Ip_GateConfigType Config;

    Config.Name = ClockName;
    3c84:	9b01      	ldr	r3, [sp, #4]
    3c86:	9302      	str	r3, [sp, #8]
    if (TRUE == Gate)
    3c88:	f89d 3003 	ldrb.w	r3, [sp, #3]
    3c8c:	2b00      	cmp	r3, #0
    3c8e:	d003      	beq.n	3c98 <Clock_Ip_ClockUpdateSimTraceEnable+0x20>
    {
        Config.Enable = 0U;
    3c90:	2300      	movs	r3, #0
    3c92:	f8ad 300c 	strh.w	r3, [sp, #12]
    3c96:	e002      	b.n	3c9e <Clock_Ip_ClockUpdateSimTraceEnable+0x26>
    }
    else
    {
        Config.Enable = 1U;
    3c98:	2301      	movs	r3, #1
    3c9a:	f8ad 300c 	strh.w	r3, [sp, #12]
    }
    /* Write configuration to register */
    Clock_Ip_ClockSetSimTraceEnable(&Config);
    3c9e:	ab02      	add	r3, sp, #8
    3ca0:	4618      	mov	r0, r3
    3ca2:	f7ff ffdc 	bl	3c5e <Clock_Ip_ClockSetSimTraceEnable>
}
    3ca6:	bf00      	nop
    3ca8:	b005      	add	sp, #20
    3caa:	f85d fb04 	ldr.w	pc, [sp], #4

00003cae <Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall>:
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SIM_LPO1K_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    3cae:	b084      	sub	sp, #16
    3cb0:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->LPOCLKS;
    3cb2:	4b09      	ldr	r3, [pc, #36]	; (3cd8 <Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall+0x2a>)
    3cb4:	691b      	ldr	r3, [r3, #16]
    3cb6:	9303      	str	r3, [sp, #12]
    RegValue &= ~SIM_LPOCLKS_LPO1KCLKEN_MASK;
    3cb8:	9b03      	ldr	r3, [sp, #12]
    3cba:	f023 0301 	bic.w	r3, r3, #1
    3cbe:	9303      	str	r3, [sp, #12]
    RegValue |= ((uint32)(Config->Enable) << SIM_LPOCLKS_LPO1KCLKEN_SHIFT);
    3cc0:	9b01      	ldr	r3, [sp, #4]
    3cc2:	889b      	ldrh	r3, [r3, #4]
    3cc4:	461a      	mov	r2, r3
    3cc6:	9b03      	ldr	r3, [sp, #12]
    3cc8:	4313      	orrs	r3, r2
    3cca:	9303      	str	r3, [sp, #12]
    IP_SIM->LPOCLKS = RegValue;
    3ccc:	4a02      	ldr	r2, [pc, #8]	; (3cd8 <Clock_Ip_ClockSetSimLPO1KEnable_TrustedCall+0x2a>)
    3cce:	9b03      	ldr	r3, [sp, #12]
    3cd0:	6113      	str	r3, [r2, #16]
}
    3cd2:	bf00      	nop
    3cd4:	b004      	add	sp, #16
    3cd6:	4770      	bx	lr
    3cd8:	40048000 	.word	0x40048000

00003cdc <Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_LPO32K_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    3cdc:	b084      	sub	sp, #16
    3cde:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->LPOCLKS;
    3ce0:	4b09      	ldr	r3, [pc, #36]	; (3d08 <Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall+0x2c>)
    3ce2:	691b      	ldr	r3, [r3, #16]
    3ce4:	9303      	str	r3, [sp, #12]
    RegValue &= ~SIM_LPOCLKS_LPO32KCLKEN_MASK;
    3ce6:	9b03      	ldr	r3, [sp, #12]
    3ce8:	f023 0302 	bic.w	r3, r3, #2
    3cec:	9303      	str	r3, [sp, #12]
    RegValue |= ((uint32)(Config->Enable) << SIM_LPOCLKS_LPO32KCLKEN_SHIFT);
    3cee:	9b01      	ldr	r3, [sp, #4]
    3cf0:	889b      	ldrh	r3, [r3, #4]
    3cf2:	005b      	lsls	r3, r3, #1
    3cf4:	9a03      	ldr	r2, [sp, #12]
    3cf6:	4313      	orrs	r3, r2
    3cf8:	9303      	str	r3, [sp, #12]
    IP_SIM->LPOCLKS = RegValue;
    3cfa:	4a03      	ldr	r2, [pc, #12]	; (3d08 <Clock_Ip_ClockSetSimLPO32KEnable_TrustedCall+0x2c>)
    3cfc:	9b03      	ldr	r3, [sp, #12]
    3cfe:	6113      	str	r3, [r2, #16]
}
    3d00:	bf00      	nop
    3d02:	b004      	add	sp, #16
    3d04:	4770      	bx	lr
    3d06:	bf00      	nop
    3d08:	40048000 	.word	0x40048000

00003d0c <Clock_Ip_ClockSetSimClkoutEnable_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimClkoutEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    3d0c:	b084      	sub	sp, #16
    3d0e:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->CHIPCTL;
    3d10:	4b09      	ldr	r3, [pc, #36]	; (3d38 <Clock_Ip_ClockSetSimClkoutEnable_TrustedCall+0x2c>)
    3d12:	685b      	ldr	r3, [r3, #4]
    3d14:	9303      	str	r3, [sp, #12]
    RegValue &= ~SIM_CHIPCTL_CLKOUTEN_MASK;
    3d16:	9b03      	ldr	r3, [sp, #12]
    3d18:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    3d1c:	9303      	str	r3, [sp, #12]
    RegValue |= ((uint32)(Config->Enable) << SIM_CHIPCTL_CLKOUTEN_SHIFT);
    3d1e:	9b01      	ldr	r3, [sp, #4]
    3d20:	889b      	ldrh	r3, [r3, #4]
    3d22:	02db      	lsls	r3, r3, #11
    3d24:	9a03      	ldr	r2, [sp, #12]
    3d26:	4313      	orrs	r3, r2
    3d28:	9303      	str	r3, [sp, #12]
    IP_SIM->CHIPCTL = RegValue;
    3d2a:	4a03      	ldr	r2, [pc, #12]	; (3d38 <Clock_Ip_ClockSetSimClkoutEnable_TrustedCall+0x2c>)
    3d2c:	9b03      	ldr	r3, [sp, #12]
    3d2e:	6053      	str	r3, [r2, #4]
}
    3d30:	bf00      	nop
    3d32:	b004      	add	sp, #16
    3d34:	4770      	bx	lr
    3d36:	bf00      	nop
    3d38:	40048000 	.word	0x40048000

00003d3c <Clock_Ip_ClockSetPccCgcEnable_TrustedCall>:
#endif

#ifdef CLOCK_IP_PCC_CGC_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetPccCgcEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    3d3c:	b084      	sub	sp, #16
    3d3e:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_PCC->PCCn[Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_GATE_INDEX]];
    3d40:	4913      	ldr	r1, [pc, #76]	; (3d90 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall+0x54>)
    3d42:	9b01      	ldr	r3, [sp, #4]
    3d44:	681a      	ldr	r2, [r3, #0]
    3d46:	4813      	ldr	r0, [pc, #76]	; (3d94 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall+0x58>)
    3d48:	4613      	mov	r3, r2
    3d4a:	00db      	lsls	r3, r3, #3
    3d4c:	4413      	add	r3, r2
    3d4e:	4403      	add	r3, r0
    3d50:	3306      	adds	r3, #6
    3d52:	781b      	ldrb	r3, [r3, #0]
    3d54:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
    3d58:	9303      	str	r3, [sp, #12]
    RegValue &= ~PCC_PCCn_CGC_MASK;
    3d5a:	9b03      	ldr	r3, [sp, #12]
    3d5c:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
    3d60:	9303      	str	r3, [sp, #12]
    RegValue |= ((uint32)(Config->Enable) << PCC_PCCn_CGC_SHIFT);
    3d62:	9b01      	ldr	r3, [sp, #4]
    3d64:	889b      	ldrh	r3, [r3, #4]
    3d66:	079b      	lsls	r3, r3, #30
    3d68:	9a03      	ldr	r2, [sp, #12]
    3d6a:	4313      	orrs	r3, r2
    3d6c:	9303      	str	r3, [sp, #12]
    IP_PCC->PCCn[Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_GATE_INDEX]] = RegValue;
    3d6e:	4908      	ldr	r1, [pc, #32]	; (3d90 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall+0x54>)
    3d70:	9b01      	ldr	r3, [sp, #4]
    3d72:	681a      	ldr	r2, [r3, #0]
    3d74:	4807      	ldr	r0, [pc, #28]	; (3d94 <Clock_Ip_ClockSetPccCgcEnable_TrustedCall+0x58>)
    3d76:	4613      	mov	r3, r2
    3d78:	00db      	lsls	r3, r3, #3
    3d7a:	4413      	add	r3, r2
    3d7c:	4403      	add	r3, r0
    3d7e:	3306      	adds	r3, #6
    3d80:	781b      	ldrb	r3, [r3, #0]
    3d82:	461a      	mov	r2, r3
    3d84:	9b03      	ldr	r3, [sp, #12]
    3d86:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

}
    3d8a:	bf00      	nop
    3d8c:	b004      	add	sp, #16
    3d8e:	4770      	bx	lr
    3d90:	40065000 	.word	0x40065000
    3d94:	00010820 	.word	0x00010820

00003d98 <Clock_Ip_ClockSetSimGate_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_PLATCGC_CGC
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimGate_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    3d98:	b086      	sub	sp, #24
    3d9a:	9001      	str	r0, [sp, #4]
    uint32 Enable = Config->Enable;
    3d9c:	9b01      	ldr	r3, [sp, #4]
    3d9e:	889b      	ldrh	r3, [r3, #4]
    3da0:	9305      	str	r3, [sp, #20]
    uint32 GateIndex = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_GATE_INDEX];
    3da2:	9b01      	ldr	r3, [sp, #4]
    3da4:	681a      	ldr	r2, [r3, #0]
    3da6:	4910      	ldr	r1, [pc, #64]	; (3de8 <Clock_Ip_ClockSetSimGate_TrustedCall+0x50>)
    3da8:	4613      	mov	r3, r2
    3daa:	00db      	lsls	r3, r3, #3
    3dac:	4413      	add	r3, r2
    3dae:	440b      	add	r3, r1
    3db0:	3306      	adds	r3, #6
    3db2:	781b      	ldrb	r3, [r3, #0]
    3db4:	9304      	str	r3, [sp, #16]

    uint32 RegValue = (uint32 )IP_SIM->PLATCGC;
    3db6:	4b0d      	ldr	r3, [pc, #52]	; (3dec <Clock_Ip_ClockSetSimGate_TrustedCall+0x54>)
    3db8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    3dba:	9303      	str	r3, [sp, #12]
    RegValue &= (~((uint32 )SIM_PLATCGC_CGC_MASK(GateIndex)));
    3dbc:	2201      	movs	r2, #1
    3dbe:	9b04      	ldr	r3, [sp, #16]
    3dc0:	fa02 f303 	lsl.w	r3, r2, r3
    3dc4:	43db      	mvns	r3, r3
    3dc6:	9a03      	ldr	r2, [sp, #12]
    3dc8:	4013      	ands	r3, r2
    3dca:	9303      	str	r3, [sp, #12]
    RegValue |= Enable << SIM_PLATCGC_CGC_SHIFT(GateIndex);
    3dcc:	9a05      	ldr	r2, [sp, #20]
    3dce:	9b04      	ldr	r3, [sp, #16]
    3dd0:	fa02 f303 	lsl.w	r3, r2, r3
    3dd4:	9a03      	ldr	r2, [sp, #12]
    3dd6:	4313      	orrs	r3, r2
    3dd8:	9303      	str	r3, [sp, #12]
    IP_SIM->PLATCGC = (uint32 )RegValue;
    3dda:	4a04      	ldr	r2, [pc, #16]	; (3dec <Clock_Ip_ClockSetSimGate_TrustedCall+0x54>)
    3ddc:	9b03      	ldr	r3, [sp, #12]
    3dde:	6413      	str	r3, [r2, #64]	; 0x40
}
    3de0:	bf00      	nop
    3de2:	b006      	add	sp, #24
    3de4:	4770      	bx	lr
    3de6:	bf00      	nop
    3de8:	00010820 	.word	0x00010820
    3dec:	40048000 	.word	0x40048000

00003df0 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_ENABLE
/* Write configuration of clock gate to register */
void Clock_Ip_ClockSetSimTraceEnable_TrustedCall(Clock_Ip_GateConfigType const* Config)
{
    3df0:	b084      	sub	sp, #16
    3df2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    RegValue = IP_SIM->CLKDIV4;
    3df4:	4b0a      	ldr	r3, [pc, #40]	; (3e20 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall+0x30>)
    3df6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
    3df8:	9303      	str	r3, [sp, #12]
    if (1U == Config->Enable)
    3dfa:	9b01      	ldr	r3, [sp, #4]
    3dfc:	889b      	ldrh	r3, [r3, #4]
    3dfe:	2b01      	cmp	r3, #1
    3e00:	d104      	bne.n	3e0c <Clock_Ip_ClockSetSimTraceEnable_TrustedCall+0x1c>
    {
        RegValue |= (SIM_CLKDIV4_TRACEDIVEN_MASK);
    3e02:	9b03      	ldr	r3, [sp, #12]
    3e04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
    3e08:	9303      	str	r3, [sp, #12]
    3e0a:	e003      	b.n	3e14 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall+0x24>
    }
    else
    {
        RegValue &= ~(SIM_CLKDIV4_TRACEDIVEN_MASK);
    3e0c:	9b03      	ldr	r3, [sp, #12]
    3e0e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
    3e12:	9303      	str	r3, [sp, #12]
    }
    IP_SIM->CLKDIV4 = RegValue;
    3e14:	4a02      	ldr	r2, [pc, #8]	; (3e20 <Clock_Ip_ClockSetSimTraceEnable_TrustedCall+0x30>)
    3e16:	9b03      	ldr	r3, [sp, #12]
    3e18:	6693      	str	r3, [r2, #104]	; 0x68
}
    3e1a:	bf00      	nop
    3e1c:	b004      	add	sp, #16
    3e1e:	4770      	bx	lr
    3e20:	40048000 	.word	0x40048000

00003e24 <Clock_Ip_InternalOscillatorEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_InternalOscillatorEmpty(Clock_Ip_IrcoscConfigType const* Config)
{
    3e24:	b082      	sub	sp, #8
    3e26:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    3e28:	bf00      	nop
    3e2a:	b002      	add	sp, #8
    3e2c:	4770      	bx	lr

00003e2e <Clock_Ip_InternalOscillatorEmpty_Disable>:
static void Clock_Ip_InternalOscillatorEmpty_Disable(Clock_Ip_NameType Name)
{
    3e2e:	b082      	sub	sp, #8
    3e30:	9001      	str	r0, [sp, #4]
    (void)Name;
    /* No implementation */
}
    3e32:	bf00      	nop
    3e34:	b002      	add	sp, #8
    3e36:	4770      	bx	lr

00003e38 <Clock_Ip_SetSirc>:
}
#endif

#ifdef CLOCK_IP_SIRC_ENABLE
static void Clock_Ip_SetSirc(Clock_Ip_IrcoscConfigType const* Config)
{
    3e38:	b500      	push	{lr}
    3e3a:	b083      	sub	sp, #12
    3e3c:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3e3e:	9b01      	ldr	r3, [sp, #4]
    3e40:	2b00      	cmp	r3, #0
    3e42:	d002      	beq.n	3e4a <Clock_Ip_SetSirc+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSirc_TrustedCall,(Config));
      #else
        Clock_Ip_SetSirc_TrustedCall(Config);
    3e44:	9801      	ldr	r0, [sp, #4]
    3e46:	f000 f8d1 	bl	3fec <Clock_Ip_SetSirc_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3e4a:	bf00      	nop
    3e4c:	b003      	add	sp, #12
    3e4e:	f85d fb04 	ldr.w	pc, [sp], #4

00003e52 <Clock_Ip_EnableSirc>:
static void Clock_Ip_EnableSirc(Clock_Ip_IrcoscConfigType const* Config)
{
    3e52:	b500      	push	{lr}
    3e54:	b083      	sub	sp, #12
    3e56:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3e58:	9b01      	ldr	r3, [sp, #4]
    3e5a:	2b00      	cmp	r3, #0
    3e5c:	d002      	beq.n	3e64 <Clock_Ip_EnableSirc+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSirc_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSirc_TrustedCall(Config);
    3e5e:	9801      	ldr	r0, [sp, #4]
    3e60:	f000 f950 	bl	4104 <Clock_Ip_EnableSirc_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3e64:	bf00      	nop
    3e66:	b003      	add	sp, #12
    3e68:	f85d fb04 	ldr.w	pc, [sp], #4

00003e6c <Clock_Ip_DisableSirc>:
static void Clock_Ip_DisableSirc(Clock_Ip_NameType Name)
{
    3e6c:	b500      	push	{lr}
    3e6e:	b083      	sub	sp, #12
    3e70:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSirc_TrustedCall,(Name));
  #else
    Clock_Ip_DisableSirc_TrustedCall(Name);
    3e72:	9801      	ldr	r0, [sp, #4]
    3e74:	f000 f98e 	bl	4194 <Clock_Ip_DisableSirc_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    3e78:	bf00      	nop
    3e7a:	b003      	add	sp, #12
    3e7c:	f85d fb04 	ldr.w	pc, [sp], #4

00003e80 <Clock_Ip_SetSircVlp>:
#endif

#ifdef CLOCK_IP_SIRC_VLP_ENABLE
static void Clock_Ip_SetSircVlp(Clock_Ip_IrcoscConfigType const* Config)
{
    3e80:	b500      	push	{lr}
    3e82:	b083      	sub	sp, #12
    3e84:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3e86:	9b01      	ldr	r3, [sp, #4]
    3e88:	2b00      	cmp	r3, #0
    3e8a:	d002      	beq.n	3e92 <Clock_Ip_SetSircVlp+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSircVlp_TrustedCall,(Config));
      #else
        Clock_Ip_SetSircVlp_TrustedCall(Config);
    3e8c:	9801      	ldr	r0, [sp, #4]
    3e8e:	f000 f999 	bl	41c4 <Clock_Ip_SetSircVlp_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3e92:	bf00      	nop
    3e94:	b003      	add	sp, #12
    3e96:	f85d fb04 	ldr.w	pc, [sp], #4

00003e9a <Clock_Ip_EnableSircVlp>:
static void Clock_Ip_EnableSircVlp(Clock_Ip_IrcoscConfigType const* Config)
{
    3e9a:	b500      	push	{lr}
    3e9c:	b083      	sub	sp, #12
    3e9e:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3ea0:	9b01      	ldr	r3, [sp, #4]
    3ea2:	2b00      	cmp	r3, #0
    3ea4:	d002      	beq.n	3eac <Clock_Ip_EnableSircVlp+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSircVlp_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSircVlp_TrustedCall(Config);
    3ea6:	9801      	ldr	r0, [sp, #4]
    3ea8:	f000 f9b0 	bl	420c <Clock_Ip_EnableSircVlp_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3eac:	bf00      	nop
    3eae:	b003      	add	sp, #12
    3eb0:	f85d fb04 	ldr.w	pc, [sp], #4

00003eb4 <Clock_Ip_DisableSircVlp>:
static void Clock_Ip_DisableSircVlp(Clock_Ip_NameType Name)
{
    3eb4:	b500      	push	{lr}
    3eb6:	b083      	sub	sp, #12
    3eb8:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSircVlp_TrustedCall,(Name));
  #else
    Clock_Ip_DisableSircVlp_TrustedCall(Name);
    3eba:	9801      	ldr	r0, [sp, #4]
    3ebc:	f000 f9ba 	bl	4234 <Clock_Ip_DisableSircVlp_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    3ec0:	bf00      	nop
    3ec2:	b003      	add	sp, #12
    3ec4:	f85d fb04 	ldr.w	pc, [sp], #4

00003ec8 <Clock_Ip_SetSircStop>:
#endif

#ifdef CLOCK_IP_SIRC_STOP_ENABLE
static void Clock_Ip_SetSircStop(Clock_Ip_IrcoscConfigType const* Config)
{
    3ec8:	b500      	push	{lr}
    3eca:	b083      	sub	sp, #12
    3ecc:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3ece:	9b01      	ldr	r3, [sp, #4]
    3ed0:	2b00      	cmp	r3, #0
    3ed2:	d002      	beq.n	3eda <Clock_Ip_SetSircStop+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSircStop_TrustedCall,(Config));
      #else
        Clock_Ip_SetSircStop_TrustedCall(Config);
    3ed4:	9801      	ldr	r0, [sp, #4]
    3ed6:	f000 f9bd 	bl	4254 <Clock_Ip_SetSircStop_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3eda:	bf00      	nop
    3edc:	b003      	add	sp, #12
    3ede:	f85d fb04 	ldr.w	pc, [sp], #4

00003ee2 <Clock_Ip_EnableSircStop>:
static void Clock_Ip_EnableSircStop(Clock_Ip_IrcoscConfigType const* Config)
{
    3ee2:	b500      	push	{lr}
    3ee4:	b083      	sub	sp, #12
    3ee6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3ee8:	9b01      	ldr	r3, [sp, #4]
    3eea:	2b00      	cmp	r3, #0
    3eec:	d002      	beq.n	3ef4 <Clock_Ip_EnableSircStop+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSircStop_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSircStop_TrustedCall(Config);
    3eee:	9801      	ldr	r0, [sp, #4]
    3ef0:	f000 f9d4 	bl	429c <Clock_Ip_EnableSircStop_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3ef4:	bf00      	nop
    3ef6:	b003      	add	sp, #12
    3ef8:	f85d fb04 	ldr.w	pc, [sp], #4

00003efc <Clock_Ip_DisableSircStop>:
static void Clock_Ip_DisableSircStop(Clock_Ip_NameType Name)
{
    3efc:	b500      	push	{lr}
    3efe:	b083      	sub	sp, #12
    3f00:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSircStop_TrustedCall,(Name));
  #else
    Clock_Ip_DisableSircStop_TrustedCall(Name);
    3f02:	9801      	ldr	r0, [sp, #4]
    3f04:	f000 f9de 	bl	42c4 <Clock_Ip_DisableSircStop_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    3f08:	bf00      	nop
    3f0a:	b003      	add	sp, #12
    3f0c:	f85d fb04 	ldr.w	pc, [sp], #4

00003f10 <SetInputSouceSytemClock>:

#ifdef CLOCK_IP_FIRC_ENABLE
#define CLOCK_IP_SIRC_CLK_SOURCE 2U
#define CLOCK_IP_FIRC_CLK_SOURCE 3U
static void SetInputSouceSytemClock(uint32 SourceClock)
{
    3f10:	b500      	push	{lr}
    3f12:	b089      	sub	sp, #36	; 0x24
    3f14:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    boolean TimeoutOccurred = FALSE;
    3f16:	2300      	movs	r3, #0
    3f18:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 ScsStatus;

    RegValue = IP_SCG->RCCR;
    3f1c:	4b20      	ldr	r3, [pc, #128]	; (3fa0 <SetInputSouceSytemClock+0x90>)
    3f1e:	695b      	ldr	r3, [r3, #20]
    3f20:	9306      	str	r3, [sp, #24]
    RegValue &= ~SCG_RCCR_SCS_MASK;
    3f22:	9b06      	ldr	r3, [sp, #24]
    3f24:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    3f28:	9306      	str	r3, [sp, #24]
    RegValue |= (SourceClock << SCG_RCCR_SCS_SHIFT);
    3f2a:	9b01      	ldr	r3, [sp, #4]
    3f2c:	061b      	lsls	r3, r3, #24
    3f2e:	9a06      	ldr	r2, [sp, #24]
    3f30:	4313      	orrs	r3, r2
    3f32:	9306      	str	r3, [sp, #24]
    IP_SCG->RCCR = RegValue;
    3f34:	4a1a      	ldr	r2, [pc, #104]	; (3fa0 <SetInputSouceSytemClock+0x90>)
    3f36:	9b06      	ldr	r3, [sp, #24]
    3f38:	6153      	str	r3, [r2, #20]

    Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    3f3a:	aa02      	add	r2, sp, #8
    3f3c:	a903      	add	r1, sp, #12
    3f3e:	a804      	add	r0, sp, #16
    3f40:	f24c 3350 	movw	r3, #50000	; 0xc350
    3f44:	f7ff f9ac 	bl	32a0 <Clock_Ip_StartTimeout>
    do
    {
        ScsStatus = (((IP_SCG->CSR & SCG_CSR_SCS_MASK) >> SCG_CSR_SCS_SHIFT) != (SourceClock))?0U:1U;
    3f48:	4b15      	ldr	r3, [pc, #84]	; (3fa0 <SetInputSouceSytemClock+0x90>)
    3f4a:	691b      	ldr	r3, [r3, #16]
    3f4c:	0e1b      	lsrs	r3, r3, #24
    3f4e:	f003 030f 	and.w	r3, r3, #15
    3f52:	9a01      	ldr	r2, [sp, #4]
    3f54:	429a      	cmp	r2, r3
    3f56:	bf0c      	ite	eq
    3f58:	2301      	moveq	r3, #1
    3f5a:	2300      	movne	r3, #0
    3f5c:	b2db      	uxtb	r3, r3
    3f5e:	9305      	str	r3, [sp, #20]
        TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    3f60:	9a02      	ldr	r2, [sp, #8]
    3f62:	a903      	add	r1, sp, #12
    3f64:	ab04      	add	r3, sp, #16
    3f66:	4618      	mov	r0, r3
    3f68:	f7ff f9b4 	bl	32d4 <Clock_Ip_TimeoutExpired>
    3f6c:	4603      	mov	r3, r0
    3f6e:	f88d 301f 	strb.w	r3, [sp, #31]
    }
    while ((0U == ScsStatus) && (FALSE == TimeoutOccurred));
    3f72:	9b05      	ldr	r3, [sp, #20]
    3f74:	2b00      	cmp	r3, #0
    3f76:	d106      	bne.n	3f86 <SetInputSouceSytemClock+0x76>
    3f78:	f89d 301f 	ldrb.w	r3, [sp, #31]
    3f7c:	f083 0301 	eor.w	r3, r3, #1
    3f80:	b2db      	uxtb	r3, r3
    3f82:	2b00      	cmp	r3, #0
    3f84:	d1e0      	bne.n	3f48 <SetInputSouceSytemClock+0x38>

    if (FALSE != TimeoutOccurred)
    3f86:	f89d 301f 	ldrb.w	r3, [sp, #31]
    3f8a:	2b00      	cmp	r3, #0
    3f8c:	d003      	beq.n	3f96 <SetInputSouceSytemClock+0x86>
    {
        /* Report timeout error */
        Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, FIRC_CLK);
    3f8e:	2105      	movs	r1, #5
    3f90:	2001      	movs	r0, #1
    3f92:	f7ff f975 	bl	3280 <Clock_Ip_ReportClockErrors>
    }
}
    3f96:	bf00      	nop
    3f98:	b009      	add	sp, #36	; 0x24
    3f9a:	f85d fb04 	ldr.w	pc, [sp], #4
    3f9e:	bf00      	nop
    3fa0:	40064000 	.word	0x40064000

00003fa4 <Clock_Ip_SetFirc>:
static void Clock_Ip_SetFirc(Clock_Ip_IrcoscConfigType const* Config)
{
    3fa4:	b500      	push	{lr}
    3fa6:	b083      	sub	sp, #12
    3fa8:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3faa:	9b01      	ldr	r3, [sp, #4]
    3fac:	2b00      	cmp	r3, #0
    3fae:	d002      	beq.n	3fb6 <Clock_Ip_SetFirc+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetFirc_TrustedCall,(Config));
      #else
        Clock_Ip_SetFirc_TrustedCall(Config);
    3fb0:	9801      	ldr	r0, [sp, #4]
    3fb2:	f000 f997 	bl	42e4 <Clock_Ip_SetFirc_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3fb6:	bf00      	nop
    3fb8:	b003      	add	sp, #12
    3fba:	f85d fb04 	ldr.w	pc, [sp], #4

00003fbe <Clock_Ip_EnableFirc>:
static void Clock_Ip_EnableFirc(Clock_Ip_IrcoscConfigType const* Config)
{
    3fbe:	b500      	push	{lr}
    3fc0:	b083      	sub	sp, #12
    3fc2:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    3fc4:	9b01      	ldr	r3, [sp, #4]
    3fc6:	2b00      	cmp	r3, #0
    3fc8:	d002      	beq.n	3fd0 <Clock_Ip_EnableFirc+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableFirc_TrustedCall,(Config));
      #else
        Clock_Ip_EnableFirc_TrustedCall(Config);
    3fca:	9801      	ldr	r0, [sp, #4]
    3fcc:	f000 fa7e 	bl	44cc <Clock_Ip_EnableFirc_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    3fd0:	bf00      	nop
    3fd2:	b003      	add	sp, #12
    3fd4:	f85d fb04 	ldr.w	pc, [sp], #4

00003fd8 <Clock_Ip_DisableFirc>:
static void Clock_Ip_DisableFirc(Clock_Ip_NameType Name)
{
    3fd8:	b500      	push	{lr}
    3fda:	b083      	sub	sp, #12
    3fdc:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableFirc_TrustedCall,(Name));
  #else
    Clock_Ip_DisableFirc_TrustedCall(Name);
    3fde:	9801      	ldr	r0, [sp, #4]
    3fe0:	f000 fab8 	bl	4554 <Clock_Ip_DisableFirc_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    3fe4:	bf00      	nop
    3fe6:	b003      	add	sp, #12
    3fe8:	f85d fb04 	ldr.w	pc, [sp], #4

00003fec <Clock_Ip_SetSirc_TrustedCall>:
/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SIRC_ENABLE
void Clock_Ip_SetSirc_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    3fec:	b500      	push	{lr}
    3fee:	b08b      	sub	sp, #44	; 0x2c
    3ff0:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    3ff2:	2300      	movs	r3, #0
    3ff4:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 IrcoscStatus;
    Clock_Ip_IrcoscConfigType SircConfig;

    if (NULL_PTR == Config)
    3ff8:	9b01      	ldr	r3, [sp, #4]
    3ffa:	2b00      	cmp	r3, #0
    3ffc:	d10b      	bne.n	4016 <Clock_Ip_SetSirc_TrustedCall+0x2a>
    {
        SircConfig.Name   = FIRC_CLK;
    3ffe:	2305      	movs	r3, #5
    4000:	9302      	str	r3, [sp, #8]
        SircConfig.Range  = 1U;   /* 8MHz */
    4002:	2301      	movs	r3, #1
    4004:	f88d 300f 	strb.w	r3, [sp, #15]
        SircConfig.Enable = 1U;   /* enabled */
    4008:	2301      	movs	r3, #1
    400a:	f8ad 300c 	strh.w	r3, [sp, #12]
        SircConfig.LowPowerModeEnable =1U;
    400e:	2301      	movs	r3, #1
    4010:	f88d 3010 	strb.w	r3, [sp, #16]
    4014:	e00e      	b.n	4034 <Clock_Ip_SetSirc_TrustedCall+0x48>
    }
    else
    {
        SircConfig.Name   = Config->Name;
    4016:	9b01      	ldr	r3, [sp, #4]
    4018:	681b      	ldr	r3, [r3, #0]
    401a:	9302      	str	r3, [sp, #8]
        SircConfig.Range  = Config->Range;
    401c:	9b01      	ldr	r3, [sp, #4]
    401e:	79db      	ldrb	r3, [r3, #7]
    4020:	f88d 300f 	strb.w	r3, [sp, #15]
        SircConfig.Enable = Config->Enable;
    4024:	9b01      	ldr	r3, [sp, #4]
    4026:	889b      	ldrh	r3, [r3, #4]
    4028:	f8ad 300c 	strh.w	r3, [sp, #12]
        SircConfig.LowPowerModeEnable = Config->LowPowerModeEnable;
    402c:	9b01      	ldr	r3, [sp, #4]
    402e:	7a1b      	ldrb	r3, [r3, #8]
    4030:	f88d 3010 	strb.w	r3, [sp, #16]
    }

    /* Clear LK bit field */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_LK_MASK));
    4034:	4b32      	ldr	r3, [pc, #200]	; (4100 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    4036:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    403a:	4a31      	ldr	r2, [pc, #196]	; (4100 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    403c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    4040:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Disable clock */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCEN_MASK));
    4044:	4b2e      	ldr	r3, [pc, #184]	; (4100 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    4046:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    404a:	4a2d      	ldr	r2, [pc, #180]	; (4100 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    404c:	f023 0301 	bic.w	r3, r3, #1
    4050:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Disable SIRC Low Power */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCLPEN_MASK));
    4054:	4b2a      	ldr	r3, [pc, #168]	; (4100 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    4056:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    405a:	4a29      	ldr	r2, [pc, #164]	; (4100 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    405c:	f023 0304 	bic.w	r3, r3, #4
    4060:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Configure SIRC. */
    if (1U == SircConfig.Enable)
    4064:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    4068:	2b01      	cmp	r3, #1
    406a:	d144      	bne.n	40f6 <Clock_Ip_SetSirc_TrustedCall+0x10a>
    {
        /* Step frequency range. */
        IP_SCG->SIRCCFG = SCG_SIRCCFG_RANGE(SircConfig.Range);
    406c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    4070:	4a23      	ldr	r2, [pc, #140]	; (4100 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    4072:	f003 0301 	and.w	r3, r3, #1
    4076:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

        /* Enable clock. */
        IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCEN(1U);
    407a:	4b21      	ldr	r3, [pc, #132]	; (4100 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    407c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4080:	4a1f      	ldr	r2, [pc, #124]	; (4100 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    4082:	f043 0301 	orr.w	r3, r3, #1
    4086:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

        /* Set SIRC in VLP modes */
        IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCLPEN(SircConfig.LowPowerModeEnable);
    408a:	4b1d      	ldr	r3, [pc, #116]	; (4100 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    408c:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    4090:	f89d 3010 	ldrb.w	r3, [sp, #16]
    4094:	009b      	lsls	r3, r3, #2
    4096:	f003 0304 	and.w	r3, r3, #4
    409a:	4919      	ldr	r1, [pc, #100]	; (4100 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    409c:	4313      	orrs	r3, r2
    409e:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200

        Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    40a2:	aa05      	add	r2, sp, #20
    40a4:	a906      	add	r1, sp, #24
    40a6:	a807      	add	r0, sp, #28
    40a8:	f24c 3350 	movw	r3, #50000	; 0xc350
    40ac:	f7ff f8f8 	bl	32a0 <Clock_Ip_StartTimeout>
        /* Wait until ircosc is locked */
        do
        {
            IrcoscStatus = (((IP_SCG->SIRCCSR & SCG_SIRCCSR_SIRCVLD_MASK) >> SCG_SIRCCSR_SIRCVLD_SHIFT));
    40b0:	4b13      	ldr	r3, [pc, #76]	; (4100 <Clock_Ip_SetSirc_TrustedCall+0x114>)
    40b2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    40b6:	0e1b      	lsrs	r3, r3, #24
    40b8:	f003 0301 	and.w	r3, r3, #1
    40bc:	9308      	str	r3, [sp, #32]
            TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    40be:	9a05      	ldr	r2, [sp, #20]
    40c0:	a906      	add	r1, sp, #24
    40c2:	ab07      	add	r3, sp, #28
    40c4:	4618      	mov	r0, r3
    40c6:	f7ff f905 	bl	32d4 <Clock_Ip_TimeoutExpired>
    40ca:	4603      	mov	r3, r0
    40cc:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
        }
        while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    40d0:	9b08      	ldr	r3, [sp, #32]
    40d2:	2b00      	cmp	r3, #0
    40d4:	d106      	bne.n	40e4 <Clock_Ip_SetSirc_TrustedCall+0xf8>
    40d6:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    40da:	f083 0301 	eor.w	r3, r3, #1
    40de:	b2db      	uxtb	r3, r3
    40e0:	2b00      	cmp	r3, #0
    40e2:	d1e5      	bne.n	40b0 <Clock_Ip_SetSirc_TrustedCall+0xc4>

        if (FALSE != TimeoutOccurred)
    40e4:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    40e8:	2b00      	cmp	r3, #0
    40ea:	d004      	beq.n	40f6 <Clock_Ip_SetSirc_TrustedCall+0x10a>
        {
            /* Report timeout error */
            Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, SircConfig.Name);
    40ec:	9b02      	ldr	r3, [sp, #8]
    40ee:	4619      	mov	r1, r3
    40f0:	2001      	movs	r0, #1
    40f2:	f7ff f8c5 	bl	3280 <Clock_Ip_ReportClockErrors>
        }
    }
}
    40f6:	bf00      	nop
    40f8:	b00b      	add	sp, #44	; 0x2c
    40fa:	f85d fb04 	ldr.w	pc, [sp], #4
    40fe:	bf00      	nop
    4100:	40064000 	.word	0x40064000

00004104 <Clock_Ip_EnableSirc_TrustedCall>:
void Clock_Ip_EnableSirc_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    4104:	b500      	push	{lr}
    4106:	b089      	sub	sp, #36	; 0x24
    4108:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    410a:	2300      	movs	r3, #0
    410c:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 IrcoscStatus;

    /* Enable clock. */
    IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCEN(1U);
    4110:	4b1f      	ldr	r3, [pc, #124]	; (4190 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    4112:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4116:	4a1e      	ldr	r2, [pc, #120]	; (4190 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    4118:	f043 0301 	orr.w	r3, r3, #1
    411c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Enable SIRC Low Power */
    IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCLPEN(1UL);
    4120:	4b1b      	ldr	r3, [pc, #108]	; (4190 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    4122:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4126:	4a1a      	ldr	r2, [pc, #104]	; (4190 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    4128:	f043 0304 	orr.w	r3, r3, #4
    412c:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    4130:	aa03      	add	r2, sp, #12
    4132:	a904      	add	r1, sp, #16
    4134:	a805      	add	r0, sp, #20
    4136:	f24c 3350 	movw	r3, #50000	; 0xc350
    413a:	f7ff f8b1 	bl	32a0 <Clock_Ip_StartTimeout>
    /* Wait until ircosc is locked */
    do
    {
        IrcoscStatus = (((IP_SCG->SIRCCSR & SCG_SIRCCSR_SIRCVLD_MASK) >> SCG_SIRCCSR_SIRCVLD_SHIFT));
    413e:	4b14      	ldr	r3, [pc, #80]	; (4190 <Clock_Ip_EnableSirc_TrustedCall+0x8c>)
    4140:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4144:	0e1b      	lsrs	r3, r3, #24
    4146:	f003 0301 	and.w	r3, r3, #1
    414a:	9306      	str	r3, [sp, #24]
        TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    414c:	9a03      	ldr	r2, [sp, #12]
    414e:	a904      	add	r1, sp, #16
    4150:	ab05      	add	r3, sp, #20
    4152:	4618      	mov	r0, r3
    4154:	f7ff f8be 	bl	32d4 <Clock_Ip_TimeoutExpired>
    4158:	4603      	mov	r3, r0
    415a:	f88d 301f 	strb.w	r3, [sp, #31]
    }
    while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    415e:	9b06      	ldr	r3, [sp, #24]
    4160:	2b00      	cmp	r3, #0
    4162:	d106      	bne.n	4172 <Clock_Ip_EnableSirc_TrustedCall+0x6e>
    4164:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4168:	f083 0301 	eor.w	r3, r3, #1
    416c:	b2db      	uxtb	r3, r3
    416e:	2b00      	cmp	r3, #0
    4170:	d1e5      	bne.n	413e <Clock_Ip_EnableSirc_TrustedCall+0x3a>

    if (FALSE != TimeoutOccurred)
    4172:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4176:	2b00      	cmp	r3, #0
    4178:	d005      	beq.n	4186 <Clock_Ip_EnableSirc_TrustedCall+0x82>
    {
        /* Report timeout error */
        Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    417a:	9b01      	ldr	r3, [sp, #4]
    417c:	681b      	ldr	r3, [r3, #0]
    417e:	4619      	mov	r1, r3
    4180:	2001      	movs	r0, #1
    4182:	f7ff f87d 	bl	3280 <Clock_Ip_ReportClockErrors>
    }
}
    4186:	bf00      	nop
    4188:	b009      	add	sp, #36	; 0x24
    418a:	f85d fb04 	ldr.w	pc, [sp], #4
    418e:	bf00      	nop
    4190:	40064000 	.word	0x40064000

00004194 <Clock_Ip_DisableSirc_TrustedCall>:
void Clock_Ip_DisableSirc_TrustedCall(Clock_Ip_NameType Name)
{
    4194:	b082      	sub	sp, #8
    4196:	9001      	str	r0, [sp, #4]
    (void)Name;

    /* Disable clock. */
    IP_SCG->SIRCCSR &= ~SCG_SIRCCSR_SIRCEN_MASK;
    4198:	4b09      	ldr	r3, [pc, #36]	; (41c0 <Clock_Ip_DisableSirc_TrustedCall+0x2c>)
    419a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    419e:	4a08      	ldr	r2, [pc, #32]	; (41c0 <Clock_Ip_DisableSirc_TrustedCall+0x2c>)
    41a0:	f023 0301 	bic.w	r3, r3, #1
    41a4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Disable SIRC Low Power */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCLPEN_MASK));
    41a8:	4b05      	ldr	r3, [pc, #20]	; (41c0 <Clock_Ip_DisableSirc_TrustedCall+0x2c>)
    41aa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    41ae:	4a04      	ldr	r2, [pc, #16]	; (41c0 <Clock_Ip_DisableSirc_TrustedCall+0x2c>)
    41b0:	f023 0304 	bic.w	r3, r3, #4
    41b4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
    41b8:	bf00      	nop
    41ba:	b002      	add	sp, #8
    41bc:	4770      	bx	lr
    41be:	bf00      	nop
    41c0:	40064000 	.word	0x40064000

000041c4 <Clock_Ip_SetSircVlp_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIRC_VLP_ENABLE
void Clock_Ip_SetSircVlp_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    41c4:	b082      	sub	sp, #8
    41c6:	9001      	str	r0, [sp, #4]
    /* Clear LK bit field */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_LK_MASK));
    41c8:	4b0f      	ldr	r3, [pc, #60]	; (4208 <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    41ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    41ce:	4a0e      	ldr	r2, [pc, #56]	; (4208 <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    41d0:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    41d4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCLPEN_MASK));
    41d8:	4b0b      	ldr	r3, [pc, #44]	; (4208 <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    41da:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    41de:	4a0a      	ldr	r2, [pc, #40]	; (4208 <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    41e0:	f023 0304 	bic.w	r3, r3, #4
    41e4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Configure SIRC in VLP mode */
    IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCLPEN(Config->LowPowerModeEnable);
    41e8:	4b07      	ldr	r3, [pc, #28]	; (4208 <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    41ea:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    41ee:	9b01      	ldr	r3, [sp, #4]
    41f0:	7a1b      	ldrb	r3, [r3, #8]
    41f2:	009b      	lsls	r3, r3, #2
    41f4:	f003 0304 	and.w	r3, r3, #4
    41f8:	4903      	ldr	r1, [pc, #12]	; (4208 <Clock_Ip_SetSircVlp_TrustedCall+0x44>)
    41fa:	4313      	orrs	r3, r2
    41fc:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200
}
    4200:	bf00      	nop
    4202:	b002      	add	sp, #8
    4204:	4770      	bx	lr
    4206:	bf00      	nop
    4208:	40064000 	.word	0x40064000

0000420c <Clock_Ip_EnableSircVlp_TrustedCall>:
void Clock_Ip_EnableSircVlp_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    420c:	b082      	sub	sp, #8
    420e:	9001      	str	r0, [sp, #4]
    if (1U == Config->Enable)
    4210:	9b01      	ldr	r3, [sp, #4]
    4212:	889b      	ldrh	r3, [r3, #4]
    4214:	2b01      	cmp	r3, #1
    4216:	d107      	bne.n	4228 <Clock_Ip_EnableSircVlp_TrustedCall+0x1c>
    {
        /* Enable clock in VLP mode */
        IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCLPEN(1U);
    4218:	4b05      	ldr	r3, [pc, #20]	; (4230 <Clock_Ip_EnableSircVlp_TrustedCall+0x24>)
    421a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    421e:	4a04      	ldr	r2, [pc, #16]	; (4230 <Clock_Ip_EnableSircVlp_TrustedCall+0x24>)
    4220:	f043 0304 	orr.w	r3, r3, #4
    4224:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    }
}
    4228:	bf00      	nop
    422a:	b002      	add	sp, #8
    422c:	4770      	bx	lr
    422e:	bf00      	nop
    4230:	40064000 	.word	0x40064000

00004234 <Clock_Ip_DisableSircVlp_TrustedCall>:
void Clock_Ip_DisableSircVlp_TrustedCall(Clock_Ip_NameType Name)
{
    4234:	b082      	sub	sp, #8
    4236:	9001      	str	r0, [sp, #4]
    (void)Name;

    /* Disable clock */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCLPEN_MASK));
    4238:	4b05      	ldr	r3, [pc, #20]	; (4250 <Clock_Ip_DisableSircVlp_TrustedCall+0x1c>)
    423a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    423e:	4a04      	ldr	r2, [pc, #16]	; (4250 <Clock_Ip_DisableSircVlp_TrustedCall+0x1c>)
    4240:	f023 0304 	bic.w	r3, r3, #4
    4244:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
    4248:	bf00      	nop
    424a:	b002      	add	sp, #8
    424c:	4770      	bx	lr
    424e:	bf00      	nop
    4250:	40064000 	.word	0x40064000

00004254 <Clock_Ip_SetSircStop_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIRC_STOP_ENABLE
void Clock_Ip_SetSircStop_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    4254:	b082      	sub	sp, #8
    4256:	9001      	str	r0, [sp, #4]
    (void)Config;

    /* Clear LK bit field */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_LK_MASK));
    4258:	4b0f      	ldr	r3, [pc, #60]	; (4298 <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    425a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    425e:	4a0e      	ldr	r2, [pc, #56]	; (4298 <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    4260:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    4264:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCSTEN_MASK));
    4268:	4b0b      	ldr	r3, [pc, #44]	; (4298 <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    426a:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    426e:	4a0a      	ldr	r2, [pc, #40]	; (4298 <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    4270:	f023 0302 	bic.w	r3, r3, #2
    4274:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200

    /* Configure SIRC in STOP mode */
    IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCSTEN(Config->StopModeEnable);
    4278:	4b07      	ldr	r3, [pc, #28]	; (4298 <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    427a:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
    427e:	9b01      	ldr	r3, [sp, #4]
    4280:	7a5b      	ldrb	r3, [r3, #9]
    4282:	005b      	lsls	r3, r3, #1
    4284:	f003 0302 	and.w	r3, r3, #2
    4288:	4903      	ldr	r1, [pc, #12]	; (4298 <Clock_Ip_SetSircStop_TrustedCall+0x44>)
    428a:	4313      	orrs	r3, r2
    428c:	f8c1 3200 	str.w	r3, [r1, #512]	; 0x200
}
    4290:	bf00      	nop
    4292:	b002      	add	sp, #8
    4294:	4770      	bx	lr
    4296:	bf00      	nop
    4298:	40064000 	.word	0x40064000

0000429c <Clock_Ip_EnableSircStop_TrustedCall>:
void Clock_Ip_EnableSircStop_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    429c:	b082      	sub	sp, #8
    429e:	9001      	str	r0, [sp, #4]
    if (1U == Config->Enable)
    42a0:	9b01      	ldr	r3, [sp, #4]
    42a2:	889b      	ldrh	r3, [r3, #4]
    42a4:	2b01      	cmp	r3, #1
    42a6:	d107      	bne.n	42b8 <Clock_Ip_EnableSircStop_TrustedCall+0x1c>
    {
        /* Enable clock in VLP mode */
        IP_SCG->SIRCCSR |= SCG_SIRCCSR_SIRCSTEN(1U);
    42a8:	4b05      	ldr	r3, [pc, #20]	; (42c0 <Clock_Ip_EnableSircStop_TrustedCall+0x24>)
    42aa:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    42ae:	4a04      	ldr	r2, [pc, #16]	; (42c0 <Clock_Ip_EnableSircStop_TrustedCall+0x24>)
    42b0:	f043 0302 	orr.w	r3, r3, #2
    42b4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
    }
}
    42b8:	bf00      	nop
    42ba:	b002      	add	sp, #8
    42bc:	4770      	bx	lr
    42be:	bf00      	nop
    42c0:	40064000 	.word	0x40064000

000042c4 <Clock_Ip_DisableSircStop_TrustedCall>:
void Clock_Ip_DisableSircStop_TrustedCall(Clock_Ip_NameType Name)
{
    42c4:	b082      	sub	sp, #8
    42c6:	9001      	str	r0, [sp, #4]
    (void)Name;

    /* Disable clock */
    IP_SCG->SIRCCSR &= (~((uint32)SCG_SIRCCSR_SIRCSTEN_MASK));
    42c8:	4b05      	ldr	r3, [pc, #20]	; (42e0 <Clock_Ip_DisableSircStop_TrustedCall+0x1c>)
    42ca:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    42ce:	4a04      	ldr	r2, [pc, #16]	; (42e0 <Clock_Ip_DisableSircStop_TrustedCall+0x1c>)
    42d0:	f023 0302 	bic.w	r3, r3, #2
    42d4:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
    42d8:	bf00      	nop
    42da:	b002      	add	sp, #8
    42dc:	4770      	bx	lr
    42de:	bf00      	nop
    42e0:	40064000 	.word	0x40064000

000042e4 <Clock_Ip_SetFirc_TrustedCall>:
#endif

#ifdef CLOCK_IP_FIRC_ENABLE
void Clock_Ip_SetFirc_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    42e4:	b500      	push	{lr}
    42e6:	b08b      	sub	sp, #44	; 0x2c
    42e8:	9001      	str	r0, [sp, #4]
    uint32 Instance = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    42ea:	9b01      	ldr	r3, [sp, #4]
    42ec:	681a      	ldr	r2, [r3, #0]
    42ee:	4975      	ldr	r1, [pc, #468]	; (44c4 <Clock_Ip_SetFirc_TrustedCall+0x1e0>)
    42f0:	4613      	mov	r3, r2
    42f2:	00db      	lsls	r3, r3, #3
    42f4:	4413      	add	r3, r2
    42f6:	440b      	add	r3, r1
    42f8:	781b      	ldrb	r3, [r3, #0]
    42fa:	9308      	str	r3, [sp, #32]
    boolean TimeoutOccurred = FALSE;
    42fc:	2300      	movs	r3, #0
    42fe:	f88d 301f 	strb.w	r3, [sp, #31]
    boolean SircWasDisabled = FALSE;
    4302:	2300      	movs	r3, #0
    4304:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    uint32 IrcoscStatus;

    (void)Instance;

    /* Clear LK bit field */
    IP_SCG->FIRCCSR &= (uint32)(~(SCG_FIRCCSR_LK_MASK));
    4308:	4b6f      	ldr	r3, [pc, #444]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    430a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    430e:	4a6e      	ldr	r2, [pc, #440]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4310:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    4314:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300

    /* Check that FIRC is used by system clock) */
    if ((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCSEL_MASK) != 0U)
    4318:	4b6b      	ldr	r3, [pc, #428]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    431a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    431e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
    4322:	2b00      	cmp	r3, #0
    4324:	d07d      	beq.n	4422 <Clock_Ip_SetFirc_TrustedCall+0x13e>
    {
        /* Check whether FIRC is already configured as required */
        if ( (Config->Range != ((IP_SCG->FIRCCFG & SCG_FIRCCFG_RANGE_MASK) >> SCG_FIRCCFG_RANGE_SHIFT)) ||
    4326:	9b01      	ldr	r3, [sp, #4]
    4328:	79db      	ldrb	r3, [r3, #7]
    432a:	461a      	mov	r2, r3
    432c:	4b66      	ldr	r3, [pc, #408]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    432e:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
    4332:	f003 0303 	and.w	r3, r3, #3
    4336:	429a      	cmp	r2, r3
    4338:	d10b      	bne.n	4352 <Clock_Ip_SetFirc_TrustedCall+0x6e>
            (Config->Regulator != ((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCREGOFF_MASK) >> SCG_FIRCCSR_FIRCREGOFF_SHIFT)) )
    433a:	9b01      	ldr	r3, [sp, #4]
    433c:	799b      	ldrb	r3, [r3, #6]
    433e:	461a      	mov	r2, r3
    4340:	4b61      	ldr	r3, [pc, #388]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4342:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4346:	08db      	lsrs	r3, r3, #3
    4348:	f003 0301 	and.w	r3, r3, #1
        if ( (Config->Range != ((IP_SCG->FIRCCFG & SCG_FIRCCFG_RANGE_MASK) >> SCG_FIRCCFG_RANGE_SHIFT)) ||
    434c:	429a      	cmp	r2, r3
    434e:	f000 80b4 	beq.w	44ba <Clock_Ip_SetFirc_TrustedCall+0x1d6>
        {
            /* Enable SIRC if it is disabled. */
            if (0U == (IP_SCG->SIRCCSR & SCG_SIRCCSR_SIRCEN_MASK))
    4352:	4b5d      	ldr	r3, [pc, #372]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4354:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
    4358:	f003 0301 	and.w	r3, r3, #1
    435c:	2b00      	cmp	r3, #0
    435e:	d105      	bne.n	436c <Clock_Ip_SetFirc_TrustedCall+0x88>
            {
                SircWasDisabled = TRUE;
    4360:	2301      	movs	r3, #1
    4362:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
                Clock_Ip_SetSirc(NULL_PTR);
    4366:	2000      	movs	r0, #0
    4368:	f7ff fd66 	bl	3e38 <Clock_Ip_SetSirc>
            }

            /* Switch to SIRC */
            SetInputSouceSytemClock(CLOCK_IP_SIRC_CLK_SOURCE);
    436c:	2002      	movs	r0, #2
    436e:	f7ff fdcf 	bl	3f10 <SetInputSouceSytemClock>

            /* Disable clock */
            IP_SCG->FIRCCSR &= (~((uint32)SCG_FIRCCSR_FIRCEN_MASK));
    4372:	4b55      	ldr	r3, [pc, #340]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4374:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4378:	4a53      	ldr	r2, [pc, #332]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    437a:	f023 0301 	bic.w	r3, r3, #1
    437e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300

            /* Configure FIRC. */
            if (1U == Config->Enable)
    4382:	9b01      	ldr	r3, [sp, #4]
    4384:	889b      	ldrh	r3, [r3, #4]
    4386:	2b01      	cmp	r3, #1
    4388:	f040 8097 	bne.w	44ba <Clock_Ip_SetFirc_TrustedCall+0x1d6>
            {
                /* Step frequency range. */
                IP_SCG->FIRCCFG = SCG_FIRCCFG_RANGE(Config->Range);
    438c:	9b01      	ldr	r3, [sp, #4]
    438e:	79db      	ldrb	r3, [r3, #7]
    4390:	4a4d      	ldr	r2, [pc, #308]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4392:	f003 0303 	and.w	r3, r3, #3
    4396:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308

                /* Enable clock. */
                IP_SCG->FIRCCSR |= (SCG_FIRCCSR_FIRCEN(1U) | SCG_FIRCCSR_FIRCREGOFF(Config->Regulator));
    439a:	4b4b      	ldr	r3, [pc, #300]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    439c:	f8d3 2300 	ldr.w	r2, [r3, #768]	; 0x300
    43a0:	9b01      	ldr	r3, [sp, #4]
    43a2:	799b      	ldrb	r3, [r3, #6]
    43a4:	00db      	lsls	r3, r3, #3
    43a6:	f003 0308 	and.w	r3, r3, #8
    43aa:	4313      	orrs	r3, r2
    43ac:	4a46      	ldr	r2, [pc, #280]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    43ae:	f043 0301 	orr.w	r3, r3, #1
    43b2:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300

                Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    43b6:	aa03      	add	r2, sp, #12
    43b8:	a904      	add	r1, sp, #16
    43ba:	a805      	add	r0, sp, #20
    43bc:	f24c 3350 	movw	r3, #50000	; 0xc350
    43c0:	f7fe ff6e 	bl	32a0 <Clock_Ip_StartTimeout>
                /* Wait until ircosc is locked */
                do
                {
                    IrcoscStatus = (((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT));
    43c4:	4b40      	ldr	r3, [pc, #256]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    43c6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    43ca:	0e1b      	lsrs	r3, r3, #24
    43cc:	f003 0301 	and.w	r3, r3, #1
    43d0:	9306      	str	r3, [sp, #24]
                    TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    43d2:	9a03      	ldr	r2, [sp, #12]
    43d4:	a904      	add	r1, sp, #16
    43d6:	ab05      	add	r3, sp, #20
    43d8:	4618      	mov	r0, r3
    43da:	f7fe ff7b 	bl	32d4 <Clock_Ip_TimeoutExpired>
    43de:	4603      	mov	r3, r0
    43e0:	f88d 301f 	strb.w	r3, [sp, #31]
                }
                while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    43e4:	9b06      	ldr	r3, [sp, #24]
    43e6:	2b00      	cmp	r3, #0
    43e8:	d106      	bne.n	43f8 <Clock_Ip_SetFirc_TrustedCall+0x114>
    43ea:	f89d 301f 	ldrb.w	r3, [sp, #31]
    43ee:	f083 0301 	eor.w	r3, r3, #1
    43f2:	b2db      	uxtb	r3, r3
    43f4:	2b00      	cmp	r3, #0
    43f6:	d1e5      	bne.n	43c4 <Clock_Ip_SetFirc_TrustedCall+0xe0>

                if (FALSE != TimeoutOccurred)
    43f8:	f89d 301f 	ldrb.w	r3, [sp, #31]
    43fc:	2b00      	cmp	r3, #0
    43fe:	d005      	beq.n	440c <Clock_Ip_SetFirc_TrustedCall+0x128>
                {
                    /* Report timeout error */
                    Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    4400:	9b01      	ldr	r3, [sp, #4]
    4402:	681b      	ldr	r3, [r3, #0]
    4404:	4619      	mov	r1, r3
    4406:	2001      	movs	r0, #1
    4408:	f7fe ff3a 	bl	3280 <Clock_Ip_ReportClockErrors>
                }

                /* Switch back to FIRC */
                SetInputSouceSytemClock(CLOCK_IP_FIRC_CLK_SOURCE);
    440c:	2003      	movs	r0, #3
    440e:	f7ff fd7f 	bl	3f10 <SetInputSouceSytemClock>

                if (SircWasDisabled)
    4412:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    4416:	2b00      	cmp	r3, #0
    4418:	d04f      	beq.n	44ba <Clock_Ip_SetFirc_TrustedCall+0x1d6>
                {
                    Clock_Ip_DisableSirc(SIRC_CLK);
    441a:	2002      	movs	r0, #2
    441c:	f7ff fd26 	bl	3e6c <Clock_Ip_DisableSirc>
                /* Report timeout error */
                Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
            }
        }
    }
}
    4420:	e04b      	b.n	44ba <Clock_Ip_SetFirc_TrustedCall+0x1d6>
        IP_SCG->FIRCCSR &= (~((uint32)SCG_FIRCCSR_FIRCEN_MASK));
    4422:	4b29      	ldr	r3, [pc, #164]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4424:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4428:	4a27      	ldr	r2, [pc, #156]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    442a:	f023 0301 	bic.w	r3, r3, #1
    442e:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
        if (1U == Config->Enable)
    4432:	9b01      	ldr	r3, [sp, #4]
    4434:	889b      	ldrh	r3, [r3, #4]
    4436:	2b01      	cmp	r3, #1
    4438:	d13f      	bne.n	44ba <Clock_Ip_SetFirc_TrustedCall+0x1d6>
            IP_SCG->FIRCCFG = SCG_FIRCCFG_RANGE(Config->Range);
    443a:	9b01      	ldr	r3, [sp, #4]
    443c:	79db      	ldrb	r3, [r3, #7]
    443e:	4a22      	ldr	r2, [pc, #136]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4440:	f003 0303 	and.w	r3, r3, #3
    4444:	f8c2 3308 	str.w	r3, [r2, #776]	; 0x308
            IP_SCG->FIRCCSR |= (SCG_FIRCCSR_FIRCEN(1U) | SCG_FIRCCSR_FIRCREGOFF(Config->Regulator));
    4448:	4b1f      	ldr	r3, [pc, #124]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    444a:	f8d3 2300 	ldr.w	r2, [r3, #768]	; 0x300
    444e:	9b01      	ldr	r3, [sp, #4]
    4450:	799b      	ldrb	r3, [r3, #6]
    4452:	00db      	lsls	r3, r3, #3
    4454:	f003 0308 	and.w	r3, r3, #8
    4458:	4313      	orrs	r3, r2
    445a:	4a1b      	ldr	r2, [pc, #108]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    445c:	f043 0301 	orr.w	r3, r3, #1
    4460:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
            Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    4464:	aa03      	add	r2, sp, #12
    4466:	a904      	add	r1, sp, #16
    4468:	a805      	add	r0, sp, #20
    446a:	f24c 3350 	movw	r3, #50000	; 0xc350
    446e:	f7fe ff17 	bl	32a0 <Clock_Ip_StartTimeout>
                IrcoscStatus = (((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT));
    4472:	4b15      	ldr	r3, [pc, #84]	; (44c8 <Clock_Ip_SetFirc_TrustedCall+0x1e4>)
    4474:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4478:	0e1b      	lsrs	r3, r3, #24
    447a:	f003 0301 	and.w	r3, r3, #1
    447e:	9306      	str	r3, [sp, #24]
                TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    4480:	9a03      	ldr	r2, [sp, #12]
    4482:	a904      	add	r1, sp, #16
    4484:	ab05      	add	r3, sp, #20
    4486:	4618      	mov	r0, r3
    4488:	f7fe ff24 	bl	32d4 <Clock_Ip_TimeoutExpired>
    448c:	4603      	mov	r3, r0
    448e:	f88d 301f 	strb.w	r3, [sp, #31]
            while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    4492:	9b06      	ldr	r3, [sp, #24]
    4494:	2b00      	cmp	r3, #0
    4496:	d106      	bne.n	44a6 <Clock_Ip_SetFirc_TrustedCall+0x1c2>
    4498:	f89d 301f 	ldrb.w	r3, [sp, #31]
    449c:	f083 0301 	eor.w	r3, r3, #1
    44a0:	b2db      	uxtb	r3, r3
    44a2:	2b00      	cmp	r3, #0
    44a4:	d1e5      	bne.n	4472 <Clock_Ip_SetFirc_TrustedCall+0x18e>
            if (FALSE != TimeoutOccurred)
    44a6:	f89d 301f 	ldrb.w	r3, [sp, #31]
    44aa:	2b00      	cmp	r3, #0
    44ac:	d005      	beq.n	44ba <Clock_Ip_SetFirc_TrustedCall+0x1d6>
                Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    44ae:	9b01      	ldr	r3, [sp, #4]
    44b0:	681b      	ldr	r3, [r3, #0]
    44b2:	4619      	mov	r1, r3
    44b4:	2001      	movs	r0, #1
    44b6:	f7fe fee3 	bl	3280 <Clock_Ip_ReportClockErrors>
}
    44ba:	bf00      	nop
    44bc:	b00b      	add	sp, #44	; 0x2c
    44be:	f85d fb04 	ldr.w	pc, [sp], #4
    44c2:	bf00      	nop
    44c4:	00010820 	.word	0x00010820
    44c8:	40064000 	.word	0x40064000

000044cc <Clock_Ip_EnableFirc_TrustedCall>:
void Clock_Ip_EnableFirc_TrustedCall(Clock_Ip_IrcoscConfigType const* Config)
{
    44cc:	b500      	push	{lr}
    44ce:	b089      	sub	sp, #36	; 0x24
    44d0:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    44d2:	2300      	movs	r3, #0
    44d4:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 IrcoscStatus;

    if (1U == Config->Enable)
    44d8:	9b01      	ldr	r3, [sp, #4]
    44da:	889b      	ldrh	r3, [r3, #4]
    44dc:	2b01      	cmp	r3, #1
    44de:	d132      	bne.n	4546 <Clock_Ip_EnableFirc_TrustedCall+0x7a>
    {
        /* Enable clock. */
        IP_SCG->FIRCCSR |= SCG_FIRCCSR_FIRCEN(1U);
    44e0:	4b1b      	ldr	r3, [pc, #108]	; (4550 <Clock_Ip_EnableFirc_TrustedCall+0x84>)
    44e2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    44e6:	4a1a      	ldr	r2, [pc, #104]	; (4550 <Clock_Ip_EnableFirc_TrustedCall+0x84>)
    44e8:	f043 0301 	orr.w	r3, r3, #1
    44ec:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300

        Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    44f0:	aa03      	add	r2, sp, #12
    44f2:	a904      	add	r1, sp, #16
    44f4:	a805      	add	r0, sp, #20
    44f6:	f24c 3350 	movw	r3, #50000	; 0xc350
    44fa:	f7fe fed1 	bl	32a0 <Clock_Ip_StartTimeout>
        /* Wait until ircosc is locked */
        do
        {
            IrcoscStatus = (((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT));
    44fe:	4b14      	ldr	r3, [pc, #80]	; (4550 <Clock_Ip_EnableFirc_TrustedCall+0x84>)
    4500:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    4504:	0e1b      	lsrs	r3, r3, #24
    4506:	f003 0301 	and.w	r3, r3, #1
    450a:	9306      	str	r3, [sp, #24]
            TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    450c:	9a03      	ldr	r2, [sp, #12]
    450e:	a904      	add	r1, sp, #16
    4510:	ab05      	add	r3, sp, #20
    4512:	4618      	mov	r0, r3
    4514:	f7fe fede 	bl	32d4 <Clock_Ip_TimeoutExpired>
    4518:	4603      	mov	r3, r0
    451a:	f88d 301f 	strb.w	r3, [sp, #31]
        }
        while ((0U == IrcoscStatus) && (FALSE == TimeoutOccurred));
    451e:	9b06      	ldr	r3, [sp, #24]
    4520:	2b00      	cmp	r3, #0
    4522:	d106      	bne.n	4532 <Clock_Ip_EnableFirc_TrustedCall+0x66>
    4524:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4528:	f083 0301 	eor.w	r3, r3, #1
    452c:	b2db      	uxtb	r3, r3
    452e:	2b00      	cmp	r3, #0
    4530:	d1e5      	bne.n	44fe <Clock_Ip_EnableFirc_TrustedCall+0x32>

        if (FALSE != TimeoutOccurred)
    4532:	f89d 301f 	ldrb.w	r3, [sp, #31]
    4536:	2b00      	cmp	r3, #0
    4538:	d005      	beq.n	4546 <Clock_Ip_EnableFirc_TrustedCall+0x7a>
        {
            /* Report timeout error */
            Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, Config->Name);
    453a:	9b01      	ldr	r3, [sp, #4]
    453c:	681b      	ldr	r3, [r3, #0]
    453e:	4619      	mov	r1, r3
    4540:	2001      	movs	r0, #1
    4542:	f7fe fe9d 	bl	3280 <Clock_Ip_ReportClockErrors>
        }
    }
}
    4546:	bf00      	nop
    4548:	b009      	add	sp, #36	; 0x24
    454a:	f85d fb04 	ldr.w	pc, [sp], #4
    454e:	bf00      	nop
    4550:	40064000 	.word	0x40064000

00004554 <Clock_Ip_DisableFirc_TrustedCall>:
void Clock_Ip_DisableFirc_TrustedCall(Clock_Ip_NameType Name)
{
    4554:	b082      	sub	sp, #8
    4556:	9001      	str	r0, [sp, #4]
    (void) Name;

    /* Disable clock. */
    IP_SCG->FIRCCSR &= ~SCG_FIRCCSR_FIRCEN_MASK;
    4558:	4b05      	ldr	r3, [pc, #20]	; (4570 <Clock_Ip_DisableFirc_TrustedCall+0x1c>)
    455a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    455e:	4a04      	ldr	r2, [pc, #16]	; (4570 <Clock_Ip_DisableFirc_TrustedCall+0x1c>)
    4560:	f023 0301 	bic.w	r3, r3, #1
    4564:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
}
    4568:	bf00      	nop
    456a:	b002      	add	sp, #8
    456c:	4770      	bx	lr
    456e:	bf00      	nop
    4570:	40064000 	.word	0x40064000

00004574 <Clock_Ip_ClockMonitorEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_ClockMonitorEmpty(Clock_Ip_CmuConfigType const* Config)
{
    4574:	b082      	sub	sp, #8
    4576:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    4578:	bf00      	nop
    457a:	b002      	add	sp, #8
    457c:	4770      	bx	lr

0000457e <Clock_Ip_ClockMonitorEmpty_Set>:

static void Clock_Ip_ClockMonitorEmpty_Set( Clock_Ip_CmuConfigType const* Config,
                                            uint32 Index
                                           )
{
    457e:	b082      	sub	sp, #8
    4580:	9001      	str	r0, [sp, #4]
    4582:	9100      	str	r1, [sp, #0]
    (void)Config;
    (void)Index;
    /* No implementation */
}
    4584:	bf00      	nop
    4586:	b002      	add	sp, #8
    4588:	4770      	bx	lr

0000458a <Clock_Ip_ClockMonitorEmpty_Disable>:

static void Clock_Ip_ClockMonitorEmpty_Disable(Clock_Ip_NameType Name)
{
    458a:	b082      	sub	sp, #8
    458c:	9001      	str	r0, [sp, #4]
    (void)Name;
    /* No implementation */
}
    458e:	bf00      	nop
    4590:	b002      	add	sp, #8
    4592:	4770      	bx	lr

00004594 <Clock_Ip_CallbackPllEmpty>:

#include "Mcu_MemMap.h"


static void Clock_Ip_CallbackPllEmpty(Clock_Ip_PllConfigType const* Config)
{
    4594:	b082      	sub	sp, #8
    4596:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    4598:	bf00      	nop
    459a:	b002      	add	sp, #8
    459c:	4770      	bx	lr

0000459e <Clock_Ip_CallbackPllEmptyComplete>:
static Clock_Ip_PllStatusReturnType Clock_Ip_CallbackPllEmptyComplete(Clock_Ip_NameType PllName)
{
    459e:	b082      	sub	sp, #8
    45a0:	9001      	str	r0, [sp, #4]
    (void)PllName;
    /* No implementation */
    return STATUS_PLL_LOCKED;
    45a2:	2302      	movs	r3, #2
}
    45a4:	4618      	mov	r0, r3
    45a6:	b002      	add	sp, #8
    45a8:	4770      	bx	lr

000045aa <Clock_Ip_CallbackPllEmptyDisable>:
static void Clock_Ip_CallbackPllEmptyDisable(Clock_Ip_NameType PllName)
{
    45aa:	b082      	sub	sp, #8
    45ac:	9001      	str	r0, [sp, #4]
    (void)PllName;
    /* No implementation */
}
    45ae:	bf00      	nop
    45b0:	b002      	add	sp, #8
    45b2:	4770      	bx	lr

000045b4 <Clock_Ip_ResetSpll>:


#ifdef CLOCK_IP_SPLL_ENABLE
static void Clock_Ip_ResetSpll(Clock_Ip_PllConfigType const* Config)
{
    45b4:	b500      	push	{lr}
    45b6:	b083      	sub	sp, #12
    45b8:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    45ba:	9b01      	ldr	r3, [sp, #4]
    45bc:	2b00      	cmp	r3, #0
    45be:	d002      	beq.n	45c6 <Clock_Ip_ResetSpll+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSpll_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSpll_TrustedCall(Config);
    45c0:	9801      	ldr	r0, [sp, #4]
    45c2:	f000 f870 	bl	46a6 <Clock_Ip_ResetSpll_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    45c6:	bf00      	nop
    45c8:	b003      	add	sp, #12
    45ca:	f85d fb04 	ldr.w	pc, [sp], #4

000045ce <Clock_Ip_SetSpll>:
static void Clock_Ip_SetSpll(Clock_Ip_PllConfigType const* Config)
{
    45ce:	b500      	push	{lr}
    45d0:	b083      	sub	sp, #12
    45d2:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    45d4:	9b01      	ldr	r3, [sp, #4]
    45d6:	2b00      	cmp	r3, #0
    45d8:	d002      	beq.n	45e0 <Clock_Ip_SetSpll+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSpll_TrustedCall,(Config));
      #else
        Clock_Ip_SetSpll_TrustedCall(Config);
    45da:	9801      	ldr	r0, [sp, #4]
    45dc:	f000 f89a 	bl	4714 <Clock_Ip_SetSpll_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    45e0:	bf00      	nop
    45e2:	b003      	add	sp, #12
    45e4:	f85d fb04 	ldr.w	pc, [sp], #4

000045e8 <Clock_Ip_CompleteSpll>:
static Clock_Ip_PllStatusReturnType Clock_Ip_CompleteSpll(Clock_Ip_NameType PllName)
{
    45e8:	b500      	push	{lr}
    45ea:	b089      	sub	sp, #36	; 0x24
    45ec:	9001      	str	r0, [sp, #4]
    Clock_Ip_PllStatusReturnType PllStatus = STATUS_PLL_UNLOCKED;
    45ee:	2301      	movs	r3, #1
    45f0:	9307      	str	r3, [sp, #28]
    boolean TimeoutOccurred = FALSE;
    45f2:	2300      	movs	r3, #0
    45f4:	f88d 301b 	strb.w	r3, [sp, #27]
    uint32 TimeoutTicks;
    uint32 SpllStatus;


    /* Configure SPLL. */
    if ((IP_SCG->SPLLCSR & SCG_SPLLCSR_SPLLEN_MASK) != 0U)
    45f8:	4b1e      	ldr	r3, [pc, #120]	; (4674 <Clock_Ip_CompleteSpll+0x8c>)
    45fa:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    45fe:	f003 0301 	and.w	r3, r3, #1
    4602:	2b00      	cmp	r3, #0
    4604:	d02f      	beq.n	4666 <Clock_Ip_CompleteSpll+0x7e>
    {
        Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    4606:	aa02      	add	r2, sp, #8
    4608:	a903      	add	r1, sp, #12
    460a:	a804      	add	r0, sp, #16
    460c:	f24c 3350 	movw	r3, #50000	; 0xc350
    4610:	f7fe fe46 	bl	32a0 <Clock_Ip_StartTimeout>
        /* Wait until pll is locked */
        do
        {
            SpllStatus = (((IP_SCG->SPLLCSR & SCG_SPLLCSR_SPLLVLD_MASK) >> SCG_SPLLCSR_SPLLVLD_SHIFT));
    4614:	4b17      	ldr	r3, [pc, #92]	; (4674 <Clock_Ip_CompleteSpll+0x8c>)
    4616:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    461a:	0e1b      	lsrs	r3, r3, #24
    461c:	f003 0301 	and.w	r3, r3, #1
    4620:	9305      	str	r3, [sp, #20]
            TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    4622:	9a02      	ldr	r2, [sp, #8]
    4624:	a903      	add	r1, sp, #12
    4626:	ab04      	add	r3, sp, #16
    4628:	4618      	mov	r0, r3
    462a:	f7fe fe53 	bl	32d4 <Clock_Ip_TimeoutExpired>
    462e:	4603      	mov	r3, r0
    4630:	f88d 301b 	strb.w	r3, [sp, #27]
        }
        while ((0U == SpllStatus) && (FALSE == TimeoutOccurred));
    4634:	9b05      	ldr	r3, [sp, #20]
    4636:	2b00      	cmp	r3, #0
    4638:	d106      	bne.n	4648 <Clock_Ip_CompleteSpll+0x60>
    463a:	f89d 301b 	ldrb.w	r3, [sp, #27]
    463e:	f083 0301 	eor.w	r3, r3, #1
    4642:	b2db      	uxtb	r3, r3
    4644:	2b00      	cmp	r3, #0
    4646:	d1e5      	bne.n	4614 <Clock_Ip_CompleteSpll+0x2c>

        if (FALSE == TimeoutOccurred)
    4648:	f89d 301b 	ldrb.w	r3, [sp, #27]
    464c:	f083 0301 	eor.w	r3, r3, #1
    4650:	b2db      	uxtb	r3, r3
    4652:	2b00      	cmp	r3, #0
    4654:	d002      	beq.n	465c <Clock_Ip_CompleteSpll+0x74>
        {
            PllStatus = STATUS_PLL_LOCKED;
    4656:	2302      	movs	r3, #2
    4658:	9307      	str	r3, [sp, #28]
    465a:	e006      	b.n	466a <Clock_Ip_CompleteSpll+0x82>
        }
        else
        {
            /* Report timeout error */
            Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, PllName);
    465c:	9901      	ldr	r1, [sp, #4]
    465e:	2001      	movs	r0, #1
    4660:	f7fe fe0e 	bl	3280 <Clock_Ip_ReportClockErrors>
    4664:	e001      	b.n	466a <Clock_Ip_CompleteSpll+0x82>
        }
    }
    else
    {
        PllStatus = STATUS_PLL_NOT_ENABLED;
    4666:	2300      	movs	r3, #0
    4668:	9307      	str	r3, [sp, #28]
    }
    
    return PllStatus;
    466a:	9b07      	ldr	r3, [sp, #28]
}
    466c:	4618      	mov	r0, r3
    466e:	b009      	add	sp, #36	; 0x24
    4670:	f85d fb04 	ldr.w	pc, [sp], #4
    4674:	40064000 	.word	0x40064000

00004678 <Clock_Ip_DisableSpll>:
static void Clock_Ip_DisableSpll(Clock_Ip_NameType PllName)
{
    4678:	b500      	push	{lr}
    467a:	b083      	sub	sp, #12
    467c:	9001      	str	r0, [sp, #4]
#ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
  #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(Clock_Ip_DisableSpll_TrustedCall,(PllName));
  #else
    Clock_Ip_DisableSpll_TrustedCall(PllName);
    467e:	9801      	ldr	r0, [sp, #4]
    4680:	f000 f886 	bl	4790 <Clock_Ip_DisableSpll_TrustedCall>
  #endif
#endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
}
    4684:	bf00      	nop
    4686:	b003      	add	sp, #12
    4688:	f85d fb04 	ldr.w	pc, [sp], #4

0000468c <Clock_Ip_EnableSpll>:
static void Clock_Ip_EnableSpll(Clock_Ip_PllConfigType const* Config)
{
    468c:	b500      	push	{lr}
    468e:	b083      	sub	sp, #12
    4690:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4692:	9b01      	ldr	r3, [sp, #4]
    4694:	2b00      	cmp	r3, #0
    4696:	d002      	beq.n	469e <Clock_Ip_EnableSpll+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_EnableSpll_TrustedCall,(Config));
      #else
        Clock_Ip_EnableSpll_TrustedCall(Config);
    4698:	9801      	ldr	r0, [sp, #4]
    469a:	f000 f891 	bl	47c0 <Clock_Ip_EnableSpll_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    469e:	bf00      	nop
    46a0:	b003      	add	sp, #12
    46a2:	f85d fb04 	ldr.w	pc, [sp], #4

000046a6 <Clock_Ip_ResetSpll_TrustedCall>:
*                                        GLOBAL FUNCTIONS
==================================================================================================*/

#ifdef CLOCK_IP_SPLL_ENABLE
void Clock_Ip_ResetSpll_TrustedCall(Clock_Ip_PllConfigType const* Config)
{
    46a6:	b082      	sub	sp, #8
    46a8:	9001      	str	r0, [sp, #4]
    (void)Config;

    /* Power down PLL */

    /* Clear LK bit field */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_LK_MASK));
    46aa:	4b19      	ldr	r3, [pc, #100]	; (4710 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    46ac:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    46b0:	4a17      	ldr	r2, [pc, #92]	; (4710 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    46b2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    46b6:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Disable clock monitor */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_SPLLCM_MASK));
    46ba:	4b15      	ldr	r3, [pc, #84]	; (4710 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    46bc:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    46c0:	4a13      	ldr	r2, [pc, #76]	; (4710 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    46c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
    46c6:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Disable clock monitor reset*/
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_SPLLCMRE_MASK));
    46ca:	4b11      	ldr	r3, [pc, #68]	; (4710 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    46cc:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    46d0:	4a0f      	ldr	r2, [pc, #60]	; (4710 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    46d2:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    46d6:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Disable clock */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_SPLLEN_MASK));
    46da:	4b0d      	ldr	r3, [pc, #52]	; (4710 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    46dc:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    46e0:	4a0b      	ldr	r2, [pc, #44]	; (4710 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    46e2:	f023 0301 	bic.w	r3, r3, #1
    46e6:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Reset PLL configuration. */
    #if (defined (CLOCK_IP_S32K142W) || defined(CLOCK_IP_S32K144W) || defined(CLOCK_IP_S32M244))
    IP_SCG->SPLLCFG &= (~((uint32)SCG_SPLLCFG_SOURCE_MASK));
    #endif
    IP_SCG->SPLLCFG &= (~((uint32)SCG_SPLLCFG_PREDIV_MASK));
    46ea:	4b09      	ldr	r3, [pc, #36]	; (4710 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    46ec:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    46f0:	4a07      	ldr	r2, [pc, #28]	; (4710 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    46f2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    46f6:	f8c2 3608 	str.w	r3, [r2, #1544]	; 0x608
    IP_SCG->SPLLCFG &= (~((uint32)SCG_SPLLCFG_MULT_MASK));
    46fa:	4b05      	ldr	r3, [pc, #20]	; (4710 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    46fc:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    4700:	4a03      	ldr	r2, [pc, #12]	; (4710 <Clock_Ip_ResetSpll_TrustedCall+0x6a>)
    4702:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
    4706:	f8c2 3608 	str.w	r3, [r2, #1544]	; 0x608
}
    470a:	bf00      	nop
    470c:	b002      	add	sp, #8
    470e:	4770      	bx	lr
    4710:	40064000 	.word	0x40064000

00004714 <Clock_Ip_SetSpll_TrustedCall>:
void Clock_Ip_SetSpll_TrustedCall(Clock_Ip_PllConfigType const* Config)
{
    4714:	b082      	sub	sp, #8
    4716:	9001      	str	r0, [sp, #4]
    /* Configure SPLL. */
    if (1U == Config->Enable)
    4718:	9b01      	ldr	r3, [sp, #4]
    471a:	889b      	ldrh	r3, [r3, #4]
    471c:	2b01      	cmp	r3, #1
    471e:	d12f      	bne.n	4780 <Clock_Ip_SetSpll_TrustedCall+0x6c>
            IP_SCG->SPLLCFG |= SCG_SPLLCFG_SOURCE(1UL);
        }
        #endif

        /* Set PLL configuration. */
        IP_SCG->SPLLCFG |= SCG_SPLLCFG_PREDIV((uint32)(Config->Predivider) - 1U)  |
    4720:	4b1a      	ldr	r3, [pc, #104]	; (478c <Clock_Ip_SetSpll_TrustedCall+0x78>)
    4722:	f8d3 2608 	ldr.w	r2, [r3, #1544]	; 0x608
    4726:	9b01      	ldr	r3, [sp, #4]
    4728:	7b5b      	ldrb	r3, [r3, #13]
    472a:	3b01      	subs	r3, #1
    472c:	021b      	lsls	r3, r3, #8
    472e:	f403 61e0 	and.w	r1, r3, #1792	; 0x700
                        SCG_SPLLCFG_MULT((uint32)(Config->MulFactorDiv) - 16U);
    4732:	9b01      	ldr	r3, [sp, #4]
    4734:	7d1b      	ldrb	r3, [r3, #20]
    4736:	3b10      	subs	r3, #16
    4738:	041b      	lsls	r3, r3, #16
    473a:	f403 13f8 	and.w	r3, r3, #2031616	; 0x1f0000
        IP_SCG->SPLLCFG |= SCG_SPLLCFG_PREDIV((uint32)(Config->Predivider) - 1U)  |
    473e:	430b      	orrs	r3, r1
    4740:	4912      	ldr	r1, [pc, #72]	; (478c <Clock_Ip_SetSpll_TrustedCall+0x78>)
    4742:	4313      	orrs	r3, r2
    4744:	f8c1 3608 	str.w	r3, [r1, #1544]	; 0x608

        /* Enable clock, configure monitor, lock register. */
        switch (Config->Monitor)
    4748:	9b01      	ldr	r3, [sp, #4]
    474a:	7fdb      	ldrb	r3, [r3, #31]
    474c:	2b02      	cmp	r3, #2
    474e:	d011      	beq.n	4774 <Clock_Ip_SetSpll_TrustedCall+0x60>
    4750:	2b02      	cmp	r3, #2
    4752:	dc17      	bgt.n	4784 <Clock_Ip_SetSpll_TrustedCall+0x70>
    4754:	2b00      	cmp	r3, #0
    4756:	d002      	beq.n	475e <Clock_Ip_SetSpll_TrustedCall+0x4a>
    4758:	2b01      	cmp	r3, #1
    475a:	d005      	beq.n	4768 <Clock_Ip_SetSpll_TrustedCall+0x54>
            break;
#endif
            default:
                /* Invalid monitor mode */
                CLOCK_IP_DEV_ASSERT(FALSE);
                break;
    475c:	e012      	b.n	4784 <Clock_Ip_SetSpll_TrustedCall+0x70>
                IP_SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM(0UL) |
    475e:	4b0b      	ldr	r3, [pc, #44]	; (478c <Clock_Ip_SetSpll_TrustedCall+0x78>)
    4760:	2200      	movs	r2, #0
    4762:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
            break;
    4766:	e00e      	b.n	4786 <Clock_Ip_SetSpll_TrustedCall+0x72>
                IP_SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM(1UL) |
    4768:	4b08      	ldr	r3, [pc, #32]	; (478c <Clock_Ip_SetSpll_TrustedCall+0x78>)
    476a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    476e:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
            break;
    4772:	e008      	b.n	4786 <Clock_Ip_SetSpll_TrustedCall+0x72>
                IP_SCG->SPLLCSR = SCG_SPLLCSR_SPLLCM(1UL) |
    4774:	4b05      	ldr	r3, [pc, #20]	; (478c <Clock_Ip_SetSpll_TrustedCall+0x78>)
    4776:	f44f 3240 	mov.w	r2, #196608	; 0x30000
    477a:	f8c3 2600 	str.w	r2, [r3, #1536]	; 0x600
            break;
    477e:	e002      	b.n	4786 <Clock_Ip_SetSpll_TrustedCall+0x72>
        }
    }
    4780:	bf00      	nop
    4782:	e000      	b.n	4786 <Clock_Ip_SetSpll_TrustedCall+0x72>
                break;
    4784:	bf00      	nop
}
    4786:	bf00      	nop
    4788:	b002      	add	sp, #8
    478a:	4770      	bx	lr
    478c:	40064000 	.word	0x40064000

00004790 <Clock_Ip_DisableSpll_TrustedCall>:
void Clock_Ip_DisableSpll_TrustedCall(Clock_Ip_NameType PllName)
{
    4790:	b082      	sub	sp, #8
    4792:	9001      	str	r0, [sp, #4]
    (void)PllName;

    /* Power down PLL */

    /* Clear LK bit field */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_LK_MASK));
    4794:	4b09      	ldr	r3, [pc, #36]	; (47bc <Clock_Ip_DisableSpll_TrustedCall+0x2c>)
    4796:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    479a:	4a08      	ldr	r2, [pc, #32]	; (47bc <Clock_Ip_DisableSpll_TrustedCall+0x2c>)
    479c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
    47a0:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600

    /* Disable clock */
    IP_SCG->SPLLCSR &= (~((uint32)SCG_SPLLCSR_SPLLEN_MASK));
    47a4:	4b05      	ldr	r3, [pc, #20]	; (47bc <Clock_Ip_DisableSpll_TrustedCall+0x2c>)
    47a6:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    47aa:	4a04      	ldr	r2, [pc, #16]	; (47bc <Clock_Ip_DisableSpll_TrustedCall+0x2c>)
    47ac:	f023 0301 	bic.w	r3, r3, #1
    47b0:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600
}
    47b4:	bf00      	nop
    47b6:	b002      	add	sp, #8
    47b8:	4770      	bx	lr
    47ba:	bf00      	nop
    47bc:	40064000 	.word	0x40064000

000047c0 <Clock_Ip_EnableSpll_TrustedCall>:
void Clock_Ip_EnableSpll_TrustedCall(Clock_Ip_PllConfigType const* Config)
{
    47c0:	b082      	sub	sp, #8
    47c2:	9001      	str	r0, [sp, #4]
    /* Configure SPLL. */
    if (1U == Config->Enable)
    47c4:	9b01      	ldr	r3, [sp, #4]
    47c6:	889b      	ldrh	r3, [r3, #4]
    47c8:	2b01      	cmp	r3, #1
    47ca:	d107      	bne.n	47dc <Clock_Ip_EnableSpll_TrustedCall+0x1c>
    {
        /* Enable SPLL */
        IP_SCG->SPLLCSR |= SCG_SPLLCSR_SPLLEN(1UL);
    47cc:	4b05      	ldr	r3, [pc, #20]	; (47e4 <Clock_Ip_EnableSpll_TrustedCall+0x24>)
    47ce:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    47d2:	4a04      	ldr	r2, [pc, #16]	; (47e4 <Clock_Ip_EnableSpll_TrustedCall+0x24>)
    47d4:	f043 0301 	orr.w	r3, r3, #1
    47d8:	f8c2 3600 	str.w	r3, [r2, #1536]	; 0x600
    }
}
    47dc:	bf00      	nop
    47de:	b002      	add	sp, #8
    47e0:	4770      	bx	lr
    47e2:	bf00      	nop
    47e4:	40064000 	.word	0x40064000

000047e8 <Clock_Ip_ProgressiveFrequencyClockSwitchEmpty>:
#include "Mcu_MemMap.h"

static void Clock_Ip_ProgressiveFrequencyClockSwitchEmpty(  Clock_Ip_PcfsConfigType const* Config,
                                                            uint32 Index
                                                          )
{
    47e8:	b082      	sub	sp, #8
    47ea:	9001      	str	r0, [sp, #4]
    47ec:	9100      	str	r1, [sp, #0]
    (void)Config;
    (void)Index;
    /* No implementation */
}
    47ee:	bf00      	nop
    47f0:	b002      	add	sp, #8
    47f2:	4770      	bx	lr

000047f4 <Clock_Ip_CallbackSelectorEmpty>:
#define MCU_START_SEC_CODE

#include "Mcu_MemMap.h"

static void Clock_Ip_CallbackSelectorEmpty(Clock_Ip_SelectorConfigType const* Config)
{
    47f4:	b082      	sub	sp, #8
    47f6:	9001      	str	r0, [sp, #4]
    (void)Config;
    /* No implementation */
}
    47f8:	bf00      	nop
    47fa:	b002      	add	sp, #8
    47fc:	4770      	bx	lr

000047fe <Clock_Ip_ResetScgRunSel>:

#ifdef CLOCK_IP_SCG_SCS_RUN_SEL
static void Clock_Ip_ResetScgRunSel(Clock_Ip_SelectorConfigType const *Config)
{
    47fe:	b500      	push	{lr}
    4800:	b083      	sub	sp, #12
    4802:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4804:	9b01      	ldr	r3, [sp, #4]
    4806:	2b00      	cmp	r3, #0
    4808:	d002      	beq.n	4810 <Clock_Ip_ResetScgRunSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetScgRunSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetScgRunSel_TrustedCall(Config);
    480a:	9801      	ldr	r0, [sp, #4]
    480c:	f000 f8ee 	bl	49ec <Clock_Ip_ResetScgRunSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4810:	bf00      	nop
    4812:	b003      	add	sp, #12
    4814:	f85d fb04 	ldr.w	pc, [sp], #4

00004818 <Clock_Ip_SetScgRunSel>:

static void Clock_Ip_SetScgRunSel(Clock_Ip_SelectorConfigType const *Config)
{
    4818:	b500      	push	{lr}
    481a:	b083      	sub	sp, #12
    481c:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    481e:	9b01      	ldr	r3, [sp, #4]
    4820:	2b00      	cmp	r3, #0
    4822:	d002      	beq.n	482a <Clock_Ip_SetScgRunSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgRunSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgRunSel_TrustedCall(Config);
    4824:	9801      	ldr	r0, [sp, #4]
    4826:	f000 f8ff 	bl	4a28 <Clock_Ip_SetScgRunSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    482a:	bf00      	nop
    482c:	b003      	add	sp, #12
    482e:	f85d fb04 	ldr.w	pc, [sp], #4

00004832 <Clock_Ip_SetScgVlprSel>:

#endif

#ifdef CLOCK_IP_SCG_SCS_VLPR_SEL
static void Clock_Ip_SetScgVlprSel(Clock_Ip_SelectorConfigType const *Config)
{
    4832:	b500      	push	{lr}
    4834:	b083      	sub	sp, #12
    4836:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4838:	9b01      	ldr	r3, [sp, #4]
    483a:	2b00      	cmp	r3, #0
    483c:	d002      	beq.n	4844 <Clock_Ip_SetScgVlprSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgVlprSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgVlprSel_TrustedCall(Config);
    483e:	9801      	ldr	r0, [sp, #4]
    4840:	f000 f912 	bl	4a68 <Clock_Ip_SetScgVlprSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4844:	bf00      	nop
    4846:	b003      	add	sp, #12
    4848:	f85d fb04 	ldr.w	pc, [sp], #4

0000484c <Clock_Ip_ResetScgHsrunSel>:

#endif

#ifdef CLOCK_IP_SCG_SCS_HSRUN_SEL
static void Clock_Ip_ResetScgHsrunSel(Clock_Ip_SelectorConfigType const *Config)
{
    484c:	b500      	push	{lr}
    484e:	b083      	sub	sp, #12
    4850:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4852:	9b01      	ldr	r3, [sp, #4]
    4854:	2b00      	cmp	r3, #0
    4856:	d002      	beq.n	485e <Clock_Ip_ResetScgHsrunSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetScgHsrunSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetScgHsrunSel_TrustedCall(Config);
    4858:	9801      	ldr	r0, [sp, #4]
    485a:	f000 f925 	bl	4aa8 <Clock_Ip_ResetScgHsrunSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    485e:	bf00      	nop
    4860:	b003      	add	sp, #12
    4862:	f85d fb04 	ldr.w	pc, [sp], #4

00004866 <Clock_Ip_SetScgHsrunSel>:
static void Clock_Ip_SetScgHsrunSel(Clock_Ip_SelectorConfigType const *Config)
{
    4866:	b500      	push	{lr}
    4868:	b083      	sub	sp, #12
    486a:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    486c:	9b01      	ldr	r3, [sp, #4]
    486e:	2b00      	cmp	r3, #0
    4870:	d002      	beq.n	4878 <Clock_Ip_SetScgHsrunSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgHsrunSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgHsrunSel_TrustedCall(Config);
    4872:	9801      	ldr	r0, [sp, #4]
    4874:	f000 f936 	bl	4ae4 <Clock_Ip_SetScgHsrunSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4878:	bf00      	nop
    487a:	b003      	add	sp, #12
    487c:	f85d fb04 	ldr.w	pc, [sp], #4

00004880 <Clock_Ip_ResetSimRtcSel>:
#endif

#ifdef CLOCK_IP_SIM_RTC_SEL
static void Clock_Ip_ResetSimRtcSel(Clock_Ip_SelectorConfigType const *Config)
{
    4880:	b500      	push	{lr}
    4882:	b083      	sub	sp, #12
    4884:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4886:	9b01      	ldr	r3, [sp, #4]
    4888:	2b00      	cmp	r3, #0
    488a:	d002      	beq.n	4892 <Clock_Ip_ResetSimRtcSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimRtcSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimRtcSel_TrustedCall(Config);
    488c:	9801      	ldr	r0, [sp, #4]
    488e:	f000 f949 	bl	4b24 <Clock_Ip_ResetSimRtcSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4892:	bf00      	nop
    4894:	b003      	add	sp, #12
    4896:	f85d fb04 	ldr.w	pc, [sp], #4

0000489a <Clock_Ip_SetSimRtcSel>:
static void Clock_Ip_SetSimRtcSel(Clock_Ip_SelectorConfigType const *Config)
{
    489a:	b500      	push	{lr}
    489c:	b083      	sub	sp, #12
    489e:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    48a0:	9b01      	ldr	r3, [sp, #4]
    48a2:	2b00      	cmp	r3, #0
    48a4:	d002      	beq.n	48ac <Clock_Ip_SetSimRtcSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimRtcSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimRtcSel_TrustedCall(Config);
    48a6:	9801      	ldr	r0, [sp, #4]
    48a8:	f000 f958 	bl	4b5c <Clock_Ip_SetSimRtcSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    48ac:	bf00      	nop
    48ae:	b003      	add	sp, #12
    48b0:	f85d fb04 	ldr.w	pc, [sp], #4

000048b4 <Clock_Ip_ResetSimLpoSel>:
#endif

#ifdef CLOCK_IP_SIM_LPO_SEL
static void Clock_Ip_ResetSimLpoSel(Clock_Ip_SelectorConfigType const *Config)
{
    48b4:	b500      	push	{lr}
    48b6:	b083      	sub	sp, #12
    48b8:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    48ba:	9b01      	ldr	r3, [sp, #4]
    48bc:	2b00      	cmp	r3, #0
    48be:	d002      	beq.n	48c6 <Clock_Ip_ResetSimLpoSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimLpoSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimLpoSel_TrustedCall(Config);
    48c0:	9801      	ldr	r0, [sp, #4]
    48c2:	f000 f969 	bl	4b98 <Clock_Ip_ResetSimLpoSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    48c6:	bf00      	nop
    48c8:	b003      	add	sp, #12
    48ca:	f85d fb04 	ldr.w	pc, [sp], #4

000048ce <Clock_Ip_SetSimLpoSel>:
static void Clock_Ip_SetSimLpoSel(Clock_Ip_SelectorConfigType const *Config)
{
    48ce:	b500      	push	{lr}
    48d0:	b083      	sub	sp, #12
    48d2:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    48d4:	9b01      	ldr	r3, [sp, #4]
    48d6:	2b00      	cmp	r3, #0
    48d8:	d002      	beq.n	48e0 <Clock_Ip_SetSimLpoSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimLpoSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimLpoSel_TrustedCall(Config);
    48da:	9801      	ldr	r0, [sp, #4]
    48dc:	f000 f978 	bl	4bd0 <Clock_Ip_SetSimLpoSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    48e0:	bf00      	nop
    48e2:	b003      	add	sp, #12
    48e4:	f85d fb04 	ldr.w	pc, [sp], #4

000048e8 <Clock_Ip_ResetScgClkoutSel>:
#endif

#ifdef CLOCK_IP_SCG_CLKOUT_SEL
static void Clock_Ip_ResetScgClkoutSel(Clock_Ip_SelectorConfigType const *Config)
{
    48e8:	b500      	push	{lr}
    48ea:	b083      	sub	sp, #12
    48ec:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    48ee:	9b01      	ldr	r3, [sp, #4]
    48f0:	2b00      	cmp	r3, #0
    48f2:	d002      	beq.n	48fa <Clock_Ip_ResetScgClkoutSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetScgClkoutSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetScgClkoutSel_TrustedCall(Config);
    48f4:	9801      	ldr	r0, [sp, #4]
    48f6:	f000 f989 	bl	4c0c <Clock_Ip_ResetScgClkoutSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    48fa:	bf00      	nop
    48fc:	b003      	add	sp, #12
    48fe:	f85d fb04 	ldr.w	pc, [sp], #4

00004902 <Clock_Ip_SetScgClkoutSel>:
static void Clock_Ip_SetScgClkoutSel(Clock_Ip_SelectorConfigType const *Config)
{
    4902:	b500      	push	{lr}
    4904:	b083      	sub	sp, #12
    4906:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4908:	9b01      	ldr	r3, [sp, #4]
    490a:	2b00      	cmp	r3, #0
    490c:	d002      	beq.n	4914 <Clock_Ip_SetScgClkoutSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetScgClkoutSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetScgClkoutSel_TrustedCall(Config);
    490e:	9801      	ldr	r0, [sp, #4]
    4910:	f000 f998 	bl	4c44 <Clock_Ip_SetScgClkoutSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4914:	bf00      	nop
    4916:	b003      	add	sp, #12
    4918:	f85d fb04 	ldr.w	pc, [sp], #4

0000491c <Clock_Ip_ResetSimFtmoptSel>:
#endif

#ifdef CLOCK_IP_SIM_FTMOPT_SEL
static void Clock_Ip_ResetSimFtmoptSel(Clock_Ip_SelectorConfigType const *Config)
{
    491c:	b500      	push	{lr}
    491e:	b083      	sub	sp, #12
    4920:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4922:	9b01      	ldr	r3, [sp, #4]
    4924:	2b00      	cmp	r3, #0
    4926:	d002      	beq.n	492e <Clock_Ip_ResetSimFtmoptSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimFtmoptSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimFtmoptSel_TrustedCall(Config);
    4928:	9801      	ldr	r0, [sp, #4]
    492a:	f000 f9a9 	bl	4c80 <Clock_Ip_ResetSimFtmoptSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    492e:	bf00      	nop
    4930:	b003      	add	sp, #12
    4932:	f85d fb04 	ldr.w	pc, [sp], #4

00004936 <Clock_Ip_SetSimFtmoptSel>:
static void Clock_Ip_SetSimFtmoptSel(Clock_Ip_SelectorConfigType const *Config)
{
    4936:	b500      	push	{lr}
    4938:	b083      	sub	sp, #12
    493a:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    493c:	9b01      	ldr	r3, [sp, #4]
    493e:	2b00      	cmp	r3, #0
    4940:	d002      	beq.n	4948 <Clock_Ip_SetSimFtmoptSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimFtmoptSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimFtmoptSel_TrustedCall(Config);
    4942:	9801      	ldr	r0, [sp, #4]
    4944:	f000 f9e6 	bl	4d14 <Clock_Ip_SetSimFtmoptSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4948:	bf00      	nop
    494a:	b003      	add	sp, #12
    494c:	f85d fb04 	ldr.w	pc, [sp], #4

00004950 <Clock_Ip_ResetSimClkoutSel>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_SEL
static void Clock_Ip_ResetSimClkoutSel(Clock_Ip_SelectorConfigType const *Config)
{
    4950:	b500      	push	{lr}
    4952:	b083      	sub	sp, #12
    4954:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4956:	9b01      	ldr	r3, [sp, #4]
    4958:	2b00      	cmp	r3, #0
    495a:	d002      	beq.n	4962 <Clock_Ip_ResetSimClkoutSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimClkoutSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimClkoutSel_TrustedCall(Config);
    495c:	9801      	ldr	r0, [sp, #4]
    495e:	f000 fa25 	bl	4dac <Clock_Ip_ResetSimClkoutSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4962:	bf00      	nop
    4964:	b003      	add	sp, #12
    4966:	f85d fb04 	ldr.w	pc, [sp], #4

0000496a <Clock_Ip_SetSimClkoutSel>:
static void Clock_Ip_SetSimClkoutSel(Clock_Ip_SelectorConfigType const *Config)
{
    496a:	b500      	push	{lr}
    496c:	b083      	sub	sp, #12
    496e:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    4970:	9b01      	ldr	r3, [sp, #4]
    4972:	2b00      	cmp	r3, #0
    4974:	d002      	beq.n	497c <Clock_Ip_SetSimClkoutSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimClkoutSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimClkoutSel_TrustedCall(Config);
    4976:	9801      	ldr	r0, [sp, #4]
    4978:	f000 fa2a 	bl	4dd0 <Clock_Ip_SetSimClkoutSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    497c:	bf00      	nop
    497e:	b003      	add	sp, #12
    4980:	f85d fb04 	ldr.w	pc, [sp], #4

00004984 <Clock_Ip_ResetPccPcsSelect>:
#endif

#ifdef CLOCK_IP_PCC_PCS_SELECT
static void Clock_Ip_ResetPccPcsSelect(Clock_Ip_SelectorConfigType const *Config)
{
    4984:	b500      	push	{lr}
    4986:	b083      	sub	sp, #12
    4988:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    498a:	9b01      	ldr	r3, [sp, #4]
    498c:	2b00      	cmp	r3, #0
    498e:	d002      	beq.n	4996 <Clock_Ip_ResetPccPcsSelect+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetPccPcsSelect_TrustedCall,(Config));
      #else
        Clock_Ip_ResetPccPcsSelect_TrustedCall(Config);
    4990:	9801      	ldr	r0, [sp, #4]
    4992:	f000 fa3b 	bl	4e0c <Clock_Ip_ResetPccPcsSelect_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    4996:	bf00      	nop
    4998:	b003      	add	sp, #12
    499a:	f85d fb04 	ldr.w	pc, [sp], #4

0000499e <Clock_Ip_SetPccPcsSelect>:
static void Clock_Ip_SetPccPcsSelect(Clock_Ip_SelectorConfigType const *Config)
{
    499e:	b500      	push	{lr}
    49a0:	b083      	sub	sp, #12
    49a2:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    49a4:	9b01      	ldr	r3, [sp, #4]
    49a6:	2b00      	cmp	r3, #0
    49a8:	d002      	beq.n	49b0 <Clock_Ip_SetPccPcsSelect+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetPccPcsSelect_TrustedCall,(Config));
      #else
        Clock_Ip_SetPccPcsSelect_TrustedCall(Config);
    49aa:	9801      	ldr	r0, [sp, #4]
    49ac:	f000 fa56 	bl	4e5c <Clock_Ip_SetPccPcsSelect_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    49b0:	bf00      	nop
    49b2:	b003      	add	sp, #12
    49b4:	f85d fb04 	ldr.w	pc, [sp], #4

000049b8 <Clock_Ip_ResetSimTraceSel>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_SEL
static void Clock_Ip_ResetSimTraceSel(Clock_Ip_SelectorConfigType const *Config)
{
    49b8:	b500      	push	{lr}
    49ba:	b083      	sub	sp, #12
    49bc:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    49be:	9b01      	ldr	r3, [sp, #4]
    49c0:	2b00      	cmp	r3, #0
    49c2:	d002      	beq.n	49ca <Clock_Ip_ResetSimTraceSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_ResetSimTraceSel_TrustedCall,(Config));
      #else
        Clock_Ip_ResetSimTraceSel_TrustedCall(Config);
    49c4:	9801      	ldr	r0, [sp, #4]
    49c6:	f000 fa79 	bl	4ebc <Clock_Ip_ResetSimTraceSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    49ca:	bf00      	nop
    49cc:	b003      	add	sp, #12
    49ce:	f85d fb04 	ldr.w	pc, [sp], #4

000049d2 <Clock_Ip_SetSimTraceSel>:
static void Clock_Ip_SetSimTraceSel(Clock_Ip_SelectorConfigType const *Config)
{
    49d2:	b500      	push	{lr}
    49d4:	b083      	sub	sp, #12
    49d6:	9001      	str	r0, [sp, #4]
    if (NULL_PTR != Config)
    49d8:	9b01      	ldr	r3, [sp, #4]
    49da:	2b00      	cmp	r3, #0
    49dc:	d002      	beq.n	49e4 <Clock_Ip_SetSimTraceSel+0x12>
    {
    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call1param(Clock_Ip_SetSimTraceSel_TrustedCall,(Config));
      #else
        Clock_Ip_SetSimTraceSel_TrustedCall(Config);
    49de:	9801      	ldr	r0, [sp, #4]
    49e0:	f000 fa8a 	bl	4ef8 <Clock_Ip_SetSimTraceSel_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */
    }
}
    49e4:	bf00      	nop
    49e6:	b003      	add	sp, #12
    49e8:	f85d fb04 	ldr.w	pc, [sp], #4

000049ec <Clock_Ip_ResetScgRunSel_TrustedCall>:
/*==================================================================================================
*                                        GLOBAL FUNCTIONS
==================================================================================================*/
#ifdef CLOCK_IP_SCG_SCS_RUN_SEL
void Clock_Ip_ResetScgRunSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    49ec:	b084      	sub	sp, #16
    49ee:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[FIRC_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    49f0:	4b0b      	ldr	r3, [pc, #44]	; (4a20 <Clock_Ip_ResetScgRunSel_TrustedCall+0x34>)
    49f2:	795b      	ldrb	r3, [r3, #5]
    49f4:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SCG->RCCR;
    49f6:	4b0b      	ldr	r3, [pc, #44]	; (4a24 <Clock_Ip_ResetScgRunSel_TrustedCall+0x38>)
    49f8:	695b      	ldr	r3, [r3, #20]
    49fa:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_RCCR_SCS_MASK;
    49fc:	9b02      	ldr	r3, [sp, #8]
    49fe:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    4a02:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_RCCR_SCS(SelectorValue);
    4a04:	9b03      	ldr	r3, [sp, #12]
    4a06:	061b      	lsls	r3, r3, #24
    4a08:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    4a0c:	9a02      	ldr	r2, [sp, #8]
    4a0e:	4313      	orrs	r3, r2
    4a10:	9302      	str	r3, [sp, #8]
    IP_SCG->RCCR = RegValue;
    4a12:	4a04      	ldr	r2, [pc, #16]	; (4a24 <Clock_Ip_ResetScgRunSel_TrustedCall+0x38>)
    4a14:	9b02      	ldr	r3, [sp, #8]
    4a16:	6153      	str	r3, [r2, #20]
}
    4a18:	bf00      	nop
    4a1a:	b004      	add	sp, #16
    4a1c:	4770      	bx	lr
    4a1e:	bf00      	nop
    4a20:	00010b88 	.word	0x00010b88
    4a24:	40064000 	.word	0x40064000

00004a28 <Clock_Ip_SetScgRunSel_TrustedCall>:

void Clock_Ip_SetScgRunSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4a28:	b084      	sub	sp, #16
    4a2a:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4a2c:	9b01      	ldr	r3, [sp, #4]
    4a2e:	685b      	ldr	r3, [r3, #4]
    4a30:	4a0b      	ldr	r2, [pc, #44]	; (4a60 <Clock_Ip_SetScgRunSel_TrustedCall+0x38>)
    4a32:	5cd3      	ldrb	r3, [r2, r3]
    4a34:	9303      	str	r3, [sp, #12]

    RegValue = IP_SCG->RCCR;
    4a36:	4b0b      	ldr	r3, [pc, #44]	; (4a64 <Clock_Ip_SetScgRunSel_TrustedCall+0x3c>)
    4a38:	695b      	ldr	r3, [r3, #20]
    4a3a:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_RCCR_SCS_MASK;
    4a3c:	9b02      	ldr	r3, [sp, #8]
    4a3e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    4a42:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_RCCR_SCS(SelectorValue);
    4a44:	9b03      	ldr	r3, [sp, #12]
    4a46:	061b      	lsls	r3, r3, #24
    4a48:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    4a4c:	9a02      	ldr	r2, [sp, #8]
    4a4e:	4313      	orrs	r3, r2
    4a50:	9302      	str	r3, [sp, #8]
    IP_SCG->RCCR = RegValue;
    4a52:	4a04      	ldr	r2, [pc, #16]	; (4a64 <Clock_Ip_SetScgRunSel_TrustedCall+0x3c>)
    4a54:	9b02      	ldr	r3, [sp, #8]
    4a56:	6153      	str	r3, [r2, #20]
}
    4a58:	bf00      	nop
    4a5a:	b004      	add	sp, #16
    4a5c:	4770      	bx	lr
    4a5e:	bf00      	nop
    4a60:	00010b88 	.word	0x00010b88
    4a64:	40064000 	.word	0x40064000

00004a68 <Clock_Ip_SetScgVlprSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_SCS_VLPR_SEL

void Clock_Ip_SetScgVlprSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4a68:	b084      	sub	sp, #16
    4a6a:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4a6c:	9b01      	ldr	r3, [sp, #4]
    4a6e:	685b      	ldr	r3, [r3, #4]
    4a70:	4a0b      	ldr	r2, [pc, #44]	; (4aa0 <Clock_Ip_SetScgVlprSel_TrustedCall+0x38>)
    4a72:	5cd3      	ldrb	r3, [r2, r3]
    4a74:	9303      	str	r3, [sp, #12]

    RegValue = IP_SCG->VCCR;
    4a76:	4b0b      	ldr	r3, [pc, #44]	; (4aa4 <Clock_Ip_SetScgVlprSel_TrustedCall+0x3c>)
    4a78:	699b      	ldr	r3, [r3, #24]
    4a7a:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_VCCR_SCS_MASK;
    4a7c:	9b02      	ldr	r3, [sp, #8]
    4a7e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    4a82:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_VCCR_SCS(SelectorValue);
    4a84:	9b03      	ldr	r3, [sp, #12]
    4a86:	061b      	lsls	r3, r3, #24
    4a88:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    4a8c:	9a02      	ldr	r2, [sp, #8]
    4a8e:	4313      	orrs	r3, r2
    4a90:	9302      	str	r3, [sp, #8]
    IP_SCG->VCCR = RegValue;
    4a92:	4a04      	ldr	r2, [pc, #16]	; (4aa4 <Clock_Ip_SetScgVlprSel_TrustedCall+0x3c>)
    4a94:	9b02      	ldr	r3, [sp, #8]
    4a96:	6193      	str	r3, [r2, #24]
}
    4a98:	bf00      	nop
    4a9a:	b004      	add	sp, #16
    4a9c:	4770      	bx	lr
    4a9e:	bf00      	nop
    4aa0:	00010b88 	.word	0x00010b88
    4aa4:	40064000 	.word	0x40064000

00004aa8 <Clock_Ip_ResetScgHsrunSel_TrustedCall>:

#endif

#ifdef CLOCK_IP_SCG_SCS_HSRUN_SEL
void Clock_Ip_ResetScgHsrunSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4aa8:	b084      	sub	sp, #16
    4aaa:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[FIRC_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4aac:	4b0b      	ldr	r3, [pc, #44]	; (4adc <Clock_Ip_ResetScgHsrunSel_TrustedCall+0x34>)
    4aae:	795b      	ldrb	r3, [r3, #5]
    4ab0:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SCG->HCCR;
    4ab2:	4b0b      	ldr	r3, [pc, #44]	; (4ae0 <Clock_Ip_ResetScgHsrunSel_TrustedCall+0x38>)
    4ab4:	69db      	ldr	r3, [r3, #28]
    4ab6:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_HCCR_SCS_MASK;
    4ab8:	9b02      	ldr	r3, [sp, #8]
    4aba:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    4abe:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_HCCR_SCS(SelectorValue);
    4ac0:	9b03      	ldr	r3, [sp, #12]
    4ac2:	061b      	lsls	r3, r3, #24
    4ac4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    4ac8:	9a02      	ldr	r2, [sp, #8]
    4aca:	4313      	orrs	r3, r2
    4acc:	9302      	str	r3, [sp, #8]
    IP_SCG->HCCR = RegValue;
    4ace:	4a04      	ldr	r2, [pc, #16]	; (4ae0 <Clock_Ip_ResetScgHsrunSel_TrustedCall+0x38>)
    4ad0:	9b02      	ldr	r3, [sp, #8]
    4ad2:	61d3      	str	r3, [r2, #28]
}
    4ad4:	bf00      	nop
    4ad6:	b004      	add	sp, #16
    4ad8:	4770      	bx	lr
    4ada:	bf00      	nop
    4adc:	00010b88 	.word	0x00010b88
    4ae0:	40064000 	.word	0x40064000

00004ae4 <Clock_Ip_SetScgHsrunSel_TrustedCall>:
void Clock_Ip_SetScgHsrunSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4ae4:	b084      	sub	sp, #16
    4ae6:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4ae8:	9b01      	ldr	r3, [sp, #4]
    4aea:	685b      	ldr	r3, [r3, #4]
    4aec:	4a0b      	ldr	r2, [pc, #44]	; (4b1c <Clock_Ip_SetScgHsrunSel_TrustedCall+0x38>)
    4aee:	5cd3      	ldrb	r3, [r2, r3]
    4af0:	9303      	str	r3, [sp, #12]

    RegValue = IP_SCG->HCCR;
    4af2:	4b0b      	ldr	r3, [pc, #44]	; (4b20 <Clock_Ip_SetScgHsrunSel_TrustedCall+0x3c>)
    4af4:	69db      	ldr	r3, [r3, #28]
    4af6:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_HCCR_SCS_MASK;
    4af8:	9b02      	ldr	r3, [sp, #8]
    4afa:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    4afe:	9302      	str	r3, [sp, #8]
    RegValue |= SCG_HCCR_SCS(SelectorValue);
    4b00:	9b03      	ldr	r3, [sp, #12]
    4b02:	061b      	lsls	r3, r3, #24
    4b04:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
    4b08:	9a02      	ldr	r2, [sp, #8]
    4b0a:	4313      	orrs	r3, r2
    4b0c:	9302      	str	r3, [sp, #8]
    IP_SCG->HCCR = RegValue;
    4b0e:	4a04      	ldr	r2, [pc, #16]	; (4b20 <Clock_Ip_SetScgHsrunSel_TrustedCall+0x3c>)
    4b10:	9b02      	ldr	r3, [sp, #8]
    4b12:	61d3      	str	r3, [r2, #28]
}
    4b14:	bf00      	nop
    4b16:	b004      	add	sp, #16
    4b18:	4770      	bx	lr
    4b1a:	bf00      	nop
    4b1c:	00010b88 	.word	0x00010b88
    4b20:	40064000 	.word	0x40064000

00004b24 <Clock_Ip_ResetSimRtcSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_RTC_SEL
void Clock_Ip_ResetSimRtcSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4b24:	b084      	sub	sp, #16
    4b26:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[SOSCDIV1_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4b28:	4b0a      	ldr	r3, [pc, #40]	; (4b54 <Clock_Ip_ResetSimRtcSel_TrustedCall+0x30>)
    4b2a:	7b9b      	ldrb	r3, [r3, #14]
    4b2c:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SIM->LPOCLKS;
    4b2e:	4b0a      	ldr	r3, [pc, #40]	; (4b58 <Clock_Ip_ResetSimRtcSel_TrustedCall+0x34>)
    4b30:	691b      	ldr	r3, [r3, #16]
    4b32:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_LPOCLKS_RTCCLKSEL_MASK;
    4b34:	9b02      	ldr	r3, [sp, #8]
    4b36:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    4b3a:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_LPOCLKS_RTCCLKSEL_SHIFT);
    4b3c:	9b03      	ldr	r3, [sp, #12]
    4b3e:	011b      	lsls	r3, r3, #4
    4b40:	9a02      	ldr	r2, [sp, #8]
    4b42:	4313      	orrs	r3, r2
    4b44:	9302      	str	r3, [sp, #8]
    IP_SIM->LPOCLKS = RegValue;
    4b46:	4a04      	ldr	r2, [pc, #16]	; (4b58 <Clock_Ip_ResetSimRtcSel_TrustedCall+0x34>)
    4b48:	9b02      	ldr	r3, [sp, #8]
    4b4a:	6113      	str	r3, [r2, #16]
}
    4b4c:	bf00      	nop
    4b4e:	b004      	add	sp, #16
    4b50:	4770      	bx	lr
    4b52:	bf00      	nop
    4b54:	00010b30 	.word	0x00010b30
    4b58:	40048000 	.word	0x40048000

00004b5c <Clock_Ip_SetSimRtcSel_TrustedCall>:

void Clock_Ip_SetSimRtcSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4b5c:	b084      	sub	sp, #16
    4b5e:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4b60:	9b01      	ldr	r3, [sp, #4]
    4b62:	685b      	ldr	r3, [r3, #4]
    4b64:	4a0a      	ldr	r2, [pc, #40]	; (4b90 <Clock_Ip_SetSimRtcSel_TrustedCall+0x34>)
    4b66:	5cd3      	ldrb	r3, [r2, r3]
    4b68:	9303      	str	r3, [sp, #12]

    RegValue = IP_SIM->LPOCLKS;
    4b6a:	4b0a      	ldr	r3, [pc, #40]	; (4b94 <Clock_Ip_SetSimRtcSel_TrustedCall+0x38>)
    4b6c:	691b      	ldr	r3, [r3, #16]
    4b6e:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_LPOCLKS_RTCCLKSEL_MASK;
    4b70:	9b02      	ldr	r3, [sp, #8]
    4b72:	f023 0330 	bic.w	r3, r3, #48	; 0x30
    4b76:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_LPOCLKS_RTCCLKSEL_SHIFT);
    4b78:	9b03      	ldr	r3, [sp, #12]
    4b7a:	011b      	lsls	r3, r3, #4
    4b7c:	9a02      	ldr	r2, [sp, #8]
    4b7e:	4313      	orrs	r3, r2
    4b80:	9302      	str	r3, [sp, #8]
    IP_SIM->LPOCLKS = RegValue;
    4b82:	4a04      	ldr	r2, [pc, #16]	; (4b94 <Clock_Ip_SetSimRtcSel_TrustedCall+0x38>)
    4b84:	9b02      	ldr	r3, [sp, #8]
    4b86:	6113      	str	r3, [r2, #16]
}
    4b88:	bf00      	nop
    4b8a:	b004      	add	sp, #16
    4b8c:	4770      	bx	lr
    4b8e:	bf00      	nop
    4b90:	00010b30 	.word	0x00010b30
    4b94:	40048000 	.word	0x40048000

00004b98 <Clock_Ip_ResetSimLpoSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_LPO_SEL
void Clock_Ip_ResetSimLpoSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4b98:	b084      	sub	sp, #16
    4b9a:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntrySIMHardwareValue[LPO_128K_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4b9c:	4b0a      	ldr	r3, [pc, #40]	; (4bc8 <Clock_Ip_ResetSimLpoSel_TrustedCall+0x30>)
    4b9e:	785b      	ldrb	r3, [r3, #1]
    4ba0:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SIM->LPOCLKS;
    4ba2:	4b0a      	ldr	r3, [pc, #40]	; (4bcc <Clock_Ip_ResetSimLpoSel_TrustedCall+0x34>)
    4ba4:	691b      	ldr	r3, [r3, #16]
    4ba6:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_LPOCLKS_LPOCLKSEL_MASK;
    4ba8:	9b02      	ldr	r3, [sp, #8]
    4baa:	f023 030c 	bic.w	r3, r3, #12
    4bae:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_LPOCLKS_LPOCLKSEL_SHIFT);
    4bb0:	9b03      	ldr	r3, [sp, #12]
    4bb2:	009b      	lsls	r3, r3, #2
    4bb4:	9a02      	ldr	r2, [sp, #8]
    4bb6:	4313      	orrs	r3, r2
    4bb8:	9302      	str	r3, [sp, #8]
    IP_SIM->LPOCLKS = RegValue;
    4bba:	4a04      	ldr	r2, [pc, #16]	; (4bcc <Clock_Ip_ResetSimLpoSel_TrustedCall+0x34>)
    4bbc:	9b02      	ldr	r3, [sp, #8]
    4bbe:	6113      	str	r3, [r2, #16]
}
    4bc0:	bf00      	nop
    4bc2:	b004      	add	sp, #16
    4bc4:	4770      	bx	lr
    4bc6:	bf00      	nop
    4bc8:	00010be8 	.word	0x00010be8
    4bcc:	40048000 	.word	0x40048000

00004bd0 <Clock_Ip_SetSimLpoSel_TrustedCall>:
void Clock_Ip_SetSimLpoSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4bd0:	b084      	sub	sp, #16
    4bd2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    /* LPO_CLK selector mapped to Clock_Ip_au8SelectorEntrySIMHardwareValue */
    uint32 SelectorValue = Clock_Ip_au8SelectorEntrySIMHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4bd4:	9b01      	ldr	r3, [sp, #4]
    4bd6:	685b      	ldr	r3, [r3, #4]
    4bd8:	4a0a      	ldr	r2, [pc, #40]	; (4c04 <Clock_Ip_SetSimLpoSel_TrustedCall+0x34>)
    4bda:	5cd3      	ldrb	r3, [r2, r3]
    4bdc:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SIM->LPOCLKS;
    4bde:	4b0a      	ldr	r3, [pc, #40]	; (4c08 <Clock_Ip_SetSimLpoSel_TrustedCall+0x38>)
    4be0:	691b      	ldr	r3, [r3, #16]
    4be2:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_LPOCLKS_LPOCLKSEL_MASK;
    4be4:	9b02      	ldr	r3, [sp, #8]
    4be6:	f023 030c 	bic.w	r3, r3, #12
    4bea:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_LPOCLKS_LPOCLKSEL_SHIFT);
    4bec:	9b03      	ldr	r3, [sp, #12]
    4bee:	009b      	lsls	r3, r3, #2
    4bf0:	9a02      	ldr	r2, [sp, #8]
    4bf2:	4313      	orrs	r3, r2
    4bf4:	9302      	str	r3, [sp, #8]
    IP_SIM->LPOCLKS = RegValue;
    4bf6:	4a04      	ldr	r2, [pc, #16]	; (4c08 <Clock_Ip_SetSimLpoSel_TrustedCall+0x38>)
    4bf8:	9b02      	ldr	r3, [sp, #8]
    4bfa:	6113      	str	r3, [r2, #16]
}
    4bfc:	bf00      	nop
    4bfe:	b004      	add	sp, #16
    4c00:	4770      	bx	lr
    4c02:	bf00      	nop
    4c04:	00010be8 	.word	0x00010be8
    4c08:	40048000 	.word	0x40048000

00004c0c <Clock_Ip_ResetScgClkoutSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SCG_CLKOUT_SEL
void Clock_Ip_ResetScgClkoutSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4c0c:	b084      	sub	sp, #16
    4c0e:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    /* LPO_CLK selector mapped to Clock_Ip_au8SelectorEntryScsHardwareValue */
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[FIRC_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4c10:	4b0a      	ldr	r3, [pc, #40]	; (4c3c <Clock_Ip_ResetScgClkoutSel_TrustedCall+0x30>)
    4c12:	795b      	ldrb	r3, [r3, #5]
    4c14:	9303      	str	r3, [sp, #12]

    (void)Config;

    RegValue = IP_SCG->CLKOUTCNFG;
    4c16:	4b0a      	ldr	r3, [pc, #40]	; (4c40 <Clock_Ip_ResetScgClkoutSel_TrustedCall+0x34>)
    4c18:	6a1b      	ldr	r3, [r3, #32]
    4c1a:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_CLKOUTCNFG_CLKOUTSEL_MASK;
    4c1c:	9b02      	ldr	r3, [sp, #8]
    4c1e:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    4c22:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT);
    4c24:	9b03      	ldr	r3, [sp, #12]
    4c26:	061b      	lsls	r3, r3, #24
    4c28:	9a02      	ldr	r2, [sp, #8]
    4c2a:	4313      	orrs	r3, r2
    4c2c:	9302      	str	r3, [sp, #8]
    IP_SCG->CLKOUTCNFG = RegValue;
    4c2e:	4a04      	ldr	r2, [pc, #16]	; (4c40 <Clock_Ip_ResetScgClkoutSel_TrustedCall+0x34>)
    4c30:	9b02      	ldr	r3, [sp, #8]
    4c32:	6213      	str	r3, [r2, #32]
}
    4c34:	bf00      	nop
    4c36:	b004      	add	sp, #16
    4c38:	4770      	bx	lr
    4c3a:	bf00      	nop
    4c3c:	00010b88 	.word	0x00010b88
    4c40:	40064000 	.word	0x40064000

00004c44 <Clock_Ip_SetScgClkoutSel_TrustedCall>:
void Clock_Ip_SetScgClkoutSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4c44:	b084      	sub	sp, #16
    4c46:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryScsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4c48:	9b01      	ldr	r3, [sp, #4]
    4c4a:	685b      	ldr	r3, [r3, #4]
    4c4c:	4a0a      	ldr	r2, [pc, #40]	; (4c78 <Clock_Ip_SetScgClkoutSel_TrustedCall+0x34>)
    4c4e:	5cd3      	ldrb	r3, [r2, r3]
    4c50:	9303      	str	r3, [sp, #12]

    RegValue = IP_SCG->CLKOUTCNFG;
    4c52:	4b0a      	ldr	r3, [pc, #40]	; (4c7c <Clock_Ip_SetScgClkoutSel_TrustedCall+0x38>)
    4c54:	6a1b      	ldr	r3, [r3, #32]
    4c56:	9302      	str	r3, [sp, #8]
    RegValue &= ~SCG_CLKOUTCNFG_CLKOUTSEL_MASK;
    4c58:	9b02      	ldr	r3, [sp, #8]
    4c5a:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
    4c5e:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SCG_CLKOUTCNFG_CLKOUTSEL_SHIFT);
    4c60:	9b03      	ldr	r3, [sp, #12]
    4c62:	061b      	lsls	r3, r3, #24
    4c64:	9a02      	ldr	r2, [sp, #8]
    4c66:	4313      	orrs	r3, r2
    4c68:	9302      	str	r3, [sp, #8]
    IP_SCG->CLKOUTCNFG = RegValue;
    4c6a:	4a04      	ldr	r2, [pc, #16]	; (4c7c <Clock_Ip_SetScgClkoutSel_TrustedCall+0x38>)
    4c6c:	9b02      	ldr	r3, [sp, #8]
    4c6e:	6213      	str	r3, [r2, #32]
}
    4c70:	bf00      	nop
    4c72:	b004      	add	sp, #16
    4c74:	4770      	bx	lr
    4c76:	bf00      	nop
    4c78:	00010b88 	.word	0x00010b88
    4c7c:	40064000 	.word	0x40064000

00004c80 <Clock_Ip_ResetSimFtmoptSel_TrustedCall>:
#define SIM_FTMOPT0_FTM_0_3_CLKSEL_SHIFT(x)  (24U + ((x) << 1U))
#define SIM_FTMOPT0_FTM_0_3_CLKSEL_MASK(x)   ((uint32)3U << SIM_FTMOPT0_FTM_0_3_CLKSEL_SHIFT(x))
#define SIM_FTMOPT0_FTM_4_7_CLKSEL_SHIFT(x)  (16U + (((x) - 4U) << 1U))
#define SIM_FTMOPT0_FTM_4_7_CLKSEL_MASK(x)   ((uint32)3U << SIM_FTMOPT0_FTM_4_7_CLKSEL_SHIFT(x))
void Clock_Ip_ResetSimFtmoptSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4c80:	b086      	sub	sp, #24
    4c82:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[FIRC_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4c84:	4b20      	ldr	r3, [pc, #128]	; (4d08 <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x88>)
    4c86:	795b      	ldrb	r3, [r3, #5]
    4c88:	9304      	str	r3, [sp, #16]
    uint32 Instance      = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    4c8a:	9b01      	ldr	r3, [sp, #4]
    4c8c:	681a      	ldr	r2, [r3, #0]
    4c8e:	491f      	ldr	r1, [pc, #124]	; (4d0c <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x8c>)
    4c90:	4613      	mov	r3, r2
    4c92:	00db      	lsls	r3, r3, #3
    4c94:	4413      	add	r3, r2
    4c96:	440b      	add	r3, r1
    4c98:	781b      	ldrb	r3, [r3, #0]
    4c9a:	9303      	str	r3, [sp, #12]

    RegValue = IP_SIM->FTMOPT0;
    4c9c:	4b1c      	ldr	r3, [pc, #112]	; (4d10 <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x90>)
    4c9e:	68db      	ldr	r3, [r3, #12]
    4ca0:	9305      	str	r3, [sp, #20]
    if(Instance < 4U)
    4ca2:	9b03      	ldr	r3, [sp, #12]
    4ca4:	2b03      	cmp	r3, #3
    4ca6:	d813      	bhi.n	4cd0 <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x50>
    {
        RegValue &= ~(SIM_FTMOPT0_FTM_0_3_CLKSEL_MASK(Instance));
    4ca8:	9b03      	ldr	r3, [sp, #12]
    4caa:	005b      	lsls	r3, r3, #1
    4cac:	3318      	adds	r3, #24
    4cae:	2203      	movs	r2, #3
    4cb0:	fa02 f303 	lsl.w	r3, r2, r3
    4cb4:	43db      	mvns	r3, r3
    4cb6:	9a05      	ldr	r2, [sp, #20]
    4cb8:	4013      	ands	r3, r2
    4cba:	9305      	str	r3, [sp, #20]
        RegValue |= (SelectorValue << SIM_FTMOPT0_FTM_0_3_CLKSEL_SHIFT(Instance));
    4cbc:	9b03      	ldr	r3, [sp, #12]
    4cbe:	005b      	lsls	r3, r3, #1
    4cc0:	3318      	adds	r3, #24
    4cc2:	9a04      	ldr	r2, [sp, #16]
    4cc4:	fa02 f303 	lsl.w	r3, r2, r3
    4cc8:	9a05      	ldr	r2, [sp, #20]
    4cca:	4313      	orrs	r3, r2
    4ccc:	9305      	str	r3, [sp, #20]
    4cce:	e014      	b.n	4cfa <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x7a>
    }
    else
    {
        RegValue &= ~(SIM_FTMOPT0_FTM_4_7_CLKSEL_MASK(Instance));
    4cd0:	9b03      	ldr	r3, [sp, #12]
    4cd2:	3b04      	subs	r3, #4
    4cd4:	005b      	lsls	r3, r3, #1
    4cd6:	3310      	adds	r3, #16
    4cd8:	2203      	movs	r2, #3
    4cda:	fa02 f303 	lsl.w	r3, r2, r3
    4cde:	43db      	mvns	r3, r3
    4ce0:	9a05      	ldr	r2, [sp, #20]
    4ce2:	4013      	ands	r3, r2
    4ce4:	9305      	str	r3, [sp, #20]
        RegValue |= (SelectorValue << SIM_FTMOPT0_FTM_4_7_CLKSEL_SHIFT(Instance));
    4ce6:	9b03      	ldr	r3, [sp, #12]
    4ce8:	3b04      	subs	r3, #4
    4cea:	005b      	lsls	r3, r3, #1
    4cec:	3310      	adds	r3, #16
    4cee:	9a04      	ldr	r2, [sp, #16]
    4cf0:	fa02 f303 	lsl.w	r3, r2, r3
    4cf4:	9a05      	ldr	r2, [sp, #20]
    4cf6:	4313      	orrs	r3, r2
    4cf8:	9305      	str	r3, [sp, #20]
    }

    IP_SIM->FTMOPT0 = RegValue;
    4cfa:	4a05      	ldr	r2, [pc, #20]	; (4d10 <Clock_Ip_ResetSimFtmoptSel_TrustedCall+0x90>)
    4cfc:	9b05      	ldr	r3, [sp, #20]
    4cfe:	60d3      	str	r3, [r2, #12]
}
    4d00:	bf00      	nop
    4d02:	b006      	add	sp, #24
    4d04:	4770      	bx	lr
    4d06:	bf00      	nop
    4d08:	00010b30 	.word	0x00010b30
    4d0c:	00010820 	.word	0x00010820
    4d10:	40048000 	.word	0x40048000

00004d14 <Clock_Ip_SetSimFtmoptSel_TrustedCall>:
void Clock_Ip_SetSimFtmoptSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4d14:	b086      	sub	sp, #24
    4d16:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4d18:	9b01      	ldr	r3, [sp, #4]
    4d1a:	685b      	ldr	r3, [r3, #4]
    4d1c:	4a20      	ldr	r2, [pc, #128]	; (4da0 <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x8c>)
    4d1e:	5cd3      	ldrb	r3, [r2, r3]
    4d20:	9304      	str	r3, [sp, #16]
    uint32 Instance      = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_MODULE_INSTANCE];
    4d22:	9b01      	ldr	r3, [sp, #4]
    4d24:	681a      	ldr	r2, [r3, #0]
    4d26:	491f      	ldr	r1, [pc, #124]	; (4da4 <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x90>)
    4d28:	4613      	mov	r3, r2
    4d2a:	00db      	lsls	r3, r3, #3
    4d2c:	4413      	add	r3, r2
    4d2e:	440b      	add	r3, r1
    4d30:	781b      	ldrb	r3, [r3, #0]
    4d32:	9303      	str	r3, [sp, #12]

    RegValue = IP_SIM->FTMOPT0;
    4d34:	4b1c      	ldr	r3, [pc, #112]	; (4da8 <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x94>)
    4d36:	68db      	ldr	r3, [r3, #12]
    4d38:	9305      	str	r3, [sp, #20]
    if(Instance < 4U)
    4d3a:	9b03      	ldr	r3, [sp, #12]
    4d3c:	2b03      	cmp	r3, #3
    4d3e:	d813      	bhi.n	4d68 <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x54>
    {
        RegValue &= ~(SIM_FTMOPT0_FTM_0_3_CLKSEL_MASK(Instance));
    4d40:	9b03      	ldr	r3, [sp, #12]
    4d42:	005b      	lsls	r3, r3, #1
    4d44:	3318      	adds	r3, #24
    4d46:	2203      	movs	r2, #3
    4d48:	fa02 f303 	lsl.w	r3, r2, r3
    4d4c:	43db      	mvns	r3, r3
    4d4e:	9a05      	ldr	r2, [sp, #20]
    4d50:	4013      	ands	r3, r2
    4d52:	9305      	str	r3, [sp, #20]
        RegValue |= (SelectorValue << SIM_FTMOPT0_FTM_0_3_CLKSEL_SHIFT(Instance));
    4d54:	9b03      	ldr	r3, [sp, #12]
    4d56:	005b      	lsls	r3, r3, #1
    4d58:	3318      	adds	r3, #24
    4d5a:	9a04      	ldr	r2, [sp, #16]
    4d5c:	fa02 f303 	lsl.w	r3, r2, r3
    4d60:	9a05      	ldr	r2, [sp, #20]
    4d62:	4313      	orrs	r3, r2
    4d64:	9305      	str	r3, [sp, #20]
    4d66:	e014      	b.n	4d92 <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x7e>
    }
    else
    {
        RegValue &= ~(SIM_FTMOPT0_FTM_4_7_CLKSEL_MASK(Instance));
    4d68:	9b03      	ldr	r3, [sp, #12]
    4d6a:	3b04      	subs	r3, #4
    4d6c:	005b      	lsls	r3, r3, #1
    4d6e:	3310      	adds	r3, #16
    4d70:	2203      	movs	r2, #3
    4d72:	fa02 f303 	lsl.w	r3, r2, r3
    4d76:	43db      	mvns	r3, r3
    4d78:	9a05      	ldr	r2, [sp, #20]
    4d7a:	4013      	ands	r3, r2
    4d7c:	9305      	str	r3, [sp, #20]
        RegValue |= (SelectorValue << SIM_FTMOPT0_FTM_4_7_CLKSEL_SHIFT(Instance));
    4d7e:	9b03      	ldr	r3, [sp, #12]
    4d80:	3b04      	subs	r3, #4
    4d82:	005b      	lsls	r3, r3, #1
    4d84:	3310      	adds	r3, #16
    4d86:	9a04      	ldr	r2, [sp, #16]
    4d88:	fa02 f303 	lsl.w	r3, r2, r3
    4d8c:	9a05      	ldr	r2, [sp, #20]
    4d8e:	4313      	orrs	r3, r2
    4d90:	9305      	str	r3, [sp, #20]
    }

    IP_SIM->FTMOPT0 = RegValue;
    4d92:	4a05      	ldr	r2, [pc, #20]	; (4da8 <Clock_Ip_SetSimFtmoptSel_TrustedCall+0x94>)
    4d94:	9b05      	ldr	r3, [sp, #20]
    4d96:	60d3      	str	r3, [r2, #12]
}
    4d98:	bf00      	nop
    4d9a:	b006      	add	sp, #24
    4d9c:	4770      	bx	lr
    4d9e:	bf00      	nop
    4da0:	00010b30 	.word	0x00010b30
    4da4:	00010820 	.word	0x00010820
    4da8:	40048000 	.word	0x40048000

00004dac <Clock_Ip_ResetSimClkoutSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_CLKOUT_SEL
/* Clear CLKOUTSEL and CLKOUTEN bit field in SIM_CHIPCTL register  */
void Clock_Ip_ResetSimClkoutSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4dac:	b084      	sub	sp, #16
    4dae:	9001      	str	r0, [sp, #4]
    uint32 RegValue;

    (void)Config;

    RegValue = IP_SIM->CHIPCTL;
    4db0:	4b06      	ldr	r3, [pc, #24]	; (4dcc <Clock_Ip_ResetSimClkoutSel_TrustedCall+0x20>)
    4db2:	685b      	ldr	r3, [r3, #4]
    4db4:	9303      	str	r3, [sp, #12]
    RegValue &= ~(SIM_CHIPCTL_CLKOUTSEL_MASK | SIM_CHIPCTL_CLKOUTEN_MASK);
    4db6:	9b03      	ldr	r3, [sp, #12]
    4db8:	f423 630f 	bic.w	r3, r3, #2288	; 0x8f0
    4dbc:	9303      	str	r3, [sp, #12]
    IP_SIM->CHIPCTL = RegValue;
    4dbe:	4a03      	ldr	r2, [pc, #12]	; (4dcc <Clock_Ip_ResetSimClkoutSel_TrustedCall+0x20>)
    4dc0:	9b03      	ldr	r3, [sp, #12]
    4dc2:	6053      	str	r3, [r2, #4]
}
    4dc4:	bf00      	nop
    4dc6:	b004      	add	sp, #16
    4dc8:	4770      	bx	lr
    4dca:	bf00      	nop
    4dcc:	40048000 	.word	0x40048000

00004dd0 <Clock_Ip_SetSimClkoutSel_TrustedCall>:
void Clock_Ip_SetSimClkoutSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4dd0:	b084      	sub	sp, #16
    4dd2:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4dd4:	9b01      	ldr	r3, [sp, #4]
    4dd6:	685b      	ldr	r3, [r3, #4]
    4dd8:	4a0a      	ldr	r2, [pc, #40]	; (4e04 <Clock_Ip_SetSimClkoutSel_TrustedCall+0x34>)
    4dda:	5cd3      	ldrb	r3, [r2, r3]
    4ddc:	9303      	str	r3, [sp, #12]

    RegValue = IP_SIM->CHIPCTL;
    4dde:	4b0a      	ldr	r3, [pc, #40]	; (4e08 <Clock_Ip_SetSimClkoutSel_TrustedCall+0x38>)
    4de0:	685b      	ldr	r3, [r3, #4]
    4de2:	9302      	str	r3, [sp, #8]
    RegValue &= ~SIM_CHIPCTL_CLKOUTSEL_MASK;
    4de4:	9b02      	ldr	r3, [sp, #8]
    4de6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
    4dea:	9302      	str	r3, [sp, #8]
    RegValue |= (SelectorValue << SIM_CHIPCTL_CLKOUTSEL_SHIFT);
    4dec:	9b03      	ldr	r3, [sp, #12]
    4dee:	011b      	lsls	r3, r3, #4
    4df0:	9a02      	ldr	r2, [sp, #8]
    4df2:	4313      	orrs	r3, r2
    4df4:	9302      	str	r3, [sp, #8]
    IP_SIM->CHIPCTL = RegValue;
    4df6:	4a04      	ldr	r2, [pc, #16]	; (4e08 <Clock_Ip_SetSimClkoutSel_TrustedCall+0x38>)
    4df8:	9b02      	ldr	r3, [sp, #8]
    4dfa:	6053      	str	r3, [r2, #4]
}
    4dfc:	bf00      	nop
    4dfe:	b004      	add	sp, #16
    4e00:	4770      	bx	lr
    4e02:	bf00      	nop
    4e04:	00010b30 	.word	0x00010b30
    4e08:	40048000 	.word	0x40048000

00004e0c <Clock_Ip_ResetPccPcsSelect_TrustedCall>:
#ifdef CLOCK_IP_PCC_PCS_SELECT
/**
* @brief            This function will reset writable bit fields of PCC register
*/
void Clock_Ip_ResetPccPcsSelect_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4e0c:	b084      	sub	sp, #16
    4e0e:	9001      	str	r0, [sp, #4]
    uint32 PccIndex = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_SELECTOR_INDEX];
    4e10:	9b01      	ldr	r3, [sp, #4]
    4e12:	681a      	ldr	r2, [r3, #0]
    4e14:	490f      	ldr	r1, [pc, #60]	; (4e54 <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x48>)
    4e16:	4613      	mov	r3, r2
    4e18:	00db      	lsls	r3, r3, #3
    4e1a:	4413      	add	r3, r2
    4e1c:	440b      	add	r3, r1
    4e1e:	3304      	adds	r3, #4
    4e20:	781b      	ldrb	r3, [r3, #0]
    4e22:	9303      	str	r3, [sp, #12]

    /* Disable CGC before set PCS */
    IP_PCC->PCCn[PccIndex] &= ~(PCC_PCCn_CGC_MASK);
    4e24:	4a0c      	ldr	r2, [pc, #48]	; (4e58 <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x4c>)
    4e26:	9b03      	ldr	r3, [sp, #12]
    4e28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    4e2c:	490a      	ldr	r1, [pc, #40]	; (4e58 <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x4c>)
    4e2e:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
    4e32:	9b03      	ldr	r3, [sp, #12]
    4e34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    IP_PCC->PCCn[PccIndex] &= ~(PCC_PCCn_PCS_MASK);
    4e38:	4a07      	ldr	r2, [pc, #28]	; (4e58 <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x4c>)
    4e3a:	9b03      	ldr	r3, [sp, #12]
    4e3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    4e40:	4905      	ldr	r1, [pc, #20]	; (4e58 <Clock_Ip_ResetPccPcsSelect_TrustedCall+0x4c>)
    4e42:	f023 62e0 	bic.w	r2, r3, #117440512	; 0x7000000
    4e46:	9b03      	ldr	r3, [sp, #12]
    4e48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    4e4c:	bf00      	nop
    4e4e:	b004      	add	sp, #16
    4e50:	4770      	bx	lr
    4e52:	bf00      	nop
    4e54:	00010820 	.word	0x00010820
    4e58:	40065000 	.word	0x40065000

00004e5c <Clock_Ip_SetPccPcsSelect_TrustedCall>:
void Clock_Ip_SetPccPcsSelect_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4e5c:	b086      	sub	sp, #24
    4e5e:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    uint32 PccIndex = Clock_Ip_au8ClockFeatures[Config->Name][CLOCK_IP_SELECTOR_INDEX];
    4e60:	9b01      	ldr	r3, [sp, #4]
    4e62:	681a      	ldr	r2, [r3, #0]
    4e64:	4912      	ldr	r1, [pc, #72]	; (4eb0 <Clock_Ip_SetPccPcsSelect_TrustedCall+0x54>)
    4e66:	4613      	mov	r3, r2
    4e68:	00db      	lsls	r3, r3, #3
    4e6a:	4413      	add	r3, r2
    4e6c:	440b      	add	r3, r1
    4e6e:	3304      	adds	r3, #4
    4e70:	781b      	ldrb	r3, [r3, #0]
    4e72:	9305      	str	r3, [sp, #20]
    uint32 SelectorValue = Clock_Ip_au8SelectorEntryPcsHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4e74:	9b01      	ldr	r3, [sp, #4]
    4e76:	685b      	ldr	r3, [r3, #4]
    4e78:	4a0e      	ldr	r2, [pc, #56]	; (4eb4 <Clock_Ip_SetPccPcsSelect_TrustedCall+0x58>)
    4e7a:	5cd3      	ldrb	r3, [r2, r3]
    4e7c:	9304      	str	r3, [sp, #16]

    RegValue = IP_PCC->PCCn[PccIndex];
    4e7e:	4a0e      	ldr	r2, [pc, #56]	; (4eb8 <Clock_Ip_SetPccPcsSelect_TrustedCall+0x5c>)
    4e80:	9b05      	ldr	r3, [sp, #20]
    4e82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    4e86:	9303      	str	r3, [sp, #12]
    RegValue &= ~PCC_PCCn_PCS_MASK;
    4e88:	9b03      	ldr	r3, [sp, #12]
    4e8a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
    4e8e:	9303      	str	r3, [sp, #12]
    RegValue |= PCC_PCCn_PCS(SelectorValue);
    4e90:	9b04      	ldr	r3, [sp, #16]
    4e92:	061b      	lsls	r3, r3, #24
    4e94:	f003 63e0 	and.w	r3, r3, #117440512	; 0x7000000
    4e98:	9a03      	ldr	r2, [sp, #12]
    4e9a:	4313      	orrs	r3, r2
    4e9c:	9303      	str	r3, [sp, #12]
    IP_PCC->PCCn[PccIndex] = RegValue;
    4e9e:	4906      	ldr	r1, [pc, #24]	; (4eb8 <Clock_Ip_SetPccPcsSelect_TrustedCall+0x5c>)
    4ea0:	9b05      	ldr	r3, [sp, #20]
    4ea2:	9a03      	ldr	r2, [sp, #12]
    4ea4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    4ea8:	bf00      	nop
    4eaa:	b006      	add	sp, #24
    4eac:	4770      	bx	lr
    4eae:	bf00      	nop
    4eb0:	00010820 	.word	0x00010820
    4eb4:	00010bb8 	.word	0x00010bb8
    4eb8:	40065000 	.word	0x40065000

00004ebc <Clock_Ip_ResetSimTraceSel_TrustedCall>:
#endif

#ifdef CLOCK_IP_SIM_TRACE_SEL
void Clock_Ip_ResetSimTraceSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4ebc:	b084      	sub	sp, #16
    4ebe:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    /* TRACE_CLK selector mapped to Clock_Ip_au16SelectorEntryHardwareValue */
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[CORE_CLK];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4ec0:	4b0b      	ldr	r3, [pc, #44]	; (4ef0 <Clock_Ip_ResetSimTraceSel_TrustedCall+0x34>)
    4ec2:	7f1b      	ldrb	r3, [r3, #28]
    4ec4:	9303      	str	r3, [sp, #12]

    (void) Config;
    RegValue = (uint32)IP_SIM->CHIPCTL;
    4ec6:	4b0b      	ldr	r3, [pc, #44]	; (4ef4 <Clock_Ip_ResetSimTraceSel_TrustedCall+0x38>)
    4ec8:	685b      	ldr	r3, [r3, #4]
    4eca:	9302      	str	r3, [sp, #8]
    RegValue &= (~((uint32)SIM_CHIPCTL_TRACECLK_SEL_MASK));
    4ecc:	9b02      	ldr	r3, [sp, #8]
    4ece:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    4ed2:	9302      	str	r3, [sp, #8]
    RegValue |= SIM_CHIPCTL_TRACECLK_SEL(SelectorValue);
    4ed4:	9b03      	ldr	r3, [sp, #12]
    4ed6:	031b      	lsls	r3, r3, #12
    4ed8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    4edc:	9a02      	ldr	r2, [sp, #8]
    4ede:	4313      	orrs	r3, r2
    4ee0:	9302      	str	r3, [sp, #8]
    IP_SIM->CHIPCTL = (uint32)RegValue;
    4ee2:	4a04      	ldr	r2, [pc, #16]	; (4ef4 <Clock_Ip_ResetSimTraceSel_TrustedCall+0x38>)
    4ee4:	9b02      	ldr	r3, [sp, #8]
    4ee6:	6053      	str	r3, [r2, #4]
}
    4ee8:	bf00      	nop
    4eea:	b004      	add	sp, #16
    4eec:	4770      	bx	lr
    4eee:	bf00      	nop
    4ef0:	00010b30 	.word	0x00010b30
    4ef4:	40048000 	.word	0x40048000

00004ef8 <Clock_Ip_SetSimTraceSel_TrustedCall>:
void Clock_Ip_SetSimTraceSel_TrustedCall(Clock_Ip_SelectorConfigType const *Config)
{
    4ef8:	b084      	sub	sp, #16
    4efa:	9001      	str	r0, [sp, #4]
    uint32 RegValue;
    /* TRACE_CLK selector mapped to Clock_Ip_au16SelectorEntryHardwareValue */
    uint32 SelectorValue = Clock_Ip_au16SelectorEntryHardwareValue[Config->Value];    /* Hw value corresponding to selector entry. Translate input clock source to hardware value. */
    4efc:	9b01      	ldr	r3, [sp, #4]
    4efe:	685b      	ldr	r3, [r3, #4]
    4f00:	4a0b      	ldr	r2, [pc, #44]	; (4f30 <Clock_Ip_SetSimTraceSel_TrustedCall+0x38>)
    4f02:	5cd3      	ldrb	r3, [r2, r3]
    4f04:	9303      	str	r3, [sp, #12]

    RegValue = (uint32)IP_SIM->CHIPCTL;
    4f06:	4b0b      	ldr	r3, [pc, #44]	; (4f34 <Clock_Ip_SetSimTraceSel_TrustedCall+0x3c>)
    4f08:	685b      	ldr	r3, [r3, #4]
    4f0a:	9302      	str	r3, [sp, #8]
    RegValue &= (~((uint32)SIM_CHIPCTL_TRACECLK_SEL_MASK));
    4f0c:	9b02      	ldr	r3, [sp, #8]
    4f0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    4f12:	9302      	str	r3, [sp, #8]
    RegValue |= SIM_CHIPCTL_TRACECLK_SEL(SelectorValue);
    4f14:	9b03      	ldr	r3, [sp, #12]
    4f16:	031b      	lsls	r3, r3, #12
    4f18:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
    4f1c:	9a02      	ldr	r2, [sp, #8]
    4f1e:	4313      	orrs	r3, r2
    4f20:	9302      	str	r3, [sp, #8]
    IP_SIM->CHIPCTL = (uint32)RegValue;
    4f22:	4a04      	ldr	r2, [pc, #16]	; (4f34 <Clock_Ip_SetSimTraceSel_TrustedCall+0x3c>)
    4f24:	9b02      	ldr	r3, [sp, #8]
    4f26:	6053      	str	r3, [r2, #4]
}
    4f28:	bf00      	nop
    4f2a:	b004      	add	sp, #16
    4f2c:	4770      	bx	lr
    4f2e:	bf00      	nop
    4f30:	00010b30 	.word	0x00010b30
    4f34:	40048000 	.word	0x40048000

00004f38 <DisableSafeClock>:

#define MCU_START_SEC_CODE
#include "Mcu_MemMap.h"

static void DisableSafeClock(Clock_Ip_ClockConfigType const * Config)
{
    4f38:	b500      	push	{lr}
    4f3a:	b085      	sub	sp, #20
    4f3c:	9001      	str	r0, [sp, #4]
    uint32 Index;
    boolean FircConfigFound = FALSE;
    4f3e:	2300      	movs	r3, #0
    4f40:	f88d 300b 	strb.w	r3, [sp, #11]

    if (Config != NULL_PTR)
    4f44:	9b01      	ldr	r3, [sp, #4]
    4f46:	2b00      	cmp	r3, #0
    4f48:	d037      	beq.n	4fba <DisableSafeClock+0x82>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->IrcoscsCount; Index++)
    4f4a:	2300      	movs	r3, #0
    4f4c:	9303      	str	r3, [sp, #12]
    4f4e:	e02b      	b.n	4fa8 <DisableSafeClock+0x70>
        {
            if (Clock_Ip_apConfig->Ircoscs[Index].Name == FIRC_CLK)
    4f50:	4b29      	ldr	r3, [pc, #164]	; (4ff8 <DisableSafeClock+0xc0>)
    4f52:	6819      	ldr	r1, [r3, #0]
    4f54:	9a03      	ldr	r2, [sp, #12]
    4f56:	4613      	mov	r3, r2
    4f58:	005b      	lsls	r3, r3, #1
    4f5a:	4413      	add	r3, r2
    4f5c:	009b      	lsls	r3, r3, #2
    4f5e:	440b      	add	r3, r1
    4f60:	3314      	adds	r3, #20
    4f62:	681b      	ldr	r3, [r3, #0]
    4f64:	2b05      	cmp	r3, #5
    4f66:	d11c      	bne.n	4fa2 <DisableSafeClock+0x6a>
            {
                FircConfigFound = TRUE;
    4f68:	2301      	movs	r3, #1
    4f6a:	f88d 300b 	strb.w	r3, [sp, #11]
                if (Clock_Ip_apConfig->Ircoscs[Index].Enable == FALSE)
    4f6e:	4b22      	ldr	r3, [pc, #136]	; (4ff8 <DisableSafeClock+0xc0>)
    4f70:	6819      	ldr	r1, [r3, #0]
    4f72:	9a03      	ldr	r2, [sp, #12]
    4f74:	4613      	mov	r3, r2
    4f76:	005b      	lsls	r3, r3, #1
    4f78:	4413      	add	r3, r2
    4f7a:	009b      	lsls	r3, r3, #2
    4f7c:	440b      	add	r3, r1
    4f7e:	3318      	adds	r3, #24
    4f80:	881b      	ldrh	r3, [r3, #0]
    4f82:	2b00      	cmp	r3, #0
    4f84:	d118      	bne.n	4fb8 <DisableSafeClock+0x80>
                {
                    /* Disable FIRC according to configuration */
                    Clock_Ip_axIntOscCallbacks[Clock_Ip_au8IrcoscCallbackIndex[CLOCK_IP_FIRCOSC]].Disable(FIRC_CLK);
    4f86:	4b1d      	ldr	r3, [pc, #116]	; (4ffc <DisableSafeClock+0xc4>)
    4f88:	791b      	ldrb	r3, [r3, #4]
    4f8a:	4619      	mov	r1, r3
    4f8c:	4a1c      	ldr	r2, [pc, #112]	; (5000 <DisableSafeClock+0xc8>)
    4f8e:	460b      	mov	r3, r1
    4f90:	005b      	lsls	r3, r3, #1
    4f92:	440b      	add	r3, r1
    4f94:	009b      	lsls	r3, r3, #2
    4f96:	4413      	add	r3, r2
    4f98:	3308      	adds	r3, #8
    4f9a:	681b      	ldr	r3, [r3, #0]
    4f9c:	2005      	movs	r0, #5
    4f9e:	4798      	blx	r3
                }
                break;
    4fa0:	e00a      	b.n	4fb8 <DisableSafeClock+0x80>
        for (Index = 0U; Index < Clock_Ip_apConfig->IrcoscsCount; Index++)
    4fa2:	9b03      	ldr	r3, [sp, #12]
    4fa4:	3301      	adds	r3, #1
    4fa6:	9303      	str	r3, [sp, #12]
    4fa8:	4b13      	ldr	r3, [pc, #76]	; (4ff8 <DisableSafeClock+0xc0>)
    4faa:	681b      	ldr	r3, [r3, #0]
    4fac:	7a1b      	ldrb	r3, [r3, #8]
    4fae:	461a      	mov	r2, r3
    4fb0:	9b03      	ldr	r3, [sp, #12]
    4fb2:	4293      	cmp	r3, r2
    4fb4:	d3cc      	bcc.n	4f50 <DisableSafeClock+0x18>
    4fb6:	e000      	b.n	4fba <DisableSafeClock+0x82>
                break;
    4fb8:	bf00      	nop
            }
        }
    }

    if ((FircConfigFound == FALSE) && (Clock_Ip_bFircWasEnabledBeforeMcuInit == FALSE))
    4fba:	f89d 300b 	ldrb.w	r3, [sp, #11]
    4fbe:	f083 0301 	eor.w	r3, r3, #1
    4fc2:	b2db      	uxtb	r3, r3
    4fc4:	2b00      	cmp	r3, #0
    4fc6:	d013      	beq.n	4ff0 <DisableSafeClock+0xb8>
    4fc8:	4b0e      	ldr	r3, [pc, #56]	; (5004 <DisableSafeClock+0xcc>)
    4fca:	781b      	ldrb	r3, [r3, #0]
    4fcc:	f083 0301 	eor.w	r3, r3, #1
    4fd0:	b2db      	uxtb	r3, r3
    4fd2:	2b00      	cmp	r3, #0
    4fd4:	d00c      	beq.n	4ff0 <DisableSafeClock+0xb8>
    {
        /* Disable FIRC according to configuration */
        Clock_Ip_axIntOscCallbacks[Clock_Ip_au8IrcoscCallbackIndex[CLOCK_IP_FIRCOSC]].Disable(FIRC_CLK);
    4fd6:	4b09      	ldr	r3, [pc, #36]	; (4ffc <DisableSafeClock+0xc4>)
    4fd8:	791b      	ldrb	r3, [r3, #4]
    4fda:	4619      	mov	r1, r3
    4fdc:	4a08      	ldr	r2, [pc, #32]	; (5000 <DisableSafeClock+0xc8>)
    4fde:	460b      	mov	r3, r1
    4fe0:	005b      	lsls	r3, r3, #1
    4fe2:	440b      	add	r3, r1
    4fe4:	009b      	lsls	r3, r3, #2
    4fe6:	4413      	add	r3, r2
    4fe8:	3308      	adds	r3, #8
    4fea:	681b      	ldr	r3, [r3, #0]
    4fec:	2005      	movs	r0, #5
    4fee:	4798      	blx	r3
    }
}
    4ff0:	bf00      	nop
    4ff2:	b005      	add	sp, #20
    4ff4:	f85d fb04 	ldr.w	pc, [sp], #4
    4ff8:	1fff8b98 	.word	0x1fff8b98
    4ffc:	000107b0 	.word	0x000107b0
    5000:	00010de0 	.word	0x00010de0
    5004:	1fff8b18 	.word	0x1fff8b18

00005008 <SetFircToResetValue_TrustedCall>:

void SetFircToResetValue_TrustedCall(void)
{
        /* Range is 48Mhz. */
        IP_SCG->FIRCCFG = SCG_FIRCCFG_RANGE(0U);
    5008:	4b06      	ldr	r3, [pc, #24]	; (5024 <SetFircToResetValue_TrustedCall+0x1c>)
    500a:	2200      	movs	r2, #0
    500c:	f8c3 2308 	str.w	r2, [r3, #776]	; 0x308

        /* Enable clock, Regulator is enabled. */
        IP_SCG->FIRCCSR |= (SCG_FIRCCSR_FIRCEN(1U) | SCG_FIRCCSR_FIRCREGOFF(0U));
    5010:	4b04      	ldr	r3, [pc, #16]	; (5024 <SetFircToResetValue_TrustedCall+0x1c>)
    5012:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    5016:	4a03      	ldr	r2, [pc, #12]	; (5024 <SetFircToResetValue_TrustedCall+0x1c>)
    5018:	f043 0301 	orr.w	r3, r3, #1
    501c:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
}
    5020:	bf00      	nop
    5022:	4770      	bx	lr
    5024:	40064000 	.word	0x40064000

00005028 <SetSimLpoclksRegister_TrustedCall>:

void SetSimLpoclksRegister_TrustedCall(Clock_Ip_ClockConfigType const *Config)
{
    5028:	b084      	sub	sp, #16
    502a:	9001      	str	r0, [sp, #4]
    uint32 SimLpoValue = 3U; /* Reset value of SIM_LPOCLKS register */
    502c:	2303      	movs	r3, #3
    502e:	9303      	str	r3, [sp, #12]
    uint32 Index;

    /* The LPOCLKS register is a write-once register so configuration will be written here*/

    for (Index = 0U; Index < Config->SelectorsCount; Index++)
    5030:	2300      	movs	r3, #0
    5032:	9302      	str	r3, [sp, #8]
    5034:	e028      	b.n	5088 <SetSimLpoclksRegister_TrustedCall+0x60>
    {
        /* Selector for RTC_CLK */
        if (RTC_CLK == Config->Selectors[Index].Name)
    5036:	9b01      	ldr	r3, [sp, #4]
    5038:	9a02      	ldr	r2, [sp, #8]
    503a:	320d      	adds	r2, #13
    503c:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    5040:	2b28      	cmp	r3, #40	; 0x28
    5042:	d10b      	bne.n	505c <SetSimLpoclksRegister_TrustedCall+0x34>
        {
            SimLpoValue |= ((uint32)(Clock_Ip_au16SelectorEntryHardwareValue[Config->Selectors[Index].Value]) << SIM_LPOCLKS_RTCCLKSEL_SHIFT);
    5044:	9a01      	ldr	r2, [sp, #4]
    5046:	9b02      	ldr	r3, [sp, #8]
    5048:	330d      	adds	r3, #13
    504a:	00db      	lsls	r3, r3, #3
    504c:	4413      	add	r3, r2
    504e:	685b      	ldr	r3, [r3, #4]
    5050:	4a2b      	ldr	r2, [pc, #172]	; (5100 <SetSimLpoclksRegister_TrustedCall+0xd8>)
    5052:	5cd3      	ldrb	r3, [r2, r3]
    5054:	011b      	lsls	r3, r3, #4
    5056:	9a03      	ldr	r2, [sp, #12]
    5058:	4313      	orrs	r3, r2
    505a:	9303      	str	r3, [sp, #12]
        }

         /* Selector for LPO_CLK */
        if (LPO_CLK == Config->Selectors[Index].Name)
    505c:	9b01      	ldr	r3, [sp, #4]
    505e:	9a02      	ldr	r2, [sp, #8]
    5060:	320d      	adds	r2, #13
    5062:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    5066:	2b29      	cmp	r3, #41	; 0x29
    5068:	d10b      	bne.n	5082 <SetSimLpoclksRegister_TrustedCall+0x5a>
        {
            SimLpoValue |= ((uint32)(Clock_Ip_au8SelectorEntrySIMHardwareValue[Config->Selectors[Index].Value]) << SIM_LPOCLKS_LPOCLKSEL_SHIFT);
    506a:	9a01      	ldr	r2, [sp, #4]
    506c:	9b02      	ldr	r3, [sp, #8]
    506e:	330d      	adds	r3, #13
    5070:	00db      	lsls	r3, r3, #3
    5072:	4413      	add	r3, r2
    5074:	685b      	ldr	r3, [r3, #4]
    5076:	4a23      	ldr	r2, [pc, #140]	; (5104 <SetSimLpoclksRegister_TrustedCall+0xdc>)
    5078:	5cd3      	ldrb	r3, [r2, r3]
    507a:	009b      	lsls	r3, r3, #2
    507c:	9a03      	ldr	r2, [sp, #12]
    507e:	4313      	orrs	r3, r2
    5080:	9303      	str	r3, [sp, #12]
    for (Index = 0U; Index < Config->SelectorsCount; Index++)
    5082:	9b02      	ldr	r3, [sp, #8]
    5084:	3301      	adds	r3, #1
    5086:	9302      	str	r3, [sp, #8]
    5088:	9b01      	ldr	r3, [sp, #4]
    508a:	7adb      	ldrb	r3, [r3, #11]
    508c:	461a      	mov	r2, r3
    508e:	9b02      	ldr	r3, [sp, #8]
    5090:	4293      	cmp	r3, r2
    5092:	d3d0      	bcc.n	5036 <SetSimLpoclksRegister_TrustedCall+0xe>
        }
    }

    for (Index = 0U; Index < Config->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    5094:	2300      	movs	r3, #0
    5096:	9302      	str	r3, [sp, #8]
    5098:	e026      	b.n	50e8 <SetSimLpoclksRegister_TrustedCall+0xc0>
    {
        /* Gate for LPO_32K_CLK */
        if (LPO_32K_CLK == Config->Gates[Index].Name)
    509a:	9a01      	ldr	r2, [sp, #4]
    509c:	9b02      	ldr	r3, [sp, #8]
    509e:	334e      	adds	r3, #78	; 0x4e
    50a0:	00db      	lsls	r3, r3, #3
    50a2:	4413      	add	r3, r2
    50a4:	685b      	ldr	r3, [r3, #4]
    50a6:	2b12      	cmp	r3, #18
    50a8:	d109      	bne.n	50be <SetSimLpoclksRegister_TrustedCall+0x96>
        {
             SimLpoValue |= ((uint32)(Config->Gates[Index].Enable) << SIM_LPOCLKS_LPO32KCLKEN_SHIFT);
    50aa:	9a01      	ldr	r2, [sp, #4]
    50ac:	9b02      	ldr	r3, [sp, #8]
    50ae:	334e      	adds	r3, #78	; 0x4e
    50b0:	00db      	lsls	r3, r3, #3
    50b2:	4413      	add	r3, r2
    50b4:	891b      	ldrh	r3, [r3, #8]
    50b6:	005b      	lsls	r3, r3, #1
    50b8:	9a03      	ldr	r2, [sp, #12]
    50ba:	4313      	orrs	r3, r2
    50bc:	9303      	str	r3, [sp, #12]
        }

         /* Gate for LPO_1K_CLK */
        if (LPO_1K_CLK == Config->Gates[Index].Name)
    50be:	9a01      	ldr	r2, [sp, #4]
    50c0:	9b02      	ldr	r3, [sp, #8]
    50c2:	334e      	adds	r3, #78	; 0x4e
    50c4:	00db      	lsls	r3, r3, #3
    50c6:	4413      	add	r3, r2
    50c8:	685b      	ldr	r3, [r3, #4]
    50ca:	2b13      	cmp	r3, #19
    50cc:	d109      	bne.n	50e2 <SetSimLpoclksRegister_TrustedCall+0xba>
        {
            SimLpoValue |= ((uint32)(Config->Gates[Index].Enable) << SIM_LPOCLKS_LPO1KCLKEN_SHIFT);
    50ce:	9a01      	ldr	r2, [sp, #4]
    50d0:	9b02      	ldr	r3, [sp, #8]
    50d2:	334e      	adds	r3, #78	; 0x4e
    50d4:	00db      	lsls	r3, r3, #3
    50d6:	4413      	add	r3, r2
    50d8:	891b      	ldrh	r3, [r3, #8]
    50da:	461a      	mov	r2, r3
    50dc:	9b03      	ldr	r3, [sp, #12]
    50de:	4313      	orrs	r3, r2
    50e0:	9303      	str	r3, [sp, #12]
    for (Index = 0U; Index < Config->GatesCount; Index++)    /* Set clock gates that are under clock control. */
    50e2:	9b02      	ldr	r3, [sp, #8]
    50e4:	3301      	adds	r3, #1
    50e6:	9302      	str	r3, [sp, #8]
    50e8:	9b01      	ldr	r3, [sp, #4]
    50ea:	7c1b      	ldrb	r3, [r3, #16]
    50ec:	461a      	mov	r2, r3
    50ee:	9b02      	ldr	r3, [sp, #8]
    50f0:	4293      	cmp	r3, r2
    50f2:	d3d2      	bcc.n	509a <SetSimLpoclksRegister_TrustedCall+0x72>
        }
    }

    IP_SIM->LPOCLKS = SimLpoValue;
    50f4:	4a04      	ldr	r2, [pc, #16]	; (5108 <SetSimLpoclksRegister_TrustedCall+0xe0>)
    50f6:	9b03      	ldr	r3, [sp, #12]
    50f8:	6113      	str	r3, [r2, #16]
}
    50fa:	bf00      	nop
    50fc:	b004      	add	sp, #16
    50fe:	4770      	bx	lr
    5100:	00010b30 	.word	0x00010b30
    5104:	00010be8 	.word	0x00010be8
    5108:	40048000 	.word	0x40048000

0000510c <Clock_Ip_SpecificPlatformInitClock>:
}
#endif


static void Clock_Ip_SpecificPlatformInitClock(Clock_Ip_ClockConfigType const * Config)
{
    510c:	b500      	push	{lr}
    510e:	b089      	sub	sp, #36	; 0x24
    5110:	9001      	str	r0, [sp, #4]
    boolean TimeoutOccurred = FALSE;
    5112:	2300      	movs	r3, #0
    5114:	f88d 301f 	strb.w	r3, [sp, #31]
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    uint32 IrcoscStatus;

    (void)Clock_Ip_FreqIds;
    Clock_Ip_apConfig = Config;
    5118:	4a21      	ldr	r2, [pc, #132]	; (51a0 <Clock_Ip_SpecificPlatformInitClock+0x94>)
    511a:	9b01      	ldr	r3, [sp, #4]
    511c:	6013      	str	r3, [r2, #0]

    /* Clocks cannot be configured while the chip is in other mode than RUN_MODE */
    CLOCK_IP_DEV_ASSERT(CLOCK_IP_RUN_POWER_MODE_STATUS == ((IP_SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK) >> SMC_PMSTAT_PMSTAT_SHIFT));

    /* Check whether FIRC is disabled, enable it in this case. */
    if ((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCEN_MASK) == 0U)
    511e:	4b21      	ldr	r3, [pc, #132]	; (51a4 <Clock_Ip_SpecificPlatformInitClock+0x98>)
    5120:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    5124:	f003 0301 	and.w	r3, r3, #1
    5128:	2b00      	cmp	r3, #0
    512a:	d12e      	bne.n	518a <Clock_Ip_SpecificPlatformInitClock+0x7e>
    {
        Clock_Ip_bFircWasEnabledBeforeMcuInit = FALSE;
    512c:	4b1e      	ldr	r3, [pc, #120]	; (51a8 <Clock_Ip_SpecificPlatformInitClock+0x9c>)
    512e:	2200      	movs	r2, #0
    5130:	701a      	strb	r2, [r3, #0]

    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
      #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
        OsIf_Trusted_Call(SetFircToResetValue_TrustedCall);
      #else
        SetFircToResetValue_TrustedCall();
    5132:	f7ff ff69 	bl	5008 <SetFircToResetValue_TrustedCall>
      #endif
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */

        Clock_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, CLOCK_IP_TIMEOUT_VALUE_US);
    5136:	aa03      	add	r2, sp, #12
    5138:	a904      	add	r1, sp, #16
    513a:	a805      	add	r0, sp, #20
    513c:	f24c 3350 	movw	r3, #50000	; 0xc350
    5140:	f7fe f8ae 	bl	32a0 <Clock_Ip_StartTimeout>
        /* Wait until ircosc is locked */
        do
        {
            IrcoscStatus = (((IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCVLD_MASK) >> SCG_FIRCCSR_FIRCVLD_SHIFT));
    5144:	4b17      	ldr	r3, [pc, #92]	; (51a4 <Clock_Ip_SpecificPlatformInitClock+0x98>)
    5146:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    514a:	0e1b      	lsrs	r3, r3, #24
    514c:	f003 0301 	and.w	r3, r3, #1
    5150:	9306      	str	r3, [sp, #24]
            TimeoutOccurred = Clock_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    5152:	9a03      	ldr	r2, [sp, #12]
    5154:	a904      	add	r1, sp, #16
    5156:	ab05      	add	r3, sp, #20
    5158:	4618      	mov	r0, r3
    515a:	f7fe f8bb 	bl	32d4 <Clock_Ip_TimeoutExpired>
    515e:	4603      	mov	r3, r0
    5160:	f88d 301f 	strb.w	r3, [sp, #31]
        }
        while ((IrcoscStatus == 0U) && (FALSE == TimeoutOccurred));
    5164:	9b06      	ldr	r3, [sp, #24]
    5166:	2b00      	cmp	r3, #0
    5168:	d106      	bne.n	5178 <Clock_Ip_SpecificPlatformInitClock+0x6c>
    516a:	f89d 301f 	ldrb.w	r3, [sp, #31]
    516e:	f083 0301 	eor.w	r3, r3, #1
    5172:	b2db      	uxtb	r3, r3
    5174:	2b00      	cmp	r3, #0
    5176:	d1e5      	bne.n	5144 <Clock_Ip_SpecificPlatformInitClock+0x38>

        if (FALSE != TimeoutOccurred)
    5178:	f89d 301f 	ldrb.w	r3, [sp, #31]
    517c:	2b00      	cmp	r3, #0
    517e:	d007      	beq.n	5190 <Clock_Ip_SpecificPlatformInitClock+0x84>
        {
            /* Report timeout error */
            Clock_Ip_ReportClockErrors(CLOCK_IP_REPORT_TIMEOUT_ERROR, FIRC_CLK);
    5180:	2105      	movs	r1, #5
    5182:	2001      	movs	r0, #1
    5184:	f7fe f87c 	bl	3280 <Clock_Ip_ReportClockErrors>
    5188:	e002      	b.n	5190 <Clock_Ip_SpecificPlatformInitClock+0x84>
        }
    }
    else
    {
        Clock_Ip_bFircWasEnabledBeforeMcuInit = TRUE;
    518a:	4b07      	ldr	r3, [pc, #28]	; (51a8 <Clock_Ip_SpecificPlatformInitClock+0x9c>)
    518c:	2201      	movs	r2, #1
    518e:	701a      	strb	r2, [r3, #0]

    #ifdef CLOCK_IP_ENABLE_USER_MODE_SUPPORT
        #if (STD_ON == CLOCK_IP_ENABLE_USER_MODE_SUPPORT)
    OsIf_Trusted_Call1param(SetSimLpoclksRegister_TrustedCall,(Config));
        #else
    SetSimLpoclksRegister_TrustedCall(Config);
    5190:	9801      	ldr	r0, [sp, #4]
    5192:	f7ff ff49 	bl	5028 <SetSimLpoclksRegister_TrustedCall>
    #endif /* CLOCK_IP_ENABLE_USER_MODE_SUPPORT */

    #if defined(CLOCK_IP_HAS_FIRC_MON1_CLK) || defined(CLOCK_IP_HAS_FIRC_MON2_CLK)
    Clock_Ip_PllPowerClockIp();
    #endif
}
    5196:	bf00      	nop
    5198:	b009      	add	sp, #36	; 0x24
    519a:	f85d fb04 	ldr.w	pc, [sp], #4
    519e:	bf00      	nop
    51a0:	1fff8b98 	.word	0x1fff8b98
    51a4:	40064000 	.word	0x40064000
    51a8:	1fff8b18 	.word	0x1fff8b18

000051ac <getFircConfig>:

/**
* @brief            This function will get current configuration of FIRC.
*/
static const Clock_Ip_IrcoscConfigType *getFircConfig(void)
{
    51ac:	b082      	sub	sp, #8
    uint32 Index;

    const Clock_Ip_IrcoscConfigType *ReturnValue = NULL_PTR;
    51ae:	2300      	movs	r3, #0
    51b0:	9300      	str	r3, [sp, #0]

    if (Clock_Ip_apConfig != NULL_PTR)
    51b2:	4b29      	ldr	r3, [pc, #164]	; (5258 <getFircConfig+0xac>)
    51b4:	681b      	ldr	r3, [r3, #0]
    51b6:	2b00      	cmp	r3, #0
    51b8:	d024      	beq.n	5204 <getFircConfig+0x58>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->IrcoscsCount; Index++)
    51ba:	2300      	movs	r3, #0
    51bc:	9301      	str	r3, [sp, #4]
    51be:	e01a      	b.n	51f6 <getFircConfig+0x4a>
        {
            if (Clock_Ip_apConfig->Ircoscs[Index].Name == FIRC_CLK)
    51c0:	4b25      	ldr	r3, [pc, #148]	; (5258 <getFircConfig+0xac>)
    51c2:	6819      	ldr	r1, [r3, #0]
    51c4:	9a01      	ldr	r2, [sp, #4]
    51c6:	4613      	mov	r3, r2
    51c8:	005b      	lsls	r3, r3, #1
    51ca:	4413      	add	r3, r2
    51cc:	009b      	lsls	r3, r3, #2
    51ce:	440b      	add	r3, r1
    51d0:	3314      	adds	r3, #20
    51d2:	681b      	ldr	r3, [r3, #0]
    51d4:	2b05      	cmp	r3, #5
    51d6:	d10b      	bne.n	51f0 <getFircConfig+0x44>
            {
                ReturnValue = &Clock_Ip_apConfig->Ircoscs[Index];
    51d8:	4b1f      	ldr	r3, [pc, #124]	; (5258 <getFircConfig+0xac>)
    51da:	6819      	ldr	r1, [r3, #0]
    51dc:	9a01      	ldr	r2, [sp, #4]
    51de:	4613      	mov	r3, r2
    51e0:	005b      	lsls	r3, r3, #1
    51e2:	4413      	add	r3, r2
    51e4:	009b      	lsls	r3, r3, #2
    51e6:	3310      	adds	r3, #16
    51e8:	440b      	add	r3, r1
    51ea:	3304      	adds	r3, #4
    51ec:	9300      	str	r3, [sp, #0]
                break;
    51ee:	e009      	b.n	5204 <getFircConfig+0x58>
        for (Index = 0U; Index < Clock_Ip_apConfig->IrcoscsCount; Index++)
    51f0:	9b01      	ldr	r3, [sp, #4]
    51f2:	3301      	adds	r3, #1
    51f4:	9301      	str	r3, [sp, #4]
    51f6:	4b18      	ldr	r3, [pc, #96]	; (5258 <getFircConfig+0xac>)
    51f8:	681b      	ldr	r3, [r3, #0]
    51fa:	7a1b      	ldrb	r3, [r3, #8]
    51fc:	461a      	mov	r2, r3
    51fe:	9b01      	ldr	r3, [sp, #4]
    5200:	4293      	cmp	r3, r2
    5202:	d3dd      	bcc.n	51c0 <getFircConfig+0x14>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    5204:	9b00      	ldr	r3, [sp, #0]
    5206:	2b00      	cmp	r3, #0
    5208:	d121      	bne.n	524e <getFircConfig+0xa2>
    {
        ReturnValue = &FircConfiguration;
    520a:	4b14      	ldr	r3, [pc, #80]	; (525c <getFircConfig+0xb0>)
    520c:	9300      	str	r3, [sp, #0]
        FircConfiguration.Name = FIRC_CLK;
    520e:	4b13      	ldr	r3, [pc, #76]	; (525c <getFircConfig+0xb0>)
    5210:	2205      	movs	r2, #5
    5212:	601a      	str	r2, [r3, #0]
        FircConfiguration.Enable = (uint16)(IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCEN_MASK) >> SCG_FIRCCSR_FIRCEN_SHIFT;
    5214:	4b12      	ldr	r3, [pc, #72]	; (5260 <getFircConfig+0xb4>)
    5216:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    521a:	b29b      	uxth	r3, r3
    521c:	f003 0301 	and.w	r3, r3, #1
    5220:	b29a      	uxth	r2, r3
    5222:	4b0e      	ldr	r3, [pc, #56]	; (525c <getFircConfig+0xb0>)
    5224:	809a      	strh	r2, [r3, #4]
        FircConfiguration.Range = (uint8)(IP_SCG->FIRCCFG & SCG_FIRCCFG_RANGE_MASK) >> SCG_FIRCCFG_RANGE_SHIFT;
    5226:	4b0e      	ldr	r3, [pc, #56]	; (5260 <getFircConfig+0xb4>)
    5228:	f8d3 3308 	ldr.w	r3, [r3, #776]	; 0x308
    522c:	b2db      	uxtb	r3, r3
    522e:	f003 0303 	and.w	r3, r3, #3
    5232:	b2da      	uxtb	r2, r3
    5234:	4b09      	ldr	r3, [pc, #36]	; (525c <getFircConfig+0xb0>)
    5236:	71da      	strb	r2, [r3, #7]
        FircConfiguration.Regulator = (uint8)(IP_SCG->FIRCCSR & SCG_FIRCCSR_FIRCREGOFF_MASK) >> SCG_FIRCCSR_FIRCREGOFF_SHIFT;
    5238:	4b09      	ldr	r3, [pc, #36]	; (5260 <getFircConfig+0xb4>)
    523a:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
    523e:	b2db      	uxtb	r3, r3
    5240:	10db      	asrs	r3, r3, #3
    5242:	b2db      	uxtb	r3, r3
    5244:	f003 0301 	and.w	r3, r3, #1
    5248:	b2da      	uxtb	r2, r3
    524a:	4b04      	ldr	r3, [pc, #16]	; (525c <getFircConfig+0xb0>)
    524c:	719a      	strb	r2, [r3, #6]
    }

    return ReturnValue;
    524e:	9b00      	ldr	r3, [sp, #0]
}
    5250:	4618      	mov	r0, r3
    5252:	b002      	add	sp, #8
    5254:	4770      	bx	lr
    5256:	bf00      	nop
    5258:	1fff8b98 	.word	0x1fff8b98
    525c:	1fff8c04 	.word	0x1fff8c04
    5260:	40064000 	.word	0x40064000

00005264 <getSoscConfig>:

/**
* @brief            This function will get current configuration of SOSC.
*/
static const Clock_Ip_XoscConfigType *getSoscConfig(void)
{
    5264:	b082      	sub	sp, #8
    uint32 Index;

    const Clock_Ip_XoscConfigType *ReturnValue = NULL_PTR;
    5266:	2300      	movs	r3, #0
    5268:	9300      	str	r3, [sp, #0]

    if (Clock_Ip_apConfig != NULL_PTR)
    526a:	4b20      	ldr	r3, [pc, #128]	; (52ec <getSoscConfig+0x88>)
    526c:	681b      	ldr	r3, [r3, #0]
    526e:	2b00      	cmp	r3, #0
    5270:	d024      	beq.n	52bc <getSoscConfig+0x58>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->XoscsCount; Index++)
    5272:	2300      	movs	r3, #0
    5274:	9301      	str	r3, [sp, #4]
    5276:	e01a      	b.n	52ae <getSoscConfig+0x4a>
        {
            if (Clock_Ip_apConfig->Xoscs[Index].Name == SOSC_CLK)
    5278:	4b1c      	ldr	r3, [pc, #112]	; (52ec <getSoscConfig+0x88>)
    527a:	6819      	ldr	r1, [r3, #0]
    527c:	9a01      	ldr	r2, [sp, #4]
    527e:	4613      	mov	r3, r2
    5280:	009b      	lsls	r3, r3, #2
    5282:	4413      	add	r3, r2
    5284:	009b      	lsls	r3, r3, #2
    5286:	440b      	add	r3, r1
    5288:	332c      	adds	r3, #44	; 0x2c
    528a:	681b      	ldr	r3, [r3, #0]
    528c:	2b08      	cmp	r3, #8
    528e:	d10b      	bne.n	52a8 <getSoscConfig+0x44>
            {
                ReturnValue = &Clock_Ip_apConfig->Xoscs[Index];
    5290:	4b16      	ldr	r3, [pc, #88]	; (52ec <getSoscConfig+0x88>)
    5292:	6819      	ldr	r1, [r3, #0]
    5294:	9a01      	ldr	r2, [sp, #4]
    5296:	4613      	mov	r3, r2
    5298:	009b      	lsls	r3, r3, #2
    529a:	4413      	add	r3, r2
    529c:	009b      	lsls	r3, r3, #2
    529e:	3328      	adds	r3, #40	; 0x28
    52a0:	440b      	add	r3, r1
    52a2:	3304      	adds	r3, #4
    52a4:	9300      	str	r3, [sp, #0]
                break;
    52a6:	e009      	b.n	52bc <getSoscConfig+0x58>
        for (Index = 0U; Index < Clock_Ip_apConfig->XoscsCount; Index++)
    52a8:	9b01      	ldr	r3, [sp, #4]
    52aa:	3301      	adds	r3, #1
    52ac:	9301      	str	r3, [sp, #4]
    52ae:	4b0f      	ldr	r3, [pc, #60]	; (52ec <getSoscConfig+0x88>)
    52b0:	681b      	ldr	r3, [r3, #0]
    52b2:	7a5b      	ldrb	r3, [r3, #9]
    52b4:	461a      	mov	r2, r3
    52b6:	9b01      	ldr	r3, [sp, #4]
    52b8:	4293      	cmp	r3, r2
    52ba:	d3dd      	bcc.n	5278 <getSoscConfig+0x14>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    52bc:	9b00      	ldr	r3, [sp, #0]
    52be:	2b00      	cmp	r3, #0
    52c0:	d110      	bne.n	52e4 <getSoscConfig+0x80>
    {
        ReturnValue = &SoscConfiguration;
    52c2:	4b0b      	ldr	r3, [pc, #44]	; (52f0 <getSoscConfig+0x8c>)
    52c4:	9300      	str	r3, [sp, #0]
        SoscConfiguration.Name = SOSC_CLK;
    52c6:	4b0a      	ldr	r3, [pc, #40]	; (52f0 <getSoscConfig+0x8c>)
    52c8:	2208      	movs	r2, #8
    52ca:	601a      	str	r2, [r3, #0]
        SoscConfiguration.Enable = (uint16)(IP_SCG->SOSCCSR & SCG_SOSCCSR_SOSCEN_MASK) >> SCG_SOSCCSR_SOSCEN_SHIFT;
    52cc:	4b09      	ldr	r3, [pc, #36]	; (52f4 <getSoscConfig+0x90>)
    52ce:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
    52d2:	b29b      	uxth	r3, r3
    52d4:	f003 0301 	and.w	r3, r3, #1
    52d8:	b29a      	uxth	r2, r3
    52da:	4b05      	ldr	r3, [pc, #20]	; (52f0 <getSoscConfig+0x8c>)
    52dc:	811a      	strh	r2, [r3, #8]
        SoscConfiguration.Freq = CLOCK_IP_DEFAULT_SOSC_FREQUENCY;
    52de:	4b04      	ldr	r3, [pc, #16]	; (52f0 <getSoscConfig+0x8c>)
    52e0:	4a05      	ldr	r2, [pc, #20]	; (52f8 <getSoscConfig+0x94>)
    52e2:	605a      	str	r2, [r3, #4]
    }

    return ReturnValue;
    52e4:	9b00      	ldr	r3, [sp, #0]
}
    52e6:	4618      	mov	r0, r3
    52e8:	b002      	add	sp, #8
    52ea:	4770      	bx	lr
    52ec:	1fff8b98 	.word	0x1fff8b98
    52f0:	1fff8c10 	.word	0x1fff8c10
    52f4:	40064000 	.word	0x40064000
    52f8:	02625a00 	.word	0x02625a00

000052fc <getSpllConfig>:
#if defined(CLOCK_IP_HAS_SPLL_CLK)
/**
* @brief            This function will get current configuration of SPLL.
*/
static const Clock_Ip_PllConfigType *getSpllConfig(void)
{
    52fc:	b082      	sub	sp, #8
    uint32 Index;
    const Clock_Ip_PllConfigType *ReturnValue = NULL_PTR;
    52fe:	2300      	movs	r3, #0
    5300:	9300      	str	r3, [sp, #0]

    if (Clock_Ip_apConfig != NULL_PTR)
    5302:	4b28      	ldr	r3, [pc, #160]	; (53a4 <getSpllConfig+0xa8>)
    5304:	681b      	ldr	r3, [r3, #0]
    5306:	2b00      	cmp	r3, #0
    5308:	d023      	beq.n	5352 <getSpllConfig+0x56>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->PllsCount; Index++)
    530a:	2300      	movs	r3, #0
    530c:	9301      	str	r3, [sp, #4]
    530e:	e019      	b.n	5344 <getSpllConfig+0x48>
        {
            if (Clock_Ip_apConfig->Plls[Index].Name == SPLL_CLK)
    5310:	4b24      	ldr	r3, [pc, #144]	; (53a4 <getSpllConfig+0xa8>)
    5312:	6819      	ldr	r1, [r3, #0]
    5314:	9a01      	ldr	r2, [sp, #4]
    5316:	4613      	mov	r3, r2
    5318:	009b      	lsls	r3, r3, #2
    531a:	4413      	add	r3, r2
    531c:	00db      	lsls	r3, r3, #3
    531e:	440b      	add	r3, r1
    5320:	3340      	adds	r3, #64	; 0x40
    5322:	681b      	ldr	r3, [r3, #0]
    5324:	2b09      	cmp	r3, #9
    5326:	d10a      	bne.n	533e <getSpllConfig+0x42>
            {
                ReturnValue = &Clock_Ip_apConfig->Plls[Index];
    5328:	4b1e      	ldr	r3, [pc, #120]	; (53a4 <getSpllConfig+0xa8>)
    532a:	6819      	ldr	r1, [r3, #0]
    532c:	9a01      	ldr	r2, [sp, #4]
    532e:	4613      	mov	r3, r2
    5330:	009b      	lsls	r3, r3, #2
    5332:	4413      	add	r3, r2
    5334:	00db      	lsls	r3, r3, #3
    5336:	3340      	adds	r3, #64	; 0x40
    5338:	440b      	add	r3, r1
    533a:	9300      	str	r3, [sp, #0]
                break;
    533c:	e009      	b.n	5352 <getSpllConfig+0x56>
        for (Index = 0U; Index < Clock_Ip_apConfig->PllsCount; Index++)
    533e:	9b01      	ldr	r3, [sp, #4]
    5340:	3301      	adds	r3, #1
    5342:	9301      	str	r3, [sp, #4]
    5344:	4b17      	ldr	r3, [pc, #92]	; (53a4 <getSpllConfig+0xa8>)
    5346:	681b      	ldr	r3, [r3, #0]
    5348:	7a9b      	ldrb	r3, [r3, #10]
    534a:	461a      	mov	r2, r3
    534c:	9b01      	ldr	r3, [sp, #4]
    534e:	4293      	cmp	r3, r2
    5350:	d3de      	bcc.n	5310 <getSpllConfig+0x14>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    5352:	9b00      	ldr	r3, [sp, #0]
    5354:	2b00      	cmp	r3, #0
    5356:	d121      	bne.n	539c <getSpllConfig+0xa0>
    {
        ReturnValue = &SpllConfiguration;
    5358:	4b13      	ldr	r3, [pc, #76]	; (53a8 <getSpllConfig+0xac>)
    535a:	9300      	str	r3, [sp, #0]
        SpllConfiguration.Name = SPLL_CLK;
    535c:	4b12      	ldr	r3, [pc, #72]	; (53a8 <getSpllConfig+0xac>)
    535e:	2209      	movs	r2, #9
    5360:	601a      	str	r2, [r3, #0]
        SpllConfiguration.Enable = (uint16)(IP_SCG->SPLLCSR & SCG_SPLLCSR_SPLLEN_MASK) >> SCG_SPLLCSR_SPLLEN_SHIFT;
    5362:	4b12      	ldr	r3, [pc, #72]	; (53ac <getSpllConfig+0xb0>)
    5364:	f8d3 3600 	ldr.w	r3, [r3, #1536]	; 0x600
    5368:	b29b      	uxth	r3, r3
    536a:	f003 0301 	and.w	r3, r3, #1
    536e:	b29a      	uxth	r2, r3
    5370:	4b0d      	ldr	r3, [pc, #52]	; (53a8 <getSpllConfig+0xac>)
    5372:	809a      	strh	r2, [r3, #4]
        SpllConfiguration.Predivider = (uint8)((IP_SCG->SPLLCFG & SCG_SPLLCFG_PREDIV_MASK) >> SCG_SPLLCFG_PREDIV_SHIFT);
    5374:	4b0d      	ldr	r3, [pc, #52]	; (53ac <getSpllConfig+0xb0>)
    5376:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    537a:	0a1b      	lsrs	r3, r3, #8
    537c:	b2db      	uxtb	r3, r3
    537e:	f003 0307 	and.w	r3, r3, #7
    5382:	b2da      	uxtb	r2, r3
    5384:	4b08      	ldr	r3, [pc, #32]	; (53a8 <getSpllConfig+0xac>)
    5386:	735a      	strb	r2, [r3, #13]
        SpllConfiguration.MulFactorDiv = (uint8)((IP_SCG->SPLLCFG & SCG_SPLLCFG_MULT_MASK) >> SCG_SPLLCFG_MULT_SHIFT);
    5388:	4b08      	ldr	r3, [pc, #32]	; (53ac <getSpllConfig+0xb0>)
    538a:	f8d3 3608 	ldr.w	r3, [r3, #1544]	; 0x608
    538e:	0c1b      	lsrs	r3, r3, #16
    5390:	b2db      	uxtb	r3, r3
    5392:	f003 031f 	and.w	r3, r3, #31
    5396:	b2da      	uxtb	r2, r3
    5398:	4b03      	ldr	r3, [pc, #12]	; (53a8 <getSpllConfig+0xac>)
    539a:	751a      	strb	r2, [r3, #20]
    }

    return ReturnValue;
    539c:	9b00      	ldr	r3, [sp, #0]
}
    539e:	4618      	mov	r0, r3
    53a0:	b002      	add	sp, #8
    53a2:	4770      	bx	lr
    53a4:	1fff8b98 	.word	0x1fff8b98
    53a8:	1fff8c24 	.word	0x1fff8c24
    53ac:	40064000 	.word	0x40064000

000053b0 <getSelectorConfig>:
    return ReturnValue;
}
#endif

static const Clock_Ip_SelectorConfigType *getSelectorConfig(Clock_Ip_NameType Name)
{
    53b0:	b086      	sub	sp, #24
    53b2:	9001      	str	r0, [sp, #4]
    const Clock_Ip_SelectorConfigType *ReturnValue = NULL_PTR;
    53b4:	2300      	movs	r3, #0
    53b6:	9305      	str	r3, [sp, #20]
    uint32 SelectorConfigIndex;
    uint32 Index;

    switch(Name)
    53b8:	9b01      	ldr	r3, [sp, #4]
    53ba:	2b1b      	cmp	r3, #27
    53bc:	d00f      	beq.n	53de <getSelectorConfig+0x2e>
    53be:	9b01      	ldr	r3, [sp, #4]
    53c0:	2b1b      	cmp	r3, #27
    53c2:	d80f      	bhi.n	53e4 <getSelectorConfig+0x34>
    53c4:	9b01      	ldr	r3, [sp, #4]
    53c6:	2b19      	cmp	r3, #25
    53c8:	d003      	beq.n	53d2 <getSelectorConfig+0x22>
    53ca:	9b01      	ldr	r3, [sp, #4]
    53cc:	2b1a      	cmp	r3, #26
    53ce:	d003      	beq.n	53d8 <getSelectorConfig+0x28>
    53d0:	e008      	b.n	53e4 <getSelectorConfig+0x34>
    {
        case SCS_RUN_CLK:
            SelectorConfigIndex = 0U;
    53d2:	2300      	movs	r3, #0
    53d4:	9304      	str	r3, [sp, #16]
            break;
    53d6:	e008      	b.n	53ea <getSelectorConfig+0x3a>
        case SCS_VLPR_CLK:
            SelectorConfigIndex = 1U;
    53d8:	2301      	movs	r3, #1
    53da:	9304      	str	r3, [sp, #16]
            break;
    53dc:	e005      	b.n	53ea <getSelectorConfig+0x3a>
#if defined(CLOCK_IP_HAS_SCS_HSRUN_CLK)
        case SCS_HSRUN_CLK:
            SelectorConfigIndex = 2U;
    53de:	2302      	movs	r3, #2
    53e0:	9304      	str	r3, [sp, #16]
            break;
    53e2:	e002      	b.n	53ea <getSelectorConfig+0x3a>
#endif
        default:
            SelectorConfigIndex = 0U;
    53e4:	2300      	movs	r3, #0
    53e6:	9304      	str	r3, [sp, #16]
            break;
    53e8:	bf00      	nop
    }


    if (Clock_Ip_apConfig != NULL_PTR)
    53ea:	4b36      	ldr	r3, [pc, #216]	; (54c4 <getSelectorConfig+0x114>)
    53ec:	681b      	ldr	r3, [r3, #0]
    53ee:	2b00      	cmp	r3, #0
    53f0:	d01d      	beq.n	542e <getSelectorConfig+0x7e>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->SelectorsCount; Index++)
    53f2:	2300      	movs	r3, #0
    53f4:	9303      	str	r3, [sp, #12]
    53f6:	e013      	b.n	5420 <getSelectorConfig+0x70>
        {
            if (Clock_Ip_apConfig->Selectors[Index].Name == Name)
    53f8:	4b32      	ldr	r3, [pc, #200]	; (54c4 <getSelectorConfig+0x114>)
    53fa:	681b      	ldr	r3, [r3, #0]
    53fc:	9a03      	ldr	r2, [sp, #12]
    53fe:	320d      	adds	r2, #13
    5400:	f853 3032 	ldr.w	r3, [r3, r2, lsl #3]
    5404:	9a01      	ldr	r2, [sp, #4]
    5406:	429a      	cmp	r2, r3
    5408:	d107      	bne.n	541a <getSelectorConfig+0x6a>
            {
                ReturnValue = &Clock_Ip_apConfig->Selectors[Index];
    540a:	4b2e      	ldr	r3, [pc, #184]	; (54c4 <getSelectorConfig+0x114>)
    540c:	681a      	ldr	r2, [r3, #0]
    540e:	9b03      	ldr	r3, [sp, #12]
    5410:	330d      	adds	r3, #13
    5412:	00db      	lsls	r3, r3, #3
    5414:	4413      	add	r3, r2
    5416:	9305      	str	r3, [sp, #20]
                break;
    5418:	e009      	b.n	542e <getSelectorConfig+0x7e>
        for (Index = 0U; Index < Clock_Ip_apConfig->SelectorsCount; Index++)
    541a:	9b03      	ldr	r3, [sp, #12]
    541c:	3301      	adds	r3, #1
    541e:	9303      	str	r3, [sp, #12]
    5420:	4b28      	ldr	r3, [pc, #160]	; (54c4 <getSelectorConfig+0x114>)
    5422:	681b      	ldr	r3, [r3, #0]
    5424:	7adb      	ldrb	r3, [r3, #11]
    5426:	461a      	mov	r2, r3
    5428:	9b03      	ldr	r3, [sp, #12]
    542a:	4293      	cmp	r3, r2
    542c:	d3e4      	bcc.n	53f8 <getSelectorConfig+0x48>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    542e:	9b05      	ldr	r3, [sp, #20]
    5430:	2b00      	cmp	r3, #0
    5432:	d140      	bne.n	54b6 <getSelectorConfig+0x106>
    {
        ReturnValue = &SelectorConfigurations[SelectorConfigIndex];
    5434:	9b04      	ldr	r3, [sp, #16]
    5436:	00db      	lsls	r3, r3, #3
    5438:	4a23      	ldr	r2, [pc, #140]	; (54c8 <getSelectorConfig+0x118>)
    543a:	4413      	add	r3, r2
    543c:	9305      	str	r3, [sp, #20]
        SelectorConfigurations[SelectorConfigIndex].Name = Name;
    543e:	4922      	ldr	r1, [pc, #136]	; (54c8 <getSelectorConfig+0x118>)
    5440:	9b04      	ldr	r3, [sp, #16]
    5442:	9a01      	ldr	r2, [sp, #4]
    5444:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        switch(Name)
    5448:	9b01      	ldr	r3, [sp, #4]
    544a:	2b1b      	cmp	r3, #27
    544c:	d025      	beq.n	549a <getSelectorConfig+0xea>
    544e:	9b01      	ldr	r3, [sp, #4]
    5450:	2b1b      	cmp	r3, #27
    5452:	d832      	bhi.n	54ba <getSelectorConfig+0x10a>
    5454:	9b01      	ldr	r3, [sp, #4]
    5456:	2b19      	cmp	r3, #25
    5458:	d003      	beq.n	5462 <getSelectorConfig+0xb2>
    545a:	9b01      	ldr	r3, [sp, #4]
    545c:	2b1a      	cmp	r3, #26
    545e:	d00e      	beq.n	547e <getSelectorConfig+0xce>
                SelectorConfigurations[SelectorConfigIndex].Value = ClockSource[(IP_SCG->HCCR & SCG_HCCR_SCS_MASK) >> SCG_HCCR_SCS_SHIFT];
                break;
#endif
            default:
                /* Invalid clock name */
                break;
    5460:	e02b      	b.n	54ba <getSelectorConfig+0x10a>
                SelectorConfigurations[SelectorConfigIndex].Value = ClockSource[(IP_SCG->RCCR & SCG_RCCR_SCS_MASK) >> SCG_RCCR_SCS_SHIFT];
    5462:	4b1a      	ldr	r3, [pc, #104]	; (54cc <getSelectorConfig+0x11c>)
    5464:	695b      	ldr	r3, [r3, #20]
    5466:	0e1b      	lsrs	r3, r3, #24
    5468:	f003 030f 	and.w	r3, r3, #15
    546c:	4a18      	ldr	r2, [pc, #96]	; (54d0 <getSelectorConfig+0x120>)
    546e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    5472:	4915      	ldr	r1, [pc, #84]	; (54c8 <getSelectorConfig+0x118>)
    5474:	9b04      	ldr	r3, [sp, #16]
    5476:	00db      	lsls	r3, r3, #3
    5478:	440b      	add	r3, r1
    547a:	605a      	str	r2, [r3, #4]
                break;
    547c:	e01e      	b.n	54bc <getSelectorConfig+0x10c>
                SelectorConfigurations[SelectorConfigIndex].Value = ClockSource[(IP_SCG->VCCR & SCG_VCCR_SCS_MASK) >> SCG_VCCR_SCS_SHIFT];
    547e:	4b13      	ldr	r3, [pc, #76]	; (54cc <getSelectorConfig+0x11c>)
    5480:	699b      	ldr	r3, [r3, #24]
    5482:	0e1b      	lsrs	r3, r3, #24
    5484:	f003 030f 	and.w	r3, r3, #15
    5488:	4a11      	ldr	r2, [pc, #68]	; (54d0 <getSelectorConfig+0x120>)
    548a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    548e:	490e      	ldr	r1, [pc, #56]	; (54c8 <getSelectorConfig+0x118>)
    5490:	9b04      	ldr	r3, [sp, #16]
    5492:	00db      	lsls	r3, r3, #3
    5494:	440b      	add	r3, r1
    5496:	605a      	str	r2, [r3, #4]
                break;
    5498:	e010      	b.n	54bc <getSelectorConfig+0x10c>
                SelectorConfigurations[SelectorConfigIndex].Value = ClockSource[(IP_SCG->HCCR & SCG_HCCR_SCS_MASK) >> SCG_HCCR_SCS_SHIFT];
    549a:	4b0c      	ldr	r3, [pc, #48]	; (54cc <getSelectorConfig+0x11c>)
    549c:	69db      	ldr	r3, [r3, #28]
    549e:	0e1b      	lsrs	r3, r3, #24
    54a0:	f003 030f 	and.w	r3, r3, #15
    54a4:	4a0a      	ldr	r2, [pc, #40]	; (54d0 <getSelectorConfig+0x120>)
    54a6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    54aa:	4907      	ldr	r1, [pc, #28]	; (54c8 <getSelectorConfig+0x118>)
    54ac:	9b04      	ldr	r3, [sp, #16]
    54ae:	00db      	lsls	r3, r3, #3
    54b0:	440b      	add	r3, r1
    54b2:	605a      	str	r2, [r3, #4]
                break;
    54b4:	e002      	b.n	54bc <getSelectorConfig+0x10c>
        }
    }
    54b6:	bf00      	nop
    54b8:	e000      	b.n	54bc <getSelectorConfig+0x10c>
                break;
    54ba:	bf00      	nop

    return ReturnValue;
    54bc:	9b05      	ldr	r3, [sp, #20]
}
    54be:	4618      	mov	r0, r3
    54c0:	b006      	add	sp, #24
    54c2:	4770      	bx	lr
    54c4:	1fff8b98 	.word	0x1fff8b98
    54c8:	1fff8c4c 	.word	0x1fff8c4c
    54cc:	40064000 	.word	0x40064000
    54d0:	00010eb0 	.word	0x00010eb0

000054d4 <getCoreDividerConfig>:

static const Clock_Ip_DividerConfigType *getCoreDividerConfig(Clock_Ip_NameType Name)
{
    54d4:	b086      	sub	sp, #24
    54d6:	9001      	str	r0, [sp, #4]
    const Clock_Ip_DividerConfigType *ReturnValue = NULL_PTR;
    54d8:	2300      	movs	r3, #0
    54da:	9305      	str	r3, [sp, #20]
    uint32 DividerConfigIndex = 0U;
    54dc:	2300      	movs	r3, #0
    54de:	9304      	str	r3, [sp, #16]
    uint32 Index;

    switch(Name)
    54e0:	9b01      	ldr	r3, [sp, #4]
    54e2:	2b1f      	cmp	r3, #31
    54e4:	d00f      	beq.n	5506 <getCoreDividerConfig+0x32>
    54e6:	9b01      	ldr	r3, [sp, #4]
    54e8:	2b1f      	cmp	r3, #31
    54ea:	d80f      	bhi.n	550c <getCoreDividerConfig+0x38>
    54ec:	9b01      	ldr	r3, [sp, #4]
    54ee:	2b1d      	cmp	r3, #29
    54f0:	d003      	beq.n	54fa <getCoreDividerConfig+0x26>
    54f2:	9b01      	ldr	r3, [sp, #4]
    54f4:	2b1e      	cmp	r3, #30
    54f6:	d003      	beq.n	5500 <getCoreDividerConfig+0x2c>
            DividerConfigIndex = 2U;
            break;
#endif
            default:
                /* Invalid clock name */
                break;
    54f8:	e008      	b.n	550c <getCoreDividerConfig+0x38>
            DividerConfigIndex = 0U;
    54fa:	2300      	movs	r3, #0
    54fc:	9304      	str	r3, [sp, #16]
            break;
    54fe:	e006      	b.n	550e <getCoreDividerConfig+0x3a>
            DividerConfigIndex = 1U;
    5500:	2301      	movs	r3, #1
    5502:	9304      	str	r3, [sp, #16]
            break;
    5504:	e003      	b.n	550e <getCoreDividerConfig+0x3a>
            DividerConfigIndex = 2U;
    5506:	2302      	movs	r3, #2
    5508:	9304      	str	r3, [sp, #16]
            break;
    550a:	e000      	b.n	550e <getCoreDividerConfig+0x3a>
                break;
    550c:	bf00      	nop
    }


    if (Clock_Ip_apConfig != NULL_PTR)
    550e:	4b41      	ldr	r3, [pc, #260]	; (5614 <getCoreDividerConfig+0x140>)
    5510:	681b      	ldr	r3, [r3, #0]
    5512:	2b00      	cmp	r3, #0
    5514:	d026      	beq.n	5564 <getCoreDividerConfig+0x90>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    5516:	2300      	movs	r3, #0
    5518:	9303      	str	r3, [sp, #12]
    551a:	e01c      	b.n	5556 <getCoreDividerConfig+0x82>
        {
            if (Clock_Ip_apConfig->Dividers[Index].Name == Name)
    551c:	4b3d      	ldr	r3, [pc, #244]	; (5614 <getCoreDividerConfig+0x140>)
    551e:	6819      	ldr	r1, [r3, #0]
    5520:	9a03      	ldr	r2, [sp, #12]
    5522:	4613      	mov	r3, r2
    5524:	005b      	lsls	r3, r3, #1
    5526:	4413      	add	r3, r2
    5528:	009b      	lsls	r3, r3, #2
    552a:	440b      	add	r3, r1
    552c:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    5530:	681b      	ldr	r3, [r3, #0]
    5532:	9a01      	ldr	r2, [sp, #4]
    5534:	429a      	cmp	r2, r3
    5536:	d10b      	bne.n	5550 <getCoreDividerConfig+0x7c>
            {
                ReturnValue = &Clock_Ip_apConfig->Dividers[Index];
    5538:	4b36      	ldr	r3, [pc, #216]	; (5614 <getCoreDividerConfig+0x140>)
    553a:	6819      	ldr	r1, [r3, #0]
    553c:	9a03      	ldr	r2, [sp, #12]
    553e:	4613      	mov	r3, r2
    5540:	005b      	lsls	r3, r3, #1
    5542:	4413      	add	r3, r2
    5544:	009b      	lsls	r3, r3, #2
    5546:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    554a:	440b      	add	r3, r1
    554c:	9305      	str	r3, [sp, #20]
                break;
    554e:	e009      	b.n	5564 <getCoreDividerConfig+0x90>
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    5550:	9b03      	ldr	r3, [sp, #12]
    5552:	3301      	adds	r3, #1
    5554:	9303      	str	r3, [sp, #12]
    5556:	4b2f      	ldr	r3, [pc, #188]	; (5614 <getCoreDividerConfig+0x140>)
    5558:	681b      	ldr	r3, [r3, #0]
    555a:	7b1b      	ldrb	r3, [r3, #12]
    555c:	461a      	mov	r2, r3
    555e:	9b03      	ldr	r3, [sp, #12]
    5560:	4293      	cmp	r3, r2
    5562:	d3db      	bcc.n	551c <getCoreDividerConfig+0x48>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    5564:	9b05      	ldr	r3, [sp, #20]
    5566:	2b00      	cmp	r3, #0
    5568:	d14d      	bne.n	5606 <getCoreDividerConfig+0x132>
    {
        ReturnValue = &CoreDividerConfigurations[DividerConfigIndex];
    556a:	9a04      	ldr	r2, [sp, #16]
    556c:	4613      	mov	r3, r2
    556e:	005b      	lsls	r3, r3, #1
    5570:	4413      	add	r3, r2
    5572:	009b      	lsls	r3, r3, #2
    5574:	4a28      	ldr	r2, [pc, #160]	; (5618 <getCoreDividerConfig+0x144>)
    5576:	4413      	add	r3, r2
    5578:	9305      	str	r3, [sp, #20]
        CoreDividerConfigurations[DividerConfigIndex].Name = Name;
    557a:	4927      	ldr	r1, [pc, #156]	; (5618 <getCoreDividerConfig+0x144>)
    557c:	9a04      	ldr	r2, [sp, #16]
    557e:	4613      	mov	r3, r2
    5580:	005b      	lsls	r3, r3, #1
    5582:	4413      	add	r3, r2
    5584:	009b      	lsls	r3, r3, #2
    5586:	440b      	add	r3, r1
    5588:	9a01      	ldr	r2, [sp, #4]
    558a:	601a      	str	r2, [r3, #0]
        switch(Name)
    558c:	9b01      	ldr	r3, [sp, #4]
    558e:	2b1f      	cmp	r3, #31
    5590:	d029      	beq.n	55e6 <getCoreDividerConfig+0x112>
    5592:	9b01      	ldr	r3, [sp, #4]
    5594:	2b1f      	cmp	r3, #31
    5596:	d838      	bhi.n	560a <getCoreDividerConfig+0x136>
    5598:	9b01      	ldr	r3, [sp, #4]
    559a:	2b1d      	cmp	r3, #29
    559c:	d003      	beq.n	55a6 <getCoreDividerConfig+0xd2>
    559e:	9b01      	ldr	r3, [sp, #4]
    55a0:	2b1e      	cmp	r3, #30
    55a2:	d010      	beq.n	55c6 <getCoreDividerConfig+0xf2>
                CoreDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVCORE_MASK) >> SCG_HCCR_DIVCORE_SHIFT) + 1U;
                break;
#endif
            default:
                /* Invalid clock name */
                break;
    55a4:	e031      	b.n	560a <getCoreDividerConfig+0x136>
                CoreDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->RCCR & SCG_RCCR_DIVCORE_MASK) >> SCG_RCCR_DIVCORE_SHIFT) + 1U;
    55a6:	4b1d      	ldr	r3, [pc, #116]	; (561c <getCoreDividerConfig+0x148>)
    55a8:	695b      	ldr	r3, [r3, #20]
    55aa:	0c1b      	lsrs	r3, r3, #16
    55ac:	f003 030f 	and.w	r3, r3, #15
    55b0:	1c59      	adds	r1, r3, #1
    55b2:	4819      	ldr	r0, [pc, #100]	; (5618 <getCoreDividerConfig+0x144>)
    55b4:	9a04      	ldr	r2, [sp, #16]
    55b6:	4613      	mov	r3, r2
    55b8:	005b      	lsls	r3, r3, #1
    55ba:	4413      	add	r3, r2
    55bc:	009b      	lsls	r3, r3, #2
    55be:	4403      	add	r3, r0
    55c0:	3304      	adds	r3, #4
    55c2:	6019      	str	r1, [r3, #0]
                break;
    55c4:	e022      	b.n	560c <getCoreDividerConfig+0x138>
                CoreDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->VCCR & SCG_VCCR_DIVCORE_MASK) >> SCG_VCCR_DIVCORE_SHIFT) + 1U;
    55c6:	4b15      	ldr	r3, [pc, #84]	; (561c <getCoreDividerConfig+0x148>)
    55c8:	699b      	ldr	r3, [r3, #24]
    55ca:	0c1b      	lsrs	r3, r3, #16
    55cc:	f003 030f 	and.w	r3, r3, #15
    55d0:	1c59      	adds	r1, r3, #1
    55d2:	4811      	ldr	r0, [pc, #68]	; (5618 <getCoreDividerConfig+0x144>)
    55d4:	9a04      	ldr	r2, [sp, #16]
    55d6:	4613      	mov	r3, r2
    55d8:	005b      	lsls	r3, r3, #1
    55da:	4413      	add	r3, r2
    55dc:	009b      	lsls	r3, r3, #2
    55de:	4403      	add	r3, r0
    55e0:	3304      	adds	r3, #4
    55e2:	6019      	str	r1, [r3, #0]
                break;
    55e4:	e012      	b.n	560c <getCoreDividerConfig+0x138>
                CoreDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVCORE_MASK) >> SCG_HCCR_DIVCORE_SHIFT) + 1U;
    55e6:	4b0d      	ldr	r3, [pc, #52]	; (561c <getCoreDividerConfig+0x148>)
    55e8:	69db      	ldr	r3, [r3, #28]
    55ea:	0c1b      	lsrs	r3, r3, #16
    55ec:	f003 030f 	and.w	r3, r3, #15
    55f0:	1c59      	adds	r1, r3, #1
    55f2:	4809      	ldr	r0, [pc, #36]	; (5618 <getCoreDividerConfig+0x144>)
    55f4:	9a04      	ldr	r2, [sp, #16]
    55f6:	4613      	mov	r3, r2
    55f8:	005b      	lsls	r3, r3, #1
    55fa:	4413      	add	r3, r2
    55fc:	009b      	lsls	r3, r3, #2
    55fe:	4403      	add	r3, r0
    5600:	3304      	adds	r3, #4
    5602:	6019      	str	r1, [r3, #0]
                break;
    5604:	e002      	b.n	560c <getCoreDividerConfig+0x138>
        }
    }
    5606:	bf00      	nop
    5608:	e000      	b.n	560c <getCoreDividerConfig+0x138>
                break;
    560a:	bf00      	nop

    return ReturnValue;
    560c:	9b05      	ldr	r3, [sp, #20]
}
    560e:	4618      	mov	r0, r3
    5610:	b006      	add	sp, #24
    5612:	4770      	bx	lr
    5614:	1fff8b98 	.word	0x1fff8b98
    5618:	1fff8c64 	.word	0x1fff8c64
    561c:	40064000 	.word	0x40064000

00005620 <getBusDividerConfig>:


static const Clock_Ip_DividerConfigType *getBusDividerConfig(Clock_Ip_NameType Name)
{
    5620:	b086      	sub	sp, #24
    5622:	9001      	str	r0, [sp, #4]
    const Clock_Ip_DividerConfigType *ReturnValue = NULL_PTR;
    5624:	2300      	movs	r3, #0
    5626:	9305      	str	r3, [sp, #20]
    uint32 DividerConfigIndex = 0U;
    5628:	2300      	movs	r3, #0
    562a:	9304      	str	r3, [sp, #16]
    uint32 Index;

    switch(Name)
    562c:	9b01      	ldr	r3, [sp, #4]
    562e:	2b23      	cmp	r3, #35	; 0x23
    5630:	d00f      	beq.n	5652 <getBusDividerConfig+0x32>
    5632:	9b01      	ldr	r3, [sp, #4]
    5634:	2b23      	cmp	r3, #35	; 0x23
    5636:	d80f      	bhi.n	5658 <getBusDividerConfig+0x38>
    5638:	9b01      	ldr	r3, [sp, #4]
    563a:	2b21      	cmp	r3, #33	; 0x21
    563c:	d003      	beq.n	5646 <getBusDividerConfig+0x26>
    563e:	9b01      	ldr	r3, [sp, #4]
    5640:	2b22      	cmp	r3, #34	; 0x22
    5642:	d003      	beq.n	564c <getBusDividerConfig+0x2c>
            DividerConfigIndex = 2U;
            break;
#endif
            default:
                /* Invalid clock name */
                break;
    5644:	e008      	b.n	5658 <getBusDividerConfig+0x38>
            DividerConfigIndex = 0U;
    5646:	2300      	movs	r3, #0
    5648:	9304      	str	r3, [sp, #16]
            break;
    564a:	e006      	b.n	565a <getBusDividerConfig+0x3a>
            DividerConfigIndex = 1U;
    564c:	2301      	movs	r3, #1
    564e:	9304      	str	r3, [sp, #16]
            break;
    5650:	e003      	b.n	565a <getBusDividerConfig+0x3a>
            DividerConfigIndex = 2U;
    5652:	2302      	movs	r3, #2
    5654:	9304      	str	r3, [sp, #16]
            break;
    5656:	e000      	b.n	565a <getBusDividerConfig+0x3a>
                break;
    5658:	bf00      	nop

    }


    if (Clock_Ip_apConfig != NULL_PTR)
    565a:	4b41      	ldr	r3, [pc, #260]	; (5760 <getBusDividerConfig+0x140>)
    565c:	681b      	ldr	r3, [r3, #0]
    565e:	2b00      	cmp	r3, #0
    5660:	d026      	beq.n	56b0 <getBusDividerConfig+0x90>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    5662:	2300      	movs	r3, #0
    5664:	9303      	str	r3, [sp, #12]
    5666:	e01c      	b.n	56a2 <getBusDividerConfig+0x82>
        {
            if (Clock_Ip_apConfig->Dividers[Index].Name == Name)
    5668:	4b3d      	ldr	r3, [pc, #244]	; (5760 <getBusDividerConfig+0x140>)
    566a:	6819      	ldr	r1, [r3, #0]
    566c:	9a03      	ldr	r2, [sp, #12]
    566e:	4613      	mov	r3, r2
    5670:	005b      	lsls	r3, r3, #1
    5672:	4413      	add	r3, r2
    5674:	009b      	lsls	r3, r3, #2
    5676:	440b      	add	r3, r1
    5678:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    567c:	681b      	ldr	r3, [r3, #0]
    567e:	9a01      	ldr	r2, [sp, #4]
    5680:	429a      	cmp	r2, r3
    5682:	d10b      	bne.n	569c <getBusDividerConfig+0x7c>
            {
                ReturnValue = &Clock_Ip_apConfig->Dividers[Index];
    5684:	4b36      	ldr	r3, [pc, #216]	; (5760 <getBusDividerConfig+0x140>)
    5686:	6819      	ldr	r1, [r3, #0]
    5688:	9a03      	ldr	r2, [sp, #12]
    568a:	4613      	mov	r3, r2
    568c:	005b      	lsls	r3, r3, #1
    568e:	4413      	add	r3, r2
    5690:	009b      	lsls	r3, r3, #2
    5692:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    5696:	440b      	add	r3, r1
    5698:	9305      	str	r3, [sp, #20]
                break;
    569a:	e009      	b.n	56b0 <getBusDividerConfig+0x90>
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    569c:	9b03      	ldr	r3, [sp, #12]
    569e:	3301      	adds	r3, #1
    56a0:	9303      	str	r3, [sp, #12]
    56a2:	4b2f      	ldr	r3, [pc, #188]	; (5760 <getBusDividerConfig+0x140>)
    56a4:	681b      	ldr	r3, [r3, #0]
    56a6:	7b1b      	ldrb	r3, [r3, #12]
    56a8:	461a      	mov	r2, r3
    56aa:	9b03      	ldr	r3, [sp, #12]
    56ac:	4293      	cmp	r3, r2
    56ae:	d3db      	bcc.n	5668 <getBusDividerConfig+0x48>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    56b0:	9b05      	ldr	r3, [sp, #20]
    56b2:	2b00      	cmp	r3, #0
    56b4:	d14d      	bne.n	5752 <getBusDividerConfig+0x132>
    {
        ReturnValue = &BusDividerConfigurations[DividerConfigIndex];
    56b6:	9a04      	ldr	r2, [sp, #16]
    56b8:	4613      	mov	r3, r2
    56ba:	005b      	lsls	r3, r3, #1
    56bc:	4413      	add	r3, r2
    56be:	009b      	lsls	r3, r3, #2
    56c0:	4a28      	ldr	r2, [pc, #160]	; (5764 <getBusDividerConfig+0x144>)
    56c2:	4413      	add	r3, r2
    56c4:	9305      	str	r3, [sp, #20]
        BusDividerConfigurations[DividerConfigIndex].Name = Name;
    56c6:	4927      	ldr	r1, [pc, #156]	; (5764 <getBusDividerConfig+0x144>)
    56c8:	9a04      	ldr	r2, [sp, #16]
    56ca:	4613      	mov	r3, r2
    56cc:	005b      	lsls	r3, r3, #1
    56ce:	4413      	add	r3, r2
    56d0:	009b      	lsls	r3, r3, #2
    56d2:	440b      	add	r3, r1
    56d4:	9a01      	ldr	r2, [sp, #4]
    56d6:	601a      	str	r2, [r3, #0]
        switch(Name)
    56d8:	9b01      	ldr	r3, [sp, #4]
    56da:	2b23      	cmp	r3, #35	; 0x23
    56dc:	d029      	beq.n	5732 <getBusDividerConfig+0x112>
    56de:	9b01      	ldr	r3, [sp, #4]
    56e0:	2b23      	cmp	r3, #35	; 0x23
    56e2:	d838      	bhi.n	5756 <getBusDividerConfig+0x136>
    56e4:	9b01      	ldr	r3, [sp, #4]
    56e6:	2b21      	cmp	r3, #33	; 0x21
    56e8:	d003      	beq.n	56f2 <getBusDividerConfig+0xd2>
    56ea:	9b01      	ldr	r3, [sp, #4]
    56ec:	2b22      	cmp	r3, #34	; 0x22
    56ee:	d010      	beq.n	5712 <getBusDividerConfig+0xf2>
                BusDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVBUS_MASK) >> SCG_HCCR_DIVBUS_SHIFT) + 1U;
                break;
#endif
            default:
                /* Invalid clock name */
                break;
    56f0:	e031      	b.n	5756 <getBusDividerConfig+0x136>
                BusDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->RCCR & SCG_RCCR_DIVBUS_MASK) >> SCG_RCCR_DIVBUS_SHIFT) + 1U;
    56f2:	4b1d      	ldr	r3, [pc, #116]	; (5768 <getBusDividerConfig+0x148>)
    56f4:	695b      	ldr	r3, [r3, #20]
    56f6:	091b      	lsrs	r3, r3, #4
    56f8:	f003 030f 	and.w	r3, r3, #15
    56fc:	1c59      	adds	r1, r3, #1
    56fe:	4819      	ldr	r0, [pc, #100]	; (5764 <getBusDividerConfig+0x144>)
    5700:	9a04      	ldr	r2, [sp, #16]
    5702:	4613      	mov	r3, r2
    5704:	005b      	lsls	r3, r3, #1
    5706:	4413      	add	r3, r2
    5708:	009b      	lsls	r3, r3, #2
    570a:	4403      	add	r3, r0
    570c:	3304      	adds	r3, #4
    570e:	6019      	str	r1, [r3, #0]
                break;
    5710:	e022      	b.n	5758 <getBusDividerConfig+0x138>
                BusDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->VCCR & SCG_VCCR_DIVBUS_MASK) >> SCG_VCCR_DIVBUS_SHIFT) + 1U;
    5712:	4b15      	ldr	r3, [pc, #84]	; (5768 <getBusDividerConfig+0x148>)
    5714:	699b      	ldr	r3, [r3, #24]
    5716:	091b      	lsrs	r3, r3, #4
    5718:	f003 030f 	and.w	r3, r3, #15
    571c:	1c59      	adds	r1, r3, #1
    571e:	4811      	ldr	r0, [pc, #68]	; (5764 <getBusDividerConfig+0x144>)
    5720:	9a04      	ldr	r2, [sp, #16]
    5722:	4613      	mov	r3, r2
    5724:	005b      	lsls	r3, r3, #1
    5726:	4413      	add	r3, r2
    5728:	009b      	lsls	r3, r3, #2
    572a:	4403      	add	r3, r0
    572c:	3304      	adds	r3, #4
    572e:	6019      	str	r1, [r3, #0]
                break;
    5730:	e012      	b.n	5758 <getBusDividerConfig+0x138>
                BusDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVBUS_MASK) >> SCG_HCCR_DIVBUS_SHIFT) + 1U;
    5732:	4b0d      	ldr	r3, [pc, #52]	; (5768 <getBusDividerConfig+0x148>)
    5734:	69db      	ldr	r3, [r3, #28]
    5736:	091b      	lsrs	r3, r3, #4
    5738:	f003 030f 	and.w	r3, r3, #15
    573c:	1c59      	adds	r1, r3, #1
    573e:	4809      	ldr	r0, [pc, #36]	; (5764 <getBusDividerConfig+0x144>)
    5740:	9a04      	ldr	r2, [sp, #16]
    5742:	4613      	mov	r3, r2
    5744:	005b      	lsls	r3, r3, #1
    5746:	4413      	add	r3, r2
    5748:	009b      	lsls	r3, r3, #2
    574a:	4403      	add	r3, r0
    574c:	3304      	adds	r3, #4
    574e:	6019      	str	r1, [r3, #0]
                break;
    5750:	e002      	b.n	5758 <getBusDividerConfig+0x138>
        }
    }
    5752:	bf00      	nop
    5754:	e000      	b.n	5758 <getBusDividerConfig+0x138>
                break;
    5756:	bf00      	nop

    return ReturnValue;
    5758:	9b05      	ldr	r3, [sp, #20]
}
    575a:	4618      	mov	r0, r3
    575c:	b006      	add	sp, #24
    575e:	4770      	bx	lr
    5760:	1fff8b98 	.word	0x1fff8b98
    5764:	1fff8c88 	.word	0x1fff8c88
    5768:	40064000 	.word	0x40064000

0000576c <getSlowDividerConfig>:

static const Clock_Ip_DividerConfigType *getSlowDividerConfig(Clock_Ip_NameType Name)
{
    576c:	b086      	sub	sp, #24
    576e:	9001      	str	r0, [sp, #4]
    const Clock_Ip_DividerConfigType *ReturnValue = NULL_PTR;
    5770:	2300      	movs	r3, #0
    5772:	9305      	str	r3, [sp, #20]
    uint32 DividerConfigIndex = 0U;
    5774:	2300      	movs	r3, #0
    5776:	9304      	str	r3, [sp, #16]
    uint32 Index;

    switch(Name)
    5778:	9b01      	ldr	r3, [sp, #4]
    577a:	2b27      	cmp	r3, #39	; 0x27
    577c:	d00f      	beq.n	579e <getSlowDividerConfig+0x32>
    577e:	9b01      	ldr	r3, [sp, #4]
    5780:	2b27      	cmp	r3, #39	; 0x27
    5782:	d80f      	bhi.n	57a4 <getSlowDividerConfig+0x38>
    5784:	9b01      	ldr	r3, [sp, #4]
    5786:	2b25      	cmp	r3, #37	; 0x25
    5788:	d003      	beq.n	5792 <getSlowDividerConfig+0x26>
    578a:	9b01      	ldr	r3, [sp, #4]
    578c:	2b26      	cmp	r3, #38	; 0x26
    578e:	d003      	beq.n	5798 <getSlowDividerConfig+0x2c>
            DividerConfigIndex = 2U;
            break;
#endif
            default:
                /* Invalid clock name */
                break;
    5790:	e008      	b.n	57a4 <getSlowDividerConfig+0x38>
            DividerConfigIndex = 0U;
    5792:	2300      	movs	r3, #0
    5794:	9304      	str	r3, [sp, #16]
            break;
    5796:	e006      	b.n	57a6 <getSlowDividerConfig+0x3a>
            DividerConfigIndex = 1U;
    5798:	2301      	movs	r3, #1
    579a:	9304      	str	r3, [sp, #16]
            break;
    579c:	e003      	b.n	57a6 <getSlowDividerConfig+0x3a>
            DividerConfigIndex = 2U;
    579e:	2302      	movs	r3, #2
    57a0:	9304      	str	r3, [sp, #16]
            break;
    57a2:	e000      	b.n	57a6 <getSlowDividerConfig+0x3a>
                break;
    57a4:	bf00      	nop

    }


    if (Clock_Ip_apConfig != NULL_PTR)
    57a6:	4b40      	ldr	r3, [pc, #256]	; (58a8 <getSlowDividerConfig+0x13c>)
    57a8:	681b      	ldr	r3, [r3, #0]
    57aa:	2b00      	cmp	r3, #0
    57ac:	d026      	beq.n	57fc <getSlowDividerConfig+0x90>
    {
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    57ae:	2300      	movs	r3, #0
    57b0:	9303      	str	r3, [sp, #12]
    57b2:	e01c      	b.n	57ee <getSlowDividerConfig+0x82>
        {
            if (Clock_Ip_apConfig->Dividers[Index].Name == Name)
    57b4:	4b3c      	ldr	r3, [pc, #240]	; (58a8 <getSlowDividerConfig+0x13c>)
    57b6:	6819      	ldr	r1, [r3, #0]
    57b8:	9a03      	ldr	r2, [sp, #12]
    57ba:	4613      	mov	r3, r2
    57bc:	005b      	lsls	r3, r3, #1
    57be:	4413      	add	r3, r2
    57c0:	009b      	lsls	r3, r3, #2
    57c2:	440b      	add	r3, r1
    57c4:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    57c8:	681b      	ldr	r3, [r3, #0]
    57ca:	9a01      	ldr	r2, [sp, #4]
    57cc:	429a      	cmp	r2, r3
    57ce:	d10b      	bne.n	57e8 <getSlowDividerConfig+0x7c>
            {
                ReturnValue = &Clock_Ip_apConfig->Dividers[Index];
    57d0:	4b35      	ldr	r3, [pc, #212]	; (58a8 <getSlowDividerConfig+0x13c>)
    57d2:	6819      	ldr	r1, [r3, #0]
    57d4:	9a03      	ldr	r2, [sp, #12]
    57d6:	4613      	mov	r3, r2
    57d8:	005b      	lsls	r3, r3, #1
    57da:	4413      	add	r3, r2
    57dc:	009b      	lsls	r3, r3, #2
    57de:	f503 73a4 	add.w	r3, r3, #328	; 0x148
    57e2:	440b      	add	r3, r1
    57e4:	9305      	str	r3, [sp, #20]
                break;
    57e6:	e009      	b.n	57fc <getSlowDividerConfig+0x90>
        for (Index = 0U; Index < Clock_Ip_apConfig->DividersCount; Index++)
    57e8:	9b03      	ldr	r3, [sp, #12]
    57ea:	3301      	adds	r3, #1
    57ec:	9303      	str	r3, [sp, #12]
    57ee:	4b2e      	ldr	r3, [pc, #184]	; (58a8 <getSlowDividerConfig+0x13c>)
    57f0:	681b      	ldr	r3, [r3, #0]
    57f2:	7b1b      	ldrb	r3, [r3, #12]
    57f4:	461a      	mov	r2, r3
    57f6:	9b03      	ldr	r3, [sp, #12]
    57f8:	4293      	cmp	r3, r2
    57fa:	d3db      	bcc.n	57b4 <getSlowDividerConfig+0x48>
            }
        }
    }

    /* Element is not under mcu control */
    if (ReturnValue == NULL_PTR)
    57fc:	9b05      	ldr	r3, [sp, #20]
    57fe:	2b00      	cmp	r3, #0
    5800:	d14a      	bne.n	5898 <getSlowDividerConfig+0x12c>
    {
        ReturnValue = &SlowDividerConfigurations[DividerConfigIndex];
    5802:	9a04      	ldr	r2, [sp, #16]
    5804:	4613      	mov	r3, r2
    5806:	005b      	lsls	r3, r3, #1
    5808:	4413      	add	r3, r2
    580a:	009b      	lsls	r3, r3, #2
    580c:	4a27      	ldr	r2, [pc, #156]	; (58ac <getSlowDividerConfig+0x140>)
    580e:	4413      	add	r3, r2
    5810:	9305      	str	r3, [sp, #20]
        SlowDividerConfigurations[DividerConfigIndex].Name = Name;
    5812:	4926      	ldr	r1, [pc, #152]	; (58ac <getSlowDividerConfig+0x140>)
    5814:	9a04      	ldr	r2, [sp, #16]
    5816:	4613      	mov	r3, r2
    5818:	005b      	lsls	r3, r3, #1
    581a:	4413      	add	r3, r2
    581c:	009b      	lsls	r3, r3, #2
    581e:	440b      	add	r3, r1
    5820:	9a01      	ldr	r2, [sp, #4]
    5822:	601a      	str	r2, [r3, #0]
        switch(Name)
    5824:	9b01      	ldr	r3, [sp, #4]
    5826:	2b27      	cmp	r3, #39	; 0x27
    5828:	d027      	beq.n	587a <getSlowDividerConfig+0x10e>
    582a:	9b01      	ldr	r3, [sp, #4]
    582c:	2b27      	cmp	r3, #39	; 0x27
    582e:	d835      	bhi.n	589c <getSlowDividerConfig+0x130>
    5830:	9b01      	ldr	r3, [sp, #4]
    5832:	2b25      	cmp	r3, #37	; 0x25
    5834:	d003      	beq.n	583e <getSlowDividerConfig+0xd2>
    5836:	9b01      	ldr	r3, [sp, #4]
    5838:	2b26      	cmp	r3, #38	; 0x26
    583a:	d00f      	beq.n	585c <getSlowDividerConfig+0xf0>
                SlowDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVSLOW_MASK) >> SCG_HCCR_DIVSLOW_SHIFT) + 1U;
                break;
#endif
            default:
                /* Invalid clock name */
                break;
    583c:	e02e      	b.n	589c <getSlowDividerConfig+0x130>
                SlowDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->RCCR & SCG_RCCR_DIVSLOW_MASK) >> SCG_RCCR_DIVSLOW_SHIFT) + 1U;
    583e:	4b1c      	ldr	r3, [pc, #112]	; (58b0 <getSlowDividerConfig+0x144>)
    5840:	695b      	ldr	r3, [r3, #20]
    5842:	f003 030f 	and.w	r3, r3, #15
    5846:	1c59      	adds	r1, r3, #1
    5848:	4818      	ldr	r0, [pc, #96]	; (58ac <getSlowDividerConfig+0x140>)
    584a:	9a04      	ldr	r2, [sp, #16]
    584c:	4613      	mov	r3, r2
    584e:	005b      	lsls	r3, r3, #1
    5850:	4413      	add	r3, r2
    5852:	009b      	lsls	r3, r3, #2
    5854:	4403      	add	r3, r0
    5856:	3304      	adds	r3, #4
    5858:	6019      	str	r1, [r3, #0]
                break;
    585a:	e020      	b.n	589e <getSlowDividerConfig+0x132>
                SlowDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->VCCR & SCG_VCCR_DIVSLOW_MASK) >> SCG_VCCR_DIVSLOW_SHIFT) + 1U;
    585c:	4b14      	ldr	r3, [pc, #80]	; (58b0 <getSlowDividerConfig+0x144>)
    585e:	699b      	ldr	r3, [r3, #24]
    5860:	f003 030f 	and.w	r3, r3, #15
    5864:	1c59      	adds	r1, r3, #1
    5866:	4811      	ldr	r0, [pc, #68]	; (58ac <getSlowDividerConfig+0x140>)
    5868:	9a04      	ldr	r2, [sp, #16]
    586a:	4613      	mov	r3, r2
    586c:	005b      	lsls	r3, r3, #1
    586e:	4413      	add	r3, r2
    5870:	009b      	lsls	r3, r3, #2
    5872:	4403      	add	r3, r0
    5874:	3304      	adds	r3, #4
    5876:	6019      	str	r1, [r3, #0]
                break;
    5878:	e011      	b.n	589e <getSlowDividerConfig+0x132>
                SlowDividerConfigurations[DividerConfigIndex].Value = ((IP_SCG->HCCR & SCG_HCCR_DIVSLOW_MASK) >> SCG_HCCR_DIVSLOW_SHIFT) + 1U;
    587a:	4b0d      	ldr	r3, [pc, #52]	; (58b0 <getSlowDividerConfig+0x144>)
    587c:	69db      	ldr	r3, [r3, #28]
    587e:	f003 030f 	and.w	r3, r3, #15
    5882:	1c59      	adds	r1, r3, #1
    5884:	4809      	ldr	r0, [pc, #36]	; (58ac <getSlowDividerConfig+0x140>)
    5886:	9a04      	ldr	r2, [sp, #16]
    5888:	4613      	mov	r3, r2
    588a:	005b      	lsls	r3, r3, #1
    588c:	4413      	add	r3, r2
    588e:	009b      	lsls	r3, r3, #2
    5890:	4403      	add	r3, r0
    5892:	3304      	adds	r3, #4
    5894:	6019      	str	r1, [r3, #0]
                break;
    5896:	e002      	b.n	589e <getSlowDividerConfig+0x132>
        }
    }
    5898:	bf00      	nop
    589a:	e000      	b.n	589e <getSlowDividerConfig+0x132>
                break;
    589c:	bf00      	nop

    return ReturnValue;
    589e:	9b05      	ldr	r3, [sp, #20]
}
    58a0:	4618      	mov	r0, r3
    58a2:	b006      	add	sp, #24
    58a4:	4770      	bx	lr
    58a6:	bf00      	nop
    58a8:	1fff8b98 	.word	0x1fff8b98
    58ac:	1fff8cac 	.word	0x1fff8cac
    58b0:	40064000 	.word	0x40064000

000058b4 <Clock_Ip_ClockInitializeObjects>:

/* Initialize objects for clock */
static void Clock_Ip_ClockInitializeObjects(Clock_Ip_ClockConfigType const * Config)
{
    58b4:	b500      	push	{lr}
    58b6:	b083      	sub	sp, #12
    58b8:	9001      	str	r0, [sp, #4]
    if (FALSE == Clock_Ip_bObjsAreInitialized)
    58ba:	4b64      	ldr	r3, [pc, #400]	; (5a4c <Clock_Ip_ClockInitializeObjects+0x198>)
    58bc:	781b      	ldrb	r3, [r3, #0]
    58be:	f083 0301 	eor.w	r3, r3, #1
    58c2:	b2db      	uxtb	r3, r3
    58c4:	2b00      	cmp	r3, #0
    58c6:	d05b      	beq.n	5980 <Clock_Ip_ClockInitializeObjects+0xcc>
    {
        Clock_Ip_bObjsAreInitialized = TRUE;
    58c8:	4b60      	ldr	r3, [pc, #384]	; (5a4c <Clock_Ip_ClockInitializeObjects+0x198>)
    58ca:	2201      	movs	r2, #1
    58cc:	701a      	strb	r2, [r3, #0]

    #if defined(CLOCK_IP_HAS_SPLL_CLK)
        Clock_Ip_pxSpllClock = &Clock_Ip_axPllCallbacks[Clock_Ip_au8PllCallbackIndex[CLOCK_IP_SYS_PLL]];
    58ce:	4b60      	ldr	r3, [pc, #384]	; (5a50 <Clock_Ip_ClockInitializeObjects+0x19c>)
    58d0:	785b      	ldrb	r3, [r3, #1]
    58d2:	461a      	mov	r2, r3
    58d4:	4613      	mov	r3, r2
    58d6:	009b      	lsls	r3, r3, #2
    58d8:	4413      	add	r3, r2
    58da:	009b      	lsls	r3, r3, #2
    58dc:	4a5d      	ldr	r2, [pc, #372]	; (5a54 <Clock_Ip_ClockInitializeObjects+0x1a0>)
    58de:	4413      	add	r3, r2
    58e0:	4a5d      	ldr	r2, [pc, #372]	; (5a58 <Clock_Ip_ClockInitializeObjects+0x1a4>)
    58e2:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxSoscClock = &Clock_Ip_axExtOscCallbacks[Clock_Ip_au8XoscCallbackIndex[CLOCK_IP_SYS_OSC]];
    58e4:	4b5d      	ldr	r3, [pc, #372]	; (5a5c <Clock_Ip_ClockInitializeObjects+0x1a8>)
    58e6:	785b      	ldrb	r3, [r3, #1]
    58e8:	461a      	mov	r2, r3
    58ea:	4613      	mov	r3, r2
    58ec:	009b      	lsls	r3, r3, #2
    58ee:	4413      	add	r3, r2
    58f0:	009b      	lsls	r3, r3, #2
    58f2:	4a5b      	ldr	r2, [pc, #364]	; (5a60 <Clock_Ip_ClockInitializeObjects+0x1ac>)
    58f4:	4413      	add	r3, r2
    58f6:	4a5b      	ldr	r2, [pc, #364]	; (5a64 <Clock_Ip_ClockInitializeObjects+0x1b0>)
    58f8:	6013      	str	r3, [r2, #0]

        Clock_Ip_pxFircClock = &Clock_Ip_axIntOscCallbacks[Clock_Ip_au8IrcoscCallbackIndex[CLOCK_IP_FIRCOSC]];
    58fa:	4b5b      	ldr	r3, [pc, #364]	; (5a68 <Clock_Ip_ClockInitializeObjects+0x1b4>)
    58fc:	791b      	ldrb	r3, [r3, #4]
    58fe:	461a      	mov	r2, r3
    5900:	4613      	mov	r3, r2
    5902:	005b      	lsls	r3, r3, #1
    5904:	4413      	add	r3, r2
    5906:	009b      	lsls	r3, r3, #2
    5908:	4a58      	ldr	r2, [pc, #352]	; (5a6c <Clock_Ip_ClockInitializeObjects+0x1b8>)
    590a:	4413      	add	r3, r2
    590c:	4a58      	ldr	r2, [pc, #352]	; (5a70 <Clock_Ip_ClockInitializeObjects+0x1bc>)
    590e:	6013      	str	r3, [r2, #0]

    #if defined(CLOCK_IP_HAS_FIRC_MON1_CLK) || defined(CLOCK_IP_HAS_FIRC_MON2_CLK)
        Clock_Ip_pxCmuFircMonitor = &Clock_Ip_axCmuCallbacks[Clock_Ip_au8CmuCallbackIndex[CLOCK_IP_CMU]];
    #endif

        Clock_Ip_pxScsRunClockSelector   = &Clock_Ip_axSelectorCallbacks[Clock_Ip_au8SelectorCallbackIndex[CLOCK_IP_SCS_RUN]];
    5910:	4b58      	ldr	r3, [pc, #352]	; (5a74 <Clock_Ip_ClockInitializeObjects+0x1c0>)
    5912:	795b      	ldrb	r3, [r3, #5]
    5914:	00db      	lsls	r3, r3, #3
    5916:	4a58      	ldr	r2, [pc, #352]	; (5a78 <Clock_Ip_ClockInitializeObjects+0x1c4>)
    5918:	4413      	add	r3, r2
    591a:	4a58      	ldr	r2, [pc, #352]	; (5a7c <Clock_Ip_ClockInitializeObjects+0x1c8>)
    591c:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SCS_HSRUN_CLK)
        Clock_Ip_pxScsHsrunClockSelector = &Clock_Ip_axSelectorCallbacks[Clock_Ip_au8SelectorCallbackIndex[CLOCK_IP_SCS_HSRUN]];
    591e:	4b55      	ldr	r3, [pc, #340]	; (5a74 <Clock_Ip_ClockInitializeObjects+0x1c0>)
    5920:	79db      	ldrb	r3, [r3, #7]
    5922:	00db      	lsls	r3, r3, #3
    5924:	4a54      	ldr	r2, [pc, #336]	; (5a78 <Clock_Ip_ClockInitializeObjects+0x1c4>)
    5926:	4413      	add	r3, r2
    5928:	4a55      	ldr	r2, [pc, #340]	; (5a80 <Clock_Ip_ClockInitializeObjects+0x1cc>)
    592a:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxCoreRunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVCORE_RUN]];
    592c:	4b55      	ldr	r3, [pc, #340]	; (5a84 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    592e:	799b      	ldrb	r3, [r3, #6]
    5930:	009b      	lsls	r3, r3, #2
    5932:	4a55      	ldr	r2, [pc, #340]	; (5a88 <Clock_Ip_ClockInitializeObjects+0x1d4>)
    5934:	4413      	add	r3, r2
    5936:	4a55      	ldr	r2, [pc, #340]	; (5a8c <Clock_Ip_ClockInitializeObjects+0x1d8>)
    5938:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_CORE_HSRUN_CLK)
        Clock_Ip_pxCoreHsrunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVCORE_HSRUN]];
    593a:	4b52      	ldr	r3, [pc, #328]	; (5a84 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    593c:	7a1b      	ldrb	r3, [r3, #8]
    593e:	009b      	lsls	r3, r3, #2
    5940:	4a51      	ldr	r2, [pc, #324]	; (5a88 <Clock_Ip_ClockInitializeObjects+0x1d4>)
    5942:	4413      	add	r3, r2
    5944:	4a52      	ldr	r2, [pc, #328]	; (5a90 <Clock_Ip_ClockInitializeObjects+0x1dc>)
    5946:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxBusRunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVBUS_RUN]];
    5948:	4b4e      	ldr	r3, [pc, #312]	; (5a84 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    594a:	7a5b      	ldrb	r3, [r3, #9]
    594c:	009b      	lsls	r3, r3, #2
    594e:	4a4e      	ldr	r2, [pc, #312]	; (5a88 <Clock_Ip_ClockInitializeObjects+0x1d4>)
    5950:	4413      	add	r3, r2
    5952:	4a50      	ldr	r2, [pc, #320]	; (5a94 <Clock_Ip_ClockInitializeObjects+0x1e0>)
    5954:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_BUS_HSRUN_CLK)
        Clock_Ip_pxBusHsrunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVBUS_HSRUN]];
    5956:	4b4b      	ldr	r3, [pc, #300]	; (5a84 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    5958:	7adb      	ldrb	r3, [r3, #11]
    595a:	009b      	lsls	r3, r3, #2
    595c:	4a4a      	ldr	r2, [pc, #296]	; (5a88 <Clock_Ip_ClockInitializeObjects+0x1d4>)
    595e:	4413      	add	r3, r2
    5960:	4a4d      	ldr	r2, [pc, #308]	; (5a98 <Clock_Ip_ClockInitializeObjects+0x1e4>)
    5962:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxSlowRunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVSLOW_RUN]];
    5964:	4b47      	ldr	r3, [pc, #284]	; (5a84 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    5966:	7b1b      	ldrb	r3, [r3, #12]
    5968:	009b      	lsls	r3, r3, #2
    596a:	4a47      	ldr	r2, [pc, #284]	; (5a88 <Clock_Ip_ClockInitializeObjects+0x1d4>)
    596c:	4413      	add	r3, r2
    596e:	4a4b      	ldr	r2, [pc, #300]	; (5a9c <Clock_Ip_ClockInitializeObjects+0x1e8>)
    5970:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SLOW_HSRUN_CLK)
        Clock_Ip_pxSlowHsrunClockDivider = &Clock_Ip_axDividerCallbacks[Clock_Ip_au8DividerCallbackIndex[CLOCK_IP_DIVSLOW_HSRUN]];
    5972:	4b44      	ldr	r3, [pc, #272]	; (5a84 <Clock_Ip_ClockInitializeObjects+0x1d0>)
    5974:	7b9b      	ldrb	r3, [r3, #14]
    5976:	009b      	lsls	r3, r3, #2
    5978:	4a43      	ldr	r2, [pc, #268]	; (5a88 <Clock_Ip_ClockInitializeObjects+0x1d4>)
    597a:	4413      	add	r3, r2
    597c:	4a48      	ldr	r2, [pc, #288]	; (5aa0 <Clock_Ip_ClockInitializeObjects+0x1ec>)
    597e:	6013      	str	r3, [r2, #0]
    #endif
    }

    if( ((TRUE == Clock_Ip_bAcceptedCopyClockConfiguration) && (Config == NULL_PTR)) || (Clock_Ip_bSentFromUpdateDriverContext ==TRUE) )
    5980:	4b48      	ldr	r3, [pc, #288]	; (5aa4 <Clock_Ip_ClockInitializeObjects+0x1f0>)
    5982:	781b      	ldrb	r3, [r3, #0]
    5984:	2b00      	cmp	r3, #0
    5986:	d002      	beq.n	598e <Clock_Ip_ClockInitializeObjects+0xda>
    5988:	9b01      	ldr	r3, [sp, #4]
    598a:	2b00      	cmp	r3, #0
    598c:	d003      	beq.n	5996 <Clock_Ip_ClockInitializeObjects+0xe2>
    598e:	4b46      	ldr	r3, [pc, #280]	; (5aa8 <Clock_Ip_ClockInitializeObjects+0x1f4>)
    5990:	781b      	ldrb	r3, [r3, #0]
    5992:	2b00      	cmp	r3, #0
    5994:	d056      	beq.n	5a44 <Clock_Ip_ClockInitializeObjects+0x190>
    {
        Clock_Ip_pxFircConfig = getFircConfig();
    5996:	f7ff fc09 	bl	51ac <getFircConfig>
    599a:	4603      	mov	r3, r0
    599c:	4a43      	ldr	r2, [pc, #268]	; (5aac <Clock_Ip_ClockInitializeObjects+0x1f8>)
    599e:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxSoscConfig = getSoscConfig();
    59a0:	f7ff fc60 	bl	5264 <getSoscConfig>
    59a4:	4603      	mov	r3, r0
    59a6:	4a42      	ldr	r2, [pc, #264]	; (5ab0 <Clock_Ip_ClockInitializeObjects+0x1fc>)
    59a8:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SPLL_CLK)
        Clock_Ip_pxSpllConfig = getSpllConfig();
    59aa:	f7ff fca7 	bl	52fc <getSpllConfig>
    59ae:	4603      	mov	r3, r0
    59b0:	4a40      	ldr	r2, [pc, #256]	; (5ab4 <Clock_Ip_ClockInitializeObjects+0x200>)
    59b2:	6013      	str	r3, [r2, #0]
    #endif
    #if defined(CLOCK_IP_HAS_FIRC_MON2_CLK)
        Clock_Ip_pxCmuFircMon2Config = getCmuFircConfig(FIRC_MON2_CLK);
    #endif

        Clock_Ip_pxScsConfigRunMode = getSelectorConfig(SCS_RUN_CLK);
    59b4:	2019      	movs	r0, #25
    59b6:	f7ff fcfb 	bl	53b0 <getSelectorConfig>
    59ba:	4603      	mov	r3, r0
    59bc:	4a3e      	ldr	r2, [pc, #248]	; (5ab8 <Clock_Ip_ClockInitializeObjects+0x204>)
    59be:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxScsConfigVlprMode = getSelectorConfig(SCS_VLPR_CLK);
    59c0:	201a      	movs	r0, #26
    59c2:	f7ff fcf5 	bl	53b0 <getSelectorConfig>
    59c6:	4603      	mov	r3, r0
    59c8:	4a3c      	ldr	r2, [pc, #240]	; (5abc <Clock_Ip_ClockInitializeObjects+0x208>)
    59ca:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SCS_HSRUN_CLK)
        Clock_Ip_pxScsConfigHsrunMode = getSelectorConfig(SCS_HSRUN_CLK);
    59cc:	201b      	movs	r0, #27
    59ce:	f7ff fcef 	bl	53b0 <getSelectorConfig>
    59d2:	4603      	mov	r3, r0
    59d4:	4a3a      	ldr	r2, [pc, #232]	; (5ac0 <Clock_Ip_ClockInitializeObjects+0x20c>)
    59d6:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxCoreConfigRunMode = getCoreDividerConfig(CORE_RUN_CLK);
    59d8:	201d      	movs	r0, #29
    59da:	f7ff fd7b 	bl	54d4 <getCoreDividerConfig>
    59de:	4603      	mov	r3, r0
    59e0:	4a38      	ldr	r2, [pc, #224]	; (5ac4 <Clock_Ip_ClockInitializeObjects+0x210>)
    59e2:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxCoreConfigVlprMode = getCoreDividerConfig(CORE_VLPR_CLK);
    59e4:	201e      	movs	r0, #30
    59e6:	f7ff fd75 	bl	54d4 <getCoreDividerConfig>
    59ea:	4603      	mov	r3, r0
    59ec:	4a36      	ldr	r2, [pc, #216]	; (5ac8 <Clock_Ip_ClockInitializeObjects+0x214>)
    59ee:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_CORE_HSRUN_CLK)
        Clock_Ip_pxCoreConfigHsrunMode = getCoreDividerConfig(CORE_HSRUN_CLK);
    59f0:	201f      	movs	r0, #31
    59f2:	f7ff fd6f 	bl	54d4 <getCoreDividerConfig>
    59f6:	4603      	mov	r3, r0
    59f8:	4a34      	ldr	r2, [pc, #208]	; (5acc <Clock_Ip_ClockInitializeObjects+0x218>)
    59fa:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxBusConfigRunMode = getBusDividerConfig(BUS_RUN_CLK);
    59fc:	2021      	movs	r0, #33	; 0x21
    59fe:	f7ff fe0f 	bl	5620 <getBusDividerConfig>
    5a02:	4603      	mov	r3, r0
    5a04:	4a32      	ldr	r2, [pc, #200]	; (5ad0 <Clock_Ip_ClockInitializeObjects+0x21c>)
    5a06:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxBusConfigVlprMode = getBusDividerConfig(BUS_VLPR_CLK);
    5a08:	2022      	movs	r0, #34	; 0x22
    5a0a:	f7ff fe09 	bl	5620 <getBusDividerConfig>
    5a0e:	4603      	mov	r3, r0
    5a10:	4a30      	ldr	r2, [pc, #192]	; (5ad4 <Clock_Ip_ClockInitializeObjects+0x220>)
    5a12:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_BUS_HSRUN_CLK)
        Clock_Ip_pxBusConfigHsrunMode = getBusDividerConfig(BUS_HSRUN_CLK);
    5a14:	2023      	movs	r0, #35	; 0x23
    5a16:	f7ff fe03 	bl	5620 <getBusDividerConfig>
    5a1a:	4603      	mov	r3, r0
    5a1c:	4a2e      	ldr	r2, [pc, #184]	; (5ad8 <Clock_Ip_ClockInitializeObjects+0x224>)
    5a1e:	6013      	str	r3, [r2, #0]
    #endif

        Clock_Ip_pxSlowConfigRunMode = getSlowDividerConfig(SLOW_RUN_CLK);
    5a20:	2025      	movs	r0, #37	; 0x25
    5a22:	f7ff fea3 	bl	576c <getSlowDividerConfig>
    5a26:	4603      	mov	r3, r0
    5a28:	4a2c      	ldr	r2, [pc, #176]	; (5adc <Clock_Ip_ClockInitializeObjects+0x228>)
    5a2a:	6013      	str	r3, [r2, #0]
        Clock_Ip_pxSlowConfigVlprMode = getSlowDividerConfig(SLOW_VLPR_CLK);
    5a2c:	2026      	movs	r0, #38	; 0x26
    5a2e:	f7ff fe9d 	bl	576c <getSlowDividerConfig>
    5a32:	4603      	mov	r3, r0
    5a34:	4a2a      	ldr	r2, [pc, #168]	; (5ae0 <Clock_Ip_ClockInitializeObjects+0x22c>)
    5a36:	6013      	str	r3, [r2, #0]
    #if defined(CLOCK_IP_HAS_SLOW_HSRUN_CLK)
        Clock_Ip_pxSlowConfigHsrunMode = getSlowDividerConfig(SLOW_HSRUN_CLK);
    5a38:	2027      	movs	r0, #39	; 0x27
    5a3a:	f7ff fe97 	bl	576c <getSlowDividerConfig>
    5a3e:	4603      	mov	r3, r0
    5a40:	4a28      	ldr	r2, [pc, #160]	; (5ae4 <Clock_Ip_ClockInitializeObjects+0x230>)
    5a42:	6013      	str	r3, [r2, #0]
    #endif
    }

}
    5a44:	bf00      	nop
    5a46:	b003      	add	sp, #12
    5a48:	f85d fb04 	ldr.w	pc, [sp], #4
    5a4c:	1fff8cd0 	.word	0x1fff8cd0
    5a50:	000107e0 	.word	0x000107e0
    5a54:	00010e2c 	.word	0x00010e2c
    5a58:	1fff8b9c 	.word	0x1fff8b9c
    5a5c:	000107a0 	.word	0x000107a0
    5a60:	00010d74 	.word	0x00010d74
    5a64:	1fff8ba0 	.word	0x1fff8ba0
    5a68:	000107b0 	.word	0x000107b0
    5a6c:	00010de0 	.word	0x00010de0
    5a70:	1fff8ba4 	.word	0x1fff8ba4
    5a74:	000107f0 	.word	0x000107f0
    5a78:	00010e58 	.word	0x00010e58
    5a7c:	1fff8ba8 	.word	0x1fff8ba8
    5a80:	1fff8be4 	.word	0x1fff8be4
    5a84:	00010780 	.word	0x00010780
    5a88:	00010d30 	.word	0x00010d30
    5a8c:	1fff8bac 	.word	0x1fff8bac
    5a90:	1fff8be8 	.word	0x1fff8be8
    5a94:	1fff8bb0 	.word	0x1fff8bb0
    5a98:	1fff8bec 	.word	0x1fff8bec
    5a9c:	1fff8bb4 	.word	0x1fff8bb4
    5aa0:	1fff8bf0 	.word	0x1fff8bf0
    5aa4:	1fff8b19 	.word	0x1fff8b19
    5aa8:	1fff8b10 	.word	0x1fff8b10
    5aac:	1fff8bb8 	.word	0x1fff8bb8
    5ab0:	1fff8bbc 	.word	0x1fff8bbc
    5ab4:	1fff8bc0 	.word	0x1fff8bc0
    5ab8:	1fff8bc4 	.word	0x1fff8bc4
    5abc:	1fff8bc8 	.word	0x1fff8bc8
    5ac0:	1fff8bf4 	.word	0x1fff8bf4
    5ac4:	1fff8bcc 	.word	0x1fff8bcc
    5ac8:	1fff8bd0 	.word	0x1fff8bd0
    5acc:	1fff8bf8 	.word	0x1fff8bf8
    5ad0:	1fff8bd4 	.word	0x1fff8bd4
    5ad4:	1fff8bd8 	.word	0x1fff8bd8
    5ad8:	1fff8bfc 	.word	0x1fff8bfc
    5adc:	1fff8bdc 	.word	0x1fff8bdc
    5ae0:	1fff8be0 	.word	0x1fff8be0
    5ae4:	1fff8c00 	.word	0x1fff8c00

00005ae8 <Clock_Ip_ClockPowerModeChangeNotification>:


void Clock_Ip_ClockPowerModeChangeNotification(Clock_Ip_PowerModesType PowerMode, Clock_Ip_PowerNotificationType Notification)
{
    5ae8:	b500      	push	{lr}
    5aea:	b083      	sub	sp, #12
    5aec:	9001      	str	r0, [sp, #4]
    5aee:	9100      	str	r1, [sp, #0]
    switch(PowerMode)
    5af0:	9b01      	ldr	r3, [sp, #4]
    5af2:	2b03      	cmp	r3, #3
    5af4:	f000 8090 	beq.w	5c18 <Clock_Ip_ClockPowerModeChangeNotification+0x130>
    5af8:	9b01      	ldr	r3, [sp, #4]
    5afa:	2b03      	cmp	r3, #3
    5afc:	f200 80d3 	bhi.w	5ca6 <Clock_Ip_ClockPowerModeChangeNotification+0x1be>
    5b00:	9b01      	ldr	r3, [sp, #4]
    5b02:	2b00      	cmp	r3, #0
    5b04:	d040      	beq.n	5b88 <Clock_Ip_ClockPowerModeChangeNotification+0xa0>
    5b06:	9b01      	ldr	r3, [sp, #4]
    5b08:	3b01      	subs	r3, #1
    5b0a:	2b01      	cmp	r3, #1
    5b0c:	f200 80cb 	bhi.w	5ca6 <Clock_Ip_ClockPowerModeChangeNotification+0x1be>
    {
        case VLPR_MODE:
        case VLPS_MODE:
        {
            if(BEFORE_POWER_MODE_CHANGE == Notification)
    5b10:	9b00      	ldr	r3, [sp, #0]
    5b12:	2b00      	cmp	r3, #0
    5b14:	f040 80c9 	bne.w	5caa <Clock_Ip_ClockPowerModeChangeNotification+0x1c2>
            {
                Clock_Ip_bAcceptedCopyClockConfiguration = FALSE;
    5b18:	4b68      	ldr	r3, [pc, #416]	; (5cbc <Clock_Ip_ClockPowerModeChangeNotification+0x1d4>)
    5b1a:	2200      	movs	r2, #0
    5b1c:	701a      	strb	r2, [r3, #0]
                    Clock_Ip_pxCmuFircMonitor->Disable(FIRC_MON2_CLK);
                }
#endif

                /* Load system clock settings for VLPR mode */
                Clock_Ip_pxScsRunClockSelector->Set(Clock_Ip_pxScsConfigVlprMode);
    5b1e:	4b68      	ldr	r3, [pc, #416]	; (5cc0 <Clock_Ip_ClockPowerModeChangeNotification+0x1d8>)
    5b20:	681b      	ldr	r3, [r3, #0]
    5b22:	685b      	ldr	r3, [r3, #4]
    5b24:	4a67      	ldr	r2, [pc, #412]	; (5cc4 <Clock_Ip_ClockPowerModeChangeNotification+0x1dc>)
    5b26:	6812      	ldr	r2, [r2, #0]
    5b28:	4610      	mov	r0, r2
    5b2a:	4798      	blx	r3
                Clock_Ip_pxCoreRunClockDivider->Set(Clock_Ip_pxCoreConfigVlprMode);
    5b2c:	4b66      	ldr	r3, [pc, #408]	; (5cc8 <Clock_Ip_ClockPowerModeChangeNotification+0x1e0>)
    5b2e:	681b      	ldr	r3, [r3, #0]
    5b30:	681b      	ldr	r3, [r3, #0]
    5b32:	4a66      	ldr	r2, [pc, #408]	; (5ccc <Clock_Ip_ClockPowerModeChangeNotification+0x1e4>)
    5b34:	6812      	ldr	r2, [r2, #0]
    5b36:	4610      	mov	r0, r2
    5b38:	4798      	blx	r3
                Clock_Ip_pxBusRunClockDivider->Set(Clock_Ip_pxBusConfigVlprMode);
    5b3a:	4b65      	ldr	r3, [pc, #404]	; (5cd0 <Clock_Ip_ClockPowerModeChangeNotification+0x1e8>)
    5b3c:	681b      	ldr	r3, [r3, #0]
    5b3e:	681b      	ldr	r3, [r3, #0]
    5b40:	4a64      	ldr	r2, [pc, #400]	; (5cd4 <Clock_Ip_ClockPowerModeChangeNotification+0x1ec>)
    5b42:	6812      	ldr	r2, [r2, #0]
    5b44:	4610      	mov	r0, r2
    5b46:	4798      	blx	r3
                Clock_Ip_pxSlowRunClockDivider->Set(Clock_Ip_pxSlowConfigVlprMode);
    5b48:	4b63      	ldr	r3, [pc, #396]	; (5cd8 <Clock_Ip_ClockPowerModeChangeNotification+0x1f0>)
    5b4a:	681b      	ldr	r3, [r3, #0]
    5b4c:	681b      	ldr	r3, [r3, #0]
    5b4e:	4a63      	ldr	r2, [pc, #396]	; (5cdc <Clock_Ip_ClockPowerModeChangeNotification+0x1f4>)
    5b50:	6812      	ldr	r2, [r2, #0]
    5b52:	4610      	mov	r0, r2
    5b54:	4798      	blx	r3

                /* Disable all clock sources except SIRC */
#if defined(CLOCK_IP_HAS_SPLL_CLK)
                Clock_Ip_pxSpllClock->Disable(Clock_Ip_pxSpllConfig->Name);
    5b56:	4b62      	ldr	r3, [pc, #392]	; (5ce0 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    5b58:	681b      	ldr	r3, [r3, #0]
    5b5a:	691b      	ldr	r3, [r3, #16]
    5b5c:	4a61      	ldr	r2, [pc, #388]	; (5ce4 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    5b5e:	6812      	ldr	r2, [r2, #0]
    5b60:	6812      	ldr	r2, [r2, #0]
    5b62:	4610      	mov	r0, r2
    5b64:	4798      	blx	r3
#endif
                Clock_Ip_pxSoscClock->Disable(Clock_Ip_pxSoscConfig->Name);
    5b66:	4b60      	ldr	r3, [pc, #384]	; (5ce8 <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    5b68:	681b      	ldr	r3, [r3, #0]
    5b6a:	68db      	ldr	r3, [r3, #12]
    5b6c:	4a5f      	ldr	r2, [pc, #380]	; (5cec <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    5b6e:	6812      	ldr	r2, [r2, #0]
    5b70:	6812      	ldr	r2, [r2, #0]
    5b72:	4610      	mov	r0, r2
    5b74:	4798      	blx	r3
                Clock_Ip_pxFircClock->Disable(Clock_Ip_pxFircConfig->Name);
    5b76:	4b5e      	ldr	r3, [pc, #376]	; (5cf0 <Clock_Ip_ClockPowerModeChangeNotification+0x208>)
    5b78:	681b      	ldr	r3, [r3, #0]
    5b7a:	689b      	ldr	r3, [r3, #8]
    5b7c:	4a5d      	ldr	r2, [pc, #372]	; (5cf4 <Clock_Ip_ClockPowerModeChangeNotification+0x20c>)
    5b7e:	6812      	ldr	r2, [r2, #0]
    5b80:	6812      	ldr	r2, [r2, #0]
    5b82:	4610      	mov	r0, r2
    5b84:	4798      	blx	r3
            }
        }
        break;
    5b86:	e090      	b.n	5caa <Clock_Ip_ClockPowerModeChangeNotification+0x1c2>

        case RUN_MODE:
        {
            if(POWER_MODE_CHANGED == Notification)
    5b88:	9b00      	ldr	r3, [sp, #0]
    5b8a:	2b02      	cmp	r3, #2
    5b8c:	f040 808f 	bne.w	5cae <Clock_Ip_ClockPowerModeChangeNotification+0x1c6>
            {
                Clock_Ip_bAcceptedCopyClockConfiguration = TRUE;
    5b90:	4b4a      	ldr	r3, [pc, #296]	; (5cbc <Clock_Ip_ClockPowerModeChangeNotification+0x1d4>)
    5b92:	2201      	movs	r2, #1
    5b94:	701a      	strb	r2, [r3, #0]
                /* Restore clock source settings */
                Clock_Ip_pxFircClock->Enable(Clock_Ip_pxFircConfig);
    5b96:	4b56      	ldr	r3, [pc, #344]	; (5cf0 <Clock_Ip_ClockPowerModeChangeNotification+0x208>)
    5b98:	681b      	ldr	r3, [r3, #0]
    5b9a:	685b      	ldr	r3, [r3, #4]
    5b9c:	4a55      	ldr	r2, [pc, #340]	; (5cf4 <Clock_Ip_ClockPowerModeChangeNotification+0x20c>)
    5b9e:	6812      	ldr	r2, [r2, #0]
    5ba0:	4610      	mov	r0, r2
    5ba2:	4798      	blx	r3

                Clock_Ip_pxSoscClock->Enable(Clock_Ip_pxSoscConfig);                 /* Enable */
    5ba4:	4b50      	ldr	r3, [pc, #320]	; (5ce8 <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    5ba6:	681b      	ldr	r3, [r3, #0]
    5ba8:	691b      	ldr	r3, [r3, #16]
    5baa:	4a50      	ldr	r2, [pc, #320]	; (5cec <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    5bac:	6812      	ldr	r2, [r2, #0]
    5bae:	4610      	mov	r0, r2
    5bb0:	4798      	blx	r3
                Clock_Ip_pxSoscClock->Complete(Clock_Ip_pxSoscConfig);               /* Wait to lock */
    5bb2:	4b4d      	ldr	r3, [pc, #308]	; (5ce8 <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    5bb4:	681b      	ldr	r3, [r3, #0]
    5bb6:	689b      	ldr	r3, [r3, #8]
    5bb8:	4a4c      	ldr	r2, [pc, #304]	; (5cec <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    5bba:	6812      	ldr	r2, [r2, #0]
    5bbc:	4610      	mov	r0, r2
    5bbe:	4798      	blx	r3

#if defined(CLOCK_IP_HAS_SPLL_CLK)
                Clock_Ip_pxSpllClock->Enable(Clock_Ip_pxSpllConfig);                 /* Enable */
    5bc0:	4b47      	ldr	r3, [pc, #284]	; (5ce0 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    5bc2:	681b      	ldr	r3, [r3, #0]
    5bc4:	68db      	ldr	r3, [r3, #12]
    5bc6:	4a47      	ldr	r2, [pc, #284]	; (5ce4 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    5bc8:	6812      	ldr	r2, [r2, #0]
    5bca:	4610      	mov	r0, r2
    5bcc:	4798      	blx	r3
                (void)(Clock_Ip_pxSpllClock->Complete(Clock_Ip_pxSpllConfig->Name));         /* Wait to lock */
    5bce:	4b44      	ldr	r3, [pc, #272]	; (5ce0 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    5bd0:	681b      	ldr	r3, [r3, #0]
    5bd2:	689b      	ldr	r3, [r3, #8]
    5bd4:	4a43      	ldr	r2, [pc, #268]	; (5ce4 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    5bd6:	6812      	ldr	r2, [r2, #0]
    5bd8:	6812      	ldr	r2, [r2, #0]
    5bda:	4610      	mov	r0, r2
    5bdc:	4798      	blx	r3
#endif

                /* Restore system clock settings */
                Clock_Ip_pxScsRunClockSelector->Set(Clock_Ip_pxScsConfigRunMode);
    5bde:	4b38      	ldr	r3, [pc, #224]	; (5cc0 <Clock_Ip_ClockPowerModeChangeNotification+0x1d8>)
    5be0:	681b      	ldr	r3, [r3, #0]
    5be2:	685b      	ldr	r3, [r3, #4]
    5be4:	4a44      	ldr	r2, [pc, #272]	; (5cf8 <Clock_Ip_ClockPowerModeChangeNotification+0x210>)
    5be6:	6812      	ldr	r2, [r2, #0]
    5be8:	4610      	mov	r0, r2
    5bea:	4798      	blx	r3
                Clock_Ip_pxCoreRunClockDivider->Set(Clock_Ip_pxCoreConfigRunMode);
    5bec:	4b36      	ldr	r3, [pc, #216]	; (5cc8 <Clock_Ip_ClockPowerModeChangeNotification+0x1e0>)
    5bee:	681b      	ldr	r3, [r3, #0]
    5bf0:	681b      	ldr	r3, [r3, #0]
    5bf2:	4a42      	ldr	r2, [pc, #264]	; (5cfc <Clock_Ip_ClockPowerModeChangeNotification+0x214>)
    5bf4:	6812      	ldr	r2, [r2, #0]
    5bf6:	4610      	mov	r0, r2
    5bf8:	4798      	blx	r3
                Clock_Ip_pxBusRunClockDivider->Set(Clock_Ip_pxBusConfigRunMode);
    5bfa:	4b35      	ldr	r3, [pc, #212]	; (5cd0 <Clock_Ip_ClockPowerModeChangeNotification+0x1e8>)
    5bfc:	681b      	ldr	r3, [r3, #0]
    5bfe:	681b      	ldr	r3, [r3, #0]
    5c00:	4a3f      	ldr	r2, [pc, #252]	; (5d00 <Clock_Ip_ClockPowerModeChangeNotification+0x218>)
    5c02:	6812      	ldr	r2, [r2, #0]
    5c04:	4610      	mov	r0, r2
    5c06:	4798      	blx	r3
                Clock_Ip_pxSlowRunClockDivider->Set(Clock_Ip_pxSlowConfigRunMode);
    5c08:	4b33      	ldr	r3, [pc, #204]	; (5cd8 <Clock_Ip_ClockPowerModeChangeNotification+0x1f0>)
    5c0a:	681b      	ldr	r3, [r3, #0]
    5c0c:	681b      	ldr	r3, [r3, #0]
    5c0e:	4a3d      	ldr	r2, [pc, #244]	; (5d04 <Clock_Ip_ClockPowerModeChangeNotification+0x21c>)
    5c10:	6812      	ldr	r2, [r2, #0]
    5c12:	4610      	mov	r0, r2
    5c14:	4798      	blx	r3
                    Clock_Ip_pxCmuFircMonitor->Enable(Clock_Ip_pxCmuFircMon2Config);
                }
#endif
            }
        }
        break;
    5c16:	e04a      	b.n	5cae <Clock_Ip_ClockPowerModeChangeNotification+0x1c6>

        case HSRUN_MODE:
        {
            if(POWER_MODE_CHANGED == Notification)
    5c18:	9b00      	ldr	r3, [sp, #0]
    5c1a:	2b02      	cmp	r3, #2
    5c1c:	d149      	bne.n	5cb2 <Clock_Ip_ClockPowerModeChangeNotification+0x1ca>
            {
                Clock_Ip_bAcceptedCopyClockConfiguration = TRUE;
    5c1e:	4b27      	ldr	r3, [pc, #156]	; (5cbc <Clock_Ip_ClockPowerModeChangeNotification+0x1d4>)
    5c20:	2201      	movs	r2, #1
    5c22:	701a      	strb	r2, [r3, #0]
                /* Restore clock source settings */
                Clock_Ip_pxFircClock->Enable(Clock_Ip_pxFircConfig);
    5c24:	4b32      	ldr	r3, [pc, #200]	; (5cf0 <Clock_Ip_ClockPowerModeChangeNotification+0x208>)
    5c26:	681b      	ldr	r3, [r3, #0]
    5c28:	685b      	ldr	r3, [r3, #4]
    5c2a:	4a32      	ldr	r2, [pc, #200]	; (5cf4 <Clock_Ip_ClockPowerModeChangeNotification+0x20c>)
    5c2c:	6812      	ldr	r2, [r2, #0]
    5c2e:	4610      	mov	r0, r2
    5c30:	4798      	blx	r3

                Clock_Ip_pxSoscClock->Enable(Clock_Ip_pxSoscConfig);                 /* Enable */
    5c32:	4b2d      	ldr	r3, [pc, #180]	; (5ce8 <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    5c34:	681b      	ldr	r3, [r3, #0]
    5c36:	691b      	ldr	r3, [r3, #16]
    5c38:	4a2c      	ldr	r2, [pc, #176]	; (5cec <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    5c3a:	6812      	ldr	r2, [r2, #0]
    5c3c:	4610      	mov	r0, r2
    5c3e:	4798      	blx	r3
                Clock_Ip_pxSoscClock->Complete(Clock_Ip_pxSoscConfig);               /* Wait to lock */
    5c40:	4b29      	ldr	r3, [pc, #164]	; (5ce8 <Clock_Ip_ClockPowerModeChangeNotification+0x200>)
    5c42:	681b      	ldr	r3, [r3, #0]
    5c44:	689b      	ldr	r3, [r3, #8]
    5c46:	4a29      	ldr	r2, [pc, #164]	; (5cec <Clock_Ip_ClockPowerModeChangeNotification+0x204>)
    5c48:	6812      	ldr	r2, [r2, #0]
    5c4a:	4610      	mov	r0, r2
    5c4c:	4798      	blx	r3

#if defined(CLOCK_IP_HAS_SPLL_CLK)
                Clock_Ip_pxSpllClock->Enable(Clock_Ip_pxSpllConfig);                 /* Enable */
    5c4e:	4b24      	ldr	r3, [pc, #144]	; (5ce0 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    5c50:	681b      	ldr	r3, [r3, #0]
    5c52:	68db      	ldr	r3, [r3, #12]
    5c54:	4a23      	ldr	r2, [pc, #140]	; (5ce4 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    5c56:	6812      	ldr	r2, [r2, #0]
    5c58:	4610      	mov	r0, r2
    5c5a:	4798      	blx	r3
                (void)(Clock_Ip_pxSpllClock->Complete(Clock_Ip_pxSpllConfig->Name));         /* Wait to lock */
    5c5c:	4b20      	ldr	r3, [pc, #128]	; (5ce0 <Clock_Ip_ClockPowerModeChangeNotification+0x1f8>)
    5c5e:	681b      	ldr	r3, [r3, #0]
    5c60:	689b      	ldr	r3, [r3, #8]
    5c62:	4a20      	ldr	r2, [pc, #128]	; (5ce4 <Clock_Ip_ClockPowerModeChangeNotification+0x1fc>)
    5c64:	6812      	ldr	r2, [r2, #0]
    5c66:	6812      	ldr	r2, [r2, #0]
    5c68:	4610      	mov	r0, r2
    5c6a:	4798      	blx	r3
#endif

                /* Restore system clock settings */
#if defined(CLOCK_IP_HAS_SCS_HSRUN_CLK)
                Clock_Ip_pxScsHsrunClockSelector->Set(Clock_Ip_pxScsConfigHsrunMode);
    5c6c:	4b26      	ldr	r3, [pc, #152]	; (5d08 <Clock_Ip_ClockPowerModeChangeNotification+0x220>)
    5c6e:	681b      	ldr	r3, [r3, #0]
    5c70:	685b      	ldr	r3, [r3, #4]
    5c72:	4a26      	ldr	r2, [pc, #152]	; (5d0c <Clock_Ip_ClockPowerModeChangeNotification+0x224>)
    5c74:	6812      	ldr	r2, [r2, #0]
    5c76:	4610      	mov	r0, r2
    5c78:	4798      	blx	r3
#endif
#if defined(CLOCK_IP_HAS_CORE_HSRUN_CLK)
                Clock_Ip_pxCoreHsrunClockDivider->Set(Clock_Ip_pxCoreConfigHsrunMode);
    5c7a:	4b25      	ldr	r3, [pc, #148]	; (5d10 <Clock_Ip_ClockPowerModeChangeNotification+0x228>)
    5c7c:	681b      	ldr	r3, [r3, #0]
    5c7e:	681b      	ldr	r3, [r3, #0]
    5c80:	4a24      	ldr	r2, [pc, #144]	; (5d14 <Clock_Ip_ClockPowerModeChangeNotification+0x22c>)
    5c82:	6812      	ldr	r2, [r2, #0]
    5c84:	4610      	mov	r0, r2
    5c86:	4798      	blx	r3
#endif
#if defined(CLOCK_IP_HAS_BUS_HSRUN_CLK)
                Clock_Ip_pxBusHsrunClockDivider->Set(Clock_Ip_pxBusConfigHsrunMode);
    5c88:	4b23      	ldr	r3, [pc, #140]	; (5d18 <Clock_Ip_ClockPowerModeChangeNotification+0x230>)
    5c8a:	681b      	ldr	r3, [r3, #0]
    5c8c:	681b      	ldr	r3, [r3, #0]
    5c8e:	4a23      	ldr	r2, [pc, #140]	; (5d1c <Clock_Ip_ClockPowerModeChangeNotification+0x234>)
    5c90:	6812      	ldr	r2, [r2, #0]
    5c92:	4610      	mov	r0, r2
    5c94:	4798      	blx	r3
#endif
#if defined(CLOCK_IP_HAS_SLOW_HSRUN_CLK)
                Clock_Ip_pxSlowHsrunClockDivider->Set(Clock_Ip_pxSlowConfigHsrunMode);
    5c96:	4b22      	ldr	r3, [pc, #136]	; (5d20 <Clock_Ip_ClockPowerModeChangeNotification+0x238>)
    5c98:	681b      	ldr	r3, [r3, #0]
    5c9a:	681b      	ldr	r3, [r3, #0]
    5c9c:	4a21      	ldr	r2, [pc, #132]	; (5d24 <Clock_Ip_ClockPowerModeChangeNotification+0x23c>)
    5c9e:	6812      	ldr	r2, [r2, #0]
    5ca0:	4610      	mov	r0, r2
    5ca2:	4798      	blx	r3
                    Clock_Ip_pxCmuFircMonitor->Enable(Clock_Ip_pxCmuFircMon2Config);
                }
#endif
            }
        }
        break;
    5ca4:	e005      	b.n	5cb2 <Clock_Ip_ClockPowerModeChangeNotification+0x1ca>

        default:
        {
            /* Invalid power mode */
        }
        break;
    5ca6:	bf00      	nop
    5ca8:	e004      	b.n	5cb4 <Clock_Ip_ClockPowerModeChangeNotification+0x1cc>
        break;
    5caa:	bf00      	nop
    5cac:	e002      	b.n	5cb4 <Clock_Ip_ClockPowerModeChangeNotification+0x1cc>
        break;
    5cae:	bf00      	nop
    5cb0:	e000      	b.n	5cb4 <Clock_Ip_ClockPowerModeChangeNotification+0x1cc>
        break;
    5cb2:	bf00      	nop
    }

}
    5cb4:	bf00      	nop
    5cb6:	b003      	add	sp, #12
    5cb8:	f85d fb04 	ldr.w	pc, [sp], #4
    5cbc:	1fff8b19 	.word	0x1fff8b19
    5cc0:	1fff8ba8 	.word	0x1fff8ba8
    5cc4:	1fff8bc8 	.word	0x1fff8bc8
    5cc8:	1fff8bac 	.word	0x1fff8bac
    5ccc:	1fff8bd0 	.word	0x1fff8bd0
    5cd0:	1fff8bb0 	.word	0x1fff8bb0
    5cd4:	1fff8bd8 	.word	0x1fff8bd8
    5cd8:	1fff8bb4 	.word	0x1fff8bb4
    5cdc:	1fff8be0 	.word	0x1fff8be0
    5ce0:	1fff8b9c 	.word	0x1fff8b9c
    5ce4:	1fff8bc0 	.word	0x1fff8bc0
    5ce8:	1fff8ba0 	.word	0x1fff8ba0
    5cec:	1fff8bbc 	.word	0x1fff8bbc
    5cf0:	1fff8ba4 	.word	0x1fff8ba4
    5cf4:	1fff8bb8 	.word	0x1fff8bb8
    5cf8:	1fff8bc4 	.word	0x1fff8bc4
    5cfc:	1fff8bcc 	.word	0x1fff8bcc
    5d00:	1fff8bd4 	.word	0x1fff8bd4
    5d04:	1fff8bdc 	.word	0x1fff8bdc
    5d08:	1fff8be4 	.word	0x1fff8be4
    5d0c:	1fff8bf4 	.word	0x1fff8bf4
    5d10:	1fff8be8 	.word	0x1fff8be8
    5d14:	1fff8bf8 	.word	0x1fff8bf8
    5d18:	1fff8bec 	.word	0x1fff8bec
    5d1c:	1fff8bfc 	.word	0x1fff8bfc
    5d20:	1fff8bf0 	.word	0x1fff8bf0
    5d24:	1fff8c00 	.word	0x1fff8c00

00005d28 <Clock_Ip_Command>:


void Clock_Ip_Command(Clock_Ip_ClockConfigType const * Config, Clock_Ip_CommandType Command)
{
    5d28:	b500      	push	{lr}
    5d2a:	b083      	sub	sp, #12
    5d2c:	9001      	str	r0, [sp, #4]
    5d2e:	9100      	str	r1, [sp, #0]
    switch(Command)
    5d30:	9b00      	ldr	r3, [sp, #0]
    5d32:	2b04      	cmp	r3, #4
    5d34:	d010      	beq.n	5d58 <Clock_Ip_Command+0x30>
    5d36:	9b00      	ldr	r3, [sp, #0]
    5d38:	2b04      	cmp	r3, #4
    5d3a:	d811      	bhi.n	5d60 <Clock_Ip_Command+0x38>
    5d3c:	9b00      	ldr	r3, [sp, #0]
    5d3e:	2b01      	cmp	r3, #1
    5d40:	d006      	beq.n	5d50 <Clock_Ip_Command+0x28>
    5d42:	9b00      	ldr	r3, [sp, #0]
    5d44:	2b02      	cmp	r3, #2
    5d46:	d10b      	bne.n	5d60 <Clock_Ip_Command+0x38>
    {
        case CLOCK_IP_INITIALIZE_CLOCK_OBJECTS_COMMAND:
            Clock_Ip_ClockInitializeObjects(Config);
    5d48:	9801      	ldr	r0, [sp, #4]
    5d4a:	f7ff fdb3 	bl	58b4 <Clock_Ip_ClockInitializeObjects>
            break;
    5d4e:	e008      	b.n	5d62 <Clock_Ip_Command+0x3a>
        case CLOCK_IP_INITIALIZE_PLATFORM_COMMAND:
            Clock_Ip_SpecificPlatformInitClock(Config);
    5d50:	9801      	ldr	r0, [sp, #4]
    5d52:	f7ff f9db 	bl	510c <Clock_Ip_SpecificPlatformInitClock>
            break;
    5d56:	e004      	b.n	5d62 <Clock_Ip_Command+0x3a>
        case CLOCK_IP_DISABLE_SAFE_CLOCK_COMMAND:
            DisableSafeClock(Config);
    5d58:	9801      	ldr	r0, [sp, #4]
    5d5a:	f7ff f8ed 	bl	4f38 <DisableSafeClock>
            break;
    5d5e:	e000      	b.n	5d62 <Clock_Ip_Command+0x3a>
        default:
            /* Command is not implemented on this platform */
            break;
    5d60:	bf00      	nop
    }
}
    5d62:	bf00      	nop
    5d64:	b003      	add	sp, #12
    5d66:	f85d fb04 	ldr.w	pc, [sp], #4
    5d6a:	bf00      	nop

00005d6c <Mcu_Init>:
* @api
*
* @implements Mcu_Init_Activity
*/
void Mcu_Init(const Mcu_ConfigType * ConfigPtr)
{
    5d6c:	b500      	push	{lr}
    5d6e:	b085      	sub	sp, #20
    5d70:	9001      	str	r0, [sp, #4]

#if (MCU_PRECOMPILE_SUPPORT == STD_ON)
            Mcu_pConfigPtr = &Mcu_PreCompileConfig;
            MCU_PARAM_UNUSED(ConfigPtr);
#else
            Mcu_pConfigPtr = ConfigPtr;
    5d72:	4a20      	ldr	r2, [pc, #128]	; (5df4 <Mcu_Init+0x88>)
    5d74:	9b01      	ldr	r3, [sp, #4]
    5d76:	6013      	str	r3, [r2, #0]
            /* Get a local copy of the DEM error reporting structure. */
            Mcu_pDemCfgPtr = Mcu_pConfigPtr->DemConfigPtr;
#endif /* (MCU_DISABLE_DEM_REPORT_ERROR_STATUS == STD_OFF) */

            /* Save the Mcu Mode IDs configurations. */
            for (NoConfigs = (uint32)0U; NoConfigs < Mcu_pConfigPtr->NoModeConfigs; NoConfigs++)
    5d78:	2300      	movs	r3, #0
    5d7a:	9303      	str	r3, [sp, #12]
    5d7c:	e010      	b.n	5da0 <Mcu_Init+0x34>
            {
                Mcu_au8ModeConfigIds[(*Mcu_pConfigPtr->ModeConfigArrayPtr)[NoConfigs].ModeConfigId] = (uint8)NoConfigs;
    5d7e:	4b1d      	ldr	r3, [pc, #116]	; (5df4 <Mcu_Init+0x88>)
    5d80:	681b      	ldr	r3, [r3, #0]
    5d82:	6919      	ldr	r1, [r3, #16]
    5d84:	9a03      	ldr	r2, [sp, #12]
    5d86:	4613      	mov	r3, r2
    5d88:	005b      	lsls	r3, r3, #1
    5d8a:	4413      	add	r3, r2
    5d8c:	009b      	lsls	r3, r3, #2
    5d8e:	440b      	add	r3, r1
    5d90:	681b      	ldr	r3, [r3, #0]
    5d92:	9a03      	ldr	r2, [sp, #12]
    5d94:	b2d1      	uxtb	r1, r2
    5d96:	4a18      	ldr	r2, [pc, #96]	; (5df8 <Mcu_Init+0x8c>)
    5d98:	54d1      	strb	r1, [r2, r3]
            for (NoConfigs = (uint32)0U; NoConfigs < Mcu_pConfigPtr->NoModeConfigs; NoConfigs++)
    5d9a:	9b03      	ldr	r3, [sp, #12]
    5d9c:	3301      	adds	r3, #1
    5d9e:	9303      	str	r3, [sp, #12]
    5da0:	4b14      	ldr	r3, [pc, #80]	; (5df4 <Mcu_Init+0x88>)
    5da2:	681b      	ldr	r3, [r3, #0]
    5da4:	689b      	ldr	r3, [r3, #8]
    5da6:	9a03      	ldr	r2, [sp, #12]
    5da8:	429a      	cmp	r2, r3
    5daa:	d3e8      	bcc.n	5d7e <Mcu_Init+0x12>
            }

#if (MCU_INIT_CLOCK == STD_ON)
            /* Save the Mcu Clock IDs configurations. */
            for (NoConfigs = (uint32)0U; NoConfigs < Mcu_pConfigPtr->NoClkConfigs; NoConfigs++)
    5dac:	2300      	movs	r3, #0
    5dae:	9303      	str	r3, [sp, #12]
    5db0:	e010      	b.n	5dd4 <Mcu_Init+0x68>
            {
                Mcu_au8ClockConfigIds[(*Mcu_pConfigPtr->ClockConfigArrayPtr)[NoConfigs].ClkConfigId] = (uint8)NoConfigs;
    5db2:	4b10      	ldr	r3, [pc, #64]	; (5df4 <Mcu_Init+0x88>)
    5db4:	681b      	ldr	r3, [r3, #0]
    5db6:	6959      	ldr	r1, [r3, #20]
    5db8:	9a03      	ldr	r2, [sp, #12]
    5dba:	4613      	mov	r3, r2
    5dbc:	01db      	lsls	r3, r3, #7
    5dbe:	1a9b      	subs	r3, r3, r2
    5dc0:	00db      	lsls	r3, r3, #3
    5dc2:	440b      	add	r3, r1
    5dc4:	681b      	ldr	r3, [r3, #0]
    5dc6:	9a03      	ldr	r2, [sp, #12]
    5dc8:	b2d1      	uxtb	r1, r2
    5dca:	4a0c      	ldr	r2, [pc, #48]	; (5dfc <Mcu_Init+0x90>)
    5dcc:	54d1      	strb	r1, [r2, r3]
            for (NoConfigs = (uint32)0U; NoConfigs < Mcu_pConfigPtr->NoClkConfigs; NoConfigs++)
    5dce:	9b03      	ldr	r3, [sp, #12]
    5dd0:	3301      	adds	r3, #1
    5dd2:	9303      	str	r3, [sp, #12]
    5dd4:	4b07      	ldr	r3, [pc, #28]	; (5df4 <Mcu_Init+0x88>)
    5dd6:	681b      	ldr	r3, [r3, #0]
    5dd8:	68db      	ldr	r3, [r3, #12]
    5dda:	9a03      	ldr	r2, [sp, #12]
    5ddc:	429a      	cmp	r2, r3
    5dde:	d3e8      	bcc.n	5db2 <Mcu_Init+0x46>
            {
                Mcu_au8RamConfigIds[(*Mcu_pConfigPtr->RamConfigArrayPtr)[NoConfigs].RamSectorId] = (uint8)NoConfigs;
            }
#endif /* (0 != MCU_MAX_RAMCONFIGS) */

            Mcu_Ipw_Init(Mcu_pConfigPtr->HwIPsConfigPtr);
    5de0:	4b04      	ldr	r3, [pc, #16]	; (5df4 <Mcu_Init+0x88>)
    5de2:	681b      	ldr	r3, [r3, #0]
    5de4:	699b      	ldr	r3, [r3, #24]
    5de6:	4618      	mov	r0, r3
    5de8:	f000 f88a 	bl	5f00 <Mcu_Ipw_Init>
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        /* The driver is now initialized. Set the proper status. */
        Mcu_HLDChecksExit(CheckStatus, MCU_INIT_ID);
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */
}
    5dec:	bf00      	nop
    5dee:	b005      	add	sp, #20
    5df0:	f85d fb04 	ldr.w	pc, [sp], #4
    5df4:	1fff8cdc 	.word	0x1fff8cdc
    5df8:	1fff8cd8 	.word	0x1fff8cd8
    5dfc:	1fff8cd4 	.word	0x1fff8cd4

00005e00 <Mcu_InitRamSection>:
*
* @implements Mcu_InitRamSection_Activity
*
*/
Std_ReturnType Mcu_InitRamSection(Mcu_RamSectionType RamSection)
{
    5e00:	b084      	sub	sp, #16
    5e02:	9001      	str	r0, [sp, #4]
#ifndef MCU_MAX_NORAMCONFIGS
    const uint8 RamConfigId = Mcu_au8RamConfigIds[RamSection];
#endif /* #ifndef MCU_MAX_NORAMCONFIGS */
    /* Result of the operation. */
    Std_ReturnType RamStatus = (Std_ReturnType)E_NOT_OK;
    5e04:	2301      	movs	r3, #1
    5e06:	f88d 300f 	strb.w	r3, [sp, #15]
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_INITRAMSECTION_ID);
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

    return RamStatus;
    5e0a:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    5e0e:	4618      	mov	r0, r3
    5e10:	b004      	add	sp, #16
    5e12:	4770      	bx	lr

00005e14 <Mcu_InitClock>:
* @api
*
* @implements Mcu_InitClock_Activity
*/
Std_ReturnType Mcu_InitClock(Mcu_ClockType ClockSetting)
{
    5e14:	b500      	push	{lr}
    5e16:	b085      	sub	sp, #20
    5e18:	9001      	str	r0, [sp, #4]
    const uint8 ClockConfigId =  Mcu_au8ClockConfigIds[ClockSetting];
    5e1a:	4a0e      	ldr	r2, [pc, #56]	; (5e54 <Mcu_InitClock+0x40>)
    5e1c:	9b01      	ldr	r3, [sp, #4]
    5e1e:	4413      	add	r3, r2
    5e20:	781b      	ldrb	r3, [r3, #0]
    5e22:	f88d 300f 	strb.w	r3, [sp, #15]
        /* Check if Clock configuration is valid. */
#if (MCU_PARAM_CHECK == STD_ON)
        if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_CheckInitClock(ClockSetting) )
        {
#endif /* (MCU_PARAM_CHECK == STD_ON) */
            Mcu_Ipw_InitClock(&(*Mcu_pConfigPtr->ClockConfigArrayPtr)[ClockConfigId]);
    5e26:	4b0c      	ldr	r3, [pc, #48]	; (5e58 <Mcu_InitClock+0x44>)
    5e28:	681b      	ldr	r3, [r3, #0]
    5e2a:	6959      	ldr	r1, [r3, #20]
    5e2c:	f89d 200f 	ldrb.w	r2, [sp, #15]
    5e30:	4613      	mov	r3, r2
    5e32:	01db      	lsls	r3, r3, #7
    5e34:	1a9b      	subs	r3, r3, r2
    5e36:	00db      	lsls	r3, r3, #3
    5e38:	440b      	add	r3, r1
    5e3a:	4618      	mov	r0, r3
    5e3c:	f000 f86a 	bl	5f14 <Mcu_Ipw_InitClock>

            /* Command has been accepted. */
            ClockStatus = (Std_ReturnType)E_OK;
    5e40:	2300      	movs	r3, #0
    5e42:	f88d 300e 	strb.w	r3, [sp, #14]
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_INITCLOCK_ID);
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

    return ClockStatus;
    5e46:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
    5e4a:	4618      	mov	r0, r3
    5e4c:	b005      	add	sp, #20
    5e4e:	f85d fb04 	ldr.w	pc, [sp], #4
    5e52:	bf00      	nop
    5e54:	1fff8cd4 	.word	0x1fff8cd4
    5e58:	1fff8cdc 	.word	0x1fff8cdc

00005e5c <Mcu_SetMode>:
* @api
*
* @implements Mcu_SetMode_Activity
*/
void Mcu_SetMode(Mcu_ModeType McuMode)
{
    5e5c:	b500      	push	{lr}
    5e5e:	b085      	sub	sp, #20
    5e60:	9001      	str	r0, [sp, #4]
    const uint8 McuModeId = Mcu_au8ModeConfigIds[McuMode];
    5e62:	4a0d      	ldr	r2, [pc, #52]	; (5e98 <Mcu_SetMode+0x3c>)
    5e64:	9b01      	ldr	r3, [sp, #4]
    5e66:	4413      	add	r3, r2
    5e68:	781b      	ldrb	r3, [r3, #0]
    5e6a:	f88d 300f 	strb.w	r3, [sp, #15]
        /* Check if Mode configuration is valid. */
        if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_CheckSetMode(McuMode) )
        {
#endif /* (MCU_PARAM_CHECK == STD_ON) */
            /* ASR 4.3.1: "Mcu_SetMode" has to be "concurrency-safe" */
            SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00();
    5e6e:	f009 f9b1 	bl	f1d4 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00>

            Mcu_Ipw_SetMode( &(*Mcu_pConfigPtr->ModeConfigArrayPtr)[McuModeId] );
    5e72:	4b0a      	ldr	r3, [pc, #40]	; (5e9c <Mcu_SetMode+0x40>)
    5e74:	681b      	ldr	r3, [r3, #0]
    5e76:	6919      	ldr	r1, [r3, #16]
    5e78:	f89d 200f 	ldrb.w	r2, [sp, #15]
    5e7c:	4613      	mov	r3, r2
    5e7e:	005b      	lsls	r3, r3, #1
    5e80:	4413      	add	r3, r2
    5e82:	009b      	lsls	r3, r3, #2
    5e84:	440b      	add	r3, r1
    5e86:	4618      	mov	r0, r3
    5e88:	f000 f84e 	bl	5f28 <Mcu_Ipw_SetMode>

            SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00();
    5e8c:	f009 f9ce 	bl	f22c <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00>

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_SETMODE_ID);
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */
}
    5e90:	bf00      	nop
    5e92:	b005      	add	sp, #20
    5e94:	f85d fb04 	ldr.w	pc, [sp], #4
    5e98:	1fff8cd8 	.word	0x1fff8cd8
    5e9c:	1fff8cdc 	.word	0x1fff8cdc

00005ea0 <Mcu_GetPllStatus>:
* @implements Mcu_GetPllStatus_Activity
*
*
*/
Mcu_PllStatusType Mcu_GetPllStatus(void)
{
    5ea0:	b082      	sub	sp, #8
    /* Return variable. */
#if ( (MCU_VALIDATE_GLOBAL_CALL == STD_ON) || (MCU_NO_PLL == STD_ON) )
    Mcu_PllStatusType PllStatus = MCU_PLL_STATUS_UNDEFINED;
    5ea2:	2302      	movs	r3, #2
    5ea4:	9301      	str	r3, [sp, #4]
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_GETPLLSTATUS_ID);
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

    return PllStatus;
    5ea6:	9b01      	ldr	r3, [sp, #4]
}
    5ea8:	4618      	mov	r0, r3
    5eaa:	b002      	add	sp, #8
    5eac:	4770      	bx	lr

00005eae <Mcu_GetResetReason>:
* @api
*
* @implements Mcu_GetResetReason_Activity
*/
Mcu_ResetType Mcu_GetResetReason(void)
{
    5eae:	b500      	push	{lr}
    5eb0:	b083      	sub	sp, #12
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_HLDChecksEntry(MCU_GETRESETREASON_ID) )
    {
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */
        /* Get the reset reason. */
        ResetReason = Mcu_Ipw_GetResetReason();
    5eb2:	f000 f843 	bl	5f3c <Mcu_Ipw_GetResetReason>
    5eb6:	9001      	str	r0, [sp, #4]
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit( (Std_ReturnType)E_OK, MCU_GETRESETREASON_ID);
    }
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */

    return ResetReason;
    5eb8:	9b01      	ldr	r3, [sp, #4]
}
    5eba:	4618      	mov	r0, r3
    5ebc:	b003      	add	sp, #12
    5ebe:	f85d fb04 	ldr.w	pc, [sp], #4

00005ec2 <Mcu_GetResetRawValue>:
*
* @implements Mcu_GetResetRawValue_Activity
*
*/
Mcu_RawResetType Mcu_GetResetRawValue(void)
{
    5ec2:	b500      	push	{lr}
    5ec4:	b083      	sub	sp, #12

#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
    if ( (Std_ReturnType)E_OK == (Std_ReturnType) Mcu_HLDChecksEntry(MCU_GETRESETRAWVALUE_ID) )
    {
#endif /* (MCU_VALIDATE_GLOBAL_CALL == STD_ON) */
        RawResetValue = (Mcu_RawResetType) Mcu_Ipw_GetResetRawValue();
    5ec6:	f000 f83f 	bl	5f48 <Mcu_Ipw_GetResetRawValue>
    5eca:	9001      	str	r0, [sp, #4]
#if (MCU_VALIDATE_GLOBAL_CALL == STD_ON)
        Mcu_HLDChecksExit((Std_ReturnType)E_OK, MCU_GETRESETRAWVALUE_ID);
    }
#endif /*( MCU_VALIDATE_GLOBAL_CALL == STD_ON )*/

    return RawResetValue;
    5ecc:	9b01      	ldr	r3, [sp, #4]
}
    5ece:	4618      	mov	r0, r3
    5ed0:	b003      	add	sp, #12
    5ed2:	f85d fb04 	ldr.w	pc, [sp], #4

00005ed6 <Mcu_SleepOnExit>:
*
* @implements Mcu_SleepOnExit_Activity
*
*/
void Mcu_SleepOnExit(Mcu_SleepOnExitType SleepOnExit)
{
    5ed6:	b500      	push	{lr}
    5ed8:	b083      	sub	sp, #12
    5eda:	9001      	str	r0, [sp, #4]
#if ( MCU_VALIDATE_GLOBAL_CALL == STD_ON )
    if ((Std_ReturnType)E_OK == (Std_ReturnType)Mcu_HLDChecksEntry(MCU_SLEEPONEXIT_ID))
    {
#endif /*( MCU_VALIDATE_GLOBAL_CALL == STD_ON )*/

            Mcu_Ipw_SleepOnExit(SleepOnExit);
    5edc:	9801      	ldr	r0, [sp, #4]
    5ede:	f000 f839 	bl	5f54 <Mcu_Ipw_SleepOnExit>

#if ( MCU_VALIDATE_GLOBAL_CALL == STD_ON )
        Mcu_HLDChecksExit( (Std_ReturnType)E_OK ,MCU_SLEEPONEXIT_ID);
    }
#endif /*( MCU_VALIDATE_GLOBAL_CALL == STD_ON )*/
}
    5ee2:	bf00      	nop
    5ee4:	b003      	add	sp, #12
    5ee6:	f85d fb04 	ldr.w	pc, [sp], #4

00005eea <Mcu_ClkSrcFailureNotification>:
 * @return                 void
 *
 * @api
 */
void Mcu_ClkSrcFailureNotification(Clock_Ip_NameType ClockName)
{
    5eea:	b082      	sub	sp, #8
    5eec:	9001      	str	r0, [sp, #4]
    (void)ClockName;

    if ( (NULL_PTR != Mcu_pConfigPtr) && (Mcu_pConfigPtr->ClkSrcFailureNotification == MCU_CLK_NOTIF_EN))
    5eee:	4b03      	ldr	r3, [pc, #12]	; (5efc <Mcu_ClkSrcFailureNotification+0x12>)
    5ef0:	681b      	ldr	r3, [r3, #0]
    5ef2:	2b00      	cmp	r3, #0
        #endif
#else
        /* Nothing else to be done. */
#endif /* (MCU_CMU_ERROR_ISR_USED == STD_OFF && MCU_CGU_DETECT_ISR_USED == STD_OFF) */
    }
}
    5ef4:	bf00      	nop
    5ef6:	b002      	add	sp, #8
    5ef8:	4770      	bx	lr
    5efa:	bf00      	nop
    5efc:	1fff8cdc 	.word	0x1fff8cdc

00005f00 <Mcu_Ipw_Init>:
*
* @return           void
*
*/
void Mcu_Ipw_Init(const Mcu_HwIPsConfigType * HwIPsConfigPtr)
{
    5f00:	b500      	push	{lr}
    5f02:	b083      	sub	sp, #12
    5f04:	9001      	str	r0, [sp, #4]
#if (POWER_IP_ENABLE_NOTIFICATIONS == STD_ON)
    Power_Ip_InstallNotificationsCallback(ReportPowerErrorsCallback);
#endif

    /* Init Power and Reset */
    Power_Ip_Init(HwIPsConfigPtr);
    5f06:	9801      	ldr	r0, [sp, #4]
    5f08:	f000 f882 	bl	6010 <Power_Ip_Init>

    (void)HwIPsConfigPtr; /* Fix warning compiler: unused variable Mcu_pHwIPsConfigPtr */
}
    5f0c:	bf00      	nop
    5f0e:	b003      	add	sp, #12
    5f10:	f85d fb04 	ldr.w	pc, [sp], #4

00005f14 <Mcu_Ipw_InitClock>:
*
* @return           void
*
*/
void Mcu_Ipw_InitClock(const Mcu_ClockConfigType * ClockConfigPtr)
{
    5f14:	b500      	push	{lr}
    5f16:	b083      	sub	sp, #12
    5f18:	9001      	str	r0, [sp, #4]
    Clock_Ip_InitClock(ClockConfigPtr);
    5f1a:	9801      	ldr	r0, [sp, #4]
    5f1c:	f7fc fc6a 	bl	27f4 <Clock_Ip_InitClock>
}
    5f20:	bf00      	nop
    5f22:	b003      	add	sp, #12
    5f24:	f85d fb04 	ldr.w	pc, [sp], #4

00005f28 <Mcu_Ipw_SetMode>:
*
* @return           void
*
*/
void Mcu_Ipw_SetMode(const Mcu_ModeConfigType * ModeConfigPtr)
{
    5f28:	b500      	push	{lr}
    5f2a:	b083      	sub	sp, #12
    5f2c:	9001      	str	r0, [sp, #4]
    Power_Ip_SetMode(ModeConfigPtr);
    5f2e:	9801      	ldr	r0, [sp, #4]
    5f30:	f000 f820 	bl	5f74 <Power_Ip_SetMode>
}
    5f34:	bf00      	nop
    5f36:	b003      	add	sp, #12
    5f38:	f85d fb04 	ldr.w	pc, [sp], #4

00005f3c <Mcu_Ipw_GetResetReason>:
*
* @return           void
*
*/
Mcu_ResetType Mcu_Ipw_GetResetReason(void)
{
    5f3c:	b508      	push	{r3, lr}
    return (Mcu_ResetType)Power_Ip_GetResetReason();
    5f3e:	f000 f84f 	bl	5fe0 <Power_Ip_GetResetReason>
    5f42:	4603      	mov	r3, r0
}
    5f44:	4618      	mov	r0, r3
    5f46:	bd08      	pop	{r3, pc}

00005f48 <Mcu_Ipw_GetResetRawValue>:
*
* @return           void
*
*/
Mcu_RawResetType Mcu_Ipw_GetResetRawValue(void)
{
    5f48:	b508      	push	{r3, lr}
    return (Mcu_RawResetType)Power_Ip_GetResetRawValue();
    5f4a:	f000 f857 	bl	5ffc <Power_Ip_GetResetRawValue>
    5f4e:	4603      	mov	r3, r0
}
    5f50:	4618      	mov	r0, r3
    5f52:	bd08      	pop	{r3, pc}

00005f54 <Mcu_Ipw_SleepOnExit>:
*
* @return           void
*
*/
void Mcu_Ipw_SleepOnExit(Mcu_SleepOnExitType SleepOnExit)
{
    5f54:	b500      	push	{lr}
    5f56:	b083      	sub	sp, #12
    5f58:	9001      	str	r0, [sp, #4]
    if(MCU_SLEEP_ON_EXIT_DISABLED == (Mcu_SleepOnExitType)SleepOnExit)
    5f5a:	9b01      	ldr	r3, [sp, #4]
    5f5c:	2b00      	cmp	r3, #0
    5f5e:	d102      	bne.n	5f66 <Mcu_Ipw_SleepOnExit+0x12>
    {
        Power_Ip_DisableSleepOnExit();
    5f60:	f000 f86c 	bl	603c <Power_Ip_DisableSleepOnExit>
    }
    else
    {
        Power_Ip_EnableSleepOnExit();
    }
}
    5f64:	e001      	b.n	5f6a <Mcu_Ipw_SleepOnExit+0x16>
        Power_Ip_EnableSleepOnExit();
    5f66:	f000 f86e 	bl	6046 <Power_Ip_EnableSleepOnExit>
}
    5f6a:	bf00      	nop
    5f6c:	b003      	add	sp, #12
    5f6e:	f85d fb04 	ldr.w	pc, [sp], #4
	...

00005f74 <Power_Ip_SetMode>:
*
* @implements Power_Ip_SetMode_Activity
*
*/
void Power_Ip_SetMode(const Power_Ip_ModeConfigType * ModeConfigPtr)
{
    5f74:	b500      	push	{lr}
    5f76:	b085      	sub	sp, #20
    5f78:	9001      	str	r0, [sp, #4]
    uint32 PowerSwitchMode;
#if (POWER_MODE_CHANGE_NOTIFICATION == STD_ON)
    Clock_Ip_PowerModesType ModeChanged;
    Clock_Ip_PowerNotificationType ModeChangeStatus;
#endif
    Power_Ip_PowerModeType PowerMode = ModeConfigPtr->PowerMode;
    5f7a:	9b01      	ldr	r3, [sp, #4]
    5f7c:	685b      	ldr	r3, [r3, #4]
    5f7e:	9302      	str	r3, [sp, #8]

    if (POWER_IP_MODE_OK != Power_Ip_SMC_ModeCheckEntry(PowerMode))
    5f80:	9802      	ldr	r0, [sp, #8]
    5f82:	f000 f9f5 	bl	6370 <Power_Ip_SMC_ModeCheckEntry>
    5f86:	4603      	mov	r3, r0
    5f88:	2b00      	cmp	r3, #0
    5f8a:	d002      	beq.n	5f92 <Power_Ip_SetMode+0x1e>
    {
        PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    5f8c:	2301      	movs	r3, #1
    5f8e:	9303      	str	r3, [sp, #12]
    5f90:	e003      	b.n	5f9a <Power_Ip_SetMode+0x26>
#if (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON)
        Power_Ip_PrepareLowPowerMode(PowerMode);
#endif /* (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON) */

        /* Request new mode transition to SMC. */
    PowerSwitchMode = Call_Power_Ip_SMC_ModeConfig(ModeConfigPtr);
    5f92:	9801      	ldr	r0, [sp, #4]
    5f94:	f000 fa1e 	bl	63d4 <Power_Ip_SMC_ModeConfig>
    5f98:	9003      	str	r0, [sp, #12]
            /*This will clear SLEEPDEEP bit after wake-up */
            Call_Power_Ip_CM4_DisableDeepSleep();
        }
#endif
    }
    if (POWER_IP_SWITCH_MODE_FAIL == PowerSwitchMode)
    5f9a:	9b03      	ldr	r3, [sp, #12]
    5f9c:	2b01      	cmp	r3, #1
    5f9e:	d103      	bne.n	5fa8 <Power_Ip_SetMode+0x34>
    {
        Power_Ip_ReportPowerErrors(POWER_IP_REPORT_SWITCH_MODE_ERROR, POWER_IP_ERR_CODE_RESERVED);
    5fa0:	21ff      	movs	r1, #255	; 0xff
    5fa2:	2003      	movs	r0, #3
    5fa4:	f000 f8f4 	bl	6190 <Power_Ip_ReportPowerErrors>
        ModeChanged = Power_Ip_ModeConvert(PowerMode);
        /* Callback Clock Ip Notification. */
        Clock_Ip_PowerModeChangeNotification(ModeChanged,ModeChangeStatus);
#endif
    }
}
    5fa8:	bf00      	nop
    5faa:	b005      	add	sp, #20
    5fac:	f85d fb04 	ldr.w	pc, [sp], #4

00005fb0 <Power_Ip_ConvertIntergeToResetType>:
* @param[in]        ResetReasonIndex   Reset reason index.
*
* @return           Power_Ip_ResetType
*/
static Power_Ip_ResetType Power_Ip_ConvertIntergeToResetType(uint32 ResetReasonIndex)
{
    5fb0:	b084      	sub	sp, #16
    5fb2:	9001      	str	r0, [sp, #4]
    Power_Ip_ResetType ResetReason = MCU_NO_RESET_REASON;
    5fb4:	230c      	movs	r3, #12
    5fb6:	9303      	str	r3, [sp, #12]

    if (ResetReasonArray[ResetReasonIndex] <= MCU_RESET_UNDEFINED)
    5fb8:	4a08      	ldr	r2, [pc, #32]	; (5fdc <Power_Ip_ConvertIntergeToResetType+0x2c>)
    5fba:	9b01      	ldr	r3, [sp, #4]
    5fbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5fc0:	2b0e      	cmp	r3, #14
    5fc2:	d805      	bhi.n	5fd0 <Power_Ip_ConvertIntergeToResetType+0x20>
    {
        ResetReason = ResetReasonArray[ResetReasonIndex];
    5fc4:	4a05      	ldr	r2, [pc, #20]	; (5fdc <Power_Ip_ConvertIntergeToResetType+0x2c>)
    5fc6:	9b01      	ldr	r3, [sp, #4]
    5fc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    5fcc:	9303      	str	r3, [sp, #12]
    5fce:	e001      	b.n	5fd4 <Power_Ip_ConvertIntergeToResetType+0x24>
    }
    else
    {
        ResetReason = MCU_NO_RESET_REASON;
    5fd0:	230c      	movs	r3, #12
    5fd2:	9303      	str	r3, [sp, #12]
    }

    return ResetReason;
    5fd4:	9b03      	ldr	r3, [sp, #12]
}
    5fd6:	4618      	mov	r0, r3
    5fd8:	b004      	add	sp, #16
    5fda:	4770      	bx	lr
    5fdc:	00010ecc 	.word	0x00010ecc

00005fe0 <Power_Ip_GetResetReason>:
*
* @implements Power_Ip_GetResetReason_Activity
*
*/
Power_Ip_ResetType Power_Ip_GetResetReason(void)
{
    5fe0:	b500      	push	{lr}
    5fe2:	b083      	sub	sp, #12
    Power_Ip_ResetType ResetReason;
    uint32 ResetVal;

    ResetVal = Call_Power_Ip_RCM_GetResetReason();
    5fe4:	f000 f940 	bl	6268 <Power_Ip_RCM_GetResetReason>
    5fe8:	9001      	str	r0, [sp, #4]

    /* Use function Power_Ip_ConvertIntergeToResetType to avoid MISRA violation 10.5 : cast from uint32 to enum */
    ResetReason = Power_Ip_ConvertIntergeToResetType(ResetVal);
    5fea:	9801      	ldr	r0, [sp, #4]
    5fec:	f7ff ffe0 	bl	5fb0 <Power_Ip_ConvertIntergeToResetType>
    5ff0:	9000      	str	r0, [sp, #0]

    return (Power_Ip_ResetType) ResetReason;
    5ff2:	9b00      	ldr	r3, [sp, #0]
}
    5ff4:	4618      	mov	r0, r3
    5ff6:	b003      	add	sp, #12
    5ff8:	f85d fb04 	ldr.w	pc, [sp], #4

00005ffc <Power_Ip_GetResetRawValue>:
*
* @implements Power_Ip_GetResetRawValue_Activity
*
*/
Power_Ip_RawResetType Power_Ip_GetResetRawValue(void)
{
    5ffc:	b500      	push	{lr}
    5ffe:	b083      	sub	sp, #12
    Power_Ip_RawResetType ResetReason;

    ResetReason = (Power_Ip_RawResetType)Call_Power_Ip_RCM_GetResetRawValue();
    6000:	f000 f98a 	bl	6318 <Power_Ip_RCM_GetResetRawValue>
    6004:	9001      	str	r0, [sp, #4]
    return (Power_Ip_RawResetType) ResetReason;
    6006:	9b01      	ldr	r3, [sp, #4]
}
    6008:	4618      	mov	r0, r3
    600a:	b003      	add	sp, #12
    600c:	f85d fb04 	ldr.w	pc, [sp], #4

00006010 <Power_Ip_Init>:
*
* @implements Power_Ip_Init_Activity
*
*/
void Power_Ip_Init (const Power_Ip_HwIPsConfigType * HwIPsConfigPtr)
{
    6010:	b500      	push	{lr}
    6012:	b083      	sub	sp, #12
    6014:	9001      	str	r0, [sp, #4]
    POWER_IP_DEV_ASSERT(NULL_PTR != HwIPsConfigPtr);
    (void)(HwIPsConfigPtr);

#if (defined(POWER_IP_DISABLE_RCM_INIT) && (STD_OFF == POWER_IP_DISABLE_RCM_INIT))
    /* Init the RCM */
    Call_Power_Ip_RCM_ResetInit(HwIPsConfigPtr->RCMConfigPtr);
    6016:	9b01      	ldr	r3, [sp, #4]
    6018:	681b      	ldr	r3, [r3, #0]
    601a:	4618      	mov	r0, r3
    601c:	f000 f90e 	bl	623c <Power_Ip_RCM_ResetInit>
#endif

#if (defined(POWER_IP_DISABLE_PMC_INIT) && (STD_OFF == POWER_IP_DISABLE_PMC_INIT))
    Call_Power_Ip_PMC_PowerInit(HwIPsConfigPtr->PMCConfigPtr);
    6020:	9b01      	ldr	r3, [sp, #4]
    6022:	685b      	ldr	r3, [r3, #4]
    6024:	4618      	mov	r0, r3
    6026:	f000 f86d 	bl	6104 <Power_Ip_PMC_PowerInit>
#endif

#if (defined(POWER_IP_DISABLE_SMC_INIT) && (STD_OFF == POWER_IP_DISABLE_SMC_INIT))
    Call_Power_Ip_SMC_AllowedModesConfig(HwIPsConfigPtr->SMCConfigPtr);
    602a:	9b01      	ldr	r3, [sp, #4]
    602c:	689b      	ldr	r3, [r3, #8]
    602e:	4618      	mov	r0, r3
    6030:	f000 f990 	bl	6354 <Power_Ip_SMC_AllowedModesConfig>
#endif
}
    6034:	bf00      	nop
    6036:	b003      	add	sp, #12
    6038:	f85d fb04 	ldr.w	pc, [sp], #4

0000603c <Power_Ip_DisableSleepOnExit>:
* @param[in]    none
* @return void
* @implements Power_Ip_DisableSleepOnExit_Activity
*/
void Power_Ip_DisableSleepOnExit(void)
{
    603c:	b508      	push	{r3, lr}
    Call_Power_Ip_CM4_DisableSleepOnExit();
    603e:	f000 f811 	bl	6064 <Power_Ip_CM4_DisableSleepOnExit>
}
    6042:	bf00      	nop
    6044:	bd08      	pop	{r3, pc}

00006046 <Power_Ip_EnableSleepOnExit>:
* @param[in]    none
* @return void
* @implements Power_Ip_EnableSleepOnExit_Activity
*/
void Power_Ip_EnableSleepOnExit(void)
{
    6046:	b508      	push	{r3, lr}
    Call_Power_Ip_CM4_EnableSleepOnExit();
    6048:	f000 f820 	bl	608c <Power_Ip_CM4_EnableSleepOnExit>
}
    604c:	bf00      	nop
    604e:	bd08      	pop	{r3, pc}

00006050 <Power_Ip_InstallNotificationsCallback>:
* @return           void
*
* @implements Power_Ip_InstallNotificationsCallback_Activity
*/
void Power_Ip_InstallNotificationsCallback(Power_Ip_ReportErrorsCallbackType ReportErrorsCallback)
{
    6050:	b082      	sub	sp, #8
    6052:	9001      	str	r0, [sp, #4]
    POWER_IP_DEV_ASSERT(NULL_PTR != ReportErrorsCallback);

    Power_Ip_pfReportErrorsCallback = ReportErrorsCallback;
    6054:	4a02      	ldr	r2, [pc, #8]	; (6060 <Power_Ip_InstallNotificationsCallback+0x10>)
    6056:	9b01      	ldr	r3, [sp, #4]
    6058:	6013      	str	r3, [r2, #0]
}
    605a:	bf00      	nop
    605c:	b002      	add	sp, #8
    605e:	4770      	bx	lr
    6060:	1fff8b1c 	.word	0x1fff8b1c

00006064 <Power_Ip_CM4_DisableSleepOnExit>:
* @param[in]    none
*
* @return void
*/
void Power_Ip_CM4_DisableSleepOnExit(void)
{
    6064:	b082      	sub	sp, #8
    uint32 TempValue = 0;
    6066:	2300      	movs	r3, #0
    6068:	9301      	str	r3, [sp, #4]

    TempValue = Power_Ip_pxCM4->SCR;
    606a:	4b07      	ldr	r3, [pc, #28]	; (6088 <Power_Ip_CM4_DisableSleepOnExit+0x24>)
    606c:	681b      	ldr	r3, [r3, #0]
    606e:	685b      	ldr	r3, [r3, #4]
    6070:	9301      	str	r3, [sp, #4]
    TempValue &= ~(CM4_SCR_SLEEPONEXIT_MASK32);
    6072:	9b01      	ldr	r3, [sp, #4]
    6074:	f023 0302 	bic.w	r3, r3, #2
    6078:	9301      	str	r3, [sp, #4]
    Power_Ip_pxCM4->SCR = TempValue;
    607a:	4b03      	ldr	r3, [pc, #12]	; (6088 <Power_Ip_CM4_DisableSleepOnExit+0x24>)
    607c:	681b      	ldr	r3, [r3, #0]
    607e:	9a01      	ldr	r2, [sp, #4]
    6080:	605a      	str	r2, [r3, #4]
}
    6082:	bf00      	nop
    6084:	b002      	add	sp, #8
    6086:	4770      	bx	lr
    6088:	1fff8b20 	.word	0x1fff8b20

0000608c <Power_Ip_CM4_EnableSleepOnExit>:
* @param[in]    none
*
* @return void
*/
void Power_Ip_CM4_EnableSleepOnExit(void)
{
    608c:	b082      	sub	sp, #8
    uint32 TempValue = 0;
    608e:	2300      	movs	r3, #0
    6090:	9301      	str	r3, [sp, #4]

    TempValue = Power_Ip_pxCM4->SCR;
    6092:	4b07      	ldr	r3, [pc, #28]	; (60b0 <Power_Ip_CM4_EnableSleepOnExit+0x24>)
    6094:	681b      	ldr	r3, [r3, #0]
    6096:	685b      	ldr	r3, [r3, #4]
    6098:	9301      	str	r3, [sp, #4]
    TempValue |= (CM4_SCR_SLEEPONEXIT_MASK32);
    609a:	9b01      	ldr	r3, [sp, #4]
    609c:	f043 0302 	orr.w	r3, r3, #2
    60a0:	9301      	str	r3, [sp, #4]
    Power_Ip_pxCM4->SCR = TempValue;
    60a2:	4b03      	ldr	r3, [pc, #12]	; (60b0 <Power_Ip_CM4_EnableSleepOnExit+0x24>)
    60a4:	681b      	ldr	r3, [r3, #0]
    60a6:	9a01      	ldr	r2, [sp, #4]
    60a8:	605a      	str	r2, [r3, #4]
}
    60aa:	bf00      	nop
    60ac:	b002      	add	sp, #8
    60ae:	4770      	bx	lr
    60b0:	1fff8b20 	.word	0x1fff8b20

000060b4 <Power_Ip_CM4_EnableDeepSleep>:
* @param[in]    none
*
* @return void
*/
void Power_Ip_CM4_EnableDeepSleep(void)
{
    60b4:	b082      	sub	sp, #8
    uint32 TempValue = 0;
    60b6:	2300      	movs	r3, #0
    60b8:	9301      	str	r3, [sp, #4]

    TempValue = Power_Ip_pxCM4->SCR;
    60ba:	4b07      	ldr	r3, [pc, #28]	; (60d8 <Power_Ip_CM4_EnableDeepSleep+0x24>)
    60bc:	681b      	ldr	r3, [r3, #0]
    60be:	685b      	ldr	r3, [r3, #4]
    60c0:	9301      	str	r3, [sp, #4]
    TempValue |= CM4_SCR_SLEEPDEEP_MASK32;
    60c2:	9b01      	ldr	r3, [sp, #4]
    60c4:	f043 0304 	orr.w	r3, r3, #4
    60c8:	9301      	str	r3, [sp, #4]
    Power_Ip_pxCM4->SCR = TempValue;
    60ca:	4b03      	ldr	r3, [pc, #12]	; (60d8 <Power_Ip_CM4_EnableDeepSleep+0x24>)
    60cc:	681b      	ldr	r3, [r3, #0]
    60ce:	9a01      	ldr	r2, [sp, #4]
    60d0:	605a      	str	r2, [r3, #4]
}
    60d2:	bf00      	nop
    60d4:	b002      	add	sp, #8
    60d6:	4770      	bx	lr
    60d8:	1fff8b20 	.word	0x1fff8b20

000060dc <Power_Ip_CM4_DisableDeepSleep>:
* @param[in]    none
*
* @return void
*/
void Power_Ip_CM4_DisableDeepSleep(void)
{
    60dc:	b082      	sub	sp, #8
    uint32 TempValue = 0;
    60de:	2300      	movs	r3, #0
    60e0:	9301      	str	r3, [sp, #4]

    TempValue = Power_Ip_pxCM4->SCR;
    60e2:	4b07      	ldr	r3, [pc, #28]	; (6100 <Power_Ip_CM4_DisableDeepSleep+0x24>)
    60e4:	681b      	ldr	r3, [r3, #0]
    60e6:	685b      	ldr	r3, [r3, #4]
    60e8:	9301      	str	r3, [sp, #4]
    TempValue &= ~(CM4_SCR_SLEEPDEEP_MASK32);
    60ea:	9b01      	ldr	r3, [sp, #4]
    60ec:	f023 0304 	bic.w	r3, r3, #4
    60f0:	9301      	str	r3, [sp, #4]
    Power_Ip_pxCM4->SCR = TempValue;
    60f2:	4b03      	ldr	r3, [pc, #12]	; (6100 <Power_Ip_CM4_DisableDeepSleep+0x24>)
    60f4:	681b      	ldr	r3, [r3, #0]
    60f6:	9a01      	ldr	r2, [sp, #4]
    60f8:	605a      	str	r2, [r3, #4]
}
    60fa:	bf00      	nop
    60fc:	b002      	add	sp, #8
    60fe:	4770      	bx	lr
    6100:	1fff8b20 	.word	0x1fff8b20

00006104 <Power_Ip_PMC_PowerInit>:
*
* @return           void
*
*/
void Power_Ip_PMC_PowerInit(const Power_Ip_PMC_ConfigType * ConfigPtr)
{
    6104:	b084      	sub	sp, #16
    6106:	9001      	str	r0, [sp, #4]
    uint8 Tmp;

#if(STD_ON == POWER_IP_PMC_LVDSC1_SUPPORT)
    Tmp = (uint8)POWER_IP_PMC->LVDSC1;
    6108:	4b20      	ldr	r3, [pc, #128]	; (618c <Power_Ip_PMC_PowerInit+0x88>)
    610a:	781b      	ldrb	r3, [r3, #0]
    610c:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp & (uint8)(~PMC_LVDSC1_RWBITS_MASK8));
    6110:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6114:	f003 030f 	and.w	r3, r3, #15
    6118:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp | (uint8)(ConfigPtr->Lvdsc1));
    611c:	9b01      	ldr	r3, [sp, #4]
    611e:	781a      	ldrb	r2, [r3, #0]
    6120:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6124:	4313      	orrs	r3, r2
    6126:	f88d 300f 	strb.w	r3, [sp, #15]
    POWER_IP_PMC->LVDSC1 = Tmp;
    612a:	4a18      	ldr	r2, [pc, #96]	; (618c <Power_Ip_PMC_PowerInit+0x88>)
    612c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6130:	7013      	strb	r3, [r2, #0]
#endif
    Tmp = (uint8)POWER_IP_PMC->LVDSC2;
    6132:	4b16      	ldr	r3, [pc, #88]	; (618c <Power_Ip_PMC_PowerInit+0x88>)
    6134:	785b      	ldrb	r3, [r3, #1]
    6136:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp & (uint8)(~PMC_LVDSC2_RWBITS_MASK8));
    613a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    613e:	f003 031f 	and.w	r3, r3, #31
    6142:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp | (uint8)(ConfigPtr->Lvdsc2));
    6146:	9b01      	ldr	r3, [sp, #4]
    6148:	785a      	ldrb	r2, [r3, #1]
    614a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    614e:	4313      	orrs	r3, r2
    6150:	f88d 300f 	strb.w	r3, [sp, #15]
    POWER_IP_PMC->LVDSC2 = Tmp;
    6154:	4a0d      	ldr	r2, [pc, #52]	; (618c <Power_Ip_PMC_PowerInit+0x88>)
    6156:	f89d 300f 	ldrb.w	r3, [sp, #15]
    615a:	7053      	strb	r3, [r2, #1]

    Tmp = (uint8)POWER_IP_PMC->REGSC;
    615c:	4b0b      	ldr	r3, [pc, #44]	; (618c <Power_Ip_PMC_PowerInit+0x88>)
    615e:	789b      	ldrb	r3, [r3, #2]
    6160:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp & (uint8)(~PMC_REGSC_RWBITS_MASK8));
    6164:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6168:	f003 0338 	and.w	r3, r3, #56	; 0x38
    616c:	f88d 300f 	strb.w	r3, [sp, #15]
    Tmp = (uint8)(Tmp | (uint8)(ConfigPtr->Regsc));
    6170:	9b01      	ldr	r3, [sp, #4]
    6172:	789a      	ldrb	r2, [r3, #2]
    6174:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6178:	4313      	orrs	r3, r2
    617a:	f88d 300f 	strb.w	r3, [sp, #15]
    POWER_IP_PMC->REGSC = Tmp;
    617e:	4a03      	ldr	r2, [pc, #12]	; (618c <Power_Ip_PMC_PowerInit+0x88>)
    6180:	f89d 300f 	ldrb.w	r3, [sp, #15]
    6184:	7093      	strb	r3, [r2, #2]
  #if (POWER_IP_VOLTAGE_ERROR_ISR_USED == STD_ON)
    /* make Status of PMC to initialized to check in the interrupt function */
    Power_Ip_ePmcStatus = PMC_INIT;
  #endif
#endif
}
    6186:	bf00      	nop
    6188:	b004      	add	sp, #16
    618a:	4770      	bx	lr
    618c:	4007d000 	.word	0x4007d000

00006190 <Power_Ip_ReportPowerErrors>:

/*==================================================================================================
                                       GLOBAL FUNCTIONS
==================================================================================================*/
void Power_Ip_ReportPowerErrors(Power_Ip_ReportErrorType Error, uint8 ErrorCode)
{
    6190:	b500      	push	{lr}
    6192:	b083      	sub	sp, #12
    6194:	9001      	str	r0, [sp, #4]
    6196:	460b      	mov	r3, r1
    6198:	f88d 3003 	strb.w	r3, [sp, #3]
    Power_Ip_pfReportErrorsCallback(Error, ErrorCode);
    619c:	4b05      	ldr	r3, [pc, #20]	; (61b4 <Power_Ip_ReportPowerErrors+0x24>)
    619e:	681b      	ldr	r3, [r3, #0]
    61a0:	f89d 2003 	ldrb.w	r2, [sp, #3]
    61a4:	4611      	mov	r1, r2
    61a6:	9801      	ldr	r0, [sp, #4]
    61a8:	4798      	blx	r3
}
    61aa:	bf00      	nop
    61ac:	b003      	add	sp, #12
    61ae:	f85d fb04 	ldr.w	pc, [sp], #4
    61b2:	bf00      	nop
    61b4:	1fff8b1c 	.word	0x1fff8b1c

000061b8 <Power_Ip_ReportPowerErrorsEmptyCallback>:

void Power_Ip_ReportPowerErrorsEmptyCallback(Power_Ip_ReportErrorType Error, uint8 ErrorCode)
{
    61b8:	b082      	sub	sp, #8
    61ba:	9001      	str	r0, [sp, #4]
    61bc:	460b      	mov	r3, r1
    61be:	f88d 3003 	strb.w	r3, [sp, #3]
    /* No implementation */
    (void)Error;
    (void)ErrorCode;
}
    61c2:	bf00      	nop
    61c4:	b002      	add	sp, #8
    61c6:	4770      	bx	lr

000061c8 <Power_Ip_StartTimeout>:
 *END**************************************************************************/
void Power_Ip_StartTimeout(uint32 *StartTimeOut,
                       uint32 *ElapsedTimeOut,
                       uint32 *TimeoutTicksOut,
                       uint32 TimeoutUs)
{
    61c8:	b500      	push	{lr}
    61ca:	b085      	sub	sp, #20
    61cc:	9003      	str	r0, [sp, #12]
    61ce:	9102      	str	r1, [sp, #8]
    61d0:	9201      	str	r2, [sp, #4]
    61d2:	9300      	str	r3, [sp, #0]
    *StartTimeOut    = OsIf_GetCounter(POWER_IP_TIMEOUT_TYPE);
    61d4:	2000      	movs	r0, #0
    61d6:	f7fc f83d 	bl	2254 <OsIf_GetCounter>
    61da:	4602      	mov	r2, r0
    61dc:	9b03      	ldr	r3, [sp, #12]
    61de:	601a      	str	r2, [r3, #0]
    *ElapsedTimeOut  = 0U;
    61e0:	9b02      	ldr	r3, [sp, #8]
    61e2:	2200      	movs	r2, #0
    61e4:	601a      	str	r2, [r3, #0]
    *TimeoutTicksOut = OsIf_MicrosToTicks(TimeoutUs, POWER_IP_TIMEOUT_TYPE);
    61e6:	2100      	movs	r1, #0
    61e8:	9800      	ldr	r0, [sp, #0]
    61ea:	f7fc f87f 	bl	22ec <OsIf_MicrosToTicks>
    61ee:	4602      	mov	r2, r0
    61f0:	9b01      	ldr	r3, [sp, #4]
    61f2:	601a      	str	r2, [r3, #0]
}
    61f4:	bf00      	nop
    61f6:	b005      	add	sp, #20
    61f8:	f85d fb04 	ldr.w	pc, [sp], #4

000061fc <Power_Ip_TimeoutExpired>:
 *
 *END**************************************************************************/
boolean Power_Ip_TimeoutExpired(uint32 *StartTimeInOut,
                            uint32 *ElapsedTimeInOut,
                            uint32 TimeoutTicks)
{
    61fc:	b500      	push	{lr}
    61fe:	b087      	sub	sp, #28
    6200:	9003      	str	r0, [sp, #12]
    6202:	9102      	str	r1, [sp, #8]
    6204:	9201      	str	r2, [sp, #4]
    boolean RetVal = FALSE;
    6206:	2300      	movs	r3, #0
    6208:	f88d 3017 	strb.w	r3, [sp, #23]
    *ElapsedTimeInOut += OsIf_GetElapsed(StartTimeInOut, POWER_IP_TIMEOUT_TYPE);
    620c:	2100      	movs	r1, #0
    620e:	9803      	ldr	r0, [sp, #12]
    6210:	f7fc f839 	bl	2286 <OsIf_GetElapsed>
    6214:	4602      	mov	r2, r0
    6216:	9b02      	ldr	r3, [sp, #8]
    6218:	681b      	ldr	r3, [r3, #0]
    621a:	441a      	add	r2, r3
    621c:	9b02      	ldr	r3, [sp, #8]
    621e:	601a      	str	r2, [r3, #0]

    if (*ElapsedTimeInOut >= TimeoutTicks)
    6220:	9b02      	ldr	r3, [sp, #8]
    6222:	681b      	ldr	r3, [r3, #0]
    6224:	9a01      	ldr	r2, [sp, #4]
    6226:	429a      	cmp	r2, r3
    6228:	d802      	bhi.n	6230 <Power_Ip_TimeoutExpired+0x34>
    {
        RetVal = TRUE;
    622a:	2301      	movs	r3, #1
    622c:	f88d 3017 	strb.w	r3, [sp, #23]
    }
    return RetVal;
    6230:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    6234:	4618      	mov	r0, r3
    6236:	b007      	add	sp, #28
    6238:	f85d fb04 	ldr.w	pc, [sp], #4

0000623c <Power_Ip_RCM_ResetInit>:
*
* @return           void
*
*/
void Power_Ip_RCM_ResetInit(const Power_Ip_RCM_ConfigType * ConfigPtr)
{
    623c:	b082      	sub	sp, #8
    623e:	9001      	str	r0, [sp, #4]
    IP_RCM->RPC = (uint32)(ConfigPtr->ResetPinControlConfig & RCM_RPC_RWBITS_MASK32);
    6240:	9b01      	ldr	r3, [sp, #4]
    6242:	681a      	ldr	r2, [r3, #0]
    6244:	4907      	ldr	r1, [pc, #28]	; (6264 <Power_Ip_RCM_ResetInit+0x28>)
    6246:	f641 7307 	movw	r3, #7943	; 0x1f07
    624a:	4013      	ands	r3, r2
    624c:	60cb      	str	r3, [r1, #12]

    IP_RCM->SRIE = (uint32)(ConfigPtr->ResetInterruptEnableConfig & RCM_SRIE_RWBITS_MASK32);
    624e:	9b01      	ldr	r3, [sp, #4]
    6250:	685a      	ldr	r2, [r3, #4]
    6252:	4904      	ldr	r1, [pc, #16]	; (6264 <Power_Ip_RCM_ResetInit+0x28>)
    6254:	f642 73ff 	movw	r3, #12287	; 0x2fff
    6258:	4013      	ands	r3, r2
    625a:	61cb      	str	r3, [r1, #28]
#if (defined(POWER_IP_RESET_ALTERNATE_ISR_USED) && (POWER_IP_RESET_ALTERNATE_ISR_USED == STD_ON))
    Power_Ip_RCM_Status = POWER_IP_RCM_INIT;
#endif
}
    625c:	bf00      	nop
    625e:	b002      	add	sp, #8
    6260:	4770      	bx	lr
    6262:	bf00      	nop
    6264:	4007f000 	.word	0x4007f000

00006268 <Power_Ip_RCM_GetResetReason>:
*                   out to avoid multiple reset reasons. The function Mcu_GetResetReason shall
*                   return MCU_RESET_UNDEFINED if this function is called prior to calling of the
*                   function Mcu_Init, and if supported by the hardware.
*/
uint32 Power_Ip_RCM_GetResetReason(void)
{
    6268:	b088      	sub	sp, #32
    /* Code for the Reset event returned by this function. */
    uint32 ResetReason = (uint32)MCU_NO_RESET_REASON;
    626a:	230c      	movs	r3, #12
    626c:	9307      	str	r3, [sp, #28]
    /* Temporary variable for RCM_RSR register value. */
    uint32 RegValue = 0U;
    626e:	2300      	movs	r3, #0
    6270:	9303      	str	r3, [sp, #12]
    uint32 ActiveValue;
    uint32 Index;
    uint32 DynamicMask;
    uint32 Position = (uint32)0x00U;
    6272:	2300      	movs	r3, #0
    6274:	9305      	str	r3, [sp, #20]
    uint32 NumberOfFlags = 0U;
    6276:	2300      	movs	r3, #0
    6278:	9304      	str	r3, [sp, #16]

    /* Check reset reasons from SSRS Status Register. */
    RegValue = (uint32) IP_RCM->SSRS & RCM_SSRS_RWBITS_MASK32;
    627a:	4b25      	ldr	r3, [pc, #148]	; (6310 <Power_Ip_RCM_GetResetReason+0xa8>)
    627c:	699a      	ldr	r2, [r3, #24]
    627e:	f642 73ee 	movw	r3, #12270	; 0x2fee
    6282:	4013      	ands	r3, r2
    6284:	9303      	str	r3, [sp, #12]

    /* Store the content of RSR */
    if ((uint32)0U != RegValue)
    6286:	9b03      	ldr	r3, [sp, #12]
    6288:	2b00      	cmp	r3, #0
    628a:	d008      	beq.n	629e <Power_Ip_RCM_GetResetReason+0x36>
    {
        /* Clear the flags if any flag is set */
        IP_RCM->SSRS = (uint32)(RegValue & RCM_SSRS_RWBITS_MASK32);
    628c:	4920      	ldr	r1, [pc, #128]	; (6310 <Power_Ip_RCM_GetResetReason+0xa8>)
    628e:	9a03      	ldr	r2, [sp, #12]
    6290:	f642 73ee 	movw	r3, #12270	; 0x2fee
    6294:	4013      	ands	r3, r2
    6296:	618b      	str	r3, [r1, #24]

        Power_Ip_u32ResetStatus = RegValue;
    6298:	4a1e      	ldr	r2, [pc, #120]	; (6314 <Power_Ip_RCM_GetResetReason+0xac>)
    629a:	9b03      	ldr	r3, [sp, #12]
    629c:	6013      	str	r3, [r2, #0]
    }
    ActiveValue = Power_Ip_u32ResetStatus;
    629e:	4b1d      	ldr	r3, [pc, #116]	; (6314 <Power_Ip_RCM_GetResetReason+0xac>)
    62a0:	681b      	ldr	r3, [r3, #0]
    62a2:	9302      	str	r3, [sp, #8]

    if((RCM_SSRS_SLVD_MASK | RCM_SSRS_SPOR_MASK) == (ActiveValue & RCM_SSRS_RWBITS_MASK32))
    62a4:	9a02      	ldr	r2, [sp, #8]
    62a6:	f642 73ee 	movw	r3, #12270	; 0x2fee
    62aa:	4013      	ands	r3, r2
    62ac:	2b82      	cmp	r3, #130	; 0x82
    62ae:	d102      	bne.n	62b6 <Power_Ip_RCM_GetResetReason+0x4e>
    {
        ResetReason = (uint32)MCU_POWER_ON_RESET;
    62b0:	2305      	movs	r3, #5
    62b2:	9307      	str	r3, [sp, #28]
    62b4:	e027      	b.n	6306 <Power_Ip_RCM_GetResetReason+0x9e>
    }
    else
    {
        for (Index = 0x00U; Index < 0x20U; Index++)
    62b6:	2300      	movs	r3, #0
    62b8:	9306      	str	r3, [sp, #24]
    62ba:	e021      	b.n	6300 <Power_Ip_RCM_GetResetReason+0x98>
        {
            DynamicMask = ((uint32)0x80000000U >> Index);
    62bc:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
    62c0:	9b06      	ldr	r3, [sp, #24]
    62c2:	fa22 f303 	lsr.w	r3, r2, r3
    62c6:	9301      	str	r3, [sp, #4]
            if ((uint32)0x00U != (DynamicMask & RCM_SSRS_RESET_SOURCES_MASK32))
    62c8:	9a01      	ldr	r2, [sp, #4]
    62ca:	f642 73fe 	movw	r3, #12286	; 0x2ffe
    62ce:	4013      	ands	r3, r2
    62d0:	2b00      	cmp	r3, #0
    62d2:	d012      	beq.n	62fa <Power_Ip_RCM_GetResetReason+0x92>
            {
                if ((uint32)0x00U != (DynamicMask & ActiveValue))
    62d4:	9a01      	ldr	r2, [sp, #4]
    62d6:	9b02      	ldr	r3, [sp, #8]
    62d8:	4013      	ands	r3, r2
    62da:	2b00      	cmp	r3, #0
    62dc:	d00a      	beq.n	62f4 <Power_Ip_RCM_GetResetReason+0x8c>
                {
                    ResetReason = Position;
    62de:	9b05      	ldr	r3, [sp, #20]
    62e0:	9307      	str	r3, [sp, #28]
                    NumberOfFlags++;
    62e2:	9b04      	ldr	r3, [sp, #16]
    62e4:	3301      	adds	r3, #1
    62e6:	9304      	str	r3, [sp, #16]
                    /* MCU_MULTIPLE_RESET_REASON returned if more than one reset reason in this case use function Mcu_GetRawValue to determine. */
                    if (NumberOfFlags >= (uint32)2)
    62e8:	9b04      	ldr	r3, [sp, #16]
    62ea:	2b01      	cmp	r3, #1
    62ec:	d902      	bls.n	62f4 <Power_Ip_RCM_GetResetReason+0x8c>
                    {
                        ResetReason = (uint32)MCU_MULTIPLE_RESET_REASON;
    62ee:	230d      	movs	r3, #13
    62f0:	9307      	str	r3, [sp, #28]
                        break;
    62f2:	e008      	b.n	6306 <Power_Ip_RCM_GetResetReason+0x9e>
                    }
                }
                Position++;
    62f4:	9b05      	ldr	r3, [sp, #20]
    62f6:	3301      	adds	r3, #1
    62f8:	9305      	str	r3, [sp, #20]
        for (Index = 0x00U; Index < 0x20U; Index++)
    62fa:	9b06      	ldr	r3, [sp, #24]
    62fc:	3301      	adds	r3, #1
    62fe:	9306      	str	r3, [sp, #24]
    6300:	9b06      	ldr	r3, [sp, #24]
    6302:	2b1f      	cmp	r3, #31
    6304:	d9da      	bls.n	62bc <Power_Ip_RCM_GetResetReason+0x54>
            }
        }
    }
    return ResetReason;
    6306:	9b07      	ldr	r3, [sp, #28]
}
    6308:	4618      	mov	r0, r3
    630a:	b008      	add	sp, #32
    630c:	4770      	bx	lr
    630e:	bf00      	nop
    6310:	4007f000 	.word	0x4007f000
    6314:	1fff8ce0 	.word	0x1fff8ce0

00006318 <Power_Ip_RCM_GetResetRawValue>:
* @note             The User should ensure that the reset reason is cleared once it has been read
*                   out to avoid multiple reset reasons.
*
*/
Power_Ip_RawResetType Power_Ip_RCM_GetResetRawValue(void)
{
    6318:	b082      	sub	sp, #8
    uint32 RawReset;
    uint32 RegValue;

    RegValue = IP_RCM->SSRS & RCM_SSRS_RWBITS_MASK32;
    631a:	4b0c      	ldr	r3, [pc, #48]	; (634c <Power_Ip_RCM_GetResetRawValue+0x34>)
    631c:	699a      	ldr	r2, [r3, #24]
    631e:	f642 73ee 	movw	r3, #12270	; 0x2fee
    6322:	4013      	ands	r3, r2
    6324:	9301      	str	r3, [sp, #4]

    if ((uint32)0U != RegValue)
    6326:	9b01      	ldr	r3, [sp, #4]
    6328:	2b00      	cmp	r3, #0
    632a:	d008      	beq.n	633e <Power_Ip_RCM_GetResetRawValue+0x26>
    {
        /* Clear the flags if any flag is set */
        IP_RCM->SSRS = (uint32)(RegValue & RCM_SSRS_RWBITS_MASK32);
    632c:	4907      	ldr	r1, [pc, #28]	; (634c <Power_Ip_RCM_GetResetRawValue+0x34>)
    632e:	9a01      	ldr	r2, [sp, #4]
    6330:	f642 73ee 	movw	r3, #12270	; 0x2fee
    6334:	4013      	ands	r3, r2
    6336:	618b      	str	r3, [r1, #24]

        Power_Ip_u32ResetStatus = RegValue;
    6338:	4a05      	ldr	r2, [pc, #20]	; (6350 <Power_Ip_RCM_GetResetRawValue+0x38>)
    633a:	9b01      	ldr	r3, [sp, #4]
    633c:	6013      	str	r3, [r2, #0]
    }

    RawReset = Power_Ip_u32ResetStatus;
    633e:	4b04      	ldr	r3, [pc, #16]	; (6350 <Power_Ip_RCM_GetResetRawValue+0x38>)
    6340:	681b      	ldr	r3, [r3, #0]
    6342:	9300      	str	r3, [sp, #0]

    return (Power_Ip_RawResetType)RawReset;
    6344:	9b00      	ldr	r3, [sp, #0]
}
    6346:	4618      	mov	r0, r3
    6348:	b002      	add	sp, #8
    634a:	4770      	bx	lr
    634c:	4007f000 	.word	0x4007f000
    6350:	1fff8ce0 	.word	0x1fff8ce0

00006354 <Power_Ip_SMC_AllowedModesConfig>:
*
* @details          This function is only called at Mcu initialization
*
*/
void Power_Ip_SMC_AllowedModesConfig(const Power_Ip_SMC_ConfigType * ConfigPtr)
{
    6354:	b082      	sub	sp, #8
    6356:	9001      	str	r0, [sp, #4]
    IP_SMC->PMPROT = ConfigPtr->AllowedModes & SMC_PMPROT_RWBITS_MASK32;
    6358:	9b01      	ldr	r3, [sp, #4]
    635a:	681b      	ldr	r3, [r3, #0]
    635c:	4a03      	ldr	r2, [pc, #12]	; (636c <Power_Ip_SMC_AllowedModesConfig+0x18>)
    635e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    6362:	6093      	str	r3, [r2, #8]
}
    6364:	bf00      	nop
    6366:	b002      	add	sp, #8
    6368:	4770      	bx	lr
    636a:	bf00      	nop
    636c:	4007e000 	.word	0x4007e000

00006370 <Power_Ip_SMC_ModeCheckEntry>:
*
* @return           Power_Ip_SMC_ModeStatusType
*
*/
Power_Ip_SMC_ModeStatusType Power_Ip_SMC_ModeCheckEntry(Power_Ip_PowerModeType PowerMode)
{
    6370:	b084      	sub	sp, #16
    6372:	9001      	str	r0, [sp, #4]
    Power_Ip_SMC_ModeStatusType PowerModeCheck = POWER_IP_MODE_NOT_OK;
    6374:	2301      	movs	r3, #1
    6376:	9303      	str	r3, [sp, #12]
    /* Contains the code of the Power Mode (based PowerModeType enumeration). */
    uint32 CurrentPowerMode;

    CurrentPowerMode = IP_SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK;
    6378:	4b15      	ldr	r3, [pc, #84]	; (63d0 <Power_Ip_SMC_ModeCheckEntry+0x60>)
    637a:	695b      	ldr	r3, [r3, #20]
    637c:	b2db      	uxtb	r3, r3
    637e:	9302      	str	r3, [sp, #8]

    switch (PowerMode)
    6380:	9b01      	ldr	r3, [sp, #4]
    6382:	2b02      	cmp	r3, #2
    6384:	d012      	beq.n	63ac <Power_Ip_SMC_ModeCheckEntry+0x3c>
    6386:	9b01      	ldr	r3, [sp, #4]
    6388:	2b02      	cmp	r3, #2
    638a:	d818      	bhi.n	63be <Power_Ip_SMC_ModeCheckEntry+0x4e>
    638c:	9b01      	ldr	r3, [sp, #4]
    638e:	2b00      	cmp	r3, #0
    6390:	d003      	beq.n	639a <Power_Ip_SMC_ModeCheckEntry+0x2a>
    6392:	9b01      	ldr	r3, [sp, #4]
    6394:	2b01      	cmp	r3, #1
    6396:	d003      	beq.n	63a0 <Power_Ip_SMC_ModeCheckEntry+0x30>
        }
#endif /* (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON) */
        default:
        {
            /* Do nothing */
            break;
    6398:	e011      	b.n	63be <Power_Ip_SMC_ModeCheckEntry+0x4e>
            PowerModeCheck = POWER_IP_MODE_OK;
    639a:	2300      	movs	r3, #0
    639c:	9303      	str	r3, [sp, #12]
            break;
    639e:	e013      	b.n	63c8 <Power_Ip_SMC_ModeCheckEntry+0x58>
            if (SMC_PMSTAT_RUN_U32 == CurrentPowerMode)
    63a0:	9b02      	ldr	r3, [sp, #8]
    63a2:	2b01      	cmp	r3, #1
    63a4:	d10d      	bne.n	63c2 <Power_Ip_SMC_ModeCheckEntry+0x52>
                PowerModeCheck = POWER_IP_MODE_OK;
    63a6:	2300      	movs	r3, #0
    63a8:	9303      	str	r3, [sp, #12]
            break;
    63aa:	e00a      	b.n	63c2 <Power_Ip_SMC_ModeCheckEntry+0x52>
            if ((SMC_PMSTAT_RUN_U32 == CurrentPowerMode) || (SMC_PMSTAT_VLPS_U32 == CurrentPowerMode))
    63ac:	9b02      	ldr	r3, [sp, #8]
    63ae:	2b01      	cmp	r3, #1
    63b0:	d002      	beq.n	63b8 <Power_Ip_SMC_ModeCheckEntry+0x48>
    63b2:	9b02      	ldr	r3, [sp, #8]
    63b4:	2b10      	cmp	r3, #16
    63b6:	d106      	bne.n	63c6 <Power_Ip_SMC_ModeCheckEntry+0x56>
                PowerModeCheck = POWER_IP_MODE_OK;
    63b8:	2300      	movs	r3, #0
    63ba:	9303      	str	r3, [sp, #12]
            break;
    63bc:	e003      	b.n	63c6 <Power_Ip_SMC_ModeCheckEntry+0x56>
            break;
    63be:	bf00      	nop
    63c0:	e002      	b.n	63c8 <Power_Ip_SMC_ModeCheckEntry+0x58>
            break;
    63c2:	bf00      	nop
    63c4:	e000      	b.n	63c8 <Power_Ip_SMC_ModeCheckEntry+0x58>
            break;
    63c6:	bf00      	nop
        }
    }

    return PowerModeCheck;
    63c8:	9b03      	ldr	r3, [sp, #12]
}
    63ca:	4618      	mov	r0, r3
    63cc:	b004      	add	sp, #16
    63ce:	4770      	bx	lr
    63d0:	4007e000 	.word	0x4007e000

000063d4 <Power_Ip_SMC_ModeConfig>:
*
* @return           uint32
*
*/
uint32 Power_Ip_SMC_ModeConfig(const Power_Ip_ModeConfigType * ModeConfigPtr)
{
    63d4:	b500      	push	{lr}
    63d6:	b08b      	sub	sp, #44	; 0x2c
    63d8:	9001      	str	r0, [sp, #4]
    uint32 PowerSwitchMode = POWER_IP_SWITCH_MODE_SUCCESS;
    63da:	2300      	movs	r3, #0
    63dc:	9309      	str	r3, [sp, #36]	; 0x24
    /* Contains the code of the Power Mode (based PowerModeType enumeration). */
    Power_Ip_PowerModeType PowerMode = POWER_IP_RUN_MODE;
    63de:	2300      	movs	r3, #0
    63e0:	9308      	str	r3, [sp, #32]
    uint32 RegValue = (uint32)0U;
#endif
    uint32 StartTime;
    uint32 ElapsedTime;
    uint32 TimeoutTicks;
    boolean TimeoutOccurred = FALSE;
    63e2:	2300      	movs	r3, #0
    63e4:	f88d 301f 	strb.w	r3, [sp, #31]

    PowerMode = ModeConfigPtr->PowerMode;
    63e8:	9b01      	ldr	r3, [sp, #4]
    63ea:	685b      	ldr	r3, [r3, #4]
    63ec:	9308      	str	r3, [sp, #32]

    switch (PowerMode)
    63ee:	9b08      	ldr	r3, [sp, #32]
    63f0:	2b02      	cmp	r3, #2
    63f2:	d076      	beq.n	64e2 <Power_Ip_SMC_ModeConfig+0x10e>
    63f4:	9b08      	ldr	r3, [sp, #32]
    63f6:	2b02      	cmp	r3, #2
    63f8:	f200 80ab 	bhi.w	6552 <Power_Ip_SMC_ModeConfig+0x17e>
    63fc:	9b08      	ldr	r3, [sp, #32]
    63fe:	2b00      	cmp	r3, #0
    6400:	d003      	beq.n	640a <Power_Ip_SMC_ModeConfig+0x36>
    6402:	9b08      	ldr	r3, [sp, #32]
    6404:	2b01      	cmp	r3, #1
    6406:	d034      	beq.n	6472 <Power_Ip_SMC_ModeConfig+0x9e>
    6408:	e0a3      	b.n	6552 <Power_Ip_SMC_ModeConfig+0x17e>
    {
        case (POWER_IP_RUN_MODE):
        {
            /* Set RUN mode */
            TempValue = IP_SMC->PMCTRL;
    640a:	4b58      	ldr	r3, [pc, #352]	; (656c <Power_Ip_SMC_ModeConfig+0x198>)
    640c:	68db      	ldr	r3, [r3, #12]
    640e:	9306      	str	r3, [sp, #24]
            TempValue &= ~SMC_PMCTRL_RUNM_MASK;
    6410:	9b06      	ldr	r3, [sp, #24]
    6412:	f023 0360 	bic.w	r3, r3, #96	; 0x60
    6416:	9306      	str	r3, [sp, #24]
            TempValue |= SMC_PMCTRL_RUN_MODE_U32;
            IP_SMC->PMCTRL = TempValue;
    6418:	4a54      	ldr	r2, [pc, #336]	; (656c <Power_Ip_SMC_ModeConfig+0x198>)
    641a:	9b06      	ldr	r3, [sp, #24]
    641c:	60d3      	str	r3, [r2, #12]

            /* Read back to make sure that mode changed successfuly */
            Power_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, POWER_IP_TIMEOUT_VALUE_US);
    641e:	aa02      	add	r2, sp, #8
    6420:	a903      	add	r1, sp, #12
    6422:	a804      	add	r0, sp, #16
    6424:	f24c 3350 	movw	r3, #50000	; 0xc350
    6428:	f7ff fece 	bl	61c8 <Power_Ip_StartTimeout>
            do
            {
                TimeoutOccurred = Power_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    642c:	9a02      	ldr	r2, [sp, #8]
    642e:	a903      	add	r1, sp, #12
    6430:	ab04      	add	r3, sp, #16
    6432:	4618      	mov	r0, r3
    6434:	f7ff fee2 	bl	61fc <Power_Ip_TimeoutExpired>
    6438:	4603      	mov	r3, r0
    643a:	f88d 301f 	strb.w	r3, [sp, #31]
                PowerModeStatus = (IP_SMC->PMSTAT & SMC_PMSTAT_RUN_U32);
    643e:	4b4b      	ldr	r3, [pc, #300]	; (656c <Power_Ip_SMC_ModeConfig+0x198>)
    6440:	695b      	ldr	r3, [r3, #20]
    6442:	f003 0301 	and.w	r3, r3, #1
    6446:	9305      	str	r3, [sp, #20]
            } while ( (SMC_PMSTAT_RUN_U32 != PowerModeStatus) && (!TimeoutOccurred) );
    6448:	9b05      	ldr	r3, [sp, #20]
    644a:	2b01      	cmp	r3, #1
    644c:	d006      	beq.n	645c <Power_Ip_SMC_ModeConfig+0x88>
    644e:	f89d 301f 	ldrb.w	r3, [sp, #31]
    6452:	f083 0301 	eor.w	r3, r3, #1
    6456:	b2db      	uxtb	r3, r3
    6458:	2b00      	cmp	r3, #0
    645a:	d1e7      	bne.n	642c <Power_Ip_SMC_ModeConfig+0x58>
            if(TimeoutOccurred)
    645c:	f89d 301f 	ldrb.w	r3, [sp, #31]
    6460:	2b00      	cmp	r3, #0
    6462:	d079      	beq.n	6558 <Power_Ip_SMC_ModeConfig+0x184>
            {
                PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    6464:	2301      	movs	r3, #1
    6466:	9309      	str	r3, [sp, #36]	; 0x24
                Power_Ip_ReportPowerErrors(POWER_IP_REPORT_TIMEOUT_ERROR, POWER_IP_ERR_CODE_RESERVED);
    6468:	21ff      	movs	r1, #255	; 0xff
    646a:	2000      	movs	r0, #0
    646c:	f7ff fe90 	bl	6190 <Power_Ip_ReportPowerErrors>
            }

            break;
    6470:	e072      	b.n	6558 <Power_Ip_SMC_ModeConfig+0x184>
        }
        case (POWER_IP_HSRUN_MODE):
        {
            /* Set HSRUN mode. */
            TempValue = IP_SMC->PMCTRL;
    6472:	4b3e      	ldr	r3, [pc, #248]	; (656c <Power_Ip_SMC_ModeConfig+0x198>)
    6474:	68db      	ldr	r3, [r3, #12]
    6476:	9306      	str	r3, [sp, #24]
            TempValue &= ~SMC_PMCTRL_RUNM_MASK;
    6478:	9b06      	ldr	r3, [sp, #24]
    647a:	f023 0360 	bic.w	r3, r3, #96	; 0x60
    647e:	9306      	str	r3, [sp, #24]
            TempValue |= SMC_PMCTRL_HSRUN_MODE_U32;
    6480:	9b06      	ldr	r3, [sp, #24]
    6482:	f043 0360 	orr.w	r3, r3, #96	; 0x60
    6486:	9306      	str	r3, [sp, #24]
            IP_SMC->PMCTRL = TempValue;
    6488:	4a38      	ldr	r2, [pc, #224]	; (656c <Power_Ip_SMC_ModeConfig+0x198>)
    648a:	9b06      	ldr	r3, [sp, #24]
    648c:	60d3      	str	r3, [r2, #12]

            /* Read back to make sure that mode changed successfuly */
            Power_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, POWER_IP_TIMEOUT_VALUE_US);
    648e:	aa02      	add	r2, sp, #8
    6490:	a903      	add	r1, sp, #12
    6492:	a804      	add	r0, sp, #16
    6494:	f24c 3350 	movw	r3, #50000	; 0xc350
    6498:	f7ff fe96 	bl	61c8 <Power_Ip_StartTimeout>
            do
            {
                TimeoutOccurred = Power_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    649c:	9a02      	ldr	r2, [sp, #8]
    649e:	a903      	add	r1, sp, #12
    64a0:	ab04      	add	r3, sp, #16
    64a2:	4618      	mov	r0, r3
    64a4:	f7ff feaa 	bl	61fc <Power_Ip_TimeoutExpired>
    64a8:	4603      	mov	r3, r0
    64aa:	f88d 301f 	strb.w	r3, [sp, #31]
                PowerModeStatus = (IP_SMC->PMSTAT & SMC_PMSTAT_HSRUN_U32);
    64ae:	4b2f      	ldr	r3, [pc, #188]	; (656c <Power_Ip_SMC_ModeConfig+0x198>)
    64b0:	695b      	ldr	r3, [r3, #20]
    64b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
    64b6:	9305      	str	r3, [sp, #20]
            } while ( (SMC_PMSTAT_HSRUN_U32 != PowerModeStatus) && (!TimeoutOccurred) );
    64b8:	9b05      	ldr	r3, [sp, #20]
    64ba:	2b80      	cmp	r3, #128	; 0x80
    64bc:	d006      	beq.n	64cc <Power_Ip_SMC_ModeConfig+0xf8>
    64be:	f89d 301f 	ldrb.w	r3, [sp, #31]
    64c2:	f083 0301 	eor.w	r3, r3, #1
    64c6:	b2db      	uxtb	r3, r3
    64c8:	2b00      	cmp	r3, #0
    64ca:	d1e7      	bne.n	649c <Power_Ip_SMC_ModeConfig+0xc8>
            if(TimeoutOccurred)
    64cc:	f89d 301f 	ldrb.w	r3, [sp, #31]
    64d0:	2b00      	cmp	r3, #0
    64d2:	d043      	beq.n	655c <Power_Ip_SMC_ModeConfig+0x188>
            {
                PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    64d4:	2301      	movs	r3, #1
    64d6:	9309      	str	r3, [sp, #36]	; 0x24
                Power_Ip_ReportPowerErrors(POWER_IP_REPORT_TIMEOUT_ERROR, POWER_IP_ERR_CODE_RESERVED);
    64d8:	21ff      	movs	r1, #255	; 0xff
    64da:	2000      	movs	r0, #0
    64dc:	f7ff fe58 	bl	6190 <Power_Ip_ReportPowerErrors>
            }

            break;
    64e0:	e03c      	b.n	655c <Power_Ip_SMC_ModeConfig+0x188>
        }
        case (POWER_IP_VLPR_MODE):
        {
            /* Set VLPR mode. */
            TempValue = IP_SMC->PMCTRL;
    64e2:	4b22      	ldr	r3, [pc, #136]	; (656c <Power_Ip_SMC_ModeConfig+0x198>)
    64e4:	68db      	ldr	r3, [r3, #12]
    64e6:	9306      	str	r3, [sp, #24]
            TempValue &= ~SMC_PMCTRL_RUNM_MASK;
    64e8:	9b06      	ldr	r3, [sp, #24]
    64ea:	f023 0360 	bic.w	r3, r3, #96	; 0x60
    64ee:	9306      	str	r3, [sp, #24]
            TempValue |= SMC_PMCTRL_VLPR_MODE_U32;
    64f0:	9b06      	ldr	r3, [sp, #24]
    64f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    64f6:	9306      	str	r3, [sp, #24]
            IP_SMC->PMCTRL = TempValue;
    64f8:	4a1c      	ldr	r2, [pc, #112]	; (656c <Power_Ip_SMC_ModeConfig+0x198>)
    64fa:	9b06      	ldr	r3, [sp, #24]
    64fc:	60d3      	str	r3, [r2, #12]

            /* Read back to make sure that mode changed successfuly */
            Power_Ip_StartTimeout(&StartTime, &ElapsedTime, &TimeoutTicks, POWER_IP_TIMEOUT_VALUE_US);
    64fe:	aa02      	add	r2, sp, #8
    6500:	a903      	add	r1, sp, #12
    6502:	a804      	add	r0, sp, #16
    6504:	f24c 3350 	movw	r3, #50000	; 0xc350
    6508:	f7ff fe5e 	bl	61c8 <Power_Ip_StartTimeout>
            do
            {
                TimeoutOccurred = Power_Ip_TimeoutExpired(&StartTime, &ElapsedTime, TimeoutTicks);
    650c:	9a02      	ldr	r2, [sp, #8]
    650e:	a903      	add	r1, sp, #12
    6510:	ab04      	add	r3, sp, #16
    6512:	4618      	mov	r0, r3
    6514:	f7ff fe72 	bl	61fc <Power_Ip_TimeoutExpired>
    6518:	4603      	mov	r3, r0
    651a:	f88d 301f 	strb.w	r3, [sp, #31]
                PowerModeStatus = (IP_SMC->PMSTAT & SMC_PMSTAT_VLPR_U32);
    651e:	4b13      	ldr	r3, [pc, #76]	; (656c <Power_Ip_SMC_ModeConfig+0x198>)
    6520:	695b      	ldr	r3, [r3, #20]
    6522:	f003 0304 	and.w	r3, r3, #4
    6526:	9305      	str	r3, [sp, #20]
            } while ( (SMC_PMSTAT_VLPR_U32 != PowerModeStatus) && (!TimeoutOccurred) );
    6528:	9b05      	ldr	r3, [sp, #20]
    652a:	2b04      	cmp	r3, #4
    652c:	d006      	beq.n	653c <Power_Ip_SMC_ModeConfig+0x168>
    652e:	f89d 301f 	ldrb.w	r3, [sp, #31]
    6532:	f083 0301 	eor.w	r3, r3, #1
    6536:	b2db      	uxtb	r3, r3
    6538:	2b00      	cmp	r3, #0
    653a:	d1e7      	bne.n	650c <Power_Ip_SMC_ModeConfig+0x138>
            if(TimeoutOccurred)
    653c:	f89d 301f 	ldrb.w	r3, [sp, #31]
    6540:	2b00      	cmp	r3, #0
    6542:	d00d      	beq.n	6560 <Power_Ip_SMC_ModeConfig+0x18c>
            {
                PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    6544:	2301      	movs	r3, #1
    6546:	9309      	str	r3, [sp, #36]	; 0x24
                Power_Ip_ReportPowerErrors(POWER_IP_REPORT_TIMEOUT_ERROR, POWER_IP_ERR_CODE_RESERVED);
    6548:	21ff      	movs	r1, #255	; 0xff
    654a:	2000      	movs	r0, #0
    654c:	f7ff fe20 	bl	6190 <Power_Ip_ReportPowerErrors>
            }

            break;
    6550:	e006      	b.n	6560 <Power_Ip_SMC_ModeConfig+0x18c>
        }
#endif /* (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON) */
        default:
        {
            /*Only the above modes are allowed when this function is called*/
            PowerSwitchMode = POWER_IP_SWITCH_MODE_FAIL;
    6552:	2301      	movs	r3, #1
    6554:	9309      	str	r3, [sp, #36]	; 0x24
            break;
    6556:	e004      	b.n	6562 <Power_Ip_SMC_ModeConfig+0x18e>
            break;
    6558:	bf00      	nop
    655a:	e002      	b.n	6562 <Power_Ip_SMC_ModeConfig+0x18e>
            break;
    655c:	bf00      	nop
    655e:	e000      	b.n	6562 <Power_Ip_SMC_ModeConfig+0x18e>
            break;
    6560:	bf00      	nop
#if (POWER_IP_ENTER_LOW_POWER_MODE == STD_ON)
    /* Avoid compiler warning */
    (void)RegValue;
#endif

    return PowerSwitchMode;
    6562:	9b09      	ldr	r3, [sp, #36]	; 0x24
}
    6564:	4618      	mov	r0, r3
    6566:	b00b      	add	sp, #44	; 0x2c
    6568:	f85d fb04 	ldr.w	pc, [sp], #4
    656c:	4007e000 	.word	0x4007e000

00006570 <Port_Init>:
*/
void Port_Init
(
    const Port_ConfigType * ConfigPtr
)
{
    6570:	b500      	push	{lr}
    6572:	b085      	sub	sp, #20
    6574:	9001      	str	r0, [sp, #4]
#if (STD_ON == PORT_PRECOMPILE_SUPPORT)
    const Port_ConfigType * pLocalConfigPtr = &Port_Config;
    /* Cast ConfigPtr to avoid the compiler warning when configuring with PORT_PRECOMPILE_SUPPORT == STD_ON and PORT_DEV_ERROR_DETECT == STD_OFF */
    (void)ConfigPtr;
#else
    const Port_ConfigType * pLocalConfigPtr = ConfigPtr;
    6576:	9b01      	ldr	r3, [sp, #4]
    6578:	9303      	str	r3, [sp, #12]
            (void)Det_ReportError((uint16)PORT_MODULE_ID, PORT_INSTANCE_ID, (uint8)PORT_INIT_ID, (uint8)PORT_E_PARAM_CONFIG);
        }
        else
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */
        {
            Port_Ipw_Init(pLocalConfigPtr);
    657a:	9803      	ldr	r0, [sp, #12]
    657c:	f000 fbc8 	bl	6d10 <Port_Ipw_Init>

            /*  Save configuration pointer in global variable */
            Port_pConfigPtr = pLocalConfigPtr;
    6580:	4a03      	ldr	r2, [pc, #12]	; (6590 <Port_Init+0x20>)
    6582:	9b03      	ldr	r3, [sp, #12]
    6584:	6013      	str	r3, [r2, #0]
        }
    }
}
    6586:	bf00      	nop
    6588:	b005      	add	sp, #20
    658a:	f85d fb04 	ldr.w	pc, [sp], #4
    658e:	bf00      	nop
    6590:	1fff8ce4 	.word	0x1fff8ce4

00006594 <Port_RefreshPortDirection>:
*          are configured as "pin direction changeable during runtime".
* @pre     @p Port_Init() must have been called first.
*
*/
void Port_RefreshPortDirection( void )
{
    6594:	b508      	push	{r3, lr}
        (void)Det_ReportError((uint16)PORT_MODULE_ID, PORT_INSTANCE_ID, (uint8)PORT_REFRESHPINDIRECTION_ID, (uint8)PORT_E_PARAM_CONFIG);
    }
    else
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */
    {
        Port_Ipw_RefreshPortDirection(Port_pConfigPtr);
    6596:	4b03      	ldr	r3, [pc, #12]	; (65a4 <Port_RefreshPortDirection+0x10>)
    6598:	681b      	ldr	r3, [r3, #0]
    659a:	4618      	mov	r0, r3
    659c:	f000 fc10 	bl	6dc0 <Port_Ipw_RefreshPortDirection>
    }
}
    65a0:	bf00      	nop
    65a2:	bd08      	pop	{r3, pc}
    65a4:	1fff8ce4 	.word	0x1fff8ce4

000065a8 <Port_Ci_Port_Ip_GetAdcInterleaveVal>:
(
    const PORT_Type * base,
    const uint32 pinPortIdx,
    const uint32 currentVal
)
{
    65a8:	b086      	sub	sp, #24
    65aa:	9003      	str	r0, [sp, #12]
    65ac:	9102      	str	r1, [sp, #8]
    65ae:	9201      	str	r2, [sp, #4]
    uint32 adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_INVALID;
    65b0:	23ff      	movs	r3, #255	; 0xff
    65b2:	9305      	str	r3, [sp, #20]
    /* calculate appropriate value to enable or disable in SIM_CHIPCTL[ADC_INTERLEAVE_EN] */
    if ((uint32)base == (uint32)IP_PORTB)
    65b4:	9b03      	ldr	r3, [sp, #12]
    65b6:	4a39      	ldr	r2, [pc, #228]	; (669c <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xf4>)
    65b8:	4293      	cmp	r3, r2
    65ba:	d151      	bne.n	6660 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xb8>
    65bc:	9b02      	ldr	r3, [sp, #8]
    65be:	2b10      	cmp	r3, #16
    65c0:	d867      	bhi.n	6692 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xea>
    65c2:	a201      	add	r2, pc, #4	; (adr r2, 65c8 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0x20>)
    65c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
    65c8:	0000660d 	.word	0x0000660d
    65cc:	0000661b 	.word	0x0000661b
    65d0:	00006693 	.word	0x00006693
    65d4:	00006693 	.word	0x00006693
    65d8:	00006693 	.word	0x00006693
    65dc:	00006693 	.word	0x00006693
    65e0:	00006693 	.word	0x00006693
    65e4:	00006693 	.word	0x00006693
    65e8:	00006693 	.word	0x00006693
    65ec:	00006693 	.word	0x00006693
    65f0:	00006693 	.word	0x00006693
    65f4:	00006693 	.word	0x00006693
    65f8:	00006693 	.word	0x00006693
    65fc:	00006629 	.word	0x00006629
    6600:	00006637 	.word	0x00006637
    6604:	00006645 	.word	0x00006645
    6608:	00006653 	.word	0x00006653
    {
        switch (pinPortIdx)
        {
            case 0:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_ENABLE0;
    660c:	2301      	movs	r3, #1
    660e:	9305      	str	r3, [sp, #20]
                adcInterleaveVal |= currentVal;
    6610:	9a05      	ldr	r2, [sp, #20]
    6612:	9b01      	ldr	r3, [sp, #4]
    6614:	4313      	orrs	r3, r2
    6616:	9305      	str	r3, [sp, #20]
                break;
    6618:	e03c      	b.n	6694 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 1:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_ENABLE1;
    661a:	2302      	movs	r3, #2
    661c:	9305      	str	r3, [sp, #20]
                adcInterleaveVal |= currentVal;
    661e:	9a05      	ldr	r2, [sp, #20]
    6620:	9b01      	ldr	r3, [sp, #4]
    6622:	4313      	orrs	r3, r2
    6624:	9305      	str	r3, [sp, #20]
                break;
    6626:	e035      	b.n	6694 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 13:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_ENABLE2;
    6628:	2304      	movs	r3, #4
    662a:	9305      	str	r3, [sp, #20]
                adcInterleaveVal |= currentVal;
    662c:	9a05      	ldr	r2, [sp, #20]
    662e:	9b01      	ldr	r3, [sp, #4]
    6630:	4313      	orrs	r3, r2
    6632:	9305      	str	r3, [sp, #20]
                break;
    6634:	e02e      	b.n	6694 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 14:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_ENABLE3;
    6636:	2308      	movs	r3, #8
    6638:	9305      	str	r3, [sp, #20]
                adcInterleaveVal |= currentVal;
    663a:	9a05      	ldr	r2, [sp, #20]
    663c:	9b01      	ldr	r3, [sp, #4]
    663e:	4313      	orrs	r3, r2
    6640:	9305      	str	r3, [sp, #20]
                break;
    6642:	e027      	b.n	6694 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 15:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE0;
    6644:	230e      	movs	r3, #14
    6646:	9305      	str	r3, [sp, #20]
                adcInterleaveVal &= currentVal;
    6648:	9a05      	ldr	r2, [sp, #20]
    664a:	9b01      	ldr	r3, [sp, #4]
    664c:	4013      	ands	r3, r2
    664e:	9305      	str	r3, [sp, #20]
                break;
    6650:	e020      	b.n	6694 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            case 16:
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE1;
    6652:	230d      	movs	r3, #13
    6654:	9305      	str	r3, [sp, #20]
                adcInterleaveVal &= currentVal;
    6656:	9a05      	ldr	r2, [sp, #20]
    6658:	9b01      	ldr	r3, [sp, #4]
    665a:	4013      	ands	r3, r2
    665c:	9305      	str	r3, [sp, #20]
                break;
    665e:	e019      	b.n	6694 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
            default:
                /* invalid command */
                break;
        }
    }
    else if ((uint32)base == (uint32)IP_PORTC)
    6660:	9b03      	ldr	r3, [sp, #12]
    6662:	4a0f      	ldr	r2, [pc, #60]	; (66a0 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xf8>)
    6664:	4293      	cmp	r3, r2
    6666:	d115      	bne.n	6694 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
    {
        switch (pinPortIdx)
    6668:	9b02      	ldr	r3, [sp, #8]
    666a:	2b00      	cmp	r3, #0
    666c:	d003      	beq.n	6676 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xce>
    666e:	9b02      	ldr	r3, [sp, #8]
    6670:	2b01      	cmp	r3, #1
    6672:	d007      	beq.n	6684 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xdc>
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE3;
                adcInterleaveVal &= currentVal;
                break;
            default:
                /* invalid command */
                break;
    6674:	e00e      	b.n	6694 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE2;
    6676:	230b      	movs	r3, #11
    6678:	9305      	str	r3, [sp, #20]
                adcInterleaveVal &= currentVal;
    667a:	9a05      	ldr	r2, [sp, #20]
    667c:	9b01      	ldr	r3, [sp, #4]
    667e:	4013      	ands	r3, r2
    6680:	9305      	str	r3, [sp, #20]
                break;
    6682:	e007      	b.n	6694 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
                adcInterleaveVal = (uint32)PIN_ADC_INTERLEAVE_DISABLE3;
    6684:	2307      	movs	r3, #7
    6686:	9305      	str	r3, [sp, #20]
                adcInterleaveVal &= currentVal;
    6688:	9a05      	ldr	r2, [sp, #20]
    668a:	9b01      	ldr	r3, [sp, #4]
    668c:	4013      	ands	r3, r2
    668e:	9305      	str	r3, [sp, #20]
                break;
    6690:	e000      	b.n	6694 <Port_Ci_Port_Ip_GetAdcInterleaveVal+0xec>
                break;
    6692:	bf00      	nop
    }
    else
    {
        /* invalid command */
    }
    return adcInterleaveVal;
    6694:	9b05      	ldr	r3, [sp, #20]
}
    6696:	4618      	mov	r0, r3
    6698:	b006      	add	sp, #24
    669a:	4770      	bx	lr
    669c:	4004a000 	.word	0x4004a000
    66a0:	4004b000 	.word	0x4004b000

000066a4 <Port_Ci_Port_Ip_ConfigureInterleave>:
(
    const PORT_Type * const base,
    uint32 pin,
    Port_Ci_Port_Ip_PortMux muxing
)
{
    66a4:	b500      	push	{lr}
    66a6:	b089      	sub	sp, #36	; 0x24
    66a8:	9003      	str	r0, [sp, #12]
    66aa:	9102      	str	r1, [sp, #8]
    66ac:	9201      	str	r2, [sp, #4]
    Port_Ci_Port_Ip_PortMux retMuxing = muxing;
    66ae:	9b01      	ldr	r3, [sp, #4]
    66b0:	9307      	str	r3, [sp, #28]
    if (muxing == PORT_MUX_ADC_INTERLEAVE)
    66b2:	9b01      	ldr	r3, [sp, #4]
    66b4:	2b08      	cmp	r3, #8
    66b6:	d121      	bne.n	66fc <Port_Ci_Port_Ip_ConfigureInterleave+0x58>
    {
        /* Get ADC Interleave from SIM and enable/disable desired bit */
        uint32 chipCtlReg = (IP_SIM->CHIPCTL & SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK) >> SIM_CHIPCTL_ADC_INTERLEAVE_EN_SHIFT;
    66b8:	4b13      	ldr	r3, [pc, #76]	; (6708 <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    66ba:	685b      	ldr	r3, [r3, #4]
    66bc:	f003 030f 	and.w	r3, r3, #15
    66c0:	9306      	str	r3, [sp, #24]
        Port_Ci_Port_Ip_InterleaveMux interleaveVal = (Port_Ci_Port_Ip_InterleaveMux)Port_Ci_Port_Ip_GetAdcInterleaveVal(base, pin, chipCtlReg);
    66c2:	9a06      	ldr	r2, [sp, #24]
    66c4:	9902      	ldr	r1, [sp, #8]
    66c6:	9803      	ldr	r0, [sp, #12]
    66c8:	f7ff ff6e 	bl	65a8 <Port_Ci_Port_Ip_GetAdcInterleaveVal>
    66cc:	9005      	str	r0, [sp, #20]
        if (interleaveVal != PIN_ADC_INTERLEAVE_INVALID)
    66ce:	9b05      	ldr	r3, [sp, #20]
    66d0:	2bff      	cmp	r3, #255	; 0xff
    66d2:	d011      	beq.n	66f8 <Port_Ci_Port_Ip_ConfigureInterleave+0x54>
        {
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05();
    66d4:	f009 f80e 	bl	f6f4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05>
            IP_SIM->CHIPCTL &= ~(SIM_CHIPCTL_ADC_INTERLEAVE_EN_MASK);
    66d8:	4b0b      	ldr	r3, [pc, #44]	; (6708 <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    66da:	685b      	ldr	r3, [r3, #4]
    66dc:	4a0a      	ldr	r2, [pc, #40]	; (6708 <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    66de:	f023 030f 	bic.w	r3, r3, #15
    66e2:	6053      	str	r3, [r2, #4]
            IP_SIM->CHIPCTL |= SIM_CHIPCTL_ADC_INTERLEAVE_EN(interleaveVal);
    66e4:	4b08      	ldr	r3, [pc, #32]	; (6708 <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    66e6:	685a      	ldr	r2, [r3, #4]
    66e8:	9b05      	ldr	r3, [sp, #20]
    66ea:	f003 030f 	and.w	r3, r3, #15
    66ee:	4906      	ldr	r1, [pc, #24]	; (6708 <Port_Ci_Port_Ip_ConfigureInterleave+0x64>)
    66f0:	4313      	orrs	r3, r2
    66f2:	604b      	str	r3, [r1, #4]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05();
    66f4:	f009 f82a 	bl	f74c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05>
        }
        /* return real muxing for pin */
        retMuxing = PORT_MUX_ALT0;
    66f8:	2300      	movs	r3, #0
    66fa:	9307      	str	r3, [sp, #28]
    }
    return retMuxing;
    66fc:	9b07      	ldr	r3, [sp, #28]
}
    66fe:	4618      	mov	r0, r3
    6700:	b009      	add	sp, #36	; 0x24
    6702:	f85d fb04 	ldr.w	pc, [sp], #4
    6706:	bf00      	nop
    6708:	40048000 	.word	0x40048000

0000670c <Port_Ci_Port_Ip_PinInit>:
 * Description   : This function configures the pin feature with the options
 * provided in the given structure.
 *
 ******************************************************************************/
static void Port_Ci_Port_Ip_PinInit(const Port_Ci_Port_Ip_PinSettingsConfig * config)
{
    670c:	b500      	push	{lr}
    670e:	b087      	sub	sp, #28
    6710:	9001      	str	r0, [sp, #4]
    uint32 pinsValues = 0U;
    6712:	2300      	movs	r3, #0
    6714:	9305      	str	r3, [sp, #20]
    uint32 digitalFilters;
    Port_Ci_Port_Ip_PortMux muxing = PORT_MUX_ALT0;
    6716:	2300      	movs	r3, #0
    6718:	9304      	str	r3, [sp, #16]
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE
    Port_Ci_Port_Ip_PortMux retMuxing = PORT_MUX_ALT0;
    671a:	2300      	movs	r3, #0
    671c:	9303      	str	r3, [sp, #12]
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE */
    PORT_CI_PORT_DEV_ASSERT((boolean)(config != NULL_PTR));
    PORT_CI_PORT_DEV_ASSERT((boolean)(config->pinPortIdx < 32));
    PORT_CI_PORT_DEV_ASSERT((boolean)((config->portBase->PCR[config->pinPortIdx]) & PORT_PCR_LK_MASK) == 0);

    if (config->pullConfig != PORT_INTERNAL_PULL_NOT_ENABLED)
    671e:	9b01      	ldr	r3, [sp, #4]
    6720:	68db      	ldr	r3, [r3, #12]
    6722:	2b02      	cmp	r3, #2
    6724:	d00a      	beq.n	673c <Port_Ci_Port_Ip_PinInit+0x30>
    {
        pinsValues |= PORT_PCR_PE(1);
    6726:	9b05      	ldr	r3, [sp, #20]
    6728:	f043 0302 	orr.w	r3, r3, #2
    672c:	9305      	str	r3, [sp, #20]
        pinsValues |= PORT_PCR_PS(config->pullConfig);
    672e:	9b01      	ldr	r3, [sp, #4]
    6730:	68db      	ldr	r3, [r3, #12]
    6732:	f003 0301 	and.w	r3, r3, #1
    6736:	9a05      	ldr	r2, [sp, #20]
    6738:	4313      	orrs	r3, r2
    673a:	9305      	str	r3, [sp, #20]
#if (STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE)
    pinsValues |= PORT_PCR_SRE(config->slewRateCtrlSel);
#endif /* STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE */
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_DRIVE_STRENGTH
    pinsValues |= PORT_PCR_DSE(config->driveStrength);
    673c:	9b01      	ldr	r3, [sp, #4]
    673e:	699b      	ldr	r3, [r3, #24]
    6740:	019b      	lsls	r3, r3, #6
    6742:	f003 0340 	and.w	r3, r3, #64	; 0x40
    6746:	9a05      	ldr	r2, [sp, #20]
    6748:	4313      	orrs	r3, r2
    674a:	9305      	str	r3, [sp, #20]
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_DRIVE_STRENGTH */
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_LOCK_REGISTER
    pinsValues |= PORT_PCR_LK(config->lockRegister);
    674c:	9b01      	ldr	r3, [sp, #4]
    674e:	6a1b      	ldr	r3, [r3, #32]
    6750:	03db      	lsls	r3, r3, #15
    6752:	b29b      	uxth	r3, r3
    6754:	9a05      	ldr	r2, [sp, #20]
    6756:	4313      	orrs	r3, r2
    6758:	9305      	str	r3, [sp, #20]
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN
#if (STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN)
    pinsValues |= PORT_PCR_ODE(config->openDrain);
#endif /* STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN */
    pinsValues |= PORT_PCR_PFE(config->passiveFilter?1U:0U);
    675a:	9b01      	ldr	r3, [sp, #4]
    675c:	7f1b      	ldrb	r3, [r3, #28]
    675e:	2b00      	cmp	r3, #0
    6760:	d001      	beq.n	6766 <Port_Ci_Port_Ip_PinInit+0x5a>
    6762:	2310      	movs	r3, #16
    6764:	e000      	b.n	6768 <Port_Ci_Port_Ip_PinInit+0x5c>
    6766:	2300      	movs	r3, #0
    6768:	9a05      	ldr	r2, [sp, #20]
    676a:	4313      	orrs	r3, r2
    676c:	9305      	str	r3, [sp, #20]

    muxing = config->mux;
    676e:	9b01      	ldr	r3, [sp, #4]
    6770:	691b      	ldr	r3, [r3, #16]
    6772:	9304      	str	r3, [sp, #16]

#ifdef FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE
#if (defined(MCAL_ENABLE_USER_MODE_SUPPORT) && defined(PORT_ENABLE_USER_MODE_SUPPORT) && (STD_ON == PORT_ENABLE_USER_MODE_SUPPORT))
    retMuxing = (Port_Ci_Port_Ip_PortMux)OsIf_Trusted_Call_Return3param(Port_Ci_Port_Ip_ConfigureInterleave,(config->portBase),(config->pinPortIdx),(muxing));
#else
    retMuxing = Port_Ci_Port_Ip_ConfigureInterleave(config->portBase, config->pinPortIdx, muxing);
    6774:	9b01      	ldr	r3, [sp, #4]
    6776:	6818      	ldr	r0, [r3, #0]
    6778:	9b01      	ldr	r3, [sp, #4]
    677a:	689b      	ldr	r3, [r3, #8]
    677c:	9a04      	ldr	r2, [sp, #16]
    677e:	4619      	mov	r1, r3
    6780:	f7ff ff90 	bl	66a4 <Port_Ci_Port_Ip_ConfigureInterleave>
    6784:	9003      	str	r0, [sp, #12]
#endif /* (defined(MCAL_ENABLE_USER_MODE_SUPPORT) && defined(PORT_ENABLE_USER_MODE_SUPPORT) && (STD_ON == PORT_ENABLE_USER_MODE_SUPPORT)) */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE */
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE
    muxing = retMuxing;
    6786:	9b03      	ldr	r3, [sp, #12]
    6788:	9304      	str	r3, [sp, #16]
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE */
    pinsValues |= PORT_PCR_MUX(muxing);
    678a:	9b04      	ldr	r3, [sp, #16]
    678c:	021b      	lsls	r3, r3, #8
    678e:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    6792:	9a05      	ldr	r2, [sp, #20]
    6794:	4313      	orrs	r3, r2
    6796:	9305      	str	r3, [sp, #20]

    /* Enter critical region */
    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00();
    6798:	f008 fe12 	bl	f3c0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00>
    /* Read current digital filter of port */
    digitalFilters = (uint32)(config->portBase->DFER);
    679c:	9b01      	ldr	r3, [sp, #4]
    679e:	681b      	ldr	r3, [r3, #0]
    67a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    67a4:	9302      	str	r3, [sp, #8]
    digitalFilters &= ~(1UL << (config->pinPortIdx));
    67a6:	9b01      	ldr	r3, [sp, #4]
    67a8:	689b      	ldr	r3, [r3, #8]
    67aa:	2201      	movs	r2, #1
    67ac:	fa02 f303 	lsl.w	r3, r2, r3
    67b0:	43db      	mvns	r3, r3
    67b2:	9a02      	ldr	r2, [sp, #8]
    67b4:	4013      	ands	r3, r2
    67b6:	9302      	str	r3, [sp, #8]
    digitalFilters |= (((uint32)(config->digitalFilter?1U:0U)) << (config->pinPortIdx));
    67b8:	9b01      	ldr	r3, [sp, #4]
    67ba:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    67be:	2b00      	cmp	r3, #0
    67c0:	d001      	beq.n	67c6 <Port_Ci_Port_Ip_PinInit+0xba>
    67c2:	2201      	movs	r2, #1
    67c4:	e000      	b.n	67c8 <Port_Ci_Port_Ip_PinInit+0xbc>
    67c6:	2200      	movs	r2, #0
    67c8:	9b01      	ldr	r3, [sp, #4]
    67ca:	689b      	ldr	r3, [r3, #8]
    67cc:	fa02 f303 	lsl.w	r3, r2, r3
    67d0:	9a02      	ldr	r2, [sp, #8]
    67d2:	4313      	orrs	r3, r2
    67d4:	9302      	str	r3, [sp, #8]
    /* Write to digital filter enable register */
    config->portBase->DFER = digitalFilters;
    67d6:	9b01      	ldr	r3, [sp, #4]
    67d8:	681b      	ldr	r3, [r3, #0]
    67da:	9a02      	ldr	r2, [sp, #8]
    67dc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00();
    67e0:	f008 fe1a 	bl	f418 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00>

    /* Configure initial value for GPIO pin in GPIO mux */
    if (PORT_MUX_AS_GPIO == muxing)
    67e4:	9b04      	ldr	r3, [sp, #16]
    67e6:	2b01      	cmp	r3, #1
    67e8:	d16d      	bne.n	68c6 <Port_Ci_Port_Ip_PinInit+0x1ba>
    {
        /* Check if the direction of the pin is OUTPUT. In this case the driver needs to set the output level too */
        if (PORT_CI_PORT_PIN_OUT == config->direction)
    67ea:	9b01      	ldr	r3, [sp, #4]
    67ec:	695b      	ldr	r3, [r3, #20]
    67ee:	2b02      	cmp	r3, #2
    67f0:	d138      	bne.n	6864 <Port_Ci_Port_Ip_PinInit+0x158>
        {
            if ((uint8)1 == config->initValue)
    67f2:	9b01      	ldr	r3, [sp, #4]
    67f4:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    67f8:	2b01      	cmp	r3, #1
    67fa:	d10f      	bne.n	681c <Port_Ci_Port_Ip_PinInit+0x110>
            {
                SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01();
    67fc:	f008 fe32 	bl	f464 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01>
                config->gpioBase->PSOR |= ((uint32)1 << (config->pinPortIdx));
    6800:	9b01      	ldr	r3, [sp, #4]
    6802:	685b      	ldr	r3, [r3, #4]
    6804:	6859      	ldr	r1, [r3, #4]
    6806:	9b01      	ldr	r3, [sp, #4]
    6808:	689b      	ldr	r3, [r3, #8]
    680a:	2201      	movs	r2, #1
    680c:	409a      	lsls	r2, r3
    680e:	9b01      	ldr	r3, [sp, #4]
    6810:	685b      	ldr	r3, [r3, #4]
    6812:	430a      	orrs	r2, r1
    6814:	605a      	str	r2, [r3, #4]
                SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01();
    6816:	f008 fe51 	bl	f4bc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01>
    681a:	e013      	b.n	6844 <Port_Ci_Port_Ip_PinInit+0x138>
            }
            else if ((uint8)0 == config->initValue)
    681c:	9b01      	ldr	r3, [sp, #4]
    681e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    6822:	2b00      	cmp	r3, #0
    6824:	d10e      	bne.n	6844 <Port_Ci_Port_Ip_PinInit+0x138>
            {
                SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02();
    6826:	f008 fe6f 	bl	f508 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02>
                config->gpioBase->PCOR |= ((uint32)1 << (config->pinPortIdx));
    682a:	9b01      	ldr	r3, [sp, #4]
    682c:	685b      	ldr	r3, [r3, #4]
    682e:	6899      	ldr	r1, [r3, #8]
    6830:	9b01      	ldr	r3, [sp, #4]
    6832:	689b      	ldr	r3, [r3, #8]
    6834:	2201      	movs	r2, #1
    6836:	409a      	lsls	r2, r3
    6838:	9b01      	ldr	r3, [sp, #4]
    683a:	685b      	ldr	r3, [r3, #4]
    683c:	430a      	orrs	r2, r1
    683e:	609a      	str	r2, [r3, #8]
                SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02();
    6840:	f008 fe8e 	bl	f560 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02>
            else
            {
                /* No action to be done */
            }
            /* Set the pin direction as output in the PDDR register of GPIO IP */
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03();
    6844:	f008 feb2 	bl	f5ac <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03>
            config->gpioBase->PDDR |= (uint32)1 << (config->pinPortIdx);
    6848:	9b01      	ldr	r3, [sp, #4]
    684a:	685b      	ldr	r3, [r3, #4]
    684c:	6959      	ldr	r1, [r3, #20]
    684e:	9b01      	ldr	r3, [sp, #4]
    6850:	689b      	ldr	r3, [r3, #8]
    6852:	2201      	movs	r2, #1
    6854:	409a      	lsls	r2, r3
    6856:	9b01      	ldr	r3, [sp, #4]
    6858:	685b      	ldr	r3, [r3, #4]
    685a:	430a      	orrs	r2, r1
    685c:	615a      	str	r2, [r3, #20]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03();
    685e:	f008 fed1 	bl	f604 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03>
    6862:	e030      	b.n	68c6 <Port_Ci_Port_Ip_PinInit+0x1ba>
        }
        /* The direction of pin is INPUT or HIGH Z */
        else
        {
            /* Clear the pin direction as input in the PDDR register of GPIO IP */
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03();
    6864:	f008 fea2 	bl	f5ac <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03>
            config->gpioBase->PDDR &= ~((uint32)1 << (config->pinPortIdx));
    6868:	9b01      	ldr	r3, [sp, #4]
    686a:	685b      	ldr	r3, [r3, #4]
    686c:	6959      	ldr	r1, [r3, #20]
    686e:	9b01      	ldr	r3, [sp, #4]
    6870:	689b      	ldr	r3, [r3, #8]
    6872:	2201      	movs	r2, #1
    6874:	fa02 f303 	lsl.w	r3, r2, r3
    6878:	43da      	mvns	r2, r3
    687a:	9b01      	ldr	r3, [sp, #4]
    687c:	685b      	ldr	r3, [r3, #4]
    687e:	400a      	ands	r2, r1
    6880:	615a      	str	r2, [r3, #20]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03();
    6882:	f008 febf 	bl	f604 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03>

#ifdef FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04();
    6886:	f008 fee3 	bl	f650 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04>
            config->gpioBase->PIDR &= ~((uint32)1 << (config->pinPortIdx));
    688a:	9b01      	ldr	r3, [sp, #4]
    688c:	685b      	ldr	r3, [r3, #4]
    688e:	6999      	ldr	r1, [r3, #24]
    6890:	9b01      	ldr	r3, [sp, #4]
    6892:	689b      	ldr	r3, [r3, #8]
    6894:	2201      	movs	r2, #1
    6896:	fa02 f303 	lsl.w	r3, r2, r3
    689a:	43da      	mvns	r2, r3
    689c:	9b01      	ldr	r3, [sp, #4]
    689e:	685b      	ldr	r3, [r3, #4]
    68a0:	400a      	ands	r2, r1
    68a2:	619a      	str	r2, [r3, #24]

            /* Check if the pin is HIGH_Z. In this case the driver needs to disable port input in PIDR register of GPIO IP*/
            if (PORT_CI_PORT_PIN_HIGH_Z == config->direction)
    68a4:	9b01      	ldr	r3, [sp, #4]
    68a6:	695b      	ldr	r3, [r3, #20]
    68a8:	2b03      	cmp	r3, #3
    68aa:	d10a      	bne.n	68c2 <Port_Ci_Port_Ip_PinInit+0x1b6>
            {
                config->gpioBase->PIDR |= ((uint32)1 << (config->pinPortIdx));
    68ac:	9b01      	ldr	r3, [sp, #4]
    68ae:	685b      	ldr	r3, [r3, #4]
    68b0:	6999      	ldr	r1, [r3, #24]
    68b2:	9b01      	ldr	r3, [sp, #4]
    68b4:	689b      	ldr	r3, [r3, #8]
    68b6:	2201      	movs	r2, #1
    68b8:	409a      	lsls	r2, r3
    68ba:	9b01      	ldr	r3, [sp, #4]
    68bc:	685b      	ldr	r3, [r3, #4]
    68be:	430a      	orrs	r2, r1
    68c0:	619a      	str	r2, [r3, #24]
            }
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04();
    68c2:	f008 fef1 	bl	f6a8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04>
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER */
        }
    }

    /* Write to Multiplexed Signal Configuration Register */
    config->portBase->PCR[config->pinPortIdx] = pinsValues;
    68c6:	9b01      	ldr	r3, [sp, #4]
    68c8:	681b      	ldr	r3, [r3, #0]
    68ca:	9a01      	ldr	r2, [sp, #4]
    68cc:	6892      	ldr	r2, [r2, #8]
    68ce:	9905      	ldr	r1, [sp, #20]
    68d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    68d4:	bf00      	nop
    68d6:	b007      	add	sp, #28
    68d8:	f85d fb04 	ldr.w	pc, [sp], #4

000068dc <Port_Ci_Port_Ip_Init>:
Port_Ci_Port_Ip_PortStatusType Port_Ci_Port_Ip_Init
(
    uint32 pinCount,
    const Port_Ci_Port_Ip_PinSettingsConfig config[]
)
{
    68dc:	b500      	push	{lr}
    68de:	b085      	sub	sp, #20
    68e0:	9001      	str	r0, [sp, #4]
    68e2:	9100      	str	r1, [sp, #0]
    uint32 i;

    for (i = 0U; i < pinCount; i++)
    68e4:	2300      	movs	r3, #0
    68e6:	9303      	str	r3, [sp, #12]
    68e8:	e00d      	b.n	6906 <Port_Ci_Port_Ip_Init+0x2a>
    {
        Port_Ci_Port_Ip_PinInit(&config[i]);
    68ea:	9a03      	ldr	r2, [sp, #12]
    68ec:	4613      	mov	r3, r2
    68ee:	009b      	lsls	r3, r3, #2
    68f0:	4413      	add	r3, r2
    68f2:	00db      	lsls	r3, r3, #3
    68f4:	461a      	mov	r2, r3
    68f6:	9b00      	ldr	r3, [sp, #0]
    68f8:	4413      	add	r3, r2
    68fa:	4618      	mov	r0, r3
    68fc:	f7ff ff06 	bl	670c <Port_Ci_Port_Ip_PinInit>
    for (i = 0U; i < pinCount; i++)
    6900:	9b03      	ldr	r3, [sp, #12]
    6902:	3301      	adds	r3, #1
    6904:	9303      	str	r3, [sp, #12]
    6906:	9a03      	ldr	r2, [sp, #12]
    6908:	9b01      	ldr	r3, [sp, #4]
    690a:	429a      	cmp	r2, r3
    690c:	d3ed      	bcc.n	68ea <Port_Ci_Port_Ip_Init+0xe>
    }

    return PORT_CI_PORT_SUCCESS;
    690e:	2300      	movs	r3, #0
}
    6910:	4618      	mov	r0, r3
    6912:	b005      	add	sp, #20
    6914:	f85d fb04 	ldr.w	pc, [sp], #4

00006918 <Port_Ci_Port_Ip_SetMuxModeSel>:
(
    PORT_Type * const base,
    uint32 pin,
    Port_Ci_Port_Ip_PortMux mux
)
{
    6918:	b500      	push	{lr}
    691a:	b087      	sub	sp, #28
    691c:	9003      	str	r0, [sp, #12]
    691e:	9102      	str	r1, [sp, #8]
    6920:	9201      	str	r2, [sp, #4]

#ifdef FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE
#if (defined(MCAL_ENABLE_USER_MODE_SUPPORT) && defined(PORT_ENABLE_USER_MODE_SUPPORT) && (STD_ON == PORT_ENABLE_USER_MODE_SUPPORT))
    Port_Ci_Port_Ip_PortMux muxing = (Port_Ci_Port_Ip_PortMux)OsIf_Trusted_Call_Return3param(Port_Ci_Port_Ip_ConfigureInterleave,(base),(pin),(mux));
#else
    Port_Ci_Port_Ip_PortMux muxing = Port_Ci_Port_Ip_ConfigureInterleave(base, pin, mux);
    6922:	9a01      	ldr	r2, [sp, #4]
    6924:	9902      	ldr	r1, [sp, #8]
    6926:	9803      	ldr	r0, [sp, #12]
    6928:	f7ff febc 	bl	66a4 <Port_Ci_Port_Ip_ConfigureInterleave>
    692c:	9005      	str	r0, [sp, #20]
#endif /* (defined(MCAL_ENABLE_USER_MODE_SUPPORT) && defined(PORT_ENABLE_USER_MODE_SUPPORT) && (STD_ON == PORT_ENABLE_USER_MODE_SUPPORT)) */
#else
    Port_Ci_Port_Ip_PortMux muxing = mux;
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_ADC_INTERLEAVE */

    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06();
    692e:	f008 ff33 	bl	f798 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06>
    regValue = base->PCR[pin];
    6932:	9b03      	ldr	r3, [sp, #12]
    6934:	9a02      	ldr	r2, [sp, #8]
    6936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    693a:	9304      	str	r3, [sp, #16]
    regValue &= ~(PORT_PCR_MUX_MASK);
    693c:	9b04      	ldr	r3, [sp, #16]
    693e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
    6942:	9304      	str	r3, [sp, #16]
    regValue |= PORT_PCR_MUX(muxing);
    6944:	9b05      	ldr	r3, [sp, #20]
    6946:	021b      	lsls	r3, r3, #8
    6948:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
    694c:	9a04      	ldr	r2, [sp, #16]
    694e:	4313      	orrs	r3, r2
    6950:	9304      	str	r3, [sp, #16]
    base->PCR[pin] = regValue;
    6952:	9b03      	ldr	r3, [sp, #12]
    6954:	9a02      	ldr	r2, [sp, #8]
    6956:	9904      	ldr	r1, [sp, #16]
    6958:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06();
    695c:	f008 ff48 	bl	f7f0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06>
}
    6960:	bf00      	nop
    6962:	b007      	add	sp, #28
    6964:	f85d fb04 	ldr.w	pc, [sp], #4

00006968 <Port_Ci_Port_Ip_EnableDigitalFilter>:
void Port_Ci_Port_Ip_EnableDigitalFilter
(
    PORT_Type * const base,
    uint32 pin
)
{
    6968:	b500      	push	{lr}
    696a:	b083      	sub	sp, #12
    696c:	9001      	str	r0, [sp, #4]
    696e:	9100      	str	r1, [sp, #0]
    PORT_CI_PORT_DEV_ASSERT((boolean)(pin < PORT_PCR_COUNT));
    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07();
    6970:	f008 ff64 	bl	f83c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07>
    base->DFER |= ((uint32)1U << pin);
    6974:	9b01      	ldr	r3, [sp, #4]
    6976:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
    697a:	2101      	movs	r1, #1
    697c:	9b00      	ldr	r3, [sp, #0]
    697e:	fa01 f303 	lsl.w	r3, r1, r3
    6982:	431a      	orrs	r2, r3
    6984:	9b01      	ldr	r3, [sp, #4]
    6986:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07();
    698a:	f008 ff83 	bl	f894 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07>
}
    698e:	bf00      	nop
    6990:	b003      	add	sp, #12
    6992:	f85d fb04 	ldr.w	pc, [sp], #4

00006996 <Port_Ci_Port_Ip_DisableDigitalFilter>:
void Port_Ci_Port_Ip_DisableDigitalFilter
(
    PORT_Type * const base,
    uint32 pin
)
{
    6996:	b500      	push	{lr}
    6998:	b083      	sub	sp, #12
    699a:	9001      	str	r0, [sp, #4]
    699c:	9100      	str	r1, [sp, #0]
    PORT_CI_PORT_DEV_ASSERT((boolean)(pin < PORT_PCR_COUNT));
    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08();
    699e:	f008 ff9f 	bl	f8e0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08>
    base->DFER &= ~((uint32)1U << pin);
    69a2:	9b01      	ldr	r3, [sp, #4]
    69a4:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
    69a8:	2101      	movs	r1, #1
    69aa:	9b00      	ldr	r3, [sp, #0]
    69ac:	fa01 f303 	lsl.w	r3, r1, r3
    69b0:	43db      	mvns	r3, r3
    69b2:	401a      	ands	r2, r3
    69b4:	9b01      	ldr	r3, [sp, #4]
    69b6:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08();
    69ba:	f008 ffbd 	bl	f938 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08>
}
    69be:	bf00      	nop
    69c0:	b003      	add	sp, #12
    69c2:	f85d fb04 	ldr.w	pc, [sp], #4

000069c6 <Port_Ci_Port_Ip_ConfigDigitalFilter>:
void Port_Ci_Port_Ip_ConfigDigitalFilter
(
    PORT_Type * const base,
    const Port_Ci_Port_Ip_DigitalFilterConfigType * config
)
{
    69c6:	b082      	sub	sp, #8
    69c8:	9001      	str	r0, [sp, #4]
    69ca:	9100      	str	r1, [sp, #0]
    PORT_CI_PORT_DEV_ASSERT((boolean)(config->u8Width <= PORT_DFWR_FILT_MASK));
    base->DFCR = PORT_DFCR_CS(config->u8Clock);
    69cc:	9b00      	ldr	r3, [sp, #0]
    69ce:	785b      	ldrb	r3, [r3, #1]
    69d0:	f003 0201 	and.w	r2, r3, #1
    69d4:	9b01      	ldr	r3, [sp, #4]
    69d6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    base->DFWR = PORT_DFWR_FILT(config->u8Width);
    69da:	9b00      	ldr	r3, [sp, #0]
    69dc:	789b      	ldrb	r3, [r3, #2]
    69de:	f003 021f 	and.w	r2, r3, #31
    69e2:	9b01      	ldr	r3, [sp, #4]
    69e4:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
}
    69e8:	bf00      	nop
    69ea:	b002      	add	sp, #8
    69ec:	4770      	bx	lr

000069ee <Port_Ci_Port_Ip_SetGlobalPinControl>:
    PORT_Type * const base,
    uint16 pins,
    uint16 value,
    Port_Ci_Port_Ip_PortGlobalControlPins halfPort
)
{
    69ee:	b086      	sub	sp, #24
    69f0:	9003      	str	r0, [sp, #12]
    69f2:	9301      	str	r3, [sp, #4]
    69f4:	460b      	mov	r3, r1
    69f6:	f8ad 300a 	strh.w	r3, [sp, #10]
    69fa:	4613      	mov	r3, r2
    69fc:	f8ad 3008 	strh.w	r3, [sp, #8]
    uint16 mask = 0;
    6a00:	2300      	movs	r3, #0
    6a02:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_PS_MASK;
    6a06:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6a0a:	f043 0301 	orr.w	r3, r3, #1
    6a0e:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_PE_MASK;
    6a12:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6a16:	f043 0302 	orr.w	r3, r3, #2
    6a1a:	f8ad 3016 	strh.w	r3, [sp, #22]
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE
#if (STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE)
    mask |= PORT_PCR_SRE_MASK;
#endif /* STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_SLEW_RATE */
    mask |= PORT_PCR_PFE_MASK;
    6a1e:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6a22:	f043 0310 	orr.w	r3, r3, #16
    6a26:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_DSE_MASK;
    6a2a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6a2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6a32:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_MUX_MASK;
    6a36:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6a3a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
    6a3e:	f8ad 3016 	strh.w	r3, [sp, #22]
    mask |= PORT_PCR_LK_MASK;
    6a42:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6a46:	ea6f 4343 	mvn.w	r3, r3, lsl #17
    6a4a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
    6a4e:	f8ad 3016 	strh.w	r3, [sp, #22]
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN
#if (STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN)
    mask |= PORT_PCR_ODE_MASK;
#endif /* STD_ON == FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN */
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_OPEN_DRAIN */
    mask &= value;
    6a52:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    6a56:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    6a5a:	4013      	ands	r3, r2
    6a5c:	f8ad 3016 	strh.w	r3, [sp, #22]

    switch (halfPort)
    6a60:	9b01      	ldr	r3, [sp, #4]
    6a62:	2b00      	cmp	r3, #0
    6a64:	d003      	beq.n	6a6e <Port_Ci_Port_Ip_SetGlobalPinControl+0x80>
    6a66:	9b01      	ldr	r3, [sp, #4]
    6a68:	2b01      	cmp	r3, #1
    6a6a:	d00a      	beq.n	6a82 <Port_Ci_Port_Ip_SetGlobalPinControl+0x94>
            base->GPCHR = (((uint32)pins) << PORT_GPCHR_GPWE_SHIFT) | (uint32)mask;
            break;
        default:
            /* nothing to configure */
            PORT_CI_PORT_DEV_ASSERT((boolean)FALSE);
            break;
    6a6c:	e013      	b.n	6a96 <Port_Ci_Port_Ip_SetGlobalPinControl+0xa8>
            base->GPCLR = (((uint32)pins) << PORT_GPCLR_GPWE_SHIFT) | (uint32)mask;
    6a6e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6a72:	041a      	lsls	r2, r3, #16
    6a74:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6a78:	431a      	orrs	r2, r3
    6a7a:	9b03      	ldr	r3, [sp, #12]
    6a7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            break;
    6a80:	e009      	b.n	6a96 <Port_Ci_Port_Ip_SetGlobalPinControl+0xa8>
            base->GPCHR = (((uint32)pins) << PORT_GPCHR_GPWE_SHIFT) | (uint32)mask;
    6a82:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6a86:	041a      	lsls	r2, r3, #16
    6a88:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6a8c:	431a      	orrs	r2, r3
    6a8e:	9b03      	ldr	r3, [sp, #12]
    6a90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
            break;
    6a94:	bf00      	nop
    }
}
    6a96:	bf00      	nop
    6a98:	b006      	add	sp, #24
    6a9a:	4770      	bx	lr

00006a9c <Port_Ipw_Init_UnusedPins>:
*/
static inline void Port_Ipw_Init_UnusedPins
(
    const Port_ConfigType * pConfigPtr
)
{
    6a9c:	b500      	push	{lr}
    6a9e:	b087      	sub	sp, #28
    6aa0:	9001      	str	r0, [sp, #4]
    uint16 u16PinIndex;
    uint16 u16NumUnusedPins             = (uint16)(pConfigPtr->u16NumUnusedPins);
    6aa2:	9b01      	ldr	r3, [sp, #4]
    6aa4:	885b      	ldrh	r3, [r3, #2]
    6aa6:	f8ad 3014 	strh.w	r3, [sp, #20]
    uint8  u8LocalPDO                   = pConfigPtr->pUnusedPadConfig->u8PDO;
    6aaa:	9b01      	ldr	r3, [sp, #4]
    6aac:	689b      	ldr	r3, [r3, #8]
    6aae:	7a1b      	ldrb	r3, [r3, #8]
    6ab0:	f88d 3013 	strb.w	r3, [sp, #19]
    uint32 u32LocalPCR                  = pConfigPtr->pUnusedPadConfig->u32PCR;
    6ab4:	9b01      	ldr	r3, [sp, #4]
    6ab6:	689b      	ldr	r3, [r3, #8]
    6ab8:	681b      	ldr	r3, [r3, #0]
    6aba:	9303      	str	r3, [sp, #12]
    Port_PinDirectionType eLocalPDDIR   = pConfigPtr->pUnusedPadConfig->ePadDir;
    6abc:	9b01      	ldr	r3, [sp, #4]
    6abe:	689b      	ldr	r3, [r3, #8]
    6ac0:	685b      	ldr	r3, [r3, #4]
    6ac2:	9302      	str	r3, [sp, #8]

    /* Initialize All UnUsed pins */
    for (u16PinIndex = (uint16)0U; u16PinIndex < u16NumUnusedPins; u16PinIndex++)
    6ac4:	2300      	movs	r3, #0
    6ac6:	f8ad 3016 	strh.w	r3, [sp, #22]
    6aca:	e111      	b.n	6cf0 <Port_Ipw_Init_UnusedPins+0x254>
    {
        /* Check if the direction of the pin is OUTPUT. In this case the driver needs to set the output level too */
        if (PORT_PIN_OUT == eLocalPDDIR)
    6acc:	9b02      	ldr	r3, [sp, #8]
    6ace:	2b02      	cmp	r3, #2
    6ad0:	d169      	bne.n	6ba6 <Port_Ipw_Init_UnusedPins+0x10a>
        {
            /* Set pin to High value */
            if (PORT_PIN_LEVEL_HIGH_U8 == u8LocalPDO)
    6ad2:	f89d 3013 	ldrb.w	r3, [sp, #19]
    6ad6:	2b01      	cmp	r3, #1
    6ad8:	d11a      	bne.n	6b10 <Port_Ipw_Init_UnusedPins+0x74>
            {
                (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PSOR = ((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    6ada:	9b01      	ldr	r3, [sp, #4]
    6adc:	685a      	ldr	r2, [r3, #4]
    6ade:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6ae2:	005b      	lsls	r3, r3, #1
    6ae4:	4413      	add	r3, r2
    6ae6:	881b      	ldrh	r3, [r3, #0]
    6ae8:	f003 021f 	and.w	r2, r3, #31
    6aec:	9b01      	ldr	r3, [sp, #4]
    6aee:	6859      	ldr	r1, [r3, #4]
    6af0:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6af4:	005b      	lsls	r3, r3, #1
    6af6:	440b      	add	r3, r1
    6af8:	881b      	ldrh	r3, [r3, #0]
    6afa:	095b      	lsrs	r3, r3, #5
    6afc:	b29b      	uxth	r3, r3
    6afe:	4619      	mov	r1, r3
    6b00:	4b81      	ldr	r3, [pc, #516]	; (6d08 <Port_Ipw_Init_UnusedPins+0x26c>)
    6b02:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    6b06:	2101      	movs	r1, #1
    6b08:	fa01 f202 	lsl.w	r2, r1, r2
    6b0c:	605a      	str	r2, [r3, #4]
    6b0e:	e01d      	b.n	6b4c <Port_Ipw_Init_UnusedPins+0xb0>
            }
            else if (PORT_PIN_LEVEL_LOW_U8 == u8LocalPDO)
    6b10:	f89d 3013 	ldrb.w	r3, [sp, #19]
    6b14:	2b00      	cmp	r3, #0
    6b16:	d119      	bne.n	6b4c <Port_Ipw_Init_UnusedPins+0xb0>
            {
                (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PCOR = ((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    6b18:	9b01      	ldr	r3, [sp, #4]
    6b1a:	685a      	ldr	r2, [r3, #4]
    6b1c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6b20:	005b      	lsls	r3, r3, #1
    6b22:	4413      	add	r3, r2
    6b24:	881b      	ldrh	r3, [r3, #0]
    6b26:	f003 021f 	and.w	r2, r3, #31
    6b2a:	9b01      	ldr	r3, [sp, #4]
    6b2c:	6859      	ldr	r1, [r3, #4]
    6b2e:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6b32:	005b      	lsls	r3, r3, #1
    6b34:	440b      	add	r3, r1
    6b36:	881b      	ldrh	r3, [r3, #0]
    6b38:	095b      	lsrs	r3, r3, #5
    6b3a:	b29b      	uxth	r3, r3
    6b3c:	4619      	mov	r1, r3
    6b3e:	4b72      	ldr	r3, [pc, #456]	; (6d08 <Port_Ipw_Init_UnusedPins+0x26c>)
    6b40:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
    6b44:	2101      	movs	r1, #1
    6b46:	fa01 f202 	lsl.w	r2, r1, r2
    6b4a:	609a      	str	r2, [r3, #8]
            }
            else
            {
                /* No action to be done */
            }
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09();
    6b4c:	f008 ff1a 	bl	f984 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09>
            (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PDDR |= ((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    6b50:	9b01      	ldr	r3, [sp, #4]
    6b52:	685a      	ldr	r2, [r3, #4]
    6b54:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6b58:	005b      	lsls	r3, r3, #1
    6b5a:	4413      	add	r3, r2
    6b5c:	881b      	ldrh	r3, [r3, #0]
    6b5e:	095b      	lsrs	r3, r3, #5
    6b60:	b29b      	uxth	r3, r3
    6b62:	461a      	mov	r2, r3
    6b64:	4b68      	ldr	r3, [pc, #416]	; (6d08 <Port_Ipw_Init_UnusedPins+0x26c>)
    6b66:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6b6a:	6959      	ldr	r1, [r3, #20]
    6b6c:	9b01      	ldr	r3, [sp, #4]
    6b6e:	685a      	ldr	r2, [r3, #4]
    6b70:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6b74:	005b      	lsls	r3, r3, #1
    6b76:	4413      	add	r3, r2
    6b78:	881b      	ldrh	r3, [r3, #0]
    6b7a:	f003 031f 	and.w	r3, r3, #31
    6b7e:	2201      	movs	r2, #1
    6b80:	409a      	lsls	r2, r3
    6b82:	9b01      	ldr	r3, [sp, #4]
    6b84:	6858      	ldr	r0, [r3, #4]
    6b86:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6b8a:	005b      	lsls	r3, r3, #1
    6b8c:	4403      	add	r3, r0
    6b8e:	881b      	ldrh	r3, [r3, #0]
    6b90:	095b      	lsrs	r3, r3, #5
    6b92:	b29b      	uxth	r3, r3
    6b94:	4618      	mov	r0, r3
    6b96:	4b5c      	ldr	r3, [pc, #368]	; (6d08 <Port_Ipw_Init_UnusedPins+0x26c>)
    6b98:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    6b9c:	430a      	orrs	r2, r1
    6b9e:	615a      	str	r2, [r3, #20]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09();
    6ba0:	f008 ff1c 	bl	f9dc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09>
    6ba4:	e086      	b.n	6cb4 <Port_Ipw_Init_UnusedPins+0x218>
        }
        /* The direction of pin is INPUT or HIGH Z */
        else
        {
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09();
    6ba6:	f008 feed 	bl	f984 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09>
            (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PDDR &= ~(((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex])));
    6baa:	9b01      	ldr	r3, [sp, #4]
    6bac:	685a      	ldr	r2, [r3, #4]
    6bae:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6bb2:	005b      	lsls	r3, r3, #1
    6bb4:	4413      	add	r3, r2
    6bb6:	881b      	ldrh	r3, [r3, #0]
    6bb8:	095b      	lsrs	r3, r3, #5
    6bba:	b29b      	uxth	r3, r3
    6bbc:	461a      	mov	r2, r3
    6bbe:	4b52      	ldr	r3, [pc, #328]	; (6d08 <Port_Ipw_Init_UnusedPins+0x26c>)
    6bc0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6bc4:	6959      	ldr	r1, [r3, #20]
    6bc6:	9b01      	ldr	r3, [sp, #4]
    6bc8:	685a      	ldr	r2, [r3, #4]
    6bca:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6bce:	005b      	lsls	r3, r3, #1
    6bd0:	4413      	add	r3, r2
    6bd2:	881b      	ldrh	r3, [r3, #0]
    6bd4:	f003 031f 	and.w	r3, r3, #31
    6bd8:	2201      	movs	r2, #1
    6bda:	fa02 f303 	lsl.w	r3, r2, r3
    6bde:	43da      	mvns	r2, r3
    6be0:	9b01      	ldr	r3, [sp, #4]
    6be2:	6858      	ldr	r0, [r3, #4]
    6be4:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6be8:	005b      	lsls	r3, r3, #1
    6bea:	4403      	add	r3, r0
    6bec:	881b      	ldrh	r3, [r3, #0]
    6bee:	095b      	lsrs	r3, r3, #5
    6bf0:	b29b      	uxth	r3, r3
    6bf2:	4618      	mov	r0, r3
    6bf4:	4b44      	ldr	r3, [pc, #272]	; (6d08 <Port_Ipw_Init_UnusedPins+0x26c>)
    6bf6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    6bfa:	400a      	ands	r2, r1
    6bfc:	615a      	str	r2, [r3, #20]
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09();
    6bfe:	f008 feed 	bl	f9dc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09>
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER
            SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10();
    6c02:	f008 ff11 	bl	fa28 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10>
            (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PIDR &= ~((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    6c06:	9b01      	ldr	r3, [sp, #4]
    6c08:	685a      	ldr	r2, [r3, #4]
    6c0a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6c0e:	005b      	lsls	r3, r3, #1
    6c10:	4413      	add	r3, r2
    6c12:	881b      	ldrh	r3, [r3, #0]
    6c14:	095b      	lsrs	r3, r3, #5
    6c16:	b29b      	uxth	r3, r3
    6c18:	461a      	mov	r2, r3
    6c1a:	4b3b      	ldr	r3, [pc, #236]	; (6d08 <Port_Ipw_Init_UnusedPins+0x26c>)
    6c1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6c20:	6999      	ldr	r1, [r3, #24]
    6c22:	9b01      	ldr	r3, [sp, #4]
    6c24:	685a      	ldr	r2, [r3, #4]
    6c26:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6c2a:	005b      	lsls	r3, r3, #1
    6c2c:	4413      	add	r3, r2
    6c2e:	881b      	ldrh	r3, [r3, #0]
    6c30:	f003 031f 	and.w	r3, r3, #31
    6c34:	2201      	movs	r2, #1
    6c36:	fa02 f303 	lsl.w	r3, r2, r3
    6c3a:	43da      	mvns	r2, r3
    6c3c:	9b01      	ldr	r3, [sp, #4]
    6c3e:	6858      	ldr	r0, [r3, #4]
    6c40:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6c44:	005b      	lsls	r3, r3, #1
    6c46:	4403      	add	r3, r0
    6c48:	881b      	ldrh	r3, [r3, #0]
    6c4a:	095b      	lsrs	r3, r3, #5
    6c4c:	b29b      	uxth	r3, r3
    6c4e:	4618      	mov	r0, r3
    6c50:	4b2d      	ldr	r3, [pc, #180]	; (6d08 <Port_Ipw_Init_UnusedPins+0x26c>)
    6c52:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    6c56:	400a      	ands	r2, r1
    6c58:	619a      	str	r2, [r3, #24]

            /* Check if the pin is HIGH-Z. In this case the driver needs to disable port input in PIDR register of GPIO IP */
            if (PORT_PIN_HIGH_Z == eLocalPDDIR)
    6c5a:	9b02      	ldr	r3, [sp, #8]
    6c5c:	2b03      	cmp	r3, #3
    6c5e:	d127      	bne.n	6cb0 <Port_Ipw_Init_UnusedPins+0x214>
            {
                (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PIDR |= ((uint32)1U << GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex]));
    6c60:	9b01      	ldr	r3, [sp, #4]
    6c62:	685a      	ldr	r2, [r3, #4]
    6c64:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6c68:	005b      	lsls	r3, r3, #1
    6c6a:	4413      	add	r3, r2
    6c6c:	881b      	ldrh	r3, [r3, #0]
    6c6e:	095b      	lsrs	r3, r3, #5
    6c70:	b29b      	uxth	r3, r3
    6c72:	461a      	mov	r2, r3
    6c74:	4b24      	ldr	r3, [pc, #144]	; (6d08 <Port_Ipw_Init_UnusedPins+0x26c>)
    6c76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6c7a:	6999      	ldr	r1, [r3, #24]
    6c7c:	9b01      	ldr	r3, [sp, #4]
    6c7e:	685a      	ldr	r2, [r3, #4]
    6c80:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6c84:	005b      	lsls	r3, r3, #1
    6c86:	4413      	add	r3, r2
    6c88:	881b      	ldrh	r3, [r3, #0]
    6c8a:	f003 031f 	and.w	r3, r3, #31
    6c8e:	2201      	movs	r2, #1
    6c90:	409a      	lsls	r2, r3
    6c92:	9b01      	ldr	r3, [sp, #4]
    6c94:	6858      	ldr	r0, [r3, #4]
    6c96:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6c9a:	005b      	lsls	r3, r3, #1
    6c9c:	4403      	add	r3, r0
    6c9e:	881b      	ldrh	r3, [r3, #0]
    6ca0:	095b      	lsrs	r3, r3, #5
    6ca2:	b29b      	uxth	r3, r3
    6ca4:	4618      	mov	r0, r3
    6ca6:	4b18      	ldr	r3, [pc, #96]	; (6d08 <Port_Ipw_Init_UnusedPins+0x26c>)
    6ca8:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    6cac:	430a      	orrs	r2, r1
    6cae:	619a      	str	r2, [r3, #24]
            }
            SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10();
    6cb0:	f008 fee6 	bl	fa80 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10>
#endif /* FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER */
        }
        /* Write PCR configuration from Configuration tool */
        (Port_au32PortCiPortBaseAddr[GPIO_PORT_U32(pConfigPtr->pUnusedPads[u16PinIndex])])->PCR[GPIO_CHANNEL_U32(pConfigPtr->pUnusedPads[u16PinIndex])] = u32LocalPCR;
    6cb4:	9b01      	ldr	r3, [sp, #4]
    6cb6:	685a      	ldr	r2, [r3, #4]
    6cb8:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6cbc:	005b      	lsls	r3, r3, #1
    6cbe:	4413      	add	r3, r2
    6cc0:	881b      	ldrh	r3, [r3, #0]
    6cc2:	095b      	lsrs	r3, r3, #5
    6cc4:	b29b      	uxth	r3, r3
    6cc6:	461a      	mov	r2, r3
    6cc8:	4b10      	ldr	r3, [pc, #64]	; (6d0c <Port_Ipw_Init_UnusedPins+0x270>)
    6cca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6cce:	9a01      	ldr	r2, [sp, #4]
    6cd0:	6851      	ldr	r1, [r2, #4]
    6cd2:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    6cd6:	0052      	lsls	r2, r2, #1
    6cd8:	440a      	add	r2, r1
    6cda:	8812      	ldrh	r2, [r2, #0]
    6cdc:	f002 021f 	and.w	r2, r2, #31
    6ce0:	9903      	ldr	r1, [sp, #12]
    6ce2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    for (u16PinIndex = (uint16)0U; u16PinIndex < u16NumUnusedPins; u16PinIndex++)
    6ce6:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    6cea:	3301      	adds	r3, #1
    6cec:	f8ad 3016 	strh.w	r3, [sp, #22]
    6cf0:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    6cf4:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    6cf8:	429a      	cmp	r2, r3
    6cfa:	f4ff aee7 	bcc.w	6acc <Port_Ipw_Init_UnusedPins+0x30>
    }
}
    6cfe:	bf00      	nop
    6d00:	bf00      	nop
    6d02:	b007      	add	sp, #28
    6d04:	f85d fb04 	ldr.w	pc, [sp], #4
    6d08:	00010f1c 	.word	0x00010f1c
    6d0c:	00010f08 	.word	0x00010f08

00006d10 <Port_Ipw_Init>:
*/
void Port_Ipw_Init
(
    const Port_ConfigType * pConfigPtr
)
{
    6d10:	b500      	push	{lr}
    6d12:	b085      	sub	sp, #20
    6d14:	9001      	str	r0, [sp, #4]
    uint16 u16PinIndex;

    uint8 u8NumDigFilterPorts          = (uint8)(pConfigPtr->u8NumDigitalFilterPorts);
    6d16:	9b01      	ldr	r3, [sp, #4]
    6d18:	7c1b      	ldrb	r3, [r3, #16]
    6d1a:	f88d 300d 	strb.w	r3, [sp, #13]
    uint8 u8Port;

    /* Initialize all configured digital filter ports. Use u16PinIndex variable as counter, even if we loop on a uint8 variable */
    for (u16PinIndex = (uint16)0U; u16PinIndex < (uint16)u8NumDigFilterPorts; u16PinIndex++)
    6d1e:	2300      	movs	r3, #0
    6d20:	f8ad 300e 	strh.w	r3, [sp, #14]
    6d24:	e035      	b.n	6d92 <Port_Ipw_Init+0x82>
    {
        u8Port = pConfigPtr->pDigitalFilterConfig[u16PinIndex].u8Port;
    6d26:	9b01      	ldr	r3, [sp, #4]
    6d28:	695a      	ldr	r2, [r3, #20]
    6d2a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    6d2e:	00db      	lsls	r3, r3, #3
    6d30:	4413      	add	r3, r2
    6d32:	781b      	ldrb	r3, [r3, #0]
    6d34:	f88d 300c 	strb.w	r3, [sp, #12]

        /* Set digital filter clock and width for the current port */
        Port_Ci_Port_Ip_ConfigDigitalFilter(Port_au32PortCiPortBaseAddr[u8Port], &(pConfigPtr->pDigitalFilterConfig[u16PinIndex]));
    6d38:	f89d 300c 	ldrb.w	r3, [sp, #12]
    6d3c:	4a1f      	ldr	r2, [pc, #124]	; (6dbc <Port_Ipw_Init+0xac>)
    6d3e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
    6d42:	9b01      	ldr	r3, [sp, #4]
    6d44:	695a      	ldr	r2, [r3, #20]
    6d46:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    6d4a:	00db      	lsls	r3, r3, #3
    6d4c:	4413      	add	r3, r2
    6d4e:	4619      	mov	r1, r3
    6d50:	f7ff fe39 	bl	69c6 <Port_Ci_Port_Ip_ConfigDigitalFilter>
        /* Enable digital filter for the pins selected by the user for the current port */
        SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15();
    6d54:	f009 f802 	bl	fd5c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15>
        (Port_au32PortCiPortBaseAddr[u8Port])->DFER |= (uint32)(pConfigPtr->pDigitalFilterConfig[u16PinIndex].u32PinMask);
    6d58:	f89d 300c 	ldrb.w	r3, [sp, #12]
    6d5c:	4a17      	ldr	r2, [pc, #92]	; (6dbc <Port_Ipw_Init+0xac>)
    6d5e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    6d62:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
    6d66:	9b01      	ldr	r3, [sp, #4]
    6d68:	695a      	ldr	r2, [r3, #20]
    6d6a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    6d6e:	00db      	lsls	r3, r3, #3
    6d70:	4413      	add	r3, r2
    6d72:	685a      	ldr	r2, [r3, #4]
    6d74:	f89d 300c 	ldrb.w	r3, [sp, #12]
    6d78:	4810      	ldr	r0, [pc, #64]	; (6dbc <Port_Ipw_Init+0xac>)
    6d7a:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
    6d7e:	430a      	orrs	r2, r1
    6d80:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
        SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15();
    6d84:	f009 f816 	bl	fdb4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15>
    for (u16PinIndex = (uint16)0U; u16PinIndex < (uint16)u8NumDigFilterPorts; u16PinIndex++)
    6d88:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    6d8c:	3301      	adds	r3, #1
    6d8e:	f8ad 300e 	strh.w	r3, [sp, #14]
    6d92:	f89d 300d 	ldrb.w	r3, [sp, #13]
    6d96:	b29b      	uxth	r3, r3
    6d98:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    6d9c:	429a      	cmp	r2, r3
    6d9e:	d3c2      	bcc.n	6d26 <Port_Ipw_Init+0x16>
    }

    (void)Port_Ci_Port_Ip_Init(NUM_OF_CONFIGURED_PINS, pConfigPtr->IpConfigPtr);
    6da0:	9b01      	ldr	r3, [sp, #4]
    6da2:	6a1b      	ldr	r3, [r3, #32]
    6da4:	4619      	mov	r1, r3
    6da6:	2002      	movs	r0, #2
    6da8:	f7ff fd98 	bl	68dc <Port_Ci_Port_Ip_Init>

    /* Initialize All Unused Port Pins */
    Port_Ipw_Init_UnusedPins(pConfigPtr);
    6dac:	9801      	ldr	r0, [sp, #4]
    6dae:	f7ff fe75 	bl	6a9c <Port_Ipw_Init_UnusedPins>
#endif /* ((STD_ON == PORT_SET_PIN_DIRECTION_API) || (STD_ON == PORT_SET_PIN_MODE_API) ||         \
           (defined(PORT_SET_2_PINS_DIRECTION_API) && (STD_ON == PORT_SET_2_PINS_DIRECTION_API))  \
          ) */
#endif /* (STD_ON == PORT_DEV_ERROR_DETECT) */

}
    6db2:	bf00      	nop
    6db4:	b005      	add	sp, #20
    6db6:	f85d fb04 	ldr.w	pc, [sp], #4
    6dba:	bf00      	nop
    6dbc:	00010f08 	.word	0x00010f08

00006dc0 <Port_Ipw_RefreshPortDirection>:
*/
void Port_Ipw_RefreshPortDirection
(
    const Port_ConfigType * pConfigPtr
)
{
    6dc0:	b500      	push	{lr}
    6dc2:	b085      	sub	sp, #20
    6dc4:	9001      	str	r0, [sp, #4]
    uint16 u16NumPins = pConfigPtr->u16NumPins;
    6dc6:	9b01      	ldr	r3, [sp, #4]
    6dc8:	881b      	ldrh	r3, [r3, #0]
    6dca:	f8ad 300c 	strh.w	r3, [sp, #12]
    /* Index of the port table */
    uint16 u16PinIndex;
    uint16 PinPad;

    /* Initialize All Configured Port Pins that aren't direction changable */
    for (u16PinIndex = (uint16)0U; u16PinIndex < u16NumPins; u16PinIndex++)
    6dce:	2300      	movs	r3, #0
    6dd0:	f8ad 300e 	strh.w	r3, [sp, #14]
    6dd4:	e0d2      	b.n	6f7c <Port_Ipw_RefreshPortDirection+0x1bc>
    {
        if (FALSE == pConfigPtr->pUsedPadConfig[u16PinIndex].bDC)
    6dd6:	9b01      	ldr	r3, [sp, #4]
    6dd8:	68d9      	ldr	r1, [r3, #12]
    6dda:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    6dde:	4613      	mov	r3, r2
    6de0:	009b      	lsls	r3, r3, #2
    6de2:	4413      	add	r3, r2
    6de4:	009b      	lsls	r3, r3, #2
    6de6:	440b      	add	r3, r1
    6de8:	7c5b      	ldrb	r3, [r3, #17]
    6dea:	f083 0301 	eor.w	r3, r3, #1
    6dee:	b2db      	uxtb	r3, r3
    6df0:	2b00      	cmp	r3, #0
    6df2:	f000 80be 	beq.w	6f72 <Port_Ipw_RefreshPortDirection+0x1b2>
        {
            /* On this platform we can only determine direction for the pins initialy configured as GPIOs */
            if (TRUE == pConfigPtr->pUsedPadConfig[u16PinIndex].bGPIO)
    6df6:	9b01      	ldr	r3, [sp, #4]
    6df8:	68d9      	ldr	r1, [r3, #12]
    6dfa:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    6dfe:	4613      	mov	r3, r2
    6e00:	009b      	lsls	r3, r3, #2
    6e02:	4413      	add	r3, r2
    6e04:	009b      	lsls	r3, r3, #2
    6e06:	440b      	add	r3, r1
    6e08:	7c1b      	ldrb	r3, [r3, #16]
    6e0a:	2b00      	cmp	r3, #0
    6e0c:	f000 80b1 	beq.w	6f72 <Port_Ipw_RefreshPortDirection+0x1b2>
            {
                /* Point to the Port Pin MSCR register address*/
                PinPad = pConfigPtr->pUsedPadConfig[u16PinIndex].Pin;
    6e10:	9b01      	ldr	r3, [sp, #4]
    6e12:	68d9      	ldr	r1, [r3, #12]
    6e14:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    6e18:	4613      	mov	r3, r2
    6e1a:	009b      	lsls	r3, r3, #2
    6e1c:	4413      	add	r3, r2
    6e1e:	009b      	lsls	r3, r3, #2
    6e20:	440b      	add	r3, r1
    6e22:	881b      	ldrh	r3, [r3, #0]
    6e24:	f8ad 300a 	strh.w	r3, [sp, #10]

                /* Configures Port Pin as Output */
                if (PORT_PIN_OUT == pConfigPtr->pUsedPadConfig[u16PinIndex].ePadDir)
    6e28:	9b01      	ldr	r3, [sp, #4]
    6e2a:	68d9      	ldr	r1, [r3, #12]
    6e2c:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    6e30:	4613      	mov	r3, r2
    6e32:	009b      	lsls	r3, r3, #2
    6e34:	4413      	add	r3, r2
    6e36:	009b      	lsls	r3, r3, #2
    6e38:	440b      	add	r3, r1
    6e3a:	68db      	ldr	r3, [r3, #12]
    6e3c:	2b02      	cmp	r3, #2
    6e3e:	d11d      	bne.n	6e7c <Port_Ipw_RefreshPortDirection+0xbc>
                {
                    /* Configure the pin direction as output in the PDDR register of GPIO IP */
                    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19();
    6e40:	f009 f8d4 	bl	ffec <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19>
                    (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(PinPad)])->PDDR |= ((uint32)1U << GPIO_CHANNEL_U32(PinPad));
    6e44:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6e48:	095b      	lsrs	r3, r3, #5
    6e4a:	b29b      	uxth	r3, r3
    6e4c:	461a      	mov	r2, r3
    6e4e:	4b51      	ldr	r3, [pc, #324]	; (6f94 <Port_Ipw_RefreshPortDirection+0x1d4>)
    6e50:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6e54:	6959      	ldr	r1, [r3, #20]
    6e56:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6e5a:	f003 031f 	and.w	r3, r3, #31
    6e5e:	2201      	movs	r2, #1
    6e60:	409a      	lsls	r2, r3
    6e62:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6e66:	095b      	lsrs	r3, r3, #5
    6e68:	b29b      	uxth	r3, r3
    6e6a:	4618      	mov	r0, r3
    6e6c:	4b49      	ldr	r3, [pc, #292]	; (6f94 <Port_Ipw_RefreshPortDirection+0x1d4>)
    6e6e:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    6e72:	430a      	orrs	r2, r1
    6e74:	615a      	str	r2, [r3, #20]
                    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19();
    6e76:	f009 f8e5 	bl	10044 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19>
    6e7a:	e07a      	b.n	6f72 <Port_Ipw_RefreshPortDirection+0x1b2>
                }
                /* Configures Port Pin as Input or High-Z*/
                else if ((PORT_PIN_IN == pConfigPtr->pUsedPadConfig[u16PinIndex].ePadDir) || (PORT_PIN_HIGH_Z == pConfigPtr->pUsedPadConfig[u16PinIndex].ePadDir))
    6e7c:	9b01      	ldr	r3, [sp, #4]
    6e7e:	68d9      	ldr	r1, [r3, #12]
    6e80:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    6e84:	4613      	mov	r3, r2
    6e86:	009b      	lsls	r3, r3, #2
    6e88:	4413      	add	r3, r2
    6e8a:	009b      	lsls	r3, r3, #2
    6e8c:	440b      	add	r3, r1
    6e8e:	68db      	ldr	r3, [r3, #12]
    6e90:	2b01      	cmp	r3, #1
    6e92:	d00b      	beq.n	6eac <Port_Ipw_RefreshPortDirection+0xec>
    6e94:	9b01      	ldr	r3, [sp, #4]
    6e96:	68d9      	ldr	r1, [r3, #12]
    6e98:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    6e9c:	4613      	mov	r3, r2
    6e9e:	009b      	lsls	r3, r3, #2
    6ea0:	4413      	add	r3, r2
    6ea2:	009b      	lsls	r3, r3, #2
    6ea4:	440b      	add	r3, r1
    6ea6:	68db      	ldr	r3, [r3, #12]
    6ea8:	2b03      	cmp	r3, #3
    6eaa:	d162      	bne.n	6f72 <Port_Ipw_RefreshPortDirection+0x1b2>
                {
                    /* Configure the pin direction as input in the PDDR register of GPIO IP */
                    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19();
    6eac:	f009 f89e 	bl	ffec <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19>
                    (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(PinPad)])->PDDR &= ~((uint32)1U << GPIO_CHANNEL_U32(PinPad));
    6eb0:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6eb4:	095b      	lsrs	r3, r3, #5
    6eb6:	b29b      	uxth	r3, r3
    6eb8:	461a      	mov	r2, r3
    6eba:	4b36      	ldr	r3, [pc, #216]	; (6f94 <Port_Ipw_RefreshPortDirection+0x1d4>)
    6ebc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6ec0:	6959      	ldr	r1, [r3, #20]
    6ec2:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6ec6:	f003 031f 	and.w	r3, r3, #31
    6eca:	2201      	movs	r2, #1
    6ecc:	fa02 f303 	lsl.w	r3, r2, r3
    6ed0:	43da      	mvns	r2, r3
    6ed2:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6ed6:	095b      	lsrs	r3, r3, #5
    6ed8:	b29b      	uxth	r3, r3
    6eda:	4618      	mov	r0, r3
    6edc:	4b2d      	ldr	r3, [pc, #180]	; (6f94 <Port_Ipw_RefreshPortDirection+0x1d4>)
    6ede:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    6ee2:	400a      	ands	r2, r1
    6ee4:	615a      	str	r2, [r3, #20]
                    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19();
    6ee6:	f009 f8ad 	bl	10044 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19>
#ifdef FEATURE_PORT_CI_PORT_IP_HAS_PIDR_REGISTER
                    SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20();
    6eea:	f009 f8d1 	bl	10090 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20>
                    (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(PinPad)])->PIDR &= ~((uint32)1U << GPIO_CHANNEL_U32(PinPad));
    6eee:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6ef2:	095b      	lsrs	r3, r3, #5
    6ef4:	b29b      	uxth	r3, r3
    6ef6:	461a      	mov	r2, r3
    6ef8:	4b26      	ldr	r3, [pc, #152]	; (6f94 <Port_Ipw_RefreshPortDirection+0x1d4>)
    6efa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6efe:	6999      	ldr	r1, [r3, #24]
    6f00:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6f04:	f003 031f 	and.w	r3, r3, #31
    6f08:	2201      	movs	r2, #1
    6f0a:	fa02 f303 	lsl.w	r3, r2, r3
    6f0e:	43da      	mvns	r2, r3
    6f10:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6f14:	095b      	lsrs	r3, r3, #5
    6f16:	b29b      	uxth	r3, r3
    6f18:	4618      	mov	r0, r3
    6f1a:	4b1e      	ldr	r3, [pc, #120]	; (6f94 <Port_Ipw_RefreshPortDirection+0x1d4>)
    6f1c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    6f20:	400a      	ands	r2, r1
    6f22:	619a      	str	r2, [r3, #24]

                    /* Check if the pin is HIGH-Z. In this case the driver needs to disable port input in PIDR register of GPIO IP*/
                    if (PORT_PIN_HIGH_Z == pConfigPtr->pUsedPadConfig[u16PinIndex].ePadDir)
    6f24:	9b01      	ldr	r3, [sp, #4]
    6f26:	68d9      	ldr	r1, [r3, #12]
    6f28:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    6f2c:	4613      	mov	r3, r2
    6f2e:	009b      	lsls	r3, r3, #2
    6f30:	4413      	add	r3, r2
    6f32:	009b      	lsls	r3, r3, #2
    6f34:	440b      	add	r3, r1
    6f36:	68db      	ldr	r3, [r3, #12]
    6f38:	2b03      	cmp	r3, #3
    6f3a:	d118      	bne.n	6f6e <Port_Ipw_RefreshPortDirection+0x1ae>
                    {
                        (Port_au32PortCiGpioBaseAddr[GPIO_PORT_U32(PinPad)])->PIDR |= ((uint32)1U << GPIO_CHANNEL_U32(PinPad));
    6f3c:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6f40:	095b      	lsrs	r3, r3, #5
    6f42:	b29b      	uxth	r3, r3
    6f44:	461a      	mov	r2, r3
    6f46:	4b13      	ldr	r3, [pc, #76]	; (6f94 <Port_Ipw_RefreshPortDirection+0x1d4>)
    6f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    6f4c:	6999      	ldr	r1, [r3, #24]
    6f4e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6f52:	f003 031f 	and.w	r3, r3, #31
    6f56:	2201      	movs	r2, #1
    6f58:	409a      	lsls	r2, r3
    6f5a:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    6f5e:	095b      	lsrs	r3, r3, #5
    6f60:	b29b      	uxth	r3, r3
    6f62:	4618      	mov	r0, r3
    6f64:	4b0b      	ldr	r3, [pc, #44]	; (6f94 <Port_Ipw_RefreshPortDirection+0x1d4>)
    6f66:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    6f6a:	430a      	orrs	r2, r1
    6f6c:	619a      	str	r2, [r3, #24]
                    }
                    SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20();
    6f6e:	f009 f8bb 	bl	100e8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20>
    for (u16PinIndex = (uint16)0U; u16PinIndex < u16NumPins; u16PinIndex++)
    6f72:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    6f76:	3301      	adds	r3, #1
    6f78:	f8ad 300e 	strh.w	r3, [sp, #14]
    6f7c:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    6f80:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    6f84:	429a      	cmp	r2, r3
    6f86:	f4ff af26 	bcc.w	6dd6 <Port_Ipw_RefreshPortDirection+0x16>
                    /* Do nothing. Else branch present in order to avoid MISRA's violations */
                }
            }
        }
    }
}
    6f8a:	bf00      	nop
    6f8c:	bf00      	nop
    6f8e:	b005      	add	sp, #20
    6f90:	f85d fb04 	ldr.w	pc, [sp], #4
    6f94:	00010f1c 	.word	0x00010f1c

00006f98 <Adc_ReportDetRuntimeError>:
* @return     void
* SWS_Adc_00530
*/
static inline void Adc_ReportDetRuntimeError(uint8 ServiceId,
                                             uint8 ErrorId)
{
    6f98:	b500      	push	{lr}
    6f9a:	b083      	sub	sp, #12
    6f9c:	4603      	mov	r3, r0
    6f9e:	460a      	mov	r2, r1
    6fa0:	f88d 3007 	strb.w	r3, [sp, #7]
    6fa4:	4613      	mov	r3, r2
    6fa6:	f88d 3006 	strb.w	r3, [sp, #6]
    (void)Det_ReportRuntimeError((uint16)ADC_MODULE_ID, (uint8)0U, ServiceId, ErrorId);
    6faa:	f89d 3006 	ldrb.w	r3, [sp, #6]
    6fae:	f89d 2007 	ldrb.w	r2, [sp, #7]
    6fb2:	2100      	movs	r1, #0
    6fb4:	207b      	movs	r0, #123	; 0x7b
    6fb6:	f009 fb37 	bl	10628 <Det_ReportRuntimeError>
}
    6fba:	bf00      	nop
    6fbc:	b003      	add	sp, #12
    6fbe:	f85d fb04 	ldr.w	pc, [sp], #4

00006fc2 <Adc_ValidateNotBusyNoQueue>:
* @retval     E_OK:           The call means that unit is not busy
* @retval     E_NOT_OK:       The call means that unit is busy
*/
static inline Std_ReturnType Adc_ValidateNotBusyNoQueue(Adc_HwUnitType Unit,
                                                        uint8 ServiceId)
{
    6fc2:	b500      	push	{lr}
    6fc4:	b085      	sub	sp, #20
    6fc6:	4603      	mov	r3, r0
    6fc8:	460a      	mov	r2, r1
    6fca:	f88d 3007 	strb.w	r3, [sp, #7]
    6fce:	4613      	mov	r3, r2
    6fd0:	f88d 3006 	strb.w	r3, [sp, #6]
    Std_ReturnType ErrorFound = (Std_ReturnType)E_OK;
    6fd4:	2300      	movs	r3, #0
    6fd6:	f88d 300f 	strb.w	r3, [sp, #15]
#if (ADC_HW_TRIGGER_API == STD_ON)
    Adc_GroupType OngoingHwGroupId;
#endif /* (ADC_HW_TRIGGER_API == STD_ON) */
    const Adc_QueueIndexType NoGroupsInSwNormalQueue = Adc_axUnitStatus[Unit].SwNormalQueueIndex;
    6fda:	f89d 3007 	ldrb.w	r3, [sp, #7]
    6fde:	4a0c      	ldr	r2, [pc, #48]	; (7010 <Adc_ValidateNotBusyNoQueue+0x4e>)
    6fe0:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    6fe4:	f8ad 300c 	strh.w	r3, [sp, #12]
#if (ADC_HW_TRIGGER_API == STD_ON)
    OngoingHwGroupId = Adc_axUnitStatus[Unit].OngoingHwGroup;
#endif /* (ADC_HW_TRIGGER_API == STD_ON) */
    /* CPR_RTD_00035.adc, CPR_RTD_00325.adc, CPR_RTD_00326.adc, CPR_RTD_00327.adc */
    /* Check for ongoing conversions */
    if ((NoGroupsInSwNormalQueue > (Adc_QueueIndexType)0U)
    6fe8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    6fec:	2b00      	cmp	r3, #0
    6fee:	d008      	beq.n	7002 <Adc_ValidateNotBusyNoQueue+0x40>
        || (OngoingHwGroupId != ADC_INVALID_HW_GROUP_ID)
#endif /* (ADC_HW_TRIGGER_API == STD_ON) */
       )
    {
        /* SWS_Adc_00321, SWS_Adc_00346, SWS_Adc_00426 */
        Adc_ReportDetRuntimeError(ServiceId, (uint8)ADC_E_BUSY);
    6ff0:	f89d 3006 	ldrb.w	r3, [sp, #6]
    6ff4:	210b      	movs	r1, #11
    6ff6:	4618      	mov	r0, r3
    6ff8:	f7ff ffce 	bl	6f98 <Adc_ReportDetRuntimeError>
        ErrorFound = (Std_ReturnType)E_NOT_OK;
    6ffc:	2301      	movs	r3, #1
    6ffe:	f88d 300f 	strb.w	r3, [sp, #15]
    }
    return ErrorFound;
    7002:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    7006:	4618      	mov	r0, r3
    7008:	b005      	add	sp, #20
    700a:	f85d fb04 	ldr.w	pc, [sp], #4
    700e:	bf00      	nop
    7010:	1fff8d00 	.word	0x1fff8d00

00007014 <Adc_ValidateNotBusyNoPrio>:
* @retval     E_NOT_OK:       The call is not valid
*/
static inline Std_ReturnType Adc_ValidateNotBusyNoPrio(Adc_GroupType Group,
                                                       boolean Implicitly,
                                                       uint8 CoreId)
{
    7014:	b500      	push	{lr}
    7016:	b085      	sub	sp, #20
    7018:	4603      	mov	r3, r0
    701a:	f8ad 3006 	strh.w	r3, [sp, #6]
    701e:	460b      	mov	r3, r1
    7020:	f88d 3005 	strb.w	r3, [sp, #5]
    7024:	4613      	mov	r3, r2
    7026:	f88d 3004 	strb.w	r3, [sp, #4]
    Std_ReturnType ValidState = (Std_ReturnType)E_NOT_OK;
    702a:	2301      	movs	r3, #1
    702c:	f88d 300f 	strb.w	r3, [sp, #15]
    ValidState =  Adc_ValidateNotBusyNoQueue(LogicalHwUnitId, ADC_STARTGROUPCONVERSION_ID);

    (void)Implicitly;
    (void)Group;
#else /* ADC_ENABLE_QUEUING == STD_ON */
    Conversion = Adc_axGroupStatus[Group].Conversion;
    7030:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7034:	4917      	ldr	r1, [pc, #92]	; (7094 <Adc_ValidateNotBusyNoPrio+0x80>)
    7036:	4613      	mov	r3, r2
    7038:	009b      	lsls	r3, r3, #2
    703a:	4413      	add	r3, r2
    703c:	009b      	lsls	r3, r3, #2
    703e:	440b      	add	r3, r1
    7040:	681b      	ldr	r3, [r3, #0]
    7042:	9302      	str	r3, [sp, #8]
    /* SWS_Adc_00351 */
    if ((FALSE == Implicitly) && (ADC_IDLE != Conversion))
    7044:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7048:	f083 0301 	eor.w	r3, r3, #1
    704c:	b2db      	uxtb	r3, r3
    704e:	2b00      	cmp	r3, #0
    7050:	d007      	beq.n	7062 <Adc_ValidateNotBusyNoPrio+0x4e>
    7052:	9b02      	ldr	r3, [sp, #8]
    7054:	2b00      	cmp	r3, #0
    7056:	d004      	beq.n	7062 <Adc_ValidateNotBusyNoPrio+0x4e>
    {
        Adc_ReportDetRuntimeError((uint8)ADC_STARTGROUPCONVERSION_ID, (uint8)ADC_E_BUSY);
    7058:	210b      	movs	r1, #11
    705a:	2002      	movs	r0, #2
    705c:	f7ff ff9c 	bl	6f98 <Adc_ReportDetRuntimeError>
    7060:	e011      	b.n	7086 <Adc_ValidateNotBusyNoPrio+0x72>
    }
    /* SWS_Adc_00428 */
    else if ((TRUE == Implicitly) && (ADC_IDLE != Conversion) && \
    7062:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7066:	2b00      	cmp	r3, #0
    7068:	d00a      	beq.n	7080 <Adc_ValidateNotBusyNoPrio+0x6c>
    706a:	9b02      	ldr	r3, [sp, #8]
    706c:	2b00      	cmp	r3, #0
    706e:	d007      	beq.n	7080 <Adc_ValidateNotBusyNoPrio+0x6c>
    7070:	9b02      	ldr	r3, [sp, #8]
    7072:	2b03      	cmp	r3, #3
    7074:	d004      	beq.n	7080 <Adc_ValidateNotBusyNoPrio+0x6c>
             (ADC_STREAM_COMPLETED != Conversion) \
            )
    {
        Adc_ReportDetRuntimeError((uint8)ADC_STARTGROUPCONVERSION_ID, (uint8)ADC_E_BUSY);
    7076:	210b      	movs	r1, #11
    7078:	2002      	movs	r0, #2
    707a:	f7ff ff8d 	bl	6f98 <Adc_ReportDetRuntimeError>
    707e:	e002      	b.n	7086 <Adc_ValidateNotBusyNoPrio+0x72>
    }
    else
    {
        ValidState = (Std_ReturnType)E_OK;
    7080:	2300      	movs	r3, #0
    7082:	f88d 300f 	strb.w	r3, [sp, #15]
    }
    (void)CoreId;
#endif /* ADC_ENABLE_QUEUING */

    return ValidState;
    7086:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    708a:	4618      	mov	r0, r3
    708c:	b005      	add	sp, #20
    708e:	f85d fb04 	ldr.w	pc, [sp], #4
    7092:	bf00      	nop
    7094:	1fff8cec 	.word	0x1fff8cec

00007098 <Adc_ValidateCheckGroupNotConversion>:
* @retval       E_OK:           The call means that at least one group is not busy
* @retval       E_NOT_OK:       The call means that at least one group is busy
*/
static inline Std_ReturnType Adc_ValidateCheckGroupNotConversion(uint8 ServiceId,
                                                                 uint8 CoreId)
{
    7098:	b500      	push	{lr}
    709a:	b087      	sub	sp, #28
    709c:	4603      	mov	r3, r0
    709e:	460a      	mov	r2, r1
    70a0:	f88d 3007 	strb.w	r3, [sp, #7]
    70a4:	4613      	mov	r3, r2
    70a6:	f88d 3006 	strb.w	r3, [sp, #6]
    Adc_StatusType Conversion;
    Adc_GroupType GroupIter;
    Adc_GroupType GroupId;
    Std_ReturnType ErrorFound = (Std_ReturnType)E_OK;
    70aa:	2300      	movs	r3, #0
    70ac:	f88d 3015 	strb.w	r3, [sp, #21]

    for (GroupIter = 0U; GroupIter < (Adc_GroupType)Adc_apxCfgPtr[CoreId]->GroupCount; GroupIter++)
    70b0:	2300      	movs	r3, #0
    70b2:	f8ad 3016 	strh.w	r3, [sp, #22]
    70b6:	e02c      	b.n	7112 <Adc_ValidateCheckGroupNotConversion+0x7a>
    {
        GroupId = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIter].GroupId;
    70b8:	f89d 3006 	ldrb.w	r3, [sp, #6]
    70bc:	4a1d      	ldr	r2, [pc, #116]	; (7134 <Adc_ValidateCheckGroupNotConversion+0x9c>)
    70be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    70c2:	685a      	ldr	r2, [r3, #4]
    70c4:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    70c8:	2134      	movs	r1, #52	; 0x34
    70ca:	fb01 f303 	mul.w	r3, r1, r3
    70ce:	4413      	add	r3, r2
    70d0:	881b      	ldrh	r3, [r3, #0]
    70d2:	f8ad 3012 	strh.w	r3, [sp, #18]
        Conversion = Adc_axGroupStatus[GroupId].Conversion;
    70d6:	f8bd 2012 	ldrh.w	r2, [sp, #18]
    70da:	4917      	ldr	r1, [pc, #92]	; (7138 <Adc_ValidateCheckGroupNotConversion+0xa0>)
    70dc:	4613      	mov	r3, r2
    70de:	009b      	lsls	r3, r3, #2
    70e0:	4413      	add	r3, r2
    70e2:	009b      	lsls	r3, r3, #2
    70e4:	440b      	add	r3, r1
    70e6:	681b      	ldr	r3, [r3, #0]
    70e8:	9303      	str	r3, [sp, #12]
        /*  Check if ADC is still converting */
        /* SWS_Adc_00112 */
        if ((ADC_IDLE != Conversion) && (ADC_STREAM_COMPLETED != Conversion))
    70ea:	9b03      	ldr	r3, [sp, #12]
    70ec:	2b00      	cmp	r3, #0
    70ee:	d00b      	beq.n	7108 <Adc_ValidateCheckGroupNotConversion+0x70>
    70f0:	9b03      	ldr	r3, [sp, #12]
    70f2:	2b03      	cmp	r3, #3
    70f4:	d008      	beq.n	7108 <Adc_ValidateCheckGroupNotConversion+0x70>
        {
            Adc_ReportDetRuntimeError(ServiceId, (uint8)ADC_E_BUSY);
    70f6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    70fa:	210b      	movs	r1, #11
    70fc:	4618      	mov	r0, r3
    70fe:	f7ff ff4b 	bl	6f98 <Adc_ReportDetRuntimeError>
            ErrorFound = (Std_ReturnType)E_NOT_OK;
    7102:	2301      	movs	r3, #1
    7104:	f88d 3015 	strb.w	r3, [sp, #21]
    for (GroupIter = 0U; GroupIter < (Adc_GroupType)Adc_apxCfgPtr[CoreId]->GroupCount; GroupIter++)
    7108:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    710c:	3301      	adds	r3, #1
    710e:	f8ad 3016 	strh.w	r3, [sp, #22]
    7112:	f89d 3006 	ldrb.w	r3, [sp, #6]
    7116:	4a07      	ldr	r2, [pc, #28]	; (7134 <Adc_ValidateCheckGroupNotConversion+0x9c>)
    7118:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    711c:	891b      	ldrh	r3, [r3, #8]
    711e:	f8bd 2016 	ldrh.w	r2, [sp, #22]
    7122:	429a      	cmp	r2, r3
    7124:	d3c8      	bcc.n	70b8 <Adc_ValidateCheckGroupNotConversion+0x20>
        }
    }
    return ErrorFound;
    7126:	f89d 3015 	ldrb.w	r3, [sp, #21]
}
    712a:	4618      	mov	r0, r3
    712c:	b007      	add	sp, #28
    712e:	f85d fb04 	ldr.w	pc, [sp], #4
    7132:	bf00      	nop
    7134:	1fff8ce8 	.word	0x1fff8ce8
    7138:	1fff8cec 	.word	0x1fff8cec

0000713c <Adc_ValidateDeInitNotBusy>:
* @return     Std_ReturnType  Standard return type.
* @retval     E_OK:           The call is valid
* @retval     E_NOT_OK:       The call is not valid
*/
static inline Std_ReturnType Adc_ValidateDeInitNotBusy(uint8 CoreId)
{
    713c:	b500      	push	{lr}
    713e:	b085      	sub	sp, #20
    7140:	4603      	mov	r3, r0
    7142:	f88d 3007 	strb.w	r3, [sp, #7]
    Std_ReturnType ErrorFound = (Std_ReturnType)E_OK;
    7146:	2300      	movs	r3, #0
    7148:	f88d 300f 	strb.w	r3, [sp, #15]
    Std_ReturnType ValidState = (Std_ReturnType)E_NOT_OK;
    714c:	2301      	movs	r3, #1
    714e:	f88d 300e 	strb.w	r3, [sp, #14]
    Adc_HwUnitType LogicalHwUnitId = 0U;
    7152:	2300      	movs	r3, #0
    7154:	f88d 300d 	strb.w	r3, [sp, #13]

    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS; LogicalHwUnitId++)
    7158:	2300      	movs	r3, #0
    715a:	f88d 300d 	strb.w	r3, [sp, #13]
    715e:	e01d      	b.n	719c <Adc_ValidateDeInitNotBusy+0x60>
    {
        if (Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcHwUnitArr[LogicalHwUnitId] == (uint8)STD_ON) /* HW unit enabled on current partition */
    7160:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7164:	4a1b      	ldr	r2, [pc, #108]	; (71d4 <Adc_ValidateDeInitNotBusy+0x98>)
    7166:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    716a:	681a      	ldr	r2, [r3, #0]
    716c:	f89d 300d 	ldrb.w	r3, [sp, #13]
    7170:	4413      	add	r3, r2
    7172:	7f9b      	ldrb	r3, [r3, #30]
    7174:	2b01      	cmp	r3, #1
    7176:	d10c      	bne.n	7192 <Adc_ValidateDeInitNotBusy+0x56>
        {
            ErrorFound = Adc_ValidateNotBusyNoQueue(LogicalHwUnitId, ADC_DEINIT_ID);
    7178:	f89d 300d 	ldrb.w	r3, [sp, #13]
    717c:	2101      	movs	r1, #1
    717e:	4618      	mov	r0, r3
    7180:	f7ff ff1f 	bl	6fc2 <Adc_ValidateNotBusyNoQueue>
    7184:	4603      	mov	r3, r0
    7186:	f88d 300f 	strb.w	r3, [sp, #15]
            if ((Std_ReturnType)E_NOT_OK == ErrorFound)
    718a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    718e:	2b01      	cmp	r3, #1
    7190:	d009      	beq.n	71a6 <Adc_ValidateDeInitNotBusy+0x6a>
    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS; LogicalHwUnitId++)
    7192:	f89d 300d 	ldrb.w	r3, [sp, #13]
    7196:	3301      	adds	r3, #1
    7198:	f88d 300d 	strb.w	r3, [sp, #13]
    719c:	f89d 300d 	ldrb.w	r3, [sp, #13]
    71a0:	2b01      	cmp	r3, #1
    71a2:	d9dd      	bls.n	7160 <Adc_ValidateDeInitNotBusy+0x24>
    71a4:	e000      	b.n	71a8 <Adc_ValidateDeInitNotBusy+0x6c>
            {
                break;
    71a6:	bf00      	nop
            }
        }
    }
    if ((Std_ReturnType)E_OK == ErrorFound)
    71a8:	f89d 300f 	ldrb.w	r3, [sp, #15]
    71ac:	2b00      	cmp	r3, #0
    71ae:	d10b      	bne.n	71c8 <Adc_ValidateDeInitNotBusy+0x8c>
    {
        if ((Std_ReturnType)E_OK == Adc_ValidateCheckGroupNotConversion(ADC_DEINIT_ID, CoreId))
    71b0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    71b4:	4619      	mov	r1, r3
    71b6:	2001      	movs	r0, #1
    71b8:	f7ff ff6e 	bl	7098 <Adc_ValidateCheckGroupNotConversion>
    71bc:	4603      	mov	r3, r0
    71be:	2b00      	cmp	r3, #0
    71c0:	d102      	bne.n	71c8 <Adc_ValidateDeInitNotBusy+0x8c>
        {
            ValidState = (Std_ReturnType)E_OK;
    71c2:	2300      	movs	r3, #0
    71c4:	f88d 300e 	strb.w	r3, [sp, #14]
        }
    }

    return ValidState;
    71c8:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
    71cc:	4618      	mov	r0, r3
    71ce:	b005      	add	sp, #20
    71d0:	f85d fb04 	ldr.w	pc, [sp], #4
    71d4:	1fff8ce8 	.word	0x1fff8ce8

000071d8 <Adc_ValidateSetupBufferNotBusy>:
* @return     Std_ReturnType  Standard return type.
* @retval     E_OK:           The call is valid
* @retval     E_NOT_OK:       The call is not valid
*/
static inline Std_ReturnType Adc_ValidateSetupBufferNotBusy(Adc_GroupType Group)
{
    71d8:	b500      	push	{lr}
    71da:	b085      	sub	sp, #20
    71dc:	4603      	mov	r3, r0
    71de:	f8ad 3006 	strh.w	r3, [sp, #6]
    Std_ReturnType ValidState = (Std_ReturnType)E_NOT_OK;
    71e2:	2301      	movs	r3, #1
    71e4:	f88d 300f 	strb.w	r3, [sp, #15]

    if (ADC_IDLE != Adc_axGroupStatus[Group].Conversion)
    71e8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    71ec:	490b      	ldr	r1, [pc, #44]	; (721c <Adc_ValidateSetupBufferNotBusy+0x44>)
    71ee:	4613      	mov	r3, r2
    71f0:	009b      	lsls	r3, r3, #2
    71f2:	4413      	add	r3, r2
    71f4:	009b      	lsls	r3, r3, #2
    71f6:	440b      	add	r3, r1
    71f8:	681b      	ldr	r3, [r3, #0]
    71fa:	2b00      	cmp	r3, #0
    71fc:	d004      	beq.n	7208 <Adc_ValidateSetupBufferNotBusy+0x30>
    {
        /* SWS_Adc_00433 */
        Adc_ReportDetRuntimeError(ADC_SETUPRESULTBUFFER_ID, (uint8)ADC_E_BUSY);
    71fe:	210b      	movs	r1, #11
    7200:	200c      	movs	r0, #12
    7202:	f7ff fec9 	bl	6f98 <Adc_ReportDetRuntimeError>
    7206:	e002      	b.n	720e <Adc_ValidateSetupBufferNotBusy+0x36>
    }
    else
    {
        ValidState = (Std_ReturnType)E_OK;
    7208:	2300      	movs	r3, #0
    720a:	f88d 300f 	strb.w	r3, [sp, #15]
    }
    return ValidState;
    720e:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    7212:	4618      	mov	r0, r3
    7214:	b005      	add	sp, #20
    7216:	f85d fb04 	ldr.w	pc, [sp], #4
    721a:	bf00      	nop
    721c:	1fff8cec 	.word	0x1fff8cec

00007220 <Adc_ValidateStateStartGroupConvNotBusy>:
* @retval     E_OK:           The call is valid
* @retval     E_NOT_OK:       The call is not valid
*/
static inline Std_ReturnType Adc_ValidateStateStartGroupConvNotBusy(Adc_GroupType Group,
                                                                    uint8 CoreId)
{
    7220:	b500      	push	{lr}
    7222:	b085      	sub	sp, #20
    7224:	4603      	mov	r3, r0
    7226:	460a      	mov	r2, r1
    7228:	f8ad 3006 	strh.w	r3, [sp, #6]
    722c:	4613      	mov	r3, r2
    722e:	f88d 3005 	strb.w	r3, [sp, #5]
    Adc_GroupType GroupIndex;
    Std_ReturnType ValidState = (Std_ReturnType)E_OK;
    7232:	2300      	movs	r3, #0
    7234:	f88d 300f 	strb.w	r3, [sp, #15]
    boolean Implicitly = FALSE;
    7238:	2300      	movs	r3, #0
    723a:	f88d 300e 	strb.w	r3, [sp, #14]
    Adc_GroupType HwGroupId;
    Adc_GroupConvType TypeHwGroup;
#endif /* (STD_ON == ADC_HW_TRIGGER_API) */

    /* Get the mapping index of group in the current partition */
    GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    723e:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7242:	4a32      	ldr	r2, [pc, #200]	; (730c <Adc_ValidateStateStartGroupConvNotBusy+0xec>)
    7244:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7248:	68da      	ldr	r2, [r3, #12]
    724a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    724e:	005b      	lsls	r3, r3, #1
    7250:	4413      	add	r3, r2
    7252:	881b      	ldrh	r3, [r3, #0]
    7254:	f8ad 300c 	strh.w	r3, [sp, #12]
    if ((ADC_CONV_MODE_ONESHOT == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) || \
    7258:	f89d 3005 	ldrb.w	r3, [sp, #5]
    725c:	4a2b      	ldr	r2, [pc, #172]	; (730c <Adc_ValidateStateStartGroupConvNotBusy+0xec>)
    725e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7262:	685a      	ldr	r2, [r3, #4]
    7264:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    7268:	2134      	movs	r1, #52	; 0x34
    726a:	fb01 f303 	mul.w	r3, r1, r3
    726e:	4413      	add	r3, r2
    7270:	689b      	ldr	r3, [r3, #8]
    7272:	2b00      	cmp	r3, #0
    7274:	d02c      	beq.n	72d0 <Adc_ValidateStateStartGroupConvNotBusy+0xb0>
        ((ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) && \
    7276:	f89d 3005 	ldrb.w	r3, [sp, #5]
    727a:	4a24      	ldr	r2, [pc, #144]	; (730c <Adc_ValidateStateStartGroupConvNotBusy+0xec>)
    727c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7280:	685a      	ldr	r2, [r3, #4]
    7282:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    7286:	2134      	movs	r1, #52	; 0x34
    7288:	fb01 f303 	mul.w	r3, r1, r3
    728c:	4413      	add	r3, r2
    728e:	689b      	ldr	r3, [r3, #8]
    if ((ADC_CONV_MODE_ONESHOT == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) || \
    7290:	2b01      	cmp	r3, #1
    7292:	d120      	bne.n	72d6 <Adc_ValidateStateStartGroupConvNotBusy+0xb6>
        (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) && \
    7294:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7298:	4a1c      	ldr	r2, [pc, #112]	; (730c <Adc_ValidateStateStartGroupConvNotBusy+0xec>)
    729a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    729e:	685a      	ldr	r2, [r3, #4]
    72a0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    72a4:	2134      	movs	r1, #52	; 0x34
    72a6:	fb01 f303 	mul.w	r3, r1, r3
    72aa:	4413      	add	r3, r2
    72ac:	685b      	ldr	r3, [r3, #4]
        ((ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) && \
    72ae:	2b01      	cmp	r3, #1
    72b0:	d111      	bne.n	72d6 <Adc_ValidateStateStartGroupConvNotBusy+0xb6>
        (ADC_STREAM_BUFFER_LINEAR == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].BufferMode)
    72b2:	f89d 3005 	ldrb.w	r3, [sp, #5]
    72b6:	4a15      	ldr	r2, [pc, #84]	; (730c <Adc_ValidateStateStartGroupConvNotBusy+0xec>)
    72b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    72bc:	685a      	ldr	r2, [r3, #4]
    72be:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    72c2:	2134      	movs	r1, #52	; 0x34
    72c4:	fb01 f303 	mul.w	r3, r1, r3
    72c8:	4413      	add	r3, r2
    72ca:	699b      	ldr	r3, [r3, #24]
        (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) && \
    72cc:	2b00      	cmp	r3, #0
    72ce:	d102      	bne.n	72d6 <Adc_ValidateStateStartGroupConvNotBusy+0xb6>
        )
       )
    {
        /* The current group can be implicitly stopped */
        Implicitly = TRUE;
    72d0:	2301      	movs	r3, #1
    72d2:	f88d 300e 	strb.w	r3, [sp, #14]
    {
        ValidState = (Std_ReturnType)E_NOT_OK;
    }
#endif /* (ADC_ENABLE_CTU_CONTROL_MODE_API == STD_ON) */

    if ((Std_ReturnType)E_NOT_OK == ValidState)
    72d6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    72da:	2b01      	cmp	r3, #1
    72dc:	d104      	bne.n	72e8 <Adc_ValidateStateStartGroupConvNotBusy+0xc8>
    {
        Adc_ReportDetRuntimeError(ADC_STARTGROUPCONVERSION_ID, (uint8)ADC_E_BUSY);
    72de:	210b      	movs	r1, #11
    72e0:	2002      	movs	r0, #2
    72e2:	f7ff fe59 	bl	6f98 <Adc_ReportDetRuntimeError>
    72e6:	e00b      	b.n	7300 <Adc_ValidateStateStartGroupConvNotBusy+0xe0>
    }
    else
    {
#if (ADC_PRIORITY_IMPLEMENTATION == ADC_PRIORITY_NONE)
        ValidState = Adc_ValidateNotBusyNoPrio(Group, Implicitly, CoreId);
    72e8:	f89d 2005 	ldrb.w	r2, [sp, #5]
    72ec:	f89d 100e 	ldrb.w	r1, [sp, #14]
    72f0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    72f4:	4618      	mov	r0, r3
    72f6:	f7ff fe8d 	bl	7014 <Adc_ValidateNotBusyNoPrio>
    72fa:	4603      	mov	r3, r0
    72fc:	f88d 300f 	strb.w	r3, [sp, #15]
#else /* ADC_PRIORITY_IMPLEMENTATION != ADC_PRIORITY_NONE */
        ValidState = Adc_ValidateNotBusyWithPrio(Group, Implicitly, CoreId);
#endif  /* ADC_PRIORITY_IMPLEMENTATION != ADC_PRIORITY_NONE */
    }
    return ValidState;
    7300:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    7304:	4618      	mov	r0, r3
    7306:	b005      	add	sp, #20
    7308:	f85d fb04 	ldr.w	pc, [sp], #4
    730c:	1fff8ce8 	.word	0x1fff8ce8

00007310 <Adc_ValidateStateNotIdle>:
* @retval     E_NOT_OK:       The call is not valid
*/
static inline Std_ReturnType Adc_ValidateStateNotIdle(uint8 ServiceId,
                                                      Adc_GroupType Group,
                                                      uint8 CoreId)
{
    7310:	b500      	push	{lr}
    7312:	b085      	sub	sp, #20
    7314:	4603      	mov	r3, r0
    7316:	f88d 3007 	strb.w	r3, [sp, #7]
    731a:	460b      	mov	r3, r1
    731c:	f8ad 3004 	strh.w	r3, [sp, #4]
    7320:	4613      	mov	r3, r2
    7322:	f88d 3006 	strb.w	r3, [sp, #6]
    Std_ReturnType ValidState = (Std_ReturnType)E_OK;
    7326:	2300      	movs	r3, #0
    7328:	f88d 300f 	strb.w	r3, [sp, #15]
    SwInjectedQueueIndex = Adc_axUnitStatus[LogicalHwUnitId].SwInjectedQueueIndex;
#else
    (void)CoreId;
#endif /* (ADC_SOFTWARE_INJECTED_CONVERSIONS_USED == STD_ON) */

    switch (ServiceId)
    732c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7330:	2b0b      	cmp	r3, #11
    7332:	d03b      	beq.n	73ac <Adc_ValidateStateNotIdle+0x9c>
    7334:	2b0b      	cmp	r3, #11
    7336:	dc4e      	bgt.n	73d6 <Adc_ValidateStateNotIdle+0xc6>
    7338:	2b03      	cmp	r3, #3
    733a:	d022      	beq.n	7382 <Adc_ValidateStateNotIdle+0x72>
    733c:	2b04      	cmp	r3, #4
    733e:	d14a      	bne.n	73d6 <Adc_ValidateStateNotIdle+0xc6>
    {
#if (ADC_READ_GROUP_API == STD_ON)
        case ADC_VALUEREADGROUP_ID:
        {
            if (ADC_IDLE == Adc_axGroupStatus[Group].Conversion)
    7340:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    7344:	492a      	ldr	r1, [pc, #168]	; (73f0 <Adc_ValidateStateNotIdle+0xe0>)
    7346:	4613      	mov	r3, r2
    7348:	009b      	lsls	r3, r3, #2
    734a:	4413      	add	r3, r2
    734c:	009b      	lsls	r3, r3, #2
    734e:	440b      	add	r3, r1
    7350:	681b      	ldr	r3, [r3, #0]
    7352:	2b00      	cmp	r3, #0
    7354:	d141      	bne.n	73da <Adc_ValidateStateNotIdle+0xca>
            {
                if (ADC_NOT_YET_CONVERTED == Adc_axGroupStatus[Group].AlreadyConverted)
    7356:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    735a:	4925      	ldr	r1, [pc, #148]	; (73f0 <Adc_ValidateStateNotIdle+0xe0>)
    735c:	4613      	mov	r3, r2
    735e:	009b      	lsls	r3, r3, #2
    7360:	4413      	add	r3, r2
    7362:	009b      	lsls	r3, r3, #2
    7364:	440b      	add	r3, r1
    7366:	3304      	adds	r3, #4
    7368:	681b      	ldr	r3, [r3, #0]
    736a:	2b00      	cmp	r3, #0
    736c:	d135      	bne.n	73da <Adc_ValidateStateNotIdle+0xca>
                {
                    /* SWS_Adc_00388 */
                    Adc_ReportDetRuntimeError(ServiceId, (uint8)ADC_E_IDLE);
    736e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7372:	210c      	movs	r1, #12
    7374:	4618      	mov	r0, r3
    7376:	f7ff fe0f 	bl	6f98 <Adc_ReportDetRuntimeError>
                    ValidState = (Std_ReturnType)E_NOT_OK;
    737a:	2301      	movs	r3, #1
    737c:	f88d 300f 	strb.w	r3, [sp, #15]
                }
            }
            break;
    7380:	e02b      	b.n	73da <Adc_ValidateStateNotIdle+0xca>
        }
#endif /* ADC_READ_GROUP_API == STD_ON */
        case ADC_STOPGROUPCONVERSION_ID:
        {
            if (ADC_IDLE == Adc_axGroupStatus[Group].Conversion)
    7382:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    7386:	491a      	ldr	r1, [pc, #104]	; (73f0 <Adc_ValidateStateNotIdle+0xe0>)
    7388:	4613      	mov	r3, r2
    738a:	009b      	lsls	r3, r3, #2
    738c:	4413      	add	r3, r2
    738e:	009b      	lsls	r3, r3, #2
    7390:	440b      	add	r3, r1
    7392:	681b      	ldr	r3, [r3, #0]
    7394:	2b00      	cmp	r3, #0
    7396:	d122      	bne.n	73de <Adc_ValidateStateNotIdle+0xce>
            {
                /* SWS_Adc_00241 */
                Adc_ReportDetRuntimeError(ServiceId, (uint8)ADC_E_IDLE);
    7398:	f89d 3007 	ldrb.w	r3, [sp, #7]
    739c:	210c      	movs	r1, #12
    739e:	4618      	mov	r0, r3
    73a0:	f7ff fdfa 	bl	6f98 <Adc_ReportDetRuntimeError>
                ValidState = (Std_ReturnType)E_NOT_OK;
    73a4:	2301      	movs	r3, #1
    73a6:	f88d 300f 	strb.w	r3, [sp, #15]
                    Adc_ReportDetRuntimeError(ServiceId, (uint8)ADC_E_BUSY);
                    ValidState = (Std_ReturnType)E_NOT_OK;
                }
#endif /* (ADC_SOFTWARE_INJECTED_CONVERSIONS_USED == STD_ON) */
            }
            break;
    73aa:	e018      	b.n	73de <Adc_ValidateStateNotIdle+0xce>
            break;
        }
#endif /* ADC_HW_TRIGGER_API == STD_ON */
        case ADC_GETSTREAMLASTPOINTER_ID:
        {
             if (ADC_IDLE == Adc_axGroupStatus[Group].Conversion)
    73ac:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    73b0:	490f      	ldr	r1, [pc, #60]	; (73f0 <Adc_ValidateStateNotIdle+0xe0>)
    73b2:	4613      	mov	r3, r2
    73b4:	009b      	lsls	r3, r3, #2
    73b6:	4413      	add	r3, r2
    73b8:	009b      	lsls	r3, r3, #2
    73ba:	440b      	add	r3, r1
    73bc:	681b      	ldr	r3, [r3, #0]
    73be:	2b00      	cmp	r3, #0
    73c0:	d10f      	bne.n	73e2 <Adc_ValidateStateNotIdle+0xd2>
             {
                 /* SWS_Adc_00215 */
                 Adc_ReportDetRuntimeError(ServiceId, (uint8)ADC_E_IDLE);
    73c2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    73c6:	210c      	movs	r1, #12
    73c8:	4618      	mov	r0, r3
    73ca:	f7ff fde5 	bl	6f98 <Adc_ReportDetRuntimeError>
                 ValidState = (Std_ReturnType)E_NOT_OK;
    73ce:	2301      	movs	r3, #1
    73d0:	f88d 300f 	strb.w	r3, [sp, #15]
             }
            break;
    73d4:	e005      	b.n	73e2 <Adc_ValidateStateNotIdle+0xd2>
        }
        default:
        {
            ; /* no-op */
            break;
    73d6:	bf00      	nop
    73d8:	e004      	b.n	73e4 <Adc_ValidateStateNotIdle+0xd4>
            break;
    73da:	bf00      	nop
    73dc:	e002      	b.n	73e4 <Adc_ValidateStateNotIdle+0xd4>
            break;
    73de:	bf00      	nop
    73e0:	e000      	b.n	73e4 <Adc_ValidateStateNotIdle+0xd4>
            break;
    73e2:	bf00      	nop
        }
    }

    return ValidState;
    73e4:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    73e8:	4618      	mov	r0, r3
    73ea:	b005      	add	sp, #20
    73ec:	f85d fb04 	ldr.w	pc, [sp], #4
    73f0:	1fff8cec 	.word	0x1fff8cec

000073f4 <Adc_InitGroupsStatus>:
* @return         void
*
* @pre            Driver must be initialized.
*/
static inline void Adc_InitGroupsStatus(uint8 CoreId)
{
    73f4:	b084      	sub	sp, #16
    73f6:	4603      	mov	r3, r0
    73f8:	f88d 3007 	strb.w	r3, [sp, #7]
    Adc_GroupType GroupCnt = 0U;
    73fc:	2300      	movs	r3, #0
    73fe:	f8ad 300e 	strh.w	r3, [sp, #14]
    Adc_GroupType GroupId = 0U;
    7402:	2300      	movs	r3, #0
    7404:	f8ad 300c 	strh.w	r3, [sp, #12]

    /* Initialize Group Status structures to beginning values */
    for (GroupCnt = 0U; GroupCnt < Adc_apxCfgPtr[CoreId]->GroupCount; GroupCnt++)
    7408:	2300      	movs	r3, #0
    740a:	f8ad 300e 	strh.w	r3, [sp, #14]
    740e:	e049      	b.n	74a4 <Adc_InitGroupsStatus+0xb0>
    {
        GroupId = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupCnt].GroupId;
    7410:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7414:	4a2a      	ldr	r2, [pc, #168]	; (74c0 <Adc_InitGroupsStatus+0xcc>)
    7416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    741a:	685a      	ldr	r2, [r3, #4]
    741c:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7420:	2134      	movs	r1, #52	; 0x34
    7422:	fb01 f303 	mul.w	r3, r1, r3
    7426:	4413      	add	r3, r2
    7428:	881b      	ldrh	r3, [r3, #0]
    742a:	f8ad 300c 	strh.w	r3, [sp, #12]
        /* SWS_Adc_00221, SWS_Adc_00307 */
        Adc_axGroupStatus[GroupId].Conversion = ADC_IDLE;
    742e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    7432:	4924      	ldr	r1, [pc, #144]	; (74c4 <Adc_InitGroupsStatus+0xd0>)
    7434:	4613      	mov	r3, r2
    7436:	009b      	lsls	r3, r3, #2
    7438:	4413      	add	r3, r2
    743a:	009b      	lsls	r3, r3, #2
    743c:	440b      	add	r3, r1
    743e:	2200      	movs	r2, #0
    7440:	601a      	str	r2, [r3, #0]
        /* this group was not converted yet */
        Adc_axGroupStatus[GroupId].AlreadyConverted = ADC_NOT_YET_CONVERTED;
    7442:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    7446:	491f      	ldr	r1, [pc, #124]	; (74c4 <Adc_InitGroupsStatus+0xd0>)
    7448:	4613      	mov	r3, r2
    744a:	009b      	lsls	r3, r3, #2
    744c:	4413      	add	r3, r2
    744e:	009b      	lsls	r3, r3, #2
    7450:	440b      	add	r3, r1
    7452:	3304      	adds	r3, #4
    7454:	2200      	movs	r2, #0
    7456:	601a      	str	r2, [r3, #0]

        Adc_axGroupStatus[GroupId].ResultIndex = 0U;
    7458:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    745c:	4919      	ldr	r1, [pc, #100]	; (74c4 <Adc_InitGroupsStatus+0xd0>)
    745e:	4613      	mov	r3, r2
    7460:	009b      	lsls	r3, r3, #2
    7462:	4413      	add	r3, r2
    7464:	009b      	lsls	r3, r3, #2
    7466:	440b      	add	r3, r1
    7468:	3308      	adds	r3, #8
    746a:	2200      	movs	r2, #0
    746c:	801a      	strh	r2, [r3, #0]
        Adc_axGroupStatus[GroupId].ResultsBufferPtr = NULL_PTR;
    746e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    7472:	4914      	ldr	r1, [pc, #80]	; (74c4 <Adc_InitGroupsStatus+0xd0>)
    7474:	4613      	mov	r3, r2
    7476:	009b      	lsls	r3, r3, #2
    7478:	4413      	add	r3, r2
    747a:	009b      	lsls	r3, r3, #2
    747c:	440b      	add	r3, r1
    747e:	330c      	adds	r3, #12
    7480:	2200      	movs	r2, #0
    7482:	601a      	str	r2, [r3, #0]
#ifdef ADC_CURRENT_CHANNEL_USED
        Adc_axGroupStatus[GroupId].CurrentChannel = 0U;
    7484:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    7488:	490e      	ldr	r1, [pc, #56]	; (74c4 <Adc_InitGroupsStatus+0xd0>)
    748a:	4613      	mov	r3, r2
    748c:	009b      	lsls	r3, r3, #2
    748e:	4413      	add	r3, r2
    7490:	009b      	lsls	r3, r3, #2
    7492:	440b      	add	r3, r1
    7494:	3310      	adds	r3, #16
    7496:	2200      	movs	r2, #0
    7498:	701a      	strb	r2, [r3, #0]
    for (GroupCnt = 0U; GroupCnt < Adc_apxCfgPtr[CoreId]->GroupCount; GroupCnt++)
    749a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    749e:	3301      	adds	r3, #1
    74a0:	f8ad 300e 	strh.w	r3, [sp, #14]
    74a4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    74a8:	4a05      	ldr	r2, [pc, #20]	; (74c0 <Adc_InitGroupsStatus+0xcc>)
    74aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    74ae:	891b      	ldrh	r3, [r3, #8]
    74b0:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    74b4:	429a      	cmp	r2, r3
    74b6:	d3ab      	bcc.n	7410 <Adc_InitGroupsStatus+0x1c>
        Adc_axRuntimeGroupChannel[GroupId].RuntimeChanMask = 0xFFFFFFFFUL;
#endif /* (ADC_IPW_PDB_AVAILABLE == STD_ON) */
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

    }
}
    74b8:	bf00      	nop
    74ba:	bf00      	nop
    74bc:	b004      	add	sp, #16
    74be:	4770      	bx	lr
    74c0:	1fff8ce8 	.word	0x1fff8ce8
    74c4:	1fff8cec 	.word	0x1fff8cec

000074c8 <Adc_InitUnitStatus>:
* @return         void
*
* @pre            Driver must be initialized.
*/
static inline void Adc_InitUnitStatus(uint8 CoreId)
{
    74c8:	b084      	sub	sp, #16
    74ca:	4603      	mov	r3, r0
    74cc:	f88d 3007 	strb.w	r3, [sp, #7]
    Adc_HwUnitType LogicalHwUnitId = 0U;
    74d0:	2300      	movs	r3, #0
    74d2:	f88d 300f 	strb.w	r3, [sp, #15]
    Adc_QueueIndexType QueueIdx = 0U;
    74d6:	2300      	movs	r3, #0
    74d8:	f8ad 300c 	strh.w	r3, [sp, #12]

    /* Loop for all configured hardware units in current partition */
    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS; LogicalHwUnitId++)
    74dc:	2300      	movs	r3, #0
    74de:	f88d 300f 	strb.w	r3, [sp, #15]
    74e2:	e035      	b.n	7550 <Adc_InitUnitStatus+0x88>
    {
        if (Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcHwUnitArr[LogicalHwUnitId] == (uint8)STD_ON) /* HW unit enabled on current partition */
    74e4:	f89d 3007 	ldrb.w	r3, [sp, #7]
    74e8:	4a1d      	ldr	r2, [pc, #116]	; (7560 <Adc_InitUnitStatus+0x98>)
    74ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    74ee:	681a      	ldr	r2, [r3, #0]
    74f0:	f89d 300f 	ldrb.w	r3, [sp, #15]
    74f4:	4413      	add	r3, r2
    74f6:	7f9b      	ldrb	r3, [r3, #30]
    74f8:	2b01      	cmp	r3, #1
    74fa:	d124      	bne.n	7546 <Adc_InitUnitStatus+0x7e>
        {
            /* Filled slots in the queue */
            Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex = 0U;
    74fc:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7500:	4a18      	ldr	r2, [pc, #96]	; (7564 <Adc_InitUnitStatus+0x9c>)
    7502:	2100      	movs	r1, #0
    7504:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
            /* Mark all the queue slots as "empty" */
            for (QueueIdx = 0U; QueueIdx < ADC_QUEUE_MAX_DEPTH_MAX; QueueIdx++)
    7508:	2300      	movs	r3, #0
    750a:	f8ad 300c 	strh.w	r3, [sp, #12]
    750e:	e00f      	b.n	7530 <Adc_InitUnitStatus+0x68>
            {
                Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueue[QueueIdx] = 0U;
    7510:	f89d 200f 	ldrb.w	r2, [sp, #15]
    7514:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    7518:	4912      	ldr	r1, [pc, #72]	; (7564 <Adc_InitUnitStatus+0x9c>)
    751a:	0092      	lsls	r2, r2, #2
    751c:	4413      	add	r3, r2
    751e:	005b      	lsls	r3, r3, #1
    7520:	440b      	add	r3, r1
    7522:	2200      	movs	r2, #0
    7524:	805a      	strh	r2, [r3, #2]
            for (QueueIdx = 0U; QueueIdx < ADC_QUEUE_MAX_DEPTH_MAX; QueueIdx++)
    7526:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    752a:	3301      	adds	r3, #1
    752c:	f8ad 300c 	strh.w	r3, [sp, #12]
    7530:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    7534:	2b01      	cmp	r3, #1
    7536:	d9eb      	bls.n	7510 <Adc_InitUnitStatus+0x48>
            /* If there is no ongoing HW group then HW trigger capability is disabled */
            Adc_axUnitStatus[LogicalHwUnitId].OngoingHwGroup = ADC_INVALID_HW_GROUP_ID;
#endif /* (ADC_HW_TRIGGER_API == STD_ON) */

#if (ADC_IPW_PDB_AVAILABLE == STD_ON)
            Adc_axUnitStatus[LogicalHwUnitId].Sc1Used = 0U;
    7538:	f89d 300f 	ldrb.w	r3, [sp, #15]
    753c:	4a09      	ldr	r2, [pc, #36]	; (7564 <Adc_InitUnitStatus+0x9c>)
    753e:	00db      	lsls	r3, r3, #3
    7540:	4413      	add	r3, r2
    7542:	2200      	movs	r2, #0
    7544:	719a      	strb	r2, [r3, #6]
    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS; LogicalHwUnitId++)
    7546:	f89d 300f 	ldrb.w	r3, [sp, #15]
    754a:	3301      	adds	r3, #1
    754c:	f88d 300f 	strb.w	r3, [sp, #15]
    7550:	f89d 300f 	ldrb.w	r3, [sp, #15]
    7554:	2b01      	cmp	r3, #1
    7556:	d9c5      	bls.n	74e4 <Adc_InitUnitStatus+0x1c>
#if (ADC_DUAL_CLOCK_MODE == STD_ON)
#if (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF)
    Adc_aeClockMode[CoreId] = ADC_NORMAL;
#endif /* (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF) */
#endif /* (ADC_DUAL_CLOCK_MODE == STD_ON) */
}
    7558:	bf00      	nop
    755a:	bf00      	nop
    755c:	b004      	add	sp, #16
    755e:	4770      	bx	lr
    7560:	1fff8ce8 	.word	0x1fff8ce8
    7564:	1fff8d00 	.word	0x1fff8d00

00007568 <Adc_CheckCurrentCoreId>:
* @retval       E_OK:           CoreId is valid
* @retval       E_NOT_OK:       CoreId is not valid
*/
static inline Std_ReturnType Adc_CheckCurrentCoreId(const Adc_ConfigType * CfgPtr,
                                                    uint8 CoreId)
{
    7568:	b084      	sub	sp, #16
    756a:	9001      	str	r0, [sp, #4]
    756c:	460b      	mov	r3, r1
    756e:	f88d 3003 	strb.w	r3, [sp, #3]
    uint8 Index = 0U;
    7572:	2300      	movs	r3, #0
    7574:	f88d 300f 	strb.w	r3, [sp, #15]
    Std_ReturnType ValidCoreId = (Std_ReturnType)E_NOT_OK;
    7578:	2301      	movs	r3, #1
    757a:	f88d 300e 	strb.w	r3, [sp, #14]

    if (CoreId == CfgPtr->CoreId)
    757e:	9b01      	ldr	r3, [sp, #4]
    7580:	7c1b      	ldrb	r3, [r3, #16]
    7582:	f89d 2003 	ldrb.w	r2, [sp, #3]
    7586:	429a      	cmp	r2, r3
    7588:	d11c      	bne.n	75c4 <Adc_CheckCurrentCoreId+0x5c>
    {
        for (Index = 0U; Index < CfgPtr->AssignedPartitionCount; Index++)
    758a:	2300      	movs	r3, #0
    758c:	f88d 300f 	strb.w	r3, [sp, #15]
    7590:	e012      	b.n	75b8 <Adc_CheckCurrentCoreId+0x50>
        {
            if (CoreId == CfgPtr->AssignmentPartitionPtr[Index])
    7592:	9b01      	ldr	r3, [sp, #4]
    7594:	695a      	ldr	r2, [r3, #20]
    7596:	f89d 300f 	ldrb.w	r3, [sp, #15]
    759a:	4413      	add	r3, r2
    759c:	781b      	ldrb	r3, [r3, #0]
    759e:	f89d 2003 	ldrb.w	r2, [sp, #3]
    75a2:	429a      	cmp	r2, r3
    75a4:	d103      	bne.n	75ae <Adc_CheckCurrentCoreId+0x46>
            {
                ValidCoreId = (Std_ReturnType)E_OK;
    75a6:	2300      	movs	r3, #0
    75a8:	f88d 300e 	strb.w	r3, [sp, #14]
                break;
    75ac:	e00a      	b.n	75c4 <Adc_CheckCurrentCoreId+0x5c>
        for (Index = 0U; Index < CfgPtr->AssignedPartitionCount; Index++)
    75ae:	f89d 300f 	ldrb.w	r3, [sp, #15]
    75b2:	3301      	adds	r3, #1
    75b4:	f88d 300f 	strb.w	r3, [sp, #15]
    75b8:	9b01      	ldr	r3, [sp, #4]
    75ba:	7e1b      	ldrb	r3, [r3, #24]
    75bc:	f89d 200f 	ldrb.w	r2, [sp, #15]
    75c0:	429a      	cmp	r2, r3
    75c2:	d3e6      	bcc.n	7592 <Adc_CheckCurrentCoreId+0x2a>
            }
        }
    }

    return ValidCoreId;
    75c4:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
    75c8:	4618      	mov	r0, r3
    75ca:	b004      	add	sp, #16
    75cc:	4770      	bx	lr

000075ce <Adc_UpdateStatusStartConversion>:
* SWS_Adc_00335
*/
static inline void Adc_UpdateStatusStartConversion(const Adc_GroupType Group,
                                                   const Adc_HwUnitType Unit,
                                                   uint8 CoreId)
{
    75ce:	b500      	push	{lr}
    75d0:	b085      	sub	sp, #20
    75d2:	4603      	mov	r3, r0
    75d4:	f8ad 3006 	strh.w	r3, [sp, #6]
    75d8:	460b      	mov	r3, r1
    75da:	f88d 3005 	strb.w	r3, [sp, #5]
    75de:	4613      	mov	r3, r2
    75e0:	f88d 3004 	strb.w	r3, [sp, #4]
#if (ADC_SOFTWARE_INJECTED_CONVERSIONS_USED == STD_ON)
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
#endif /* ADC_SOFTWARE_INJECTED_CONVERSIONS_USED == STD_ON */
    /* First available slot in the Queue */
#if ((ADC_PRIORITY_IMPLEMENTATION != ADC_PRIORITY_NONE) || ((ADC_ENABLE_QUEUING == STD_ON) && (ADC_QUEUE_MAX_DEPTH_MAX != 1U)))
    Adc_QueueIndexType QueueIndex = 0U;
    75e4:	2300      	movs	r3, #0
    75e6:	f8ad 300e 	strh.w	r3, [sp, #14]
#endif
#if (ADC_ENABLE_QUEUING == STD_ON)
    Adc_QueueIndexType SwNormalQueueIndex;
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
    Std_ReturnType TimeOutStatus = (Std_ReturnType)E_OK;
    75ea:	2300      	movs	r3, #0
    75ec:	f88d 300d 	strb.w	r3, [sp, #13]

    /* Mark the Group as BUSY when the Group goes to the Queue or gets started */
    /* SWS_Adc_00222 */
    Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
    75f0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    75f4:	493e      	ldr	r1, [pc, #248]	; (76f0 <Adc_UpdateStatusStartConversion+0x122>)
    75f6:	4613      	mov	r3, r2
    75f8:	009b      	lsls	r3, r3, #2
    75fa:	4413      	add	r3, r2
    75fc:	009b      	lsls	r3, r3, #2
    75fe:	440b      	add	r3, r1
    7600:	2201      	movs	r2, #1
    7602:	601a      	str	r2, [r3, #0]
    /* SWS_Adc_00431 */
    Adc_axGroupStatus[Group].ResultIndex = 0U;
    7604:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7608:	4939      	ldr	r1, [pc, #228]	; (76f0 <Adc_UpdateStatusStartConversion+0x122>)
    760a:	4613      	mov	r3, r2
    760c:	009b      	lsls	r3, r3, #2
    760e:	4413      	add	r3, r2
    7610:	009b      	lsls	r3, r3, #2
    7612:	440b      	add	r3, r1
    7614:	3308      	adds	r3, #8
    7616:	2200      	movs	r2, #0
    7618:	801a      	strh	r2, [r3, #0]
            }
        }
        SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01();
#else /* ADC_PRIORITY_IMPLEMENTATION == ADC_PRIORITY_NONE */
#if (ADC_ENABLE_QUEUING == STD_ON) && (ADC_QUEUE_MAX_DEPTH_MAX != 1U)
        SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01();
    761a:	f003 fec9 	bl	b3b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01>
        QueueIndex = Adc_axUnitStatus[Unit].SwNormalQueueIndex;
    761e:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7622:	4a34      	ldr	r2, [pc, #208]	; (76f4 <Adc_UpdateStatusStartConversion+0x126>)
    7624:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    7628:	f8ad 300e 	strh.w	r3, [sp, #14]
        if (QueueIndex > (Adc_QueueIndexType)0U)
    762c:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7630:	2b00      	cmp	r3, #0
    7632:	d016      	beq.n	7662 <Adc_UpdateStatusStartConversion+0x94>
        {
            /* Place the Group in the Queue */
            Adc_axUnitStatus[Unit].SwNormalQueue[QueueIndex] = Group;
    7634:	f89d 2005 	ldrb.w	r2, [sp, #5]
    7638:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    763c:	492d      	ldr	r1, [pc, #180]	; (76f4 <Adc_UpdateStatusStartConversion+0x126>)
    763e:	0092      	lsls	r2, r2, #2
    7640:	4413      	add	r3, r2
    7642:	005b      	lsls	r3, r3, #1
    7644:	440b      	add	r3, r1
    7646:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    764a:	805a      	strh	r2, [r3, #2]
            /* Increase the Queue Index */
            Adc_axUnitStatus[Unit].SwNormalQueueIndex++;
    764c:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7650:	4a28      	ldr	r2, [pc, #160]	; (76f4 <Adc_UpdateStatusStartConversion+0x126>)
    7652:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
    7656:	b292      	uxth	r2, r2
    7658:	3201      	adds	r2, #1
    765a:	b291      	uxth	r1, r2
    765c:	4a25      	ldr	r2, [pc, #148]	; (76f4 <Adc_UpdateStatusStartConversion+0x126>)
    765e:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
        }
        SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01();
    7662:	f003 fed1 	bl	b408 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01>
#else /* ADC_ENABLE_QUEUING == STD_OFF*/
    /* In this case all the StartConversion should be rejected by DET */
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
#endif /* ADC_PRIORITY_IMPLEMENTATION == ADC_PRIORITY_NONE */

        SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01();
    7666:	f003 fea3 	bl	b3b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01>
#if (ADC_ENABLE_QUEUING == STD_ON)
        SwNormalQueueIndex = Adc_axUnitStatus[Unit].SwNormalQueueIndex;
    766a:	f89d 3005 	ldrb.w	r3, [sp, #5]
    766e:	4a21      	ldr	r2, [pc, #132]	; (76f4 <Adc_UpdateStatusStartConversion+0x126>)
    7670:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    7674:	f8ad 300a 	strh.w	r3, [sp, #10]
        /* SWS_Adc_00338, SWS_Adc_00417 */
        if ((Adc_axUnitStatus[Unit].SwNormalQueue[0U] == Group) || (0U == SwNormalQueueIndex))
    7678:	f89d 3005 	ldrb.w	r3, [sp, #5]
    767c:	4a1d      	ldr	r2, [pc, #116]	; (76f4 <Adc_UpdateStatusStartConversion+0x126>)
    767e:	00db      	lsls	r3, r3, #3
    7680:	4413      	add	r3, r2
    7682:	885b      	ldrh	r3, [r3, #2]
    7684:	b29b      	uxth	r3, r3
    7686:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    768a:	429a      	cmp	r2, r3
    768c:	d003      	beq.n	7696 <Adc_UpdateStatusStartConversion+0xc8>
    768e:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    7692:	2b00      	cmp	r3, #0
    7694:	d125      	bne.n	76e2 <Adc_UpdateStatusStartConversion+0x114>
        {
            /* No_priorities OR Queue_is_empty */
            /* Indicate a new group was added to the queue */
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
            if (0U == Adc_axUnitStatus[Unit].SwNormalQueueIndex)
    7696:	f89d 3005 	ldrb.w	r3, [sp, #5]
    769a:	4a16      	ldr	r2, [pc, #88]	; (76f4 <Adc_UpdateStatusStartConversion+0x126>)
    769c:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    76a0:	b29b      	uxth	r3, r3
    76a2:	2b00      	cmp	r3, #0
    76a4:	d112      	bne.n	76cc <Adc_UpdateStatusStartConversion+0xfe>
            {
                /* Place the Group in the Queue */
                Adc_axUnitStatus[Unit].SwNormalQueue[0U] = Group;
    76a6:	f89d 3005 	ldrb.w	r3, [sp, #5]
    76aa:	4a12      	ldr	r2, [pc, #72]	; (76f4 <Adc_UpdateStatusStartConversion+0x126>)
    76ac:	00db      	lsls	r3, r3, #3
    76ae:	4413      	add	r3, r2
    76b0:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    76b4:	805a      	strh	r2, [r3, #2]
                Adc_axUnitStatus[Unit].SwNormalQueueIndex++;
    76b6:	f89d 3005 	ldrb.w	r3, [sp, #5]
    76ba:	4a0e      	ldr	r2, [pc, #56]	; (76f4 <Adc_UpdateStatusStartConversion+0x126>)
    76bc:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
    76c0:	b292      	uxth	r2, r2
    76c2:	3201      	adds	r2, #1
    76c4:	b291      	uxth	r1, r2
    76c6:	4a0b      	ldr	r2, [pc, #44]	; (76f4 <Adc_UpdateStatusStartConversion+0x126>)
    76c8:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
            }
            /* exit critical region */
            SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01();
    76cc:	f003 fe9c 	bl	b408 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01>
            /* ADC will not be running - no ISR can occur now */
            Adc_Ipw_StartNormalConversion(Unit, CoreId);
    76d0:	f89d 2004 	ldrb.w	r2, [sp, #4]
    76d4:	f89d 3005 	ldrb.w	r3, [sp, #5]
    76d8:	4611      	mov	r1, r2
    76da:	4618      	mov	r0, r3
    76dc:	f002 fbf2 	bl	9ec4 <Adc_Ipw_StartNormalConversion>
    76e0:	e002      	b.n	76e8 <Adc_UpdateStatusStartConversion+0x11a>
#if (ADC_ENABLE_QUEUING == STD_ON)
        }
        else
        {
        /* exit critical region */
        SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01();
    76e2:	f003 fe91 	bl	b408 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01>
        }
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
    }
    (void)TimeOutStatus;
}
    76e6:	bf00      	nop
    76e8:	bf00      	nop
    76ea:	b005      	add	sp, #20
    76ec:	f85d fb04 	ldr.w	pc, [sp], #4
    76f0:	1fff8cec 	.word	0x1fff8cec
    76f4:	1fff8d00 	.word	0x1fff8d00

000076f8 <Adc_StopSwGroupConversion>:
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
    Adc_GroupType Group,
    Adc_HwUnitType Unit,
    uint8 CoreId
)
{
    76f8:	b500      	push	{lr}
    76fa:	b085      	sub	sp, #20
    76fc:	9001      	str	r0, [sp, #4]
    76fe:	4608      	mov	r0, r1
    7700:	4611      	mov	r1, r2
    7702:	461a      	mov	r2, r3
    7704:	4603      	mov	r3, r0
    7706:	f8ad 3002 	strh.w	r3, [sp, #2]
    770a:	460b      	mov	r3, r1
    770c:	f88d 3001 	strb.w	r3, [sp, #1]
    7710:	4613      	mov	r3, r2
    7712:	f88d 3000 	strb.w	r3, [sp]
    Std_ReturnType TimeOutStatus = (Std_ReturnType)E_OK;
    7716:	2300      	movs	r3, #0
    7718:	f88d 300f 	strb.w	r3, [sp, #15]
#endif /* ADC_SOFTWARE_INJECTED_CONVERSIONS_USED == STD_ON */
    {
#if (ADC_ENABLE_QUEUING == STD_ON)
        /* SWS_Adc_00437 */
        /* Find the Group in the Queue */
        *RemovedPos = Adc_axUnitStatus[Unit].SwNormalQueueIndex;  /* initialize with something invalid */
    771c:	f89d 3001 	ldrb.w	r3, [sp, #1]
    7720:	4a26      	ldr	r2, [pc, #152]	; (77bc <Adc_StopSwGroupConversion+0xc4>)
    7722:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    7726:	b29a      	uxth	r2, r3
    7728:	9b01      	ldr	r3, [sp, #4]
    772a:	801a      	strh	r2, [r3, #0]
        NumOfSwNormalQueue = Adc_axUnitStatus[Unit].SwNormalQueueIndex;
    772c:	f89d 3001 	ldrb.w	r3, [sp, #1]
    7730:	4a22      	ldr	r2, [pc, #136]	; (77bc <Adc_StopSwGroupConversion+0xc4>)
    7732:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    7736:	f8ad 300a 	strh.w	r3, [sp, #10]
        for (SwNormalQueueIndex = 0U; SwNormalQueueIndex < NumOfSwNormalQueue; SwNormalQueueIndex++)
    773a:	2300      	movs	r3, #0
    773c:	f8ad 300c 	strh.w	r3, [sp, #12]
    7740:	e02f      	b.n	77a2 <Adc_StopSwGroupConversion+0xaa>
        {
            if (Group == Adc_axUnitStatus[Unit].SwNormalQueue[SwNormalQueueIndex])
    7742:	f89d 2001 	ldrb.w	r2, [sp, #1]
    7746:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    774a:	491c      	ldr	r1, [pc, #112]	; (77bc <Adc_StopSwGroupConversion+0xc4>)
    774c:	0092      	lsls	r2, r2, #2
    774e:	4413      	add	r3, r2
    7750:	005b      	lsls	r3, r3, #1
    7752:	440b      	add	r3, r1
    7754:	885b      	ldrh	r3, [r3, #2]
    7756:	b29b      	uxth	r3, r3
    7758:	f8bd 2002 	ldrh.w	r2, [sp, #2]
    775c:	429a      	cmp	r2, r3
    775e:	d11b      	bne.n	7798 <Adc_StopSwGroupConversion+0xa0>
            {
                /* The group is found in the Queue */
                /* Store the position of the group to be removed */
                *RemovedPos = SwNormalQueueIndex;
    7760:	9b01      	ldr	r3, [sp, #4]
    7762:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    7766:	801a      	strh	r2, [r3, #0]

                /* Stop the conversion of all channels belonging to this group */
                if ((Adc_QueueIndexType)0U == SwNormalQueueIndex) /* In this case the group might be under conversion */
    7768:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    776c:	2b00      	cmp	r3, #0
    776e:	d10b      	bne.n	7788 <Adc_StopSwGroupConversion+0x90>
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
                {
                    /* SWS_Adc_00386 */
                    TimeOutStatus = Adc_Ipw_StopCurrentConversion(Unit, Group, CoreId);
    7770:	f89d 2000 	ldrb.w	r2, [sp]
    7774:	f8bd 1002 	ldrh.w	r1, [sp, #2]
    7778:	f89d 3001 	ldrb.w	r3, [sp, #1]
    777c:	4618      	mov	r0, r3
    777e:	f002 fc4b 	bl	a018 <Adc_Ipw_StopCurrentConversion>
    7782:	4603      	mov	r3, r0
    7784:	f88d 300f 	strb.w	r3, [sp, #15]
                }
#if (ADC_ENABLE_QUEUING == STD_ON)
                /* SWS_Adc_00438 */
                /* Remove group from Queue */
                Adc_Ipw_RemoveFromQueue(Unit, SwNormalQueueIndex);
    7788:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    778c:	f89d 3001 	ldrb.w	r3, [sp, #1]
    7790:	4611      	mov	r1, r2
    7792:	4618      	mov	r0, r3
    7794:	f001 fd88 	bl	92a8 <Adc_Ipw_RemoveFromQueue>
        for (SwNormalQueueIndex = 0U; SwNormalQueueIndex < NumOfSwNormalQueue; SwNormalQueueIndex++)
    7798:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    779c:	3301      	adds	r3, #1
    779e:	f8ad 300c 	strh.w	r3, [sp, #12]
    77a2:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    77a6:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    77aa:	429a      	cmp	r2, r3
    77ac:	d3c9      	bcc.n	7742 <Adc_StopSwGroupConversion+0x4a>
        /* No element will be present in the queue */
        Adc_axUnitStatus[Unit].SwNormalQueueIndex = 0U;
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
    }

    return TimeOutStatus;
    77ae:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    77b2:	4618      	mov	r0, r3
    77b4:	b005      	add	sp, #20
    77b6:	f85d fb04 	ldr.w	pc, [sp], #4
    77ba:	bf00      	nop
    77bc:	1fff8d00 	.word	0x1fff8d00

000077c0 <Adc_UpdateStatusStopConversion>:
* SWS_Adc_00437
*/
static inline void Adc_UpdateStatusStopConversion(Adc_GroupType Group,
                                                  Adc_HwUnitType Unit,
                                                  uint8 CoreId)
{
    77c0:	b500      	push	{lr}
    77c2:	b089      	sub	sp, #36	; 0x24
    77c4:	4603      	mov	r3, r0
    77c6:	f8ad 3006 	strh.w	r3, [sp, #6]
    77ca:	460b      	mov	r3, r1
    77cc:	f88d 3005 	strb.w	r3, [sp, #5]
    77d0:	4613      	mov	r3, r2
    77d2:	f88d 3004 	strb.w	r3, [sp, #4]
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    77d6:	f89d 3004 	ldrb.w	r3, [sp, #4]
    77da:	4a4f      	ldr	r2, [pc, #316]	; (7918 <Adc_UpdateStatusStopConversion+0x158>)
    77dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    77e0:	68da      	ldr	r2, [r3, #12]
    77e2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    77e6:	005b      	lsls	r3, r3, #1
    77e8:	4413      	add	r3, r2
    77ea:	881b      	ldrh	r3, [r3, #0]
    77ec:	f8ad 301e 	strh.w	r3, [sp, #30]
#if (ADC_ENABLE_QUEUING == STD_ON)
    Adc_QueueIndexType RemovedPos = 0U;
    77f0:	2300      	movs	r3, #0
    77f2:	f8ad 300a 	strh.w	r3, [sp, #10]
#endif /* (ADC_ENABLE_QUEUING == STD_ON) */
    Std_ReturnType TimeOutStatus = (Std_ReturnType)E_OK;
    77f6:	2300      	movs	r3, #0
    77f8:	f88d 301d 	strb.w	r3, [sp, #29]

#if (ADC_ENABLE_LIMIT_CHECK == STD_ON)
    Adc_axGroupStatus[Group].LimitCheckFailed = FALSE;
#endif /* ADC_ENABLE_LIMIT_CHECK == STD_ON */

    Mode = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode;
    77fc:	f89d 3004 	ldrb.w	r3, [sp, #4]
    7800:	4a45      	ldr	r2, [pc, #276]	; (7918 <Adc_UpdateStatusStopConversion+0x158>)
    7802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7806:	685a      	ldr	r2, [r3, #4]
    7808:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    780c:	2134      	movs	r1, #52	; 0x34
    780e:	fb01 f303 	mul.w	r3, r1, r3
    7812:	4413      	add	r3, r2
    7814:	689b      	ldr	r3, [r3, #8]
    7816:	9306      	str	r3, [sp, #24]
    AccessMode = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode;
    7818:	f89d 3004 	ldrb.w	r3, [sp, #4]
    781c:	4a3e      	ldr	r2, [pc, #248]	; (7918 <Adc_UpdateStatusStopConversion+0x158>)
    781e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7822:	685a      	ldr	r2, [r3, #4]
    7824:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    7828:	2134      	movs	r1, #52	; 0x34
    782a:	fb01 f303 	mul.w	r3, r1, r3
    782e:	4413      	add	r3, r2
    7830:	685b      	ldr	r3, [r3, #4]
    7832:	9305      	str	r3, [sp, #20]
    BufferMode = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].BufferMode;
    7834:	f89d 3004 	ldrb.w	r3, [sp, #4]
    7838:	4a37      	ldr	r2, [pc, #220]	; (7918 <Adc_UpdateStatusStopConversion+0x158>)
    783a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    783e:	685a      	ldr	r2, [r3, #4]
    7840:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    7844:	2134      	movs	r1, #52	; 0x34
    7846:	fb01 f303 	mul.w	r3, r1, r3
    784a:	4413      	add	r3, r2
    784c:	699b      	ldr	r3, [r3, #24]
    784e:	9304      	str	r3, [sp, #16]
    Conversion = Adc_axGroupStatus[Group].Conversion;
    7850:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7854:	4931      	ldr	r1, [pc, #196]	; (791c <Adc_UpdateStatusStopConversion+0x15c>)
    7856:	4613      	mov	r3, r2
    7858:	009b      	lsls	r3, r3, #2
    785a:	4413      	add	r3, r2
    785c:	009b      	lsls	r3, r3, #2
    785e:	440b      	add	r3, r1
    7860:	681b      	ldr	r3, [r3, #0]
    7862:	9303      	str	r3, [sp, #12]

     /* FD reset number of samples completed */
     Adc_axGroupStatus[Group].ResultIndex = 0U;
    7864:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7868:	492c      	ldr	r1, [pc, #176]	; (791c <Adc_UpdateStatusStopConversion+0x15c>)
    786a:	4613      	mov	r3, r2
    786c:	009b      	lsls	r3, r3, #2
    786e:	4413      	add	r3, r2
    7870:	009b      	lsls	r3, r3, #2
    7872:	440b      	add	r3, r1
    7874:	3308      	adds	r3, #8
    7876:	2200      	movs	r2, #0
    7878:	801a      	strh	r2, [r3, #0]
     Adc_axGroupStatus[Group].Notification = ADC_NOTIFICATION_DISABLED;
#endif /* (ADC_GRP_NOTIF_CAPABILITY == STD_ON) */
#if ((ADC_SETCHANNEL_API == STD_ON) && (ADC_IPW_PDB_AVAILABLE == STD_ON))
     Adc_axRuntimeGroupChannel[Group].RuntimeChanMask = 0xFFFFFFFFUL;
#endif /* ((ADC_SETCHANNEL_API == STD_ON) && (ADC_IPW_PDB_AVAILABLE == STD_ON)) */
    if (((ADC_CONV_MODE_ONESHOT == Mode) || \
    787a:	9b06      	ldr	r3, [sp, #24]
    787c:	2b00      	cmp	r3, #0
    787e:	d005      	beq.n	788c <Adc_UpdateStatusStopConversion+0xcc>
    7880:	9b05      	ldr	r3, [sp, #20]
    7882:	2b01      	cmp	r3, #1
    7884:	d110      	bne.n	78a8 <Adc_UpdateStatusStopConversion+0xe8>
        ((ADC_ACCESS_MODE_STREAMING == AccessMode) && (ADC_STREAM_BUFFER_LINEAR == BufferMode)) \
    7886:	9b04      	ldr	r3, [sp, #16]
    7888:	2b00      	cmp	r3, #0
    788a:	d10d      	bne.n	78a8 <Adc_UpdateStatusStopConversion+0xe8>
       ) && (ADC_STREAM_COMPLETED == Conversion) \
    788c:	9b03      	ldr	r3, [sp, #12]
    788e:	2b03      	cmp	r3, #3
    7890:	d10a      	bne.n	78a8 <Adc_UpdateStatusStopConversion+0xe8>
      )
    {
        /* SWS_Adc_00221, SWS_Adc_00360 */
        /* group is stopped, change its status to IDLE  */
        Adc_axGroupStatus[Group].Conversion = ADC_IDLE;
    7892:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7896:	4921      	ldr	r1, [pc, #132]	; (791c <Adc_UpdateStatusStopConversion+0x15c>)
    7898:	4613      	mov	r3, r2
    789a:	009b      	lsls	r3, r3, #2
    789c:	4413      	add	r3, r2
    789e:	009b      	lsls	r3, r3, #2
    78a0:	440b      	add	r3, r1
    78a2:	2200      	movs	r2, #0
    78a4:	601a      	str	r2, [r3, #0]
        {
            /* Timeout is expired.*/
            Adc_ReportDetRuntimeError((uint8)ADC_STOPGROUPCONVERSION_ID, (uint8)ADC_E_TIMEOUT);
        }
    }
}
    78a6:	e032      	b.n	790e <Adc_UpdateStatusStopConversion+0x14e>
        TimeOutStatus = Adc_StopSwGroupConversion(&RemovedPos, Group, Unit, CoreId);
    78a8:	f89d 3004 	ldrb.w	r3, [sp, #4]
    78ac:	f89d 2005 	ldrb.w	r2, [sp, #5]
    78b0:	f8bd 1006 	ldrh.w	r1, [sp, #6]
    78b4:	f10d 000a 	add.w	r0, sp, #10
    78b8:	f7ff ff1e 	bl	76f8 <Adc_StopSwGroupConversion>
    78bc:	4603      	mov	r3, r0
    78be:	f88d 301d 	strb.w	r3, [sp, #29]
        Adc_axGroupStatus[Group].Conversion = ADC_IDLE;
    78c2:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    78c6:	4915      	ldr	r1, [pc, #84]	; (791c <Adc_UpdateStatusStopConversion+0x15c>)
    78c8:	4613      	mov	r3, r2
    78ca:	009b      	lsls	r3, r3, #2
    78cc:	4413      	add	r3, r2
    78ce:	009b      	lsls	r3, r3, #2
    78d0:	440b      	add	r3, r1
    78d2:	2200      	movs	r2, #0
    78d4:	601a      	str	r2, [r3, #0]
        if ((Adc_QueueIndexType)0U == RemovedPos)
    78d6:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    78da:	2b00      	cmp	r3, #0
    78dc:	d10f      	bne.n	78fe <Adc_UpdateStatusStopConversion+0x13e>
            if (Adc_axUnitStatus[Unit].SwNormalQueueIndex > (Adc_QueueIndexType)0U)
    78de:	f89d 3005 	ldrb.w	r3, [sp, #5]
    78e2:	4a0f      	ldr	r2, [pc, #60]	; (7920 <Adc_UpdateStatusStopConversion+0x160>)
    78e4:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    78e8:	b29b      	uxth	r3, r3
    78ea:	2b00      	cmp	r3, #0
    78ec:	d007      	beq.n	78fe <Adc_UpdateStatusStopConversion+0x13e>
                Adc_Ipw_StartNormalConversion(Unit, CoreId);
    78ee:	f89d 2004 	ldrb.w	r2, [sp, #4]
    78f2:	f89d 3005 	ldrb.w	r3, [sp, #5]
    78f6:	4611      	mov	r1, r2
    78f8:	4618      	mov	r0, r3
    78fa:	f002 fae3 	bl	9ec4 <Adc_Ipw_StartNormalConversion>
        if ((Std_ReturnType)E_NOT_OK == TimeOutStatus)
    78fe:	f89d 301d 	ldrb.w	r3, [sp, #29]
    7902:	2b01      	cmp	r3, #1
    7904:	d103      	bne.n	790e <Adc_UpdateStatusStopConversion+0x14e>
            Adc_ReportDetRuntimeError((uint8)ADC_STOPGROUPCONVERSION_ID, (uint8)ADC_E_TIMEOUT);
    7906:	212b      	movs	r1, #43	; 0x2b
    7908:	2003      	movs	r0, #3
    790a:	f7ff fb45 	bl	6f98 <Adc_ReportDetRuntimeError>
}
    790e:	bf00      	nop
    7910:	b009      	add	sp, #36	; 0x24
    7912:	f85d fb04 	ldr.w	pc, [sp], #4
    7916:	bf00      	nop
    7918:	1fff8ce8 	.word	0x1fff8ce8
    791c:	1fff8cec 	.word	0x1fff8cec
    7920:	1fff8d00 	.word	0x1fff8d00

00007924 <Adc_UpdateStatusReadGroup>:
*
*/
static inline void Adc_UpdateStatusReadGroup(const Adc_GroupType Group,
                                             const boolean Flag,
                                             uint8 CoreId)
{
    7924:	b500      	push	{lr}
    7926:	b085      	sub	sp, #20
    7928:	4603      	mov	r3, r0
    792a:	f8ad 3006 	strh.w	r3, [sp, #6]
    792e:	460b      	mov	r3, r1
    7930:	f88d 3005 	strb.w	r3, [sp, #5]
    7934:	4613      	mov	r3, r2
    7936:	f88d 3004 	strb.w	r3, [sp, #4]
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    793a:	f89d 3004 	ldrb.w	r3, [sp, #4]
    793e:	4a18      	ldr	r2, [pc, #96]	; (79a0 <Adc_UpdateStatusReadGroup+0x7c>)
    7940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7944:	68da      	ldr	r2, [r3, #12]
    7946:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    794a:	005b      	lsls	r3, r3, #1
    794c:	4413      	add	r3, r2
    794e:	881b      	ldrh	r3, [r3, #0]
    7950:	f8ad 300e 	strh.w	r3, [sp, #14]
    if ((uint8)STD_ON == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AdcWithoutInterrupt)
    7954:	f89d 3004 	ldrb.w	r3, [sp, #4]
    7958:	4a11      	ldr	r2, [pc, #68]	; (79a0 <Adc_UpdateStatusReadGroup+0x7c>)
    795a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    795e:	685a      	ldr	r2, [r3, #4]
    7960:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7964:	2134      	movs	r1, #52	; 0x34
    7966:	fb01 f303 	mul.w	r3, r1, r3
    796a:	4413      	add	r3, r2
    796c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    7970:	2b01      	cmp	r3, #1
    7972:	d109      	bne.n	7988 <Adc_UpdateStatusReadGroup+0x64>
    {
        Adc_UpdateStatusReadGroupNoInt(Group, Flag, CoreId);
    7974:	f89d 2004 	ldrb.w	r2, [sp, #4]
    7978:	f89d 1005 	ldrb.w	r1, [sp, #5]
    797c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    7980:	4618      	mov	r0, r3
    7982:	f000 f80f 	bl	79a4 <Adc_UpdateStatusReadGroupNoInt>
    }
    else
    {
        Adc_UpdateStatusReadGroupInt(Group, CoreId);
    }
}
    7986:	e007      	b.n	7998 <Adc_UpdateStatusReadGroup+0x74>
        Adc_UpdateStatusReadGroupInt(Group, CoreId);
    7988:	f89d 2004 	ldrb.w	r2, [sp, #4]
    798c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    7990:	4611      	mov	r1, r2
    7992:	4618      	mov	r0, r3
    7994:	f000 f8e8 	bl	7b68 <Adc_UpdateStatusReadGroupInt>
}
    7998:	bf00      	nop
    799a:	b005      	add	sp, #20
    799c:	f85d fb04 	ldr.w	pc, [sp], #4
    79a0:	1fff8ce8 	.word	0x1fff8ce8

000079a4 <Adc_UpdateStatusReadGroupNoInt>:

static inline void Adc_UpdateStatusReadGroupNoInt(const Adc_GroupType Group,
                                                  const boolean Flag,
                                                  uint8 CoreId)
{
    79a4:	b500      	push	{lr}
    79a6:	b085      	sub	sp, #20
    79a8:	4603      	mov	r3, r0
    79aa:	f8ad 3006 	strh.w	r3, [sp, #6]
    79ae:	460b      	mov	r3, r1
    79b0:	f88d 3005 	strb.w	r3, [sp, #5]
    79b4:	4613      	mov	r3, r2
    79b6:	f88d 3004 	strb.w	r3, [sp, #4]
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    79ba:	f89d 3004 	ldrb.w	r3, [sp, #4]
    79be:	4a2c      	ldr	r2, [pc, #176]	; (7a70 <Adc_UpdateStatusReadGroupNoInt+0xcc>)
    79c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    79c4:	68da      	ldr	r2, [r3, #12]
    79c6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    79ca:	005b      	lsls	r3, r3, #1
    79cc:	4413      	add	r3, r2
    79ce:	881b      	ldrh	r3, [r3, #0]
    79d0:	f8ad 300e 	strh.w	r3, [sp, #14]

    /* at least once the group was converted */
    Adc_axGroupStatus[Group].AlreadyConverted = ADC_ALREADY_CONVERTED;
    79d4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    79d8:	4926      	ldr	r1, [pc, #152]	; (7a74 <Adc_UpdateStatusReadGroupNoInt+0xd0>)
    79da:	4613      	mov	r3, r2
    79dc:	009b      	lsls	r3, r3, #2
    79de:	4413      	add	r3, r2
    79e0:	009b      	lsls	r3, r3, #2
    79e2:	440b      	add	r3, r1
    79e4:	3304      	adds	r3, #4
    79e6:	2201      	movs	r2, #1
    79e8:	601a      	str	r2, [r3, #0]
    /* Update conversion status*/
    /* Conversion values are not in the configured range */
    if (TRUE == Flag)
    79ea:	f89d 3005 	ldrb.w	r3, [sp, #5]
    79ee:	2b00      	cmp	r3, #0
    79f0:	d03a      	beq.n	7a68 <Adc_UpdateStatusReadGroupNoInt+0xc4>
    {
        /* NOTE: Streaming groups are NOT allowed without interrupts in configuration */
        if (ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode)
    79f2:	f89d 3004 	ldrb.w	r3, [sp, #4]
    79f6:	4a1e      	ldr	r2, [pc, #120]	; (7a70 <Adc_UpdateStatusReadGroupNoInt+0xcc>)
    79f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    79fc:	685a      	ldr	r2, [r3, #4]
    79fe:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7a02:	2134      	movs	r1, #52	; 0x34
    7a04:	fb01 f303 	mul.w	r3, r1, r3
    7a08:	4413      	add	r3, r2
    7a0a:	689b      	ldr	r3, [r3, #8]
    7a0c:	2b01      	cmp	r3, #1
    7a0e:	d10a      	bne.n	7a26 <Adc_UpdateStatusReadGroupNoInt+0x82>
        {
            Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
    7a10:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7a14:	4917      	ldr	r1, [pc, #92]	; (7a74 <Adc_UpdateStatusReadGroupNoInt+0xd0>)
    7a16:	4613      	mov	r3, r2
    7a18:	009b      	lsls	r3, r3, #2
    7a1a:	4413      	add	r3, r2
    7a1c:	009b      	lsls	r3, r3, #2
    7a1e:	440b      	add	r3, r1
    7a20:	2201      	movs	r2, #1
    7a22:	601a      	str	r2, [r3, #0]
            /* SWS_Adc_00449, SWS_Adc_00450 */
            Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
        }
    }
    #endif /* (ADC_ENABLE_LIMIT_CHECK == STD_ON) */
}
    7a24:	e020      	b.n	7a68 <Adc_UpdateStatusReadGroupNoInt+0xc4>
            if (ADC_TRIGG_SRC_SW == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].TriggerSource)
    7a26:	f89d 3004 	ldrb.w	r3, [sp, #4]
    7a2a:	4a11      	ldr	r2, [pc, #68]	; (7a70 <Adc_UpdateStatusReadGroupNoInt+0xcc>)
    7a2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7a30:	685a      	ldr	r2, [r3, #4]
    7a32:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7a36:	2134      	movs	r1, #52	; 0x34
    7a38:	fb01 f303 	mul.w	r3, r1, r3
    7a3c:	4413      	add	r3, r2
    7a3e:	695b      	ldr	r3, [r3, #20]
    7a40:	2b00      	cmp	r3, #0
    7a42:	d111      	bne.n	7a68 <Adc_UpdateStatusReadGroupNoInt+0xc4>
                Adc_axGroupStatus[Group].Conversion = ADC_IDLE;
    7a44:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7a48:	490a      	ldr	r1, [pc, #40]	; (7a74 <Adc_UpdateStatusReadGroupNoInt+0xd0>)
    7a4a:	4613      	mov	r3, r2
    7a4c:	009b      	lsls	r3, r3, #2
    7a4e:	4413      	add	r3, r2
    7a50:	009b      	lsls	r3, r3, #2
    7a52:	440b      	add	r3, r1
    7a54:	2200      	movs	r2, #0
    7a56:	601a      	str	r2, [r3, #0]
                Adc_UpdateSwQueueIndexNoInt(Group, CoreId);
    7a58:	f89d 2004 	ldrb.w	r2, [sp, #4]
    7a5c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    7a60:	4611      	mov	r1, r2
    7a62:	4618      	mov	r0, r3
    7a64:	f000 f808 	bl	7a78 <Adc_UpdateSwQueueIndexNoInt>
}
    7a68:	bf00      	nop
    7a6a:	b005      	add	sp, #20
    7a6c:	f85d fb04 	ldr.w	pc, [sp], #4
    7a70:	1fff8ce8 	.word	0x1fff8ce8
    7a74:	1fff8cec 	.word	0x1fff8cec

00007a78 <Adc_UpdateSwQueueIndexNoInt>:

static inline void Adc_UpdateSwQueueIndexNoInt(const Adc_GroupType Group,
                                               uint8 CoreId)
{
    7a78:	b500      	push	{lr}
    7a7a:	b085      	sub	sp, #20
    7a7c:	4603      	mov	r3, r0
    7a7e:	460a      	mov	r2, r1
    7a80:	f8ad 3006 	strh.w	r3, [sp, #6]
    7a84:	4613      	mov	r3, r2
    7a86:	f88d 3005 	strb.w	r3, [sp, #5]
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    7a8a:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7a8e:	4a34      	ldr	r2, [pc, #208]	; (7b60 <Adc_UpdateSwQueueIndexNoInt+0xe8>)
    7a90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7a94:	68da      	ldr	r2, [r3, #12]
    7a96:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    7a9a:	005b      	lsls	r3, r3, #1
    7a9c:	4413      	add	r3, r2
    7a9e:	881b      	ldrh	r3, [r3, #0]
    7aa0:	f8ad 300c 	strh.w	r3, [sp, #12]
    Adc_HwUnitType LogicalHwUnitId = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AdcLogicalUnitId;
    7aa4:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7aa8:	4a2d      	ldr	r2, [pc, #180]	; (7b60 <Adc_UpdateSwQueueIndexNoInt+0xe8>)
    7aaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7aae:	685a      	ldr	r2, [r3, #4]
    7ab0:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    7ab4:	2134      	movs	r1, #52	; 0x34
    7ab6:	fb01 f303 	mul.w	r3, r1, r3
    7aba:	4413      	add	r3, r2
    7abc:	789b      	ldrb	r3, [r3, #2]
    7abe:	f88d 300b 	strb.w	r3, [sp, #11]
        SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03();
    }
    else /* SW NORMAL CONVERSION */
#endif /* ADC_SOFTWARE_INJECTED_CONVERSIONS_USED == STD_ON */
    {
        if (Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex > (Adc_QueueIndexType)0U)
    7ac2:	f89d 300b 	ldrb.w	r3, [sp, #11]
    7ac6:	4a27      	ldr	r2, [pc, #156]	; (7b64 <Adc_UpdateSwQueueIndexNoInt+0xec>)
    7ac8:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    7acc:	b29b      	uxth	r3, r3
    7ace:	2b00      	cmp	r3, #0
    7ad0:	d041      	beq.n	7b56 <Adc_UpdateSwQueueIndexNoInt+0xde>
        {
#if (ADC_ENABLE_QUEUING == STD_ON)
            /* remove group without interrupts from queue  */
            NumOfSwNormalQueue = Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex;
    7ad2:	f89d 300b 	ldrb.w	r3, [sp, #11]
    7ad6:	4a23      	ldr	r2, [pc, #140]	; (7b64 <Adc_UpdateSwQueueIndexNoInt+0xec>)
    7ad8:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    7adc:	f8ad 3008 	strh.w	r3, [sp, #8]
            for (SwNormalQueueIndex = 0U; SwNormalQueueIndex < NumOfSwNormalQueue; SwNormalQueueIndex++)
    7ae0:	2300      	movs	r3, #0
    7ae2:	f8ad 300e 	strh.w	r3, [sp, #14]
    7ae6:	e01c      	b.n	7b22 <Adc_UpdateSwQueueIndexNoInt+0xaa>
            {
                if (Group == Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueue[SwNormalQueueIndex])
    7ae8:	f89d 200b 	ldrb.w	r2, [sp, #11]
    7aec:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7af0:	491c      	ldr	r1, [pc, #112]	; (7b64 <Adc_UpdateSwQueueIndexNoInt+0xec>)
    7af2:	0092      	lsls	r2, r2, #2
    7af4:	4413      	add	r3, r2
    7af6:	005b      	lsls	r3, r3, #1
    7af8:	440b      	add	r3, r1
    7afa:	885b      	ldrh	r3, [r3, #2]
    7afc:	b29b      	uxth	r3, r3
    7afe:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7b02:	429a      	cmp	r2, r3
    7b04:	d108      	bne.n	7b18 <Adc_UpdateSwQueueIndexNoInt+0xa0>
                {
                    /* The group is found in the Queue */
                    Adc_Ipw_RemoveFromQueue(LogicalHwUnitId, SwNormalQueueIndex);
    7b06:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    7b0a:	f89d 300b 	ldrb.w	r3, [sp, #11]
    7b0e:	4611      	mov	r1, r2
    7b10:	4618      	mov	r0, r3
    7b12:	f001 fbc9 	bl	92a8 <Adc_Ipw_RemoveFromQueue>
                    break;
    7b16:	e00a      	b.n	7b2e <Adc_UpdateSwQueueIndexNoInt+0xb6>
            for (SwNormalQueueIndex = 0U; SwNormalQueueIndex < NumOfSwNormalQueue; SwNormalQueueIndex++)
    7b18:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7b1c:	3301      	adds	r3, #1
    7b1e:	f8ad 300e 	strh.w	r3, [sp, #14]
    7b22:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    7b26:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    7b2a:	429a      	cmp	r2, r3
    7b2c:	d3dc      	bcc.n	7ae8 <Adc_UpdateSwQueueIndexNoInt+0x70>
                }
            }
#if (ADC_ENABLE_START_STOP_GROUP_API == STD_ON)
            /* Start / restore next conversion in the queue*/
            if (0U == SwNormalQueueIndex)
    7b2e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7b32:	2b00      	cmp	r3, #0
    7b34:	d10f      	bne.n	7b56 <Adc_UpdateSwQueueIndexNoInt+0xde>
            {
                if (Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex > 0U)
    7b36:	f89d 300b 	ldrb.w	r3, [sp, #11]
    7b3a:	4a0a      	ldr	r2, [pc, #40]	; (7b64 <Adc_UpdateSwQueueIndexNoInt+0xec>)
    7b3c:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    7b40:	b29b      	uxth	r3, r3
    7b42:	2b00      	cmp	r3, #0
    7b44:	d007      	beq.n	7b56 <Adc_UpdateSwQueueIndexNoInt+0xde>
                {
                    Adc_Ipw_StartNormalConversion(LogicalHwUnitId, CoreId);
    7b46:	f89d 2005 	ldrb.w	r2, [sp, #5]
    7b4a:	f89d 300b 	ldrb.w	r3, [sp, #11]
    7b4e:	4611      	mov	r1, r2
    7b50:	4618      	mov	r0, r3
    7b52:	f002 f9b7 	bl	9ec4 <Adc_Ipw_StartNormalConversion>
#else
            Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex--;
#endif
        }
    }
}
    7b56:	bf00      	nop
    7b58:	b005      	add	sp, #20
    7b5a:	f85d fb04 	ldr.w	pc, [sp], #4
    7b5e:	bf00      	nop
    7b60:	1fff8ce8 	.word	0x1fff8ce8
    7b64:	1fff8d00 	.word	0x1fff8d00

00007b68 <Adc_UpdateStatusReadGroupInt>:

static inline void Adc_UpdateStatusReadGroupInt(const Adc_GroupType Group,
                                                uint8 CoreId)
{
    7b68:	b084      	sub	sp, #16
    7b6a:	4603      	mov	r3, r0
    7b6c:	460a      	mov	r2, r1
    7b6e:	f8ad 3006 	strh.w	r3, [sp, #6]
    7b72:	4613      	mov	r3, r2
    7b74:	f88d 3005 	strb.w	r3, [sp, #5]
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    7b78:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7b7c:	4a47      	ldr	r2, [pc, #284]	; (7c9c <Adc_UpdateStatusReadGroupInt+0x134>)
    7b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7b82:	68da      	ldr	r2, [r3, #12]
    7b84:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    7b88:	005b      	lsls	r3, r3, #1
    7b8a:	4413      	add	r3, r2
    7b8c:	881b      	ldrh	r3, [r3, #0]
    7b8e:	f8ad 300e 	strh.w	r3, [sp, #14]

    /* The following code has been added to respect the State Diagram of Streaming Access Mode */
    if (ADC_COMPLETED == Adc_axGroupStatus[Group].Conversion)
    7b92:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7b96:	4942      	ldr	r1, [pc, #264]	; (7ca0 <Adc_UpdateStatusReadGroupInt+0x138>)
    7b98:	4613      	mov	r3, r2
    7b9a:	009b      	lsls	r3, r3, #2
    7b9c:	4413      	add	r3, r2
    7b9e:	009b      	lsls	r3, r3, #2
    7ba0:	440b      	add	r3, r1
    7ba2:	681b      	ldr	r3, [r3, #0]
    7ba4:	2b02      	cmp	r3, #2
    7ba6:	d10a      	bne.n	7bbe <Adc_UpdateStatusReadGroupInt+0x56>
    {
        /* SWS_Adc_00331 -- SWS_Adc_00222 */
        Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
    7ba8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7bac:	493c      	ldr	r1, [pc, #240]	; (7ca0 <Adc_UpdateStatusReadGroupInt+0x138>)
    7bae:	4613      	mov	r3, r2
    7bb0:	009b      	lsls	r3, r3, #2
    7bb2:	4413      	add	r3, r2
    7bb4:	009b      	lsls	r3, r3, #2
    7bb6:	440b      	add	r3, r1
    7bb8:	2201      	movs	r2, #1
    7bba:	601a      	str	r2, [r3, #0]
    }
    else
    {
        ; /* Empty else branch to avoid MISRA */
    }
}
    7bbc:	e06a      	b.n	7c94 <Adc_UpdateStatusReadGroupInt+0x12c>
    else if (ADC_STREAM_COMPLETED == Adc_axGroupStatus[Group].Conversion)
    7bbe:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7bc2:	4937      	ldr	r1, [pc, #220]	; (7ca0 <Adc_UpdateStatusReadGroupInt+0x138>)
    7bc4:	4613      	mov	r3, r2
    7bc6:	009b      	lsls	r3, r3, #2
    7bc8:	4413      	add	r3, r2
    7bca:	009b      	lsls	r3, r3, #2
    7bcc:	440b      	add	r3, r1
    7bce:	681b      	ldr	r3, [r3, #0]
    7bd0:	2b03      	cmp	r3, #3
    7bd2:	d15f      	bne.n	7c94 <Adc_UpdateStatusReadGroupInt+0x12c>
        if (ADC_TRIGG_SRC_SW == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].TriggerSource)
    7bd4:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7bd8:	4a30      	ldr	r2, [pc, #192]	; (7c9c <Adc_UpdateStatusReadGroupInt+0x134>)
    7bda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7bde:	685a      	ldr	r2, [r3, #4]
    7be0:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7be4:	2134      	movs	r1, #52	; 0x34
    7be6:	fb01 f303 	mul.w	r3, r1, r3
    7bea:	4413      	add	r3, r2
    7bec:	695b      	ldr	r3, [r3, #20]
    7bee:	2b00      	cmp	r3, #0
    7bf0:	d150      	bne.n	7c94 <Adc_UpdateStatusReadGroupInt+0x12c>
            if ((ADC_CONV_MODE_ONESHOT == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode)|| \
    7bf2:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7bf6:	4a29      	ldr	r2, [pc, #164]	; (7c9c <Adc_UpdateStatusReadGroupInt+0x134>)
    7bf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7bfc:	685a      	ldr	r2, [r3, #4]
    7bfe:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7c02:	2134      	movs	r1, #52	; 0x34
    7c04:	fb01 f303 	mul.w	r3, r1, r3
    7c08:	4413      	add	r3, r2
    7c0a:	689b      	ldr	r3, [r3, #8]
    7c0c:	2b00      	cmp	r3, #0
    7c0e:	d02c      	beq.n	7c6a <Adc_UpdateStatusReadGroupInt+0x102>
               ((ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) && \
    7c10:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7c14:	4a21      	ldr	r2, [pc, #132]	; (7c9c <Adc_UpdateStatusReadGroupInt+0x134>)
    7c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7c1a:	685a      	ldr	r2, [r3, #4]
    7c1c:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7c20:	2134      	movs	r1, #52	; 0x34
    7c22:	fb01 f303 	mul.w	r3, r1, r3
    7c26:	4413      	add	r3, r2
    7c28:	689b      	ldr	r3, [r3, #8]
            if ((ADC_CONV_MODE_ONESHOT == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode)|| \
    7c2a:	2b01      	cmp	r3, #1
    7c2c:	d128      	bne.n	7c80 <Adc_UpdateStatusReadGroupInt+0x118>
                (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) && \
    7c2e:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7c32:	4a1a      	ldr	r2, [pc, #104]	; (7c9c <Adc_UpdateStatusReadGroupInt+0x134>)
    7c34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7c38:	685a      	ldr	r2, [r3, #4]
    7c3a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7c3e:	2134      	movs	r1, #52	; 0x34
    7c40:	fb01 f303 	mul.w	r3, r1, r3
    7c44:	4413      	add	r3, r2
    7c46:	685b      	ldr	r3, [r3, #4]
               ((ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) && \
    7c48:	2b01      	cmp	r3, #1
    7c4a:	d119      	bne.n	7c80 <Adc_UpdateStatusReadGroupInt+0x118>
                (ADC_STREAM_BUFFER_LINEAR == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].BufferMode) \
    7c4c:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7c50:	4a12      	ldr	r2, [pc, #72]	; (7c9c <Adc_UpdateStatusReadGroupInt+0x134>)
    7c52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7c56:	685a      	ldr	r2, [r3, #4]
    7c58:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7c5c:	2134      	movs	r1, #52	; 0x34
    7c5e:	fb01 f303 	mul.w	r3, r1, r3
    7c62:	4413      	add	r3, r2
    7c64:	699b      	ldr	r3, [r3, #24]
                (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) && \
    7c66:	2b00      	cmp	r3, #0
    7c68:	d10a      	bne.n	7c80 <Adc_UpdateStatusReadGroupInt+0x118>
                Adc_axGroupStatus[Group].Conversion = ADC_IDLE;
    7c6a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7c6e:	490c      	ldr	r1, [pc, #48]	; (7ca0 <Adc_UpdateStatusReadGroupInt+0x138>)
    7c70:	4613      	mov	r3, r2
    7c72:	009b      	lsls	r3, r3, #2
    7c74:	4413      	add	r3, r2
    7c76:	009b      	lsls	r3, r3, #2
    7c78:	440b      	add	r3, r1
    7c7a:	2200      	movs	r2, #0
    7c7c:	601a      	str	r2, [r3, #0]
}
    7c7e:	e009      	b.n	7c94 <Adc_UpdateStatusReadGroupInt+0x12c>
                Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
    7c80:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7c84:	4906      	ldr	r1, [pc, #24]	; (7ca0 <Adc_UpdateStatusReadGroupInt+0x138>)
    7c86:	4613      	mov	r3, r2
    7c88:	009b      	lsls	r3, r3, #2
    7c8a:	4413      	add	r3, r2
    7c8c:	009b      	lsls	r3, r3, #2
    7c8e:	440b      	add	r3, r1
    7c90:	2201      	movs	r2, #1
    7c92:	601a      	str	r2, [r3, #0]
}
    7c94:	bf00      	nop
    7c96:	b004      	add	sp, #16
    7c98:	4770      	bx	lr
    7c9a:	bf00      	nop
    7c9c:	1fff8ce8 	.word	0x1fff8ce8
    7ca0:	1fff8cec 	.word	0x1fff8cec

00007ca4 <Adc_UpdateStatusAfterGetStream>:
* @return         void
*
*/
static inline void Adc_UpdateStatusAfterGetStream(Adc_GroupType Group,
                                                  uint8 CoreId)
{
    7ca4:	b084      	sub	sp, #16
    7ca6:	4603      	mov	r3, r0
    7ca8:	460a      	mov	r2, r1
    7caa:	f8ad 3006 	strh.w	r3, [sp, #6]
    7cae:	4613      	mov	r3, r2
    7cb0:	f88d 3005 	strb.w	r3, [sp, #5]
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    7cb4:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7cb8:	4a46      	ldr	r2, [pc, #280]	; (7dd4 <Adc_UpdateStatusAfterGetStream+0x130>)
    7cba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7cbe:	68da      	ldr	r2, [r3, #12]
    7cc0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    7cc4:	005b      	lsls	r3, r3, #1
    7cc6:	4413      	add	r3, r2
    7cc8:	881b      	ldrh	r3, [r3, #0]
    7cca:	f8ad 300e 	strh.w	r3, [sp, #14]

    /* The following code has been added to respect the State Diagram of Streaming Access Mode */
    if (ADC_COMPLETED == Adc_axGroupStatus[Group].Conversion)
    7cce:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7cd2:	4941      	ldr	r1, [pc, #260]	; (7dd8 <Adc_UpdateStatusAfterGetStream+0x134>)
    7cd4:	4613      	mov	r3, r2
    7cd6:	009b      	lsls	r3, r3, #2
    7cd8:	4413      	add	r3, r2
    7cda:	009b      	lsls	r3, r3, #2
    7cdc:	440b      	add	r3, r1
    7cde:	681b      	ldr	r3, [r3, #0]
    7ce0:	2b02      	cmp	r3, #2
    7ce2:	d109      	bne.n	7cf8 <Adc_UpdateStatusAfterGetStream+0x54>
    {
        /* SWS_Adc_00328 -- SWS_Adc_00222 */
        Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
    7ce4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7ce8:	493b      	ldr	r1, [pc, #236]	; (7dd8 <Adc_UpdateStatusAfterGetStream+0x134>)
    7cea:	4613      	mov	r3, r2
    7cec:	009b      	lsls	r3, r3, #2
    7cee:	4413      	add	r3, r2
    7cf0:	009b      	lsls	r3, r3, #2
    7cf2:	440b      	add	r3, r1
    7cf4:	2201      	movs	r2, #1
    7cf6:	601a      	str	r2, [r3, #0]
    }

    if (ADC_STREAM_COMPLETED == Adc_axGroupStatus[Group].Conversion)
    7cf8:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7cfc:	4936      	ldr	r1, [pc, #216]	; (7dd8 <Adc_UpdateStatusAfterGetStream+0x134>)
    7cfe:	4613      	mov	r3, r2
    7d00:	009b      	lsls	r3, r3, #2
    7d02:	4413      	add	r3, r2
    7d04:	009b      	lsls	r3, r3, #2
    7d06:	440b      	add	r3, r1
    7d08:	681b      	ldr	r3, [r3, #0]
    7d0a:	2b03      	cmp	r3, #3
    7d0c:	d15f      	bne.n	7dce <Adc_UpdateStatusAfterGetStream+0x12a>
    {
        /* Compliance with State Diagram */
        if (ADC_TRIGG_SRC_SW == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].TriggerSource)
    7d0e:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7d12:	4a30      	ldr	r2, [pc, #192]	; (7dd4 <Adc_UpdateStatusAfterGetStream+0x130>)
    7d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7d18:	685a      	ldr	r2, [r3, #4]
    7d1a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7d1e:	2134      	movs	r1, #52	; 0x34
    7d20:	fb01 f303 	mul.w	r3, r1, r3
    7d24:	4413      	add	r3, r2
    7d26:	695b      	ldr	r3, [r3, #20]
    7d28:	2b00      	cmp	r3, #0
    7d2a:	d150      	bne.n	7dce <Adc_UpdateStatusAfterGetStream+0x12a>
        {
            if ((ADC_CONV_MODE_ONESHOT == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) || \
    7d2c:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7d30:	4a28      	ldr	r2, [pc, #160]	; (7dd4 <Adc_UpdateStatusAfterGetStream+0x130>)
    7d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7d36:	685a      	ldr	r2, [r3, #4]
    7d38:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7d3c:	2134      	movs	r1, #52	; 0x34
    7d3e:	fb01 f303 	mul.w	r3, r1, r3
    7d42:	4413      	add	r3, r2
    7d44:	689b      	ldr	r3, [r3, #8]
    7d46:	2b00      	cmp	r3, #0
    7d48:	d02c      	beq.n	7da4 <Adc_UpdateStatusAfterGetStream+0x100>
               ((ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) && \
    7d4a:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7d4e:	4a21      	ldr	r2, [pc, #132]	; (7dd4 <Adc_UpdateStatusAfterGetStream+0x130>)
    7d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7d54:	685a      	ldr	r2, [r3, #4]
    7d56:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7d5a:	2134      	movs	r1, #52	; 0x34
    7d5c:	fb01 f303 	mul.w	r3, r1, r3
    7d60:	4413      	add	r3, r2
    7d62:	689b      	ldr	r3, [r3, #8]
            if ((ADC_CONV_MODE_ONESHOT == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) || \
    7d64:	2b01      	cmp	r3, #1
    7d66:	d128      	bne.n	7dba <Adc_UpdateStatusAfterGetStream+0x116>
                (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) && \
    7d68:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7d6c:	4a19      	ldr	r2, [pc, #100]	; (7dd4 <Adc_UpdateStatusAfterGetStream+0x130>)
    7d6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7d72:	685a      	ldr	r2, [r3, #4]
    7d74:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7d78:	2134      	movs	r1, #52	; 0x34
    7d7a:	fb01 f303 	mul.w	r3, r1, r3
    7d7e:	4413      	add	r3, r2
    7d80:	685b      	ldr	r3, [r3, #4]
               ((ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode) && \
    7d82:	2b01      	cmp	r3, #1
    7d84:	d119      	bne.n	7dba <Adc_UpdateStatusAfterGetStream+0x116>
                (ADC_STREAM_BUFFER_LINEAR == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].BufferMode) \
    7d86:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7d8a:	4a12      	ldr	r2, [pc, #72]	; (7dd4 <Adc_UpdateStatusAfterGetStream+0x130>)
    7d8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    7d90:	685a      	ldr	r2, [r3, #4]
    7d92:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    7d96:	2134      	movs	r1, #52	; 0x34
    7d98:	fb01 f303 	mul.w	r3, r1, r3
    7d9c:	4413      	add	r3, r2
    7d9e:	699b      	ldr	r3, [r3, #24]
                (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) && \
    7da0:	2b00      	cmp	r3, #0
    7da2:	d10a      	bne.n	7dba <Adc_UpdateStatusAfterGetStream+0x116>
               )
              )
            {
                /* SWS_Adc_00327 -- SWS_Adc_00221 */
                Adc_axGroupStatus[Group].Conversion = ADC_IDLE;
    7da4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7da8:	490b      	ldr	r1, [pc, #44]	; (7dd8 <Adc_UpdateStatusAfterGetStream+0x134>)
    7daa:	4613      	mov	r3, r2
    7dac:	009b      	lsls	r3, r3, #2
    7dae:	4413      	add	r3, r2
    7db0:	009b      	lsls	r3, r3, #2
    7db2:	440b      	add	r3, r1
    7db4:	2200      	movs	r2, #0
    7db6:	601a      	str	r2, [r3, #0]
                Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
            }
        }
#endif /* (STD_ON == ADC_HW_TRIGGER_API) */
    }
}
    7db8:	e009      	b.n	7dce <Adc_UpdateStatusAfterGetStream+0x12a>
                Adc_axGroupStatus[Group].Conversion = ADC_BUSY;
    7dba:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7dbe:	4906      	ldr	r1, [pc, #24]	; (7dd8 <Adc_UpdateStatusAfterGetStream+0x134>)
    7dc0:	4613      	mov	r3, r2
    7dc2:	009b      	lsls	r3, r3, #2
    7dc4:	4413      	add	r3, r2
    7dc6:	009b      	lsls	r3, r3, #2
    7dc8:	440b      	add	r3, r1
    7dca:	2201      	movs	r2, #1
    7dcc:	601a      	str	r2, [r3, #0]
}
    7dce:	bf00      	nop
    7dd0:	b004      	add	sp, #16
    7dd2:	4770      	bx	lr
    7dd4:	1fff8ce8 	.word	0x1fff8ce8
    7dd8:	1fff8cec 	.word	0x1fff8cec

00007ddc <Adc_Init>:
                                       GLOBAL FUNCTIONS
==================================================================================================*/
/* SWS_Adc_00365, SWS_Adc_00246, SWS_Adc_00056 */
/** @implements      Adc_Init_Activity */
void Adc_Init(const Adc_ConfigType * ConfigPtr)
{
    7ddc:	b500      	push	{lr}
    7dde:	b085      	sub	sp, #20
    7de0:	9001      	str	r0, [sp, #4]
    Std_ReturnType TimeOutStatus;
#if (ADC_DEV_ERROR_DETECT == STD_ON) && ((ADC_VALIDATE_GLOBAL_CALL == STD_ON) || (ADC_VALIDATE_PARAMS == STD_ON))
    Std_ReturnType ValidStatus;
#endif

    CoreId = Adc_GetCoreID();
    7de2:	f002 fa5b 	bl	a29c <Adc_GetCoreID>
    7de6:	4603      	mov	r3, r0
    7de8:	f88d 300c 	strb.w	r3, [sp, #12]
    CoreIdTemp = CoreId; /* Used to avoid MISRA */
    7dec:	f89d 300c 	ldrb.w	r3, [sp, #12]
    7df0:	f88d 300f 	strb.w	r3, [sp, #15]
            {
#endif /* (ADC_DEV_ERROR_DETECT == STD_ON) && (ADC_VALIDATE_PARAMS == STD_ON) */
#if (ADC_PRECOMPILE_SUPPORT == STD_ON)
                ValidCoreId = Adc_CheckCurrentCoreId(Adc_ConfigVariantPredefined[CoreId], CoreIdTemp);
#else
                ValidCoreId = Adc_CheckCurrentCoreId(ConfigPtr, CoreId);
    7df4:	f89d 300c 	ldrb.w	r3, [sp, #12]
    7df8:	b2db      	uxtb	r3, r3
    7dfa:	4619      	mov	r1, r3
    7dfc:	9801      	ldr	r0, [sp, #4]
    7dfe:	f7ff fbb3 	bl	7568 <Adc_CheckCurrentCoreId>
    7e02:	4603      	mov	r3, r0
    7e04:	f88d 300e 	strb.w	r3, [sp, #14]
#endif /* (ADC_PRECOMPILE_SUPPORT == STD_ON) */
                if ((Std_ReturnType)E_OK == ValidCoreId)
    7e08:	f89d 300e 	ldrb.w	r3, [sp, #14]
    7e0c:	2b00      	cmp	r3, #0
    7e0e:	d12c      	bne.n	7e6a <Adc_Init+0x8e>
                    /* ADC342 */
                    const Adc_ConfigType * predefined = Adc_ConfigVariantPredefined[CoreId];
                    Adc_apxCfgPtr[CoreId] = predefined;
#else
                    /* SWS_Adc_00054 */
                    Adc_apxCfgPtr[CoreId] = ConfigPtr;
    7e10:	f89d 300c 	ldrb.w	r3, [sp, #12]
    7e14:	b2db      	uxtb	r3, r3
    7e16:	4619      	mov	r1, r3
    7e18:	4a16      	ldr	r2, [pc, #88]	; (7e74 <Adc_Init+0x98>)
    7e1a:	9b01      	ldr	r3, [sp, #4]
    7e1c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
#endif /* (ADC_PRECOMPILE_SUPPORT == STD_ON) */
                    /* Initialize the unit status for all units */
                    Adc_InitUnitStatus(CoreId);
    7e20:	f89d 300c 	ldrb.w	r3, [sp, #12]
    7e24:	b2db      	uxtb	r3, r3
    7e26:	4618      	mov	r0, r3
    7e28:	f7ff fb4e 	bl	74c8 <Adc_InitUnitStatus>
                    /* Initialize the group status for all groups */
                    Adc_InitGroupsStatus(CoreId);
    7e2c:	f89d 300c 	ldrb.w	r3, [sp, #12]
    7e30:	b2db      	uxtb	r3, r3
    7e32:	4618      	mov	r0, r3
    7e34:	f7ff fade 	bl	73f4 <Adc_InitGroupsStatus>
                    /* Call the low level function to initialize driver */
                    TimeOutStatus = Adc_Ipw_Init(Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr, CoreIdTemp);
    7e38:	f89d 300c 	ldrb.w	r3, [sp, #12]
    7e3c:	b2db      	uxtb	r3, r3
    7e3e:	461a      	mov	r2, r3
    7e40:	4b0c      	ldr	r3, [pc, #48]	; (7e74 <Adc_Init+0x98>)
    7e42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7e46:	681b      	ldr	r3, [r3, #0]
    7e48:	f89d 200f 	ldrb.w	r2, [sp, #15]
    7e4c:	4611      	mov	r1, r2
    7e4e:	4618      	mov	r0, r3
    7e50:	f001 ff78 	bl	9d44 <Adc_Ipw_Init>
    7e54:	4603      	mov	r3, r0
    7e56:	f88d 300d 	strb.w	r3, [sp, #13]

                    if ((Std_ReturnType)E_NOT_OK == TimeOutStatus)
    7e5a:	f89d 300d 	ldrb.w	r3, [sp, #13]
    7e5e:	2b01      	cmp	r3, #1
    7e60:	d103      	bne.n	7e6a <Adc_Init+0x8e>
                    {
                        /* Timeout is expired.*/
                        Adc_ReportDetRuntimeError((uint8)ADC_INIT_ID, (uint8)ADC_E_TIMEOUT);
    7e62:	212b      	movs	r1, #43	; 0x2b
    7e64:	2000      	movs	r0, #0
    7e66:	f7ff f897 	bl	6f98 <Adc_ReportDetRuntimeError>
        if ((Std_ReturnType)E_OK == ValidStatus)
        {
            Adc_EndValidateGloballCall(ValidStatus, ADC_INIT_ID, CoreId);
        }
#endif /* (ADC_DEV_ERROR_DETECT == STD_ON) && (ADC_VALIDATE_GLOBAL_CALL == STD_ON) */
}
    7e6a:	bf00      	nop
    7e6c:	b005      	add	sp, #20
    7e6e:	f85d fb04 	ldr.w	pc, [sp], #4
    7e72:	bf00      	nop
    7e74:	1fff8ce8 	.word	0x1fff8ce8

00007e78 <Adc_SetupResultBuffer>:

/* SWS_Adc_00419 */
/** @implements      Adc_SetupResultBuffer_Activity */
Std_ReturnType Adc_SetupResultBuffer(Adc_GroupType Group,
                                     Adc_ValueGroupType * const DataBufferPtr)
{
    7e78:	b500      	push	{lr}
    7e7a:	b085      	sub	sp, #20
    7e7c:	4603      	mov	r3, r0
    7e7e:	9100      	str	r1, [sp, #0]
    7e80:	f8ad 3006 	strh.w	r3, [sp, #6]
    Std_ReturnType TempReturn = (Std_ReturnType)E_NOT_OK;
    7e84:	2301      	movs	r3, #1
    7e86:	f88d 300f 	strb.w	r3, [sp, #15]

#if (ADC_VALIDATE_PARAMS == STD_ON)
        if ((Std_ReturnType)E_OK == Adc_ValidatePtr(ADC_SETUPRESULTBUFFER_ID, DataBufferPtr))
        {
#endif /* ADC_VALIDATE_PARAMS == STD_ON */
            if ((Std_ReturnType)E_OK == Adc_ValidateSetupBufferNotBusy(Group))
    7e8a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    7e8e:	4618      	mov	r0, r3
    7e90:	f7ff f9a2 	bl	71d8 <Adc_ValidateSetupBufferNotBusy>
    7e94:	4603      	mov	r3, r0
    7e96:	2b00      	cmp	r3, #0
    7e98:	d10d      	bne.n	7eb6 <Adc_SetupResultBuffer+0x3e>
            {
                /* SWS_Adc_00420 */
                Adc_axGroupStatus[Group].ResultsBufferPtr = DataBufferPtr;
    7e9a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    7e9e:	4909      	ldr	r1, [pc, #36]	; (7ec4 <Adc_SetupResultBuffer+0x4c>)
    7ea0:	4613      	mov	r3, r2
    7ea2:	009b      	lsls	r3, r3, #2
    7ea4:	4413      	add	r3, r2
    7ea6:	009b      	lsls	r3, r3, #2
    7ea8:	440b      	add	r3, r1
    7eaa:	330c      	adds	r3, #12
    7eac:	9a00      	ldr	r2, [sp, #0]
    7eae:	601a      	str	r2, [r3, #0]
                    /* Need to reset last buffer to invalid value before starting conversion. Because since External Dma Channel is used,
                    last buffer will be used to check by Adc_ReadGroup to make sure the results of all channel was available. */
                    DataBufferPtr[(GroupPtr->AssignedChannelCount - (Adc_ChannelIndexType)1U)] = ADC_IPW_INVALID_DATA_RESULT_DMA;
                }
#endif /* ADC_DMA_SUPPORTED */
                TempReturn = (Std_ReturnType)E_OK;
    7eb0:	2300      	movs	r3, #0
    7eb2:	f88d 300f 	strb.w	r3, [sp, #15]

#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    }
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */

    return TempReturn;
    7eb6:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    7eba:	4618      	mov	r0, r3
    7ebc:	b005      	add	sp, #20
    7ebe:	f85d fb04 	ldr.w	pc, [sp], #4
    7ec2:	bf00      	nop
    7ec4:	1fff8cec 	.word	0x1fff8cec

00007ec8 <Adc_DeInit>:

#if (ADC_DEINIT_API == STD_ON)
/* SWS_Adc_00366, SWS_Adc_00111, SWS_Adc_00110 */
/** @implements      Adc_DeInit_Activity */
void Adc_DeInit(void)
{
    7ec8:	b500      	push	{lr}
    7eca:	b083      	sub	sp, #12
    volatile uint8 CoreId;
#if (ADC_IPW_PDB_AVAILABLE == STD_ON)
    Adc_HwUnitType LogicalHwUnitId = 0U;
    7ecc:	2300      	movs	r3, #0
    7ece:	f88d 3007 	strb.w	r3, [sp, #7]
    uint8 CoreIdTemp;
    Std_ReturnType TempReturn;

    Std_ReturnType ValidStatus;

    CoreId = Adc_GetCoreID();
    7ed2:	f002 f9e3 	bl	a29c <Adc_GetCoreID>
    7ed6:	4603      	mov	r3, r0
    7ed8:	f88d 3002 	strb.w	r3, [sp, #2]
    CoreIdTemp = CoreId; /* Used to avoid MISRA */
    7edc:	f89d 3002 	ldrb.w	r3, [sp, #2]
    7ee0:	f88d 3006 	strb.w	r3, [sp, #6]
#if (ADC_VALIDATE_GLOBAL_CALL == STD_ON)
    ValidStatus = Adc_ValidateGloballCall(ADC_DEINIT_ID, CoreId);
    if ((Std_ReturnType)E_OK == ValidStatus)
    {
#endif /* ADC_VALIDATE_GLOBAL_CALL == STD_ON */
        ValidCoreId = Adc_CheckCurrentCoreId(Adc_apxCfgPtr[CoreId], CoreIdTemp);
    7ee4:	f89d 3002 	ldrb.w	r3, [sp, #2]
    7ee8:	b2db      	uxtb	r3, r3
    7eea:	461a      	mov	r2, r3
    7eec:	4b2d      	ldr	r3, [pc, #180]	; (7fa4 <Adc_DeInit+0xdc>)
    7eee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7ef2:	f89d 2006 	ldrb.w	r2, [sp, #6]
    7ef6:	4611      	mov	r1, r2
    7ef8:	4618      	mov	r0, r3
    7efa:	f7ff fb35 	bl	7568 <Adc_CheckCurrentCoreId>
    7efe:	4603      	mov	r3, r0
    7f00:	f88d 3005 	strb.w	r3, [sp, #5]
        if ((Std_ReturnType)E_OK == ValidCoreId)
    7f04:	f89d 3005 	ldrb.w	r3, [sp, #5]
    7f08:	2b00      	cmp	r3, #0
    7f0a:	d147      	bne.n	7f9c <Adc_DeInit+0xd4>
        {
            ValidStatus = Adc_ValidateDeInitNotBusy(CoreId);
    7f0c:	f89d 3002 	ldrb.w	r3, [sp, #2]
    7f10:	b2db      	uxtb	r3, r3
    7f12:	4618      	mov	r0, r3
    7f14:	f7ff f912 	bl	713c <Adc_ValidateDeInitNotBusy>
    7f18:	4603      	mov	r3, r0
    7f1a:	f88d 3004 	strb.w	r3, [sp, #4]
            if ((Std_ReturnType)E_OK == ValidStatus)
    7f1e:	f89d 3004 	ldrb.w	r3, [sp, #4]
    7f22:	2b00      	cmp	r3, #0
    7f24:	d13a      	bne.n	7f9c <Adc_DeInit+0xd4>
            {

                TempReturn = Adc_Ipw_DeInit(CoreId);
    7f26:	f89d 3002 	ldrb.w	r3, [sp, #2]
    7f2a:	b2db      	uxtb	r3, r3
    7f2c:	4618      	mov	r0, r3
    7f2e:	f001 ff4e 	bl	9dce <Adc_Ipw_DeInit>
    7f32:	4603      	mov	r3, r0
    7f34:	f88d 3003 	strb.w	r3, [sp, #3]
                if ((Std_ReturnType)E_NOT_OK == TempReturn)
    7f38:	f89d 3003 	ldrb.w	r3, [sp, #3]
    7f3c:	2b01      	cmp	r3, #1
    7f3e:	d103      	bne.n	7f48 <Adc_DeInit+0x80>
                {
                    Adc_ReportDetRuntimeError((uint8)ADC_DEINIT_ID, (uint8)ADC_E_TIMEOUT);
    7f40:	212b      	movs	r1, #43	; 0x2b
    7f42:	2001      	movs	r0, #1
    7f44:	f7ff f828 	bl	6f98 <Adc_ReportDetRuntimeError>
                }
#if (ADC_IPW_PDB_AVAILABLE == STD_ON)
                for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS; LogicalHwUnitId++)
    7f48:	2300      	movs	r3, #0
    7f4a:	f88d 3007 	strb.w	r3, [sp, #7]
    7f4e:	e019      	b.n	7f84 <Adc_DeInit+0xbc>
                {
                    if (Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcHwUnitArr[LogicalHwUnitId] == (uint8)STD_ON) /* HW unit enabled on current partition */
    7f50:	f89d 3002 	ldrb.w	r3, [sp, #2]
    7f54:	b2db      	uxtb	r3, r3
    7f56:	461a      	mov	r2, r3
    7f58:	4b12      	ldr	r3, [pc, #72]	; (7fa4 <Adc_DeInit+0xdc>)
    7f5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7f5e:	681a      	ldr	r2, [r3, #0]
    7f60:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7f64:	4413      	add	r3, r2
    7f66:	7f9b      	ldrb	r3, [r3, #30]
    7f68:	2b01      	cmp	r3, #1
    7f6a:	d106      	bne.n	7f7a <Adc_DeInit+0xb2>
                    {
                        Adc_axUnitStatus[LogicalHwUnitId].Sc1Used = 0U;
    7f6c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7f70:	4a0d      	ldr	r2, [pc, #52]	; (7fa8 <Adc_DeInit+0xe0>)
    7f72:	00db      	lsls	r3, r3, #3
    7f74:	4413      	add	r3, r2
    7f76:	2200      	movs	r2, #0
    7f78:	719a      	strb	r2, [r3, #6]
                for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS; LogicalHwUnitId++)
    7f7a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7f7e:	3301      	adds	r3, #1
    7f80:	f88d 3007 	strb.w	r3, [sp, #7]
    7f84:	f89d 3007 	ldrb.w	r3, [sp, #7]
    7f88:	2b01      	cmp	r3, #1
    7f8a:	d9e1      	bls.n	7f50 <Adc_DeInit+0x88>
                    }
                }
#endif /* (ADC_IPW_PDB_AVAILABLE == STD_ON) */
                /* Undefined the global pointer to the configuration */
                Adc_apxCfgPtr[CoreId] = NULL_PTR;
    7f8c:	f89d 3002 	ldrb.w	r3, [sp, #2]
    7f90:	b2db      	uxtb	r3, r3
    7f92:	4619      	mov	r1, r3
    7f94:	4b03      	ldr	r3, [pc, #12]	; (7fa4 <Adc_DeInit+0xdc>)
    7f96:	2200      	movs	r2, #0
    7f98:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
            Adc_ReportDetError(ADC_DEINIT_ID, (uint8)ADC_E_PARAM_CONFIG);
        }
    }
    Adc_EndValidateGloballCall(ValidStatus, ADC_DEINIT_ID, CoreId);
#endif /* ADC_VALIDATE_GLOBAL_CALL == STD_ON */
}
    7f9c:	bf00      	nop
    7f9e:	b003      	add	sp, #12
    7fa0:	f85d fb04 	ldr.w	pc, [sp], #4
    7fa4:	1fff8ce8 	.word	0x1fff8ce8
    7fa8:	1fff8d00 	.word	0x1fff8d00

00007fac <Adc_StartGroupConversion>:

#if (ADC_ENABLE_START_STOP_GROUP_API == STD_ON)
/* SWS_Adc_00367, SWS_Adc_00356, SWS_Adc_00156, SWS_Adc_00061, SWS_Adc_00413 */
/** @implements      Adc_StartGroupConversion_Activity */
void Adc_StartGroupConversion(Adc_GroupType Group)
{
    7fac:	b500      	push	{lr}
    7fae:	b085      	sub	sp, #20
    7fb0:	4603      	mov	r3, r0
    7fb2:	f8ad 3006 	strh.w	r3, [sp, #6]
    volatile uint8 CoreId;
    Adc_GroupType GroupIndex = 0U;
    7fb6:	2300      	movs	r3, #0
    7fb8:	f8ad 300e 	strh.w	r3, [sp, #14]
    /* ADC Hardware unit on which the requested group will run */
    Adc_HwUnitType LogicalHwUnitId = 0U;
    7fbc:	2300      	movs	r3, #0
    7fbe:	f88d 300d 	strb.w	r3, [sp, #13]

    CoreId = Adc_GetCoreID();
    7fc2:	f002 f96b 	bl	a29c <Adc_GetCoreID>
    7fc6:	4603      	mov	r3, r0
    7fc8:	f88d 300c 	strb.w	r3, [sp, #12]
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    if ((Std_ReturnType)E_OK == Adc_ValidateCallAndGroup(ADC_STARTGROUPCONVERSION_ID, Group, CoreId))
    {
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */
        /* Get the mapping index of group in the current partition */
        GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    7fcc:	f89d 300c 	ldrb.w	r3, [sp, #12]
    7fd0:	b2db      	uxtb	r3, r3
    7fd2:	461a      	mov	r2, r3
    7fd4:	4b1a      	ldr	r3, [pc, #104]	; (8040 <Adc_StartGroupConversion+0x94>)
    7fd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    7fda:	68da      	ldr	r2, [r3, #12]
    7fdc:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    7fe0:	005b      	lsls	r3, r3, #1
    7fe2:	4413      	add	r3, r2
    7fe4:	881b      	ldrh	r3, [r3, #0]
    7fe6:	f8ad 300e 	strh.w	r3, [sp, #14]

        if ((Std_ReturnType)E_OK == Adc_ValidateStateStartGroupConvNotBusy(Group, CoreId))
    7fea:	f89d 300c 	ldrb.w	r3, [sp, #12]
    7fee:	b2da      	uxtb	r2, r3
    7ff0:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    7ff4:	4611      	mov	r1, r2
    7ff6:	4618      	mov	r0, r3
    7ff8:	f7ff f912 	bl	7220 <Adc_ValidateStateStartGroupConvNotBusy>
    7ffc:	4603      	mov	r3, r0
    7ffe:	2b00      	cmp	r3, #0
    8000:	d11a      	bne.n	8038 <Adc_StartGroupConversion+0x8c>
               )
            {
#endif /* ADC_VALIDATE_PARAMS == STD_ON */

                /* Get the unit to which the group belongs to */
                LogicalHwUnitId = Adc_apxCfgPtr[CoreId]->GroupsPtr[(GroupIndex)].AdcLogicalUnitId;
    8002:	f89d 300c 	ldrb.w	r3, [sp, #12]
    8006:	b2db      	uxtb	r3, r3
    8008:	461a      	mov	r2, r3
    800a:	4b0d      	ldr	r3, [pc, #52]	; (8040 <Adc_StartGroupConversion+0x94>)
    800c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8010:	685a      	ldr	r2, [r3, #4]
    8012:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    8016:	2134      	movs	r1, #52	; 0x34
    8018:	fb01 f303 	mul.w	r3, r1, r3
    801c:	4413      	add	r3, r2
    801e:	789b      	ldrb	r3, [r3, #2]
    8020:	f88d 300d 	strb.w	r3, [sp, #13]
                /* Update queue */
                Adc_UpdateStatusStartConversion(Group, LogicalHwUnitId, CoreId);
    8024:	f89d 300c 	ldrb.w	r3, [sp, #12]
    8028:	b2da      	uxtb	r2, r3
    802a:	f89d 100d 	ldrb.w	r1, [sp, #13]
    802e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    8032:	4618      	mov	r0, r3
    8034:	f7ff facb 	bl	75ce <Adc_UpdateStatusStartConversion>
#endif /* ADC_VALIDATE_PARAMS == STD_ON */
        }
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    }
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */
}
    8038:	bf00      	nop
    803a:	b005      	add	sp, #20
    803c:	f85d fb04 	ldr.w	pc, [sp], #4
    8040:	1fff8ce8 	.word	0x1fff8ce8

00008044 <Adc_StopGroupConversion>:

/* SWS_Adc_00368, SWS_Adc_00356, SWS_Adc_00413 */
/** @implements      Adc_StopGroupConversion_Activity */
void Adc_StopGroupConversion(Adc_GroupType Group)
{
    8044:	b500      	push	{lr}
    8046:	b085      	sub	sp, #20
    8048:	4603      	mov	r3, r0
    804a:	f8ad 3006 	strh.w	r3, [sp, #6]
    /* ADC Logical Unit Id on which the requested group will run */
    Adc_HwUnitType LogicalHwUnitId = 0U;
    804e:	2300      	movs	r3, #0
    8050:	f88d 300f 	strb.w	r3, [sp, #15]
    volatile uint8 CoreId;
    Adc_GroupType GroupIndex = 0U;
    8054:	2300      	movs	r3, #0
    8056:	f8ad 300c 	strh.w	r3, [sp, #12]

    CoreId = Adc_GetCoreID();
    805a:	f002 f91f 	bl	a29c <Adc_GetCoreID>
    805e:	4603      	mov	r3, r0
    8060:	f88d 300b 	strb.w	r3, [sp, #11]
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    if ((Std_ReturnType)E_OK == Adc_ValidateCallAndGroup(ADC_STOPGROUPCONVERSION_ID, Group, CoreId))
    {
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */

        if ((Std_ReturnType)E_OK == Adc_ValidateStateNotIdle(ADC_STOPGROUPCONVERSION_ID, Group, CoreId))
    8064:	f89d 300b 	ldrb.w	r3, [sp, #11]
    8068:	b2da      	uxtb	r2, r3
    806a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    806e:	4619      	mov	r1, r3
    8070:	2003      	movs	r0, #3
    8072:	f7ff f94d 	bl	7310 <Adc_ValidateStateNotIdle>
    8076:	4603      	mov	r3, r0
    8078:	2b00      	cmp	r3, #0
    807a:	d129      	bne.n	80d0 <Adc_StopGroupConversion+0x8c>
                                                                CoreId
                                                               )
               )
            {
#endif /* ADC_VALIDATE_PARAMS == STD_ON */
                GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    807c:	f89d 300b 	ldrb.w	r3, [sp, #11]
    8080:	b2db      	uxtb	r3, r3
    8082:	461a      	mov	r2, r3
    8084:	4b14      	ldr	r3, [pc, #80]	; (80d8 <Adc_StopGroupConversion+0x94>)
    8086:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    808a:	68da      	ldr	r2, [r3, #12]
    808c:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    8090:	005b      	lsls	r3, r3, #1
    8092:	4413      	add	r3, r2
    8094:	881b      	ldrh	r3, [r3, #0]
    8096:	f8ad 300c 	strh.w	r3, [sp, #12]
                /* Get the unit to which the group belongs to */
                LogicalHwUnitId = Adc_apxCfgPtr[CoreId]->GroupsPtr[(GroupIndex)].AdcLogicalUnitId;
    809a:	f89d 300b 	ldrb.w	r3, [sp, #11]
    809e:	b2db      	uxtb	r3, r3
    80a0:	461a      	mov	r2, r3
    80a2:	4b0d      	ldr	r3, [pc, #52]	; (80d8 <Adc_StopGroupConversion+0x94>)
    80a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    80a8:	685a      	ldr	r2, [r3, #4]
    80aa:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    80ae:	2134      	movs	r1, #52	; 0x34
    80b0:	fb01 f303 	mul.w	r3, r1, r3
    80b4:	4413      	add	r3, r2
    80b6:	789b      	ldrb	r3, [r3, #2]
    80b8:	f88d 300f 	strb.w	r3, [sp, #15]
                Adc_UpdateStatusStopConversion(Group, LogicalHwUnitId, CoreId);
    80bc:	f89d 300b 	ldrb.w	r3, [sp, #11]
    80c0:	b2da      	uxtb	r2, r3
    80c2:	f89d 100f 	ldrb.w	r1, [sp, #15]
    80c6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    80ca:	4618      	mov	r0, r3
    80cc:	f7ff fb78 	bl	77c0 <Adc_UpdateStatusStopConversion>
        }

#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    }
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */
}
    80d0:	bf00      	nop
    80d2:	b005      	add	sp, #20
    80d4:	f85d fb04 	ldr.w	pc, [sp], #4
    80d8:	1fff8ce8 	.word	0x1fff8ce8

000080dc <Adc_ReadGroup>:
#if (ADC_READ_GROUP_API == STD_ON)
/* SWS_Adc_00369, SWS_Adc_00383, SWS_Adc_00503 */
/** @implements      Adc_ReadGroup_Activity */
Std_ReturnType Adc_ReadGroup(Adc_GroupType Group,
                             Adc_ValueGroupType * DataBufferPtr)
{
    80dc:	b500      	push	{lr}
    80de:	b085      	sub	sp, #20
    80e0:	4603      	mov	r3, r0
    80e2:	9100      	str	r1, [sp, #0]
    80e4:	f8ad 3006 	strh.w	r3, [sp, #6]
    volatile uint8 CoreId;
    /* Return Value */
    Std_ReturnType GroupRet = (Std_ReturnType)E_NOT_OK;
    80e8:	2301      	movs	r3, #1
    80ea:	f88d 300f 	strb.w	r3, [sp, #15]
    boolean Flag = TRUE;
    80ee:	2301      	movs	r3, #1
    80f0:	f88d 300d 	strb.w	r3, [sp, #13]

    CoreId = Adc_GetCoreID();
    80f4:	f002 f8d2 	bl	a29c <Adc_GetCoreID>
    80f8:	4603      	mov	r3, r0
    80fa:	f88d 300e 	strb.w	r3, [sp, #14]
#if (ADC_VALIDATE_PARAMS == STD_ON)
        if ((Std_ReturnType)E_OK == Adc_ValidatePtr(ADC_VALUEREADGROUP_ID, DataBufferPtr))
        {
#endif /* ADC_VALIDATE_PARAMS == STD_ON */

            if ((Std_ReturnType)E_OK == Adc_ValidateStateNotIdle(ADC_VALUEREADGROUP_ID, Group, CoreId))
    80fe:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8102:	b2da      	uxtb	r2, r3
    8104:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    8108:	4619      	mov	r1, r3
    810a:	2004      	movs	r0, #4
    810c:	f7ff f900 	bl	7310 <Adc_ValidateStateNotIdle>
    8110:	4603      	mov	r3, r0
    8112:	2b00      	cmp	r3, #0
    8114:	d121      	bne.n	815a <Adc_ReadGroup+0x7e>
            {
                /* SWS_Adc_00447 */
                GroupRet = Adc_Ipw_ReadGroup(Group, DataBufferPtr, &Flag, CoreId);
    8116:	f89d 300e 	ldrb.w	r3, [sp, #14]
    811a:	b2db      	uxtb	r3, r3
    811c:	f10d 020d 	add.w	r2, sp, #13
    8120:	f8bd 0006 	ldrh.w	r0, [sp, #6]
    8124:	9900      	ldr	r1, [sp, #0]
    8126:	f002 f812 	bl	a14e <Adc_Ipw_ReadGroup>
    812a:	4603      	mov	r3, r0
    812c:	f88d 300f 	strb.w	r3, [sp, #15]
                /*if the conversion is finished or if the limit checking was failed for the group without interrupts*/
                if (((Std_ReturnType)E_OK == GroupRet) || (FALSE == Flag))
    8130:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8134:	2b00      	cmp	r3, #0
    8136:	d006      	beq.n	8146 <Adc_ReadGroup+0x6a>
    8138:	f89d 300d 	ldrb.w	r3, [sp, #13]
    813c:	f083 0301 	eor.w	r3, r3, #1
    8140:	b2db      	uxtb	r3, r3
    8142:	2b00      	cmp	r3, #0
    8144:	d009      	beq.n	815a <Adc_ReadGroup+0x7e>
                {
                    Adc_UpdateStatusReadGroup(Group, Flag, CoreId);
    8146:	f89d 100d 	ldrb.w	r1, [sp, #13]
    814a:	f89d 300e 	ldrb.w	r3, [sp, #14]
    814e:	b2da      	uxtb	r2, r3
    8150:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    8154:	4618      	mov	r0, r3
    8156:	f7ff fbe5 	bl	7924 <Adc_UpdateStatusReadGroup>

#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    }
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */

    return GroupRet;
    815a:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    815e:	4618      	mov	r0, r3
    8160:	b005      	add	sp, #20
    8162:	f85d fb04 	ldr.w	pc, [sp], #4

00008166 <Adc_GetGroupStatus>:
#endif /* (ADC_GRP_NOTIF_CAPABILITY == STD_ON) */

/* SWS_Adc_00374, SWS_Adc_00140, SWS_Adc_00503, SWS_Adc_00413 */
/** @implements      Adc_GetGroupStatus_Activity */
Adc_StatusType Adc_GetGroupStatus(Adc_GroupType Group)
{
    8166:	b084      	sub	sp, #16
    8168:	4603      	mov	r3, r0
    816a:	f8ad 3006 	strh.w	r3, [sp, #6]
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    volatile uint8 CoreId;
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */
    Adc_StatusType TempReturn = ADC_IDLE;
    816e:	2300      	movs	r3, #0
    8170:	9303      	str	r3, [sp, #12]
    CoreId = Adc_GetCoreID();
    if ((Std_ReturnType)E_OK == Adc_ValidateCallAndGroup(ADC_GETGROUPSTATUS_ID, Group, CoreId))
    {
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */
        /* SWS_Adc_00220 */
        TempReturn = Adc_axGroupStatus[Group].Conversion;
    8172:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    8176:	4906      	ldr	r1, [pc, #24]	; (8190 <Adc_GetGroupStatus+0x2a>)
    8178:	4613      	mov	r3, r2
    817a:	009b      	lsls	r3, r3, #2
    817c:	4413      	add	r3, r2
    817e:	009b      	lsls	r3, r3, #2
    8180:	440b      	add	r3, r1
    8182:	681b      	ldr	r3, [r3, #0]
    8184:	9303      	str	r3, [sp, #12]
#if (ADC_VALIDATE_CALL_AND_GROUP == STD_ON)
    }
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */

    return(TempReturn);
    8186:	9b03      	ldr	r3, [sp, #12]
}
    8188:	4618      	mov	r0, r3
    818a:	b004      	add	sp, #16
    818c:	4770      	bx	lr
    818e:	bf00      	nop
    8190:	1fff8cec 	.word	0x1fff8cec

00008194 <Adc_GetStreamLastPointer>:

/* SWS_Adc_00375, SWS_Adc_00382 */
/** @implements      Adc_GetStreamLastPointer_Activity */
Adc_StreamNumSampleType Adc_GetStreamLastPointer(Adc_GroupType Group,
                                                 Adc_ValueGroupType ** PtrToSamplePtr)
{
    8194:	b500      	push	{lr}
    8196:	b085      	sub	sp, #20
    8198:	4603      	mov	r3, r0
    819a:	9100      	str	r1, [sp, #0]
    819c:	f8ad 3006 	strh.w	r3, [sp, #6]
    volatile uint8 CoreId = Adc_GetCoreID();
    81a0:	f002 f87c 	bl	a29c <Adc_GetCoreID>
    81a4:	4603      	mov	r3, r0
    81a6:	f88d 3009 	strb.w	r3, [sp, #9]
    Adc_GroupType GroupIndex = 0U;
    81aa:	2300      	movs	r3, #0
    81ac:	f8ad 300a 	strh.w	r3, [sp, #10]
#if (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON)
    const Adc_GroupConfigurationType * GroupPtr;
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
    /* Number of samples to return */
    Adc_StreamNumSampleType NumberOfResults = 0U;
    81b0:	2300      	movs	r3, #0
    81b2:	f8ad 300e 	strh.w	r3, [sp, #14]
    Adc_StreamNumSampleType ResultIndex = 0U;
    81b6:	2300      	movs	r3, #0
    81b8:	f8ad 300c 	strh.w	r3, [sp, #12]
        /* Get channel count from configuration */
        ChannelCount = GroupPtr->AssignedChannelCount;
#endif
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */

        if ((Std_ReturnType)E_OK == Adc_ValidateStateNotIdle(ADC_GETSTREAMLASTPOINTER_ID, Group, CoreId))
    81bc:	f89d 3009 	ldrb.w	r3, [sp, #9]
    81c0:	b2da      	uxtb	r2, r3
    81c2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    81c6:	4619      	mov	r1, r3
    81c8:	200b      	movs	r0, #11
    81ca:	f7ff f8a1 	bl	7310 <Adc_ValidateStateNotIdle>
    81ce:	4603      	mov	r3, r0
    81d0:	2b00      	cmp	r3, #0
    81d2:	f040 808e 	bne.w	82f2 <Adc_GetStreamLastPointer+0x15e>
        {
            *PtrToSamplePtr = NULL_PTR;
    81d6:	9b00      	ldr	r3, [sp, #0]
    81d8:	2200      	movs	r2, #0
    81da:	601a      	str	r2, [r3, #0]

            if ((ADC_IDLE != Adc_axGroupStatus[Group].Conversion) && \
    81dc:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    81e0:	4948      	ldr	r1, [pc, #288]	; (8304 <Adc_GetStreamLastPointer+0x170>)
    81e2:	4613      	mov	r3, r2
    81e4:	009b      	lsls	r3, r3, #2
    81e6:	4413      	add	r3, r2
    81e8:	009b      	lsls	r3, r3, #2
    81ea:	440b      	add	r3, r1
    81ec:	681b      	ldr	r3, [r3, #0]
    81ee:	2b00      	cmp	r3, #0
    81f0:	f000 8082 	beq.w	82f8 <Adc_GetStreamLastPointer+0x164>
                (ADC_BUSY != Adc_axGroupStatus[Group].Conversion)) /* SWS_Adc_00216 */
    81f4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    81f8:	4942      	ldr	r1, [pc, #264]	; (8304 <Adc_GetStreamLastPointer+0x170>)
    81fa:	4613      	mov	r3, r2
    81fc:	009b      	lsls	r3, r3, #2
    81fe:	4413      	add	r3, r2
    8200:	009b      	lsls	r3, r3, #2
    8202:	440b      	add	r3, r1
    8204:	681b      	ldr	r3, [r3, #0]
            if ((ADC_IDLE != Adc_axGroupStatus[Group].Conversion) && \
    8206:	2b01      	cmp	r3, #1
    8208:	d076      	beq.n	82f8 <Adc_GetStreamLastPointer+0x164>
            {
                GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    820a:	f89d 3009 	ldrb.w	r3, [sp, #9]
    820e:	b2db      	uxtb	r3, r3
    8210:	461a      	mov	r2, r3
    8212:	4b3d      	ldr	r3, [pc, #244]	; (8308 <Adc_GetStreamLastPointer+0x174>)
    8214:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8218:	68da      	ldr	r2, [r3, #12]
    821a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    821e:	005b      	lsls	r3, r3, #1
    8220:	4413      	add	r3, r2
    8222:	881b      	ldrh	r3, [r3, #0]
    8224:	f8ad 300a 	strh.w	r3, [sp, #10]
                if ((Adc_StreamNumSampleType)0U == Adc_axGroupStatus[Group].ResultIndex)
    8228:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    822c:	4935      	ldr	r1, [pc, #212]	; (8304 <Adc_GetStreamLastPointer+0x170>)
    822e:	4613      	mov	r3, r2
    8230:	009b      	lsls	r3, r3, #2
    8232:	4413      	add	r3, r2
    8234:	009b      	lsls	r3, r3, #2
    8236:	440b      	add	r3, r1
    8238:	3308      	adds	r3, #8
    823a:	881b      	ldrh	r3, [r3, #0]
    823c:	b29b      	uxth	r3, r3
    823e:	2b00      	cmp	r3, #0
    8240:	d123      	bne.n	828a <Adc_GetStreamLastPointer+0xf6>
                {
                    ResultIndex = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].NumSamples - (Adc_StreamNumSampleType)1U;
    8242:	f89d 3009 	ldrb.w	r3, [sp, #9]
    8246:	b2db      	uxtb	r3, r3
    8248:	461a      	mov	r2, r3
    824a:	4b2f      	ldr	r3, [pc, #188]	; (8308 <Adc_GetStreamLastPointer+0x174>)
    824c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8250:	685a      	ldr	r2, [r3, #4]
    8252:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    8256:	2134      	movs	r1, #52	; 0x34
    8258:	fb01 f303 	mul.w	r3, r1, r3
    825c:	4413      	add	r3, r2
    825e:	8b9b      	ldrh	r3, [r3, #28]
    8260:	3b01      	subs	r3, #1
    8262:	f8ad 300c 	strh.w	r3, [sp, #12]
                    /* SWS_Adc_00387 */
                    NumberOfResults = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].NumSamples;
    8266:	f89d 3009 	ldrb.w	r3, [sp, #9]
    826a:	b2db      	uxtb	r3, r3
    826c:	461a      	mov	r2, r3
    826e:	4b26      	ldr	r3, [pc, #152]	; (8308 <Adc_GetStreamLastPointer+0x174>)
    8270:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8274:	685a      	ldr	r2, [r3, #4]
    8276:	f8bd 300a 	ldrh.w	r3, [sp, #10]
    827a:	2134      	movs	r1, #52	; 0x34
    827c:	fb01 f303 	mul.w	r3, r1, r3
    8280:	4413      	add	r3, r2
    8282:	8b9b      	ldrh	r3, [r3, #28]
    8284:	f8ad 300e 	strh.w	r3, [sp, #14]
    8288:	e019      	b.n	82be <Adc_GetStreamLastPointer+0x12a>
                }
                else
                {
                    ResultIndex = Adc_axGroupStatus[Group].ResultIndex - (Adc_StreamNumSampleType)1U;
    828a:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    828e:	491d      	ldr	r1, [pc, #116]	; (8304 <Adc_GetStreamLastPointer+0x170>)
    8290:	4613      	mov	r3, r2
    8292:	009b      	lsls	r3, r3, #2
    8294:	4413      	add	r3, r2
    8296:	009b      	lsls	r3, r3, #2
    8298:	440b      	add	r3, r1
    829a:	3308      	adds	r3, #8
    829c:	881b      	ldrh	r3, [r3, #0]
    829e:	b29b      	uxth	r3, r3
    82a0:	3b01      	subs	r3, #1
    82a2:	f8ad 300c 	strh.w	r3, [sp, #12]
                    /* SWS_Adc_00387 */
                    NumberOfResults = Adc_axGroupStatus[Group].ResultIndex;
    82a6:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    82aa:	4916      	ldr	r1, [pc, #88]	; (8304 <Adc_GetStreamLastPointer+0x170>)
    82ac:	4613      	mov	r3, r2
    82ae:	009b      	lsls	r3, r3, #2
    82b0:	4413      	add	r3, r2
    82b2:	009b      	lsls	r3, r3, #2
    82b4:	440b      	add	r3, r1
    82b6:	3308      	adds	r3, #8
    82b8:	881b      	ldrh	r3, [r3, #0]
    82ba:	f8ad 300e 	strh.w	r3, [sp, #14]
#if (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON)
                /* SWS_Adc_00214 -- SWS_Adc_00418 -- ADC382 */
                if (FALSE == GroupPtr->StreamResultGroupMultiSets)
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
                {
                    *PtrToSamplePtr = (Adc_ValueGroupType *)(&(Adc_axGroupStatus[Group].ResultsBufferPtr[ResultIndex]));
    82be:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    82c2:	4910      	ldr	r1, [pc, #64]	; (8304 <Adc_GetStreamLastPointer+0x170>)
    82c4:	4613      	mov	r3, r2
    82c6:	009b      	lsls	r3, r3, #2
    82c8:	4413      	add	r3, r2
    82ca:	009b      	lsls	r3, r3, #2
    82cc:	440b      	add	r3, r1
    82ce:	330c      	adds	r3, #12
    82d0:	681a      	ldr	r2, [r3, #0]
    82d2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    82d6:	005b      	lsls	r3, r3, #1
    82d8:	441a      	add	r2, r3
    82da:	9b00      	ldr	r3, [sp, #0]
    82dc:	601a      	str	r2, [r3, #0]
                else
                {
                    *PtrToSamplePtr = (Adc_ValueGroupType *)(&(Adc_axGroupStatus[Group].ResultsBufferPtr[ResultIndex * ChannelCount]));
                }
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
                Adc_UpdateStatusAfterGetStream(Group, CoreId);
    82de:	f89d 3009 	ldrb.w	r3, [sp, #9]
    82e2:	b2da      	uxtb	r2, r3
    82e4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    82e8:	4611      	mov	r1, r2
    82ea:	4618      	mov	r0, r3
    82ec:	f7ff fcda 	bl	7ca4 <Adc_UpdateStatusAfterGetStream>
    82f0:	e002      	b.n	82f8 <Adc_GetStreamLastPointer+0x164>
            }
        }
        else
        {
            *PtrToSamplePtr = NULL_PTR;
    82f2:	9b00      	ldr	r3, [sp, #0]
    82f4:	2200      	movs	r2, #0
    82f6:	601a      	str	r2, [r3, #0]
        /* SWS_Adc_00302, SWS_Adc_00218 */
        *PtrToSamplePtr = NULL_PTR;
    }
#endif /* ADC_VALIDATE_CALL_AND_GROUP == STD_ON */

    return NumberOfResults;
    82f8:	f8bd 300e 	ldrh.w	r3, [sp, #14]
}
    82fc:	4618      	mov	r0, r3
    82fe:	b005      	add	sp, #20
    8300:	f85d fb04 	ldr.w	pc, [sp], #4
    8304:	1fff8cec 	.word	0x1fff8cec
    8308:	1fff8ce8 	.word	0x1fff8ce8

0000830c <Adc_GetVersionInfo>:

#if (ADC_VERSION_INFO_API == STD_ON)
/* SWS_Adc_00376 */
/** @implements      Adc_GetVersionInfo_Activity */
void Adc_GetVersionInfo(Std_VersionInfoType * versioninfo)
{
    830c:	b082      	sub	sp, #8
    830e:	9001      	str	r0, [sp, #4]
#if (ADC_VALIDATE_PARAMS == STD_ON)
    if ((Std_ReturnType)E_OK == Adc_ValidatePtr(ADC_GETVERSIONINFO_ID, versioninfo))
    {
#endif /* ADC_VALIDATE_PARAMS == STD_ON */

        (versioninfo)->vendorID = (uint16)ADC_VENDOR_ID;
    8310:	9b01      	ldr	r3, [sp, #4]
    8312:	222b      	movs	r2, #43	; 0x2b
    8314:	801a      	strh	r2, [r3, #0]
        (versioninfo)->moduleID = (uint16)ADC_MODULE_ID;
    8316:	9b01      	ldr	r3, [sp, #4]
    8318:	227b      	movs	r2, #123	; 0x7b
    831a:	805a      	strh	r2, [r3, #2]
        (versioninfo)->sw_major_version = (uint8)ADC_SW_MAJOR_VERSION;
    831c:	9b01      	ldr	r3, [sp, #4]
    831e:	2202      	movs	r2, #2
    8320:	711a      	strb	r2, [r3, #4]
        (versioninfo)->sw_minor_version = (uint8)ADC_SW_MINOR_VERSION;
    8322:	9b01      	ldr	r3, [sp, #4]
    8324:	2200      	movs	r2, #0
    8326:	715a      	strb	r2, [r3, #5]
        (versioninfo)->sw_patch_version = (uint8)ADC_SW_PATCH_VERSION;
    8328:	9b01      	ldr	r3, [sp, #4]
    832a:	2200      	movs	r2, #0
    832c:	719a      	strb	r2, [r3, #6]

#if (ADC_VALIDATE_PARAMS == STD_ON)
    }
#endif /* ADC_VALIDATE_PARAMS == STD_ON */
}
    832e:	bf00      	nop
    8330:	b002      	add	sp, #8
    8332:	4770      	bx	lr

00008334 <Adc_Calibrate>:
#if (ADC_CALIBRATION == STD_ON)
/* CPR_RTD_00014.adc, CPR_RTD_00029.adc */
/** @implements      Adc_Calibrate_Activity */
void Adc_Calibrate(Adc_HwUnitType Unit,
                   Adc_CalibrationStatusType * pStatus)
{
    8334:	b500      	push	{lr}
    8336:	b085      	sub	sp, #20
    8338:	4603      	mov	r3, r0
    833a:	9100      	str	r1, [sp, #0]
    833c:	f88d 3007 	strb.w	r3, [sp, #7]
    volatile uint8 CoreId;
    boolean IsCalibrateCalled = FALSE;
    8340:	2300      	movs	r3, #0
    8342:	f88d 300f 	strb.w	r3, [sp, #15]

    CoreId = Adc_GetCoreID();
    8346:	f001 ffa9 	bl	a29c <Adc_GetCoreID>
    834a:	4603      	mov	r3, r0
    834c:	f88d 300e 	strb.w	r3, [sp, #14]
#if (ADC_VALIDATE_PARAMS == STD_ON)
        if ((Std_ReturnType)E_OK == Adc_ValidatePtr(ADC_CALIBRATE_ID, pStatus))
        {
#endif /* ADC_VALIDATE_PARAMS == STD_ON */
            /* Reset status before executing the calibration */
            pStatus->AdcUnitSelfTestStatus = E_NOT_OK;
    8350:	9b00      	ldr	r3, [sp, #0]
    8352:	2201      	movs	r2, #1
    8354:	701a      	strb	r2, [r3, #0]
            if ((Std_ReturnType)E_OK == Adc_ValidateNotBusyNoQueue(Unit, ADC_CALIBRATE_ID))
    8356:	f89d 3007 	ldrb.w	r3, [sp, #7]
    835a:	2129      	movs	r1, #41	; 0x29
    835c:	4618      	mov	r0, r3
    835e:	f7fe fe30 	bl	6fc2 <Adc_ValidateNotBusyNoQueue>
    8362:	4603      	mov	r3, r0
    8364:	2b00      	cmp	r3, #0
    8366:	d115      	bne.n	8394 <Adc_Calibrate+0x60>
            {
                if ((Std_ReturnType)E_OK == Adc_ValidateCheckGroupNotConversion(ADC_CALIBRATE_ID, CoreId))
    8368:	f89d 300e 	ldrb.w	r3, [sp, #14]
    836c:	b2db      	uxtb	r3, r3
    836e:	4619      	mov	r1, r3
    8370:	2029      	movs	r0, #41	; 0x29
    8372:	f7fe fe91 	bl	7098 <Adc_ValidateCheckGroupNotConversion>
    8376:	4603      	mov	r3, r0
    8378:	2b00      	cmp	r3, #0
    837a:	d10b      	bne.n	8394 <Adc_Calibrate+0x60>
                {
                    Adc_Ipw_Calibrate(Unit, pStatus, CoreId);
    837c:	f89d 300e 	ldrb.w	r3, [sp, #14]
    8380:	b2da      	uxtb	r2, r3
    8382:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8386:	9900      	ldr	r1, [sp, #0]
    8388:	4618      	mov	r0, r3
    838a:	f001 ff5d 	bl	a248 <Adc_Ipw_Calibrate>
                    IsCalibrateCalled = TRUE;
    838e:	2301      	movs	r3, #1
    8390:	f88d 300f 	strb.w	r3, [sp, #15]
                }
            }
            if (TRUE == IsCalibrateCalled)
    8394:	f89d 300f 	ldrb.w	r3, [sp, #15]
    8398:	2b00      	cmp	r3, #0
    839a:	d007      	beq.n	83ac <Adc_Calibrate+0x78>
            {
                if ((Std_ReturnType)E_NOT_OK == pStatus->AdcUnitSelfTestStatus)
    839c:	9b00      	ldr	r3, [sp, #0]
    839e:	781b      	ldrb	r3, [r3, #0]
    83a0:	2b01      	cmp	r3, #1
    83a2:	d103      	bne.n	83ac <Adc_Calibrate+0x78>
                {
                    Adc_ReportDetRuntimeError((uint8)ADC_CALIBRATE_ID, (uint8)ADC_E_TIMEOUT);
    83a4:	212b      	movs	r1, #43	; 0x2b
    83a6:	2029      	movs	r0, #41	; 0x29
    83a8:	f7fe fdf6 	bl	6f98 <Adc_ReportDetRuntimeError>
#endif /* ADC_VALIDATE_PARAMS == STD_ON */

#if (ADC_VALIDATE_CALL_AND_UNIT == STD_ON)
    }
#endif /* ADC_VALIDATE_CALL_AND_UNIT == STD_ON */
}
    83ac:	bf00      	nop
    83ae:	b005      	add	sp, #20
    83b0:	f85d fb04 	ldr.w	pc, [sp], #4

000083b4 <Adc_HwAcc_SetSC2Reg>:
#include "Adc_MemMap.h"

static inline void Adc_HwAcc_SetSC2Reg(ADC_Type * const Base,
                                       const uint32 ClearMask,
                                       const uint32 Value)
{
    83b4:	b086      	sub	sp, #24
    83b6:	9003      	str	r0, [sp, #12]
    83b8:	9102      	str	r1, [sp, #8]
    83ba:	9201      	str	r2, [sp, #4]
    /* Clear and set SC2 register based on ClearMask and Value */
    uint32 Sc2Reg = Base->SC2;
    83bc:	9b03      	ldr	r3, [sp, #12]
    83be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    83c2:	9305      	str	r3, [sp, #20]
    Sc2Reg &= ~(ClearMask);
    83c4:	9b02      	ldr	r3, [sp, #8]
    83c6:	43db      	mvns	r3, r3
    83c8:	9a05      	ldr	r2, [sp, #20]
    83ca:	4013      	ands	r3, r2
    83cc:	9305      	str	r3, [sp, #20]
    Sc2Reg |= Value;
    83ce:	9a05      	ldr	r2, [sp, #20]
    83d0:	9b01      	ldr	r3, [sp, #4]
    83d2:	4313      	orrs	r3, r2
    83d4:	9305      	str	r3, [sp, #20]
    Base->SC2 = Sc2Reg;
    83d6:	9b03      	ldr	r3, [sp, #12]
    83d8:	9a05      	ldr	r2, [sp, #20]
    83da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
}
    83de:	bf00      	nop
    83e0:	b006      	add	sp, #24
    83e2:	4770      	bx	lr

000083e4 <Adc_HwAcc_SetClock>:

static inline void Adc_HwAcc_SetClock(ADC_Type * const Base,
                                      const Adc_Ip_ClockSelType ClockDivide,
                                      const Adc_Ip_ClkSourceType InputClock)
{
    83e4:	b086      	sub	sp, #24
    83e6:	9003      	str	r0, [sp, #12]
    83e8:	9102      	str	r1, [sp, #8]
    83ea:	9201      	str	r2, [sp, #4]
    /* Update ClockDivide and InputClock values found in CFG1 register */
    uint32 Cfg1Reg = Base->CFG1;
    83ec:	9b03      	ldr	r3, [sp, #12]
    83ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    83f0:	9305      	str	r3, [sp, #20]
    Cfg1Reg &= ~(ADC_CFG1_ADIV_MASK | ADC_CFG1_ADICLK_MASK);
    83f2:	9b05      	ldr	r3, [sp, #20]
    83f4:	f023 0363 	bic.w	r3, r3, #99	; 0x63
    83f8:	9305      	str	r3, [sp, #20]
    Cfg1Reg |= ADC_CFG1_ADIV(ClockDivide);
    83fa:	9b02      	ldr	r3, [sp, #8]
    83fc:	015b      	lsls	r3, r3, #5
    83fe:	f003 0360 	and.w	r3, r3, #96	; 0x60
    8402:	9a05      	ldr	r2, [sp, #20]
    8404:	4313      	orrs	r3, r2
    8406:	9305      	str	r3, [sp, #20]
    Cfg1Reg |= ADC_CFG1_ADICLK(InputClock);
    8408:	9b01      	ldr	r3, [sp, #4]
    840a:	f003 0303 	and.w	r3, r3, #3
    840e:	9a05      	ldr	r2, [sp, #20]
    8410:	4313      	orrs	r3, r2
    8412:	9305      	str	r3, [sp, #20]
    Base->CFG1 = Cfg1Reg;
    8414:	9b03      	ldr	r3, [sp, #12]
    8416:	9a05      	ldr	r2, [sp, #20]
    8418:	641a      	str	r2, [r3, #64]	; 0x40
}
    841a:	bf00      	nop
    841c:	b006      	add	sp, #24
    841e:	4770      	bx	lr

00008420 <Adc_HwAcc_GetClockDivide>:

static inline Adc_Ip_ClockSelType Adc_HwAcc_GetClockDivide(const uint32 Reg)
{
    8420:	b084      	sub	sp, #16
    8422:	9001      	str	r0, [sp, #4]
    /*
     * Retrieve ClockDivide value found in CFG1 register
     * Note: Reg should be the value of CFG1 register
     */
    Adc_Ip_ClockSelType ReturnValue = ADC_IP_CLK_FULL_BUS;
    8424:	2300      	movs	r3, #0
    8426:	9303      	str	r3, [sp, #12]
    switch ((Reg & ADC_CFG1_ADIV_MASK) >> ADC_CFG1_ADIV_SHIFT)
    8428:	9b01      	ldr	r3, [sp, #4]
    842a:	095b      	lsrs	r3, r3, #5
    842c:	f003 0303 	and.w	r3, r3, #3
    8430:	2b03      	cmp	r3, #3
    8432:	d00c      	beq.n	844e <Adc_HwAcc_GetClockDivide+0x2e>
    8434:	2b03      	cmp	r3, #3
    8436:	d80d      	bhi.n	8454 <Adc_HwAcc_GetClockDivide+0x34>
    8438:	2b01      	cmp	r3, #1
    843a:	d002      	beq.n	8442 <Adc_HwAcc_GetClockDivide+0x22>
    843c:	2b02      	cmp	r3, #2
    843e:	d003      	beq.n	8448 <Adc_HwAcc_GetClockDivide+0x28>
        case 3u:
            ReturnValue = ADC_IP_CLK_EIGHTH_BUS;
            break;
        default:
            ; /* no-op */
            break;
    8440:	e008      	b.n	8454 <Adc_HwAcc_GetClockDivide+0x34>
            ReturnValue = ADC_IP_CLK_HALF_BUS;
    8442:	2301      	movs	r3, #1
    8444:	9303      	str	r3, [sp, #12]
            break;
    8446:	e006      	b.n	8456 <Adc_HwAcc_GetClockDivide+0x36>
            ReturnValue = ADC_IP_CLK_QUARTER_BUS;
    8448:	2302      	movs	r3, #2
    844a:	9303      	str	r3, [sp, #12]
            break;
    844c:	e003      	b.n	8456 <Adc_HwAcc_GetClockDivide+0x36>
            ReturnValue = ADC_IP_CLK_EIGHTH_BUS;
    844e:	2303      	movs	r3, #3
    8450:	9303      	str	r3, [sp, #12]
            break;
    8452:	e000      	b.n	8456 <Adc_HwAcc_GetClockDivide+0x36>
            break;
    8454:	bf00      	nop
    }
    return ReturnValue;
    8456:	9b03      	ldr	r3, [sp, #12]
}
    8458:	4618      	mov	r0, r3
    845a:	b004      	add	sp, #16
    845c:	4770      	bx	lr

0000845e <Adc_HwAcc_GetInputClock>:

static inline Adc_Ip_ClkSourceType Adc_HwAcc_GetInputClock(const uint32 Reg)
{
    845e:	b084      	sub	sp, #16
    8460:	9001      	str	r0, [sp, #4]
    /*
     * Retrieve InputClock value found in CFG1 register
     * Note: Reg should be the value of CFG1 register
     */
    Adc_Ip_ClkSourceType ReturnValue = ADC_IP_CLK_ALT_1;
    8462:	2300      	movs	r3, #0
    8464:	9303      	str	r3, [sp, #12]
    switch ((Reg & ADC_CFG1_ADICLK_MASK) >> ADC_CFG1_ADICLK_SHIFT)
    8466:	9b01      	ldr	r3, [sp, #4]
    8468:	f003 0303 	and.w	r3, r3, #3
    846c:	2b03      	cmp	r3, #3
    846e:	d00c      	beq.n	848a <Adc_HwAcc_GetInputClock+0x2c>
    8470:	2b03      	cmp	r3, #3
    8472:	d80d      	bhi.n	8490 <Adc_HwAcc_GetInputClock+0x32>
    8474:	2b01      	cmp	r3, #1
    8476:	d002      	beq.n	847e <Adc_HwAcc_GetInputClock+0x20>
    8478:	2b02      	cmp	r3, #2
    847a:	d003      	beq.n	8484 <Adc_HwAcc_GetInputClock+0x26>
        case 3u:
            ReturnValue = ADC_IP_CLK_ALT_4;
            break;
        default:
            ; /* no-op */
            break;
    847c:	e008      	b.n	8490 <Adc_HwAcc_GetInputClock+0x32>
            ReturnValue = ADC_IP_CLK_ALT_2;
    847e:	2301      	movs	r3, #1
    8480:	9303      	str	r3, [sp, #12]
            break;
    8482:	e006      	b.n	8492 <Adc_HwAcc_GetInputClock+0x34>
            ReturnValue = ADC_IP_CLK_ALT_3;
    8484:	2302      	movs	r3, #2
    8486:	9303      	str	r3, [sp, #12]
            break;
    8488:	e003      	b.n	8492 <Adc_HwAcc_GetInputClock+0x34>
            ReturnValue = ADC_IP_CLK_ALT_4;
    848a:	2303      	movs	r3, #3
    848c:	9303      	str	r3, [sp, #12]
            break;
    848e:	e000      	b.n	8492 <Adc_HwAcc_GetInputClock+0x34>
            break;
    8490:	bf00      	nop
    }
    return ReturnValue;
    8492:	9b03      	ldr	r3, [sp, #12]
}
    8494:	4618      	mov	r0, r3
    8496:	b004      	add	sp, #16
    8498:	4770      	bx	lr

0000849a <Adc_HwAcc_SetSampleTime>:

static inline void Adc_HwAcc_SetSampleTime(ADC_Type * const Base,
                                           const uint8 SampleTime)
{
    849a:	b084      	sub	sp, #16
    849c:	9001      	str	r0, [sp, #4]
    849e:	460b      	mov	r3, r1
    84a0:	f88d 3003 	strb.w	r3, [sp, #3]
    /* Clip sample time to minimum value */
    uint8 ClippedSampleTime = (uint8)((SampleTime > 0U) ? SampleTime : 1U);
    84a4:	f89d 3003 	ldrb.w	r3, [sp, #3]
    84a8:	2b00      	cmp	r3, #0
    84aa:	d002      	beq.n	84b2 <Adc_HwAcc_SetSampleTime+0x18>
    84ac:	f89d 3003 	ldrb.w	r3, [sp, #3]
    84b0:	e000      	b.n	84b4 <Adc_HwAcc_SetSampleTime+0x1a>
    84b2:	2301      	movs	r3, #1
    84b4:	f88d 300f 	strb.w	r3, [sp, #15]
    /* Update SampleTime values found in SC3 register */
    uint32 Cfg2Reg = Base->CFG2;
    84b8:	9b01      	ldr	r3, [sp, #4]
    84ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    84bc:	9302      	str	r3, [sp, #8]
    Cfg2Reg &= ~(ADC_CFG2_SMPLTS_MASK);
    84be:	9b02      	ldr	r3, [sp, #8]
    84c0:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
    84c4:	9302      	str	r3, [sp, #8]
    Cfg2Reg |= ADC_CFG2_SMPLTS(ClippedSampleTime);
    84c6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    84ca:	9a02      	ldr	r2, [sp, #8]
    84cc:	4313      	orrs	r3, r2
    84ce:	9302      	str	r3, [sp, #8]
    Base->CFG2 = Cfg2Reg;
    84d0:	9b01      	ldr	r3, [sp, #4]
    84d2:	9a02      	ldr	r2, [sp, #8]
    84d4:	645a      	str	r2, [r3, #68]	; 0x44
}
    84d6:	bf00      	nop
    84d8:	b004      	add	sp, #16
    84da:	4770      	bx	lr

000084dc <Adc_HwAcc_SetAveraging>:

static inline void Adc_HwAcc_SetAveraging(ADC_Type * const Base,
                                          const boolean AvgEn,
                                          const Adc_Ip_AvgSelectType AvgSel)
{
    84dc:	b086      	sub	sp, #24
    84de:	9003      	str	r0, [sp, #12]
    84e0:	460b      	mov	r3, r1
    84e2:	9201      	str	r2, [sp, #4]
    84e4:	f88d 300b 	strb.w	r3, [sp, #11]
    /* Update AvgEn and AvgSel values found in SC3 register */
    uint32 Sc3Reg = Base->SC3;
    84e8:	9b03      	ldr	r3, [sp, #12]
    84ea:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    84ee:	9305      	str	r3, [sp, #20]
    Sc3Reg &= ~(ADC_SC3_AVGE_MASK | ADC_SC3_AVGS_MASK);
    84f0:	9b05      	ldr	r3, [sp, #20]
    84f2:	f023 0307 	bic.w	r3, r3, #7
    84f6:	9305      	str	r3, [sp, #20]
    Sc3Reg |= ADC_SC3_AVGE(AvgEn ? 1u : 0u);
    84f8:	f89d 300b 	ldrb.w	r3, [sp, #11]
    84fc:	2b00      	cmp	r3, #0
    84fe:	d001      	beq.n	8504 <Adc_HwAcc_SetAveraging+0x28>
    8500:	2304      	movs	r3, #4
    8502:	e000      	b.n	8506 <Adc_HwAcc_SetAveraging+0x2a>
    8504:	2300      	movs	r3, #0
    8506:	9a05      	ldr	r2, [sp, #20]
    8508:	4313      	orrs	r3, r2
    850a:	9305      	str	r3, [sp, #20]
    Sc3Reg |= ADC_SC3_AVGS(AvgSel);
    850c:	9b01      	ldr	r3, [sp, #4]
    850e:	f003 0303 	and.w	r3, r3, #3
    8512:	9a05      	ldr	r2, [sp, #20]
    8514:	4313      	orrs	r3, r2
    8516:	9305      	str	r3, [sp, #20]
    Base->SC3 = Sc3Reg;
    8518:	9b03      	ldr	r3, [sp, #12]
    851a:	9a05      	ldr	r2, [sp, #20]
    851c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
    8520:	bf00      	nop
    8522:	b006      	add	sp, #24
    8524:	4770      	bx	lr

00008526 <Adc_HwAcc_GetAverageSelect>:

static inline Adc_Ip_AvgSelectType Adc_HwAcc_GetAverageSelect(const uint32 Reg)
{
    8526:	b084      	sub	sp, #16
    8528:	9001      	str	r0, [sp, #4]
    /*
     * Retrieve AvgSelect value found in SC3 register
     * Note: Reg should be the value of SC3 register
     */
    Adc_Ip_AvgSelectType ReturnValue = ADC_IP_AVG_4_CONV;
    852a:	2300      	movs	r3, #0
    852c:	9303      	str	r3, [sp, #12]
    switch ((Reg & ADC_SC3_AVGS_MASK) >> ADC_SC3_AVGS_SHIFT)
    852e:	9b01      	ldr	r3, [sp, #4]
    8530:	f003 0303 	and.w	r3, r3, #3
    8534:	2b03      	cmp	r3, #3
    8536:	d00c      	beq.n	8552 <Adc_HwAcc_GetAverageSelect+0x2c>
    8538:	2b03      	cmp	r3, #3
    853a:	d80d      	bhi.n	8558 <Adc_HwAcc_GetAverageSelect+0x32>
    853c:	2b01      	cmp	r3, #1
    853e:	d002      	beq.n	8546 <Adc_HwAcc_GetAverageSelect+0x20>
    8540:	2b02      	cmp	r3, #2
    8542:	d003      	beq.n	854c <Adc_HwAcc_GetAverageSelect+0x26>
        case 3u:
            ReturnValue = ADC_IP_AVG_32_CONV;
            break;
        default:
            ; /* no-op */
            break;
    8544:	e008      	b.n	8558 <Adc_HwAcc_GetAverageSelect+0x32>
            ReturnValue = ADC_IP_AVG_8_CONV;
    8546:	2301      	movs	r3, #1
    8548:	9303      	str	r3, [sp, #12]
            break;
    854a:	e006      	b.n	855a <Adc_HwAcc_GetAverageSelect+0x34>
            ReturnValue = ADC_IP_AVG_16_CONV;
    854c:	2302      	movs	r3, #2
    854e:	9303      	str	r3, [sp, #12]
            break;
    8550:	e003      	b.n	855a <Adc_HwAcc_GetAverageSelect+0x34>
            ReturnValue = ADC_IP_AVG_32_CONV;
    8552:	2303      	movs	r3, #3
    8554:	9303      	str	r3, [sp, #12]
            break;
    8556:	e000      	b.n	855a <Adc_HwAcc_GetAverageSelect+0x34>
            break;
    8558:	bf00      	nop
    }
    return ReturnValue;
    855a:	9b03      	ldr	r3, [sp, #12]
}
    855c:	4618      	mov	r0, r3
    855e:	b004      	add	sp, #16
    8560:	4770      	bx	lr

00008562 <Adc_HwAcc_SetTriggerMode>:

static inline void Adc_HwAcc_SetTriggerMode(ADC_Type * const Base,
                                            const Adc_Ip_TrigType TriggerMode)
{
    8562:	b084      	sub	sp, #16
    8564:	9001      	str	r0, [sp, #4]
    8566:	9100      	str	r1, [sp, #0]
    /* Update TriggerMode value found in SC2 register */
    uint32 Sc2Reg = Base->SC2;
    8568:	9b01      	ldr	r3, [sp, #4]
    856a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    856e:	9303      	str	r3, [sp, #12]
    Sc2Reg &= ~(ADC_SC2_ADTRG_MASK);
    8570:	9b03      	ldr	r3, [sp, #12]
    8572:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    8576:	9303      	str	r3, [sp, #12]
    Sc2Reg |= ADC_SC2_ADTRG(TriggerMode);
    8578:	9b00      	ldr	r3, [sp, #0]
    857a:	019b      	lsls	r3, r3, #6
    857c:	f003 0340 	and.w	r3, r3, #64	; 0x40
    8580:	9a03      	ldr	r2, [sp, #12]
    8582:	4313      	orrs	r3, r2
    8584:	9303      	str	r3, [sp, #12]
    Base->SC2 = Sc2Reg;
    8586:	9b01      	ldr	r3, [sp, #4]
    8588:	9a03      	ldr	r2, [sp, #12]
    858a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
}
    858e:	bf00      	nop
    8590:	b004      	add	sp, #16
    8592:	4770      	bx	lr

00008594 <Adc_HwAcc_GetTriggerMode>:

static inline Adc_Ip_TrigType Adc_HwAcc_GetTriggerMode(const uint32 Reg)
{
    8594:	b084      	sub	sp, #16
    8596:	9001      	str	r0, [sp, #4]
    /* Retrieve TriggerMode value found in SC2 register */
    Adc_Ip_TrigType ReturnValue = ADC_IP_TRIGGER_SOFTWARE;
    8598:	2300      	movs	r3, #0
    859a:	9303      	str	r3, [sp, #12]
    if (((Reg & ADC_SC2_ADTRG_MASK) >> ADC_SC2_ADTRG_SHIFT) == 1u)
    859c:	9b01      	ldr	r3, [sp, #4]
    859e:	f003 0340 	and.w	r3, r3, #64	; 0x40
    85a2:	2b00      	cmp	r3, #0
    85a4:	d001      	beq.n	85aa <Adc_HwAcc_GetTriggerMode+0x16>
    {
        ReturnValue = ADC_IP_TRIGGER_HARDWARE;
    85a6:	2301      	movs	r3, #1
    85a8:	9303      	str	r3, [sp, #12]
    }
    return ReturnValue;
    85aa:	9b03      	ldr	r3, [sp, #12]
}
    85ac:	4618      	mov	r0, r3
    85ae:	b004      	add	sp, #16
    85b0:	4770      	bx	lr

000085b2 <Adc_HwAcc_SetChannel>:

static inline void Adc_HwAcc_SetChannel(ADC_Type * const Base,
                                        const uint8 ChnIdx,
                                        const Adc_Ip_InputChannelType InputChannel,
                                        const boolean InterruptEnable)
{
    85b2:	b086      	sub	sp, #24
    85b4:	9003      	str	r0, [sp, #12]
    85b6:	9201      	str	r2, [sp, #4]
    85b8:	461a      	mov	r2, r3
    85ba:	460b      	mov	r3, r1
    85bc:	f88d 300b 	strb.w	r3, [sp, #11]
    85c0:	4613      	mov	r3, r2
    85c2:	f88d 300a 	strb.w	r3, [sp, #10]
    /* Configure channel by writing all SC1n register fields */
    uint32 Sc1Reg = SC1(Base, ChnIdx);
    85c6:	f89d 200b 	ldrb.w	r2, [sp, #11]
    85ca:	9b03      	ldr	r3, [sp, #12]
    85cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    85d0:	9305      	str	r3, [sp, #20]
    Sc1Reg &= ~(ADC_SC1_ADCH_MASK | ADC_SC1_AIEN_MASK);
    85d2:	9b05      	ldr	r3, [sp, #20]
    85d4:	f023 035f 	bic.w	r3, r3, #95	; 0x5f
    85d8:	9305      	str	r3, [sp, #20]
    Sc1Reg |= ADC_SC1_ADCH(InputChannel);
    85da:	9b01      	ldr	r3, [sp, #4]
    85dc:	f003 031f 	and.w	r3, r3, #31
    85e0:	9a05      	ldr	r2, [sp, #20]
    85e2:	4313      	orrs	r3, r2
    85e4:	9305      	str	r3, [sp, #20]
    Sc1Reg |= ADC_SC1_AIEN(InterruptEnable ? 1u : 0u);
    85e6:	f89d 300a 	ldrb.w	r3, [sp, #10]
    85ea:	2b00      	cmp	r3, #0
    85ec:	d001      	beq.n	85f2 <Adc_HwAcc_SetChannel+0x40>
    85ee:	2340      	movs	r3, #64	; 0x40
    85f0:	e000      	b.n	85f4 <Adc_HwAcc_SetChannel+0x42>
    85f2:	2300      	movs	r3, #0
    85f4:	9a05      	ldr	r2, [sp, #20]
    85f6:	4313      	orrs	r3, r2
    85f8:	9305      	str	r3, [sp, #20]
    SC1(Base, ChnIdx) = Sc1Reg;
    85fa:	f89d 200b 	ldrb.w	r2, [sp, #11]
    85fe:	9b03      	ldr	r3, [sp, #12]
    8600:	9905      	ldr	r1, [sp, #20]
    8602:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
    8606:	bf00      	nop
    8608:	b006      	add	sp, #24
    860a:	4770      	bx	lr

0000860c <Adc_HwAcc_SetUserGainAndOffset>:

static inline void Adc_HwAcc_SetUserGainAndOffset(ADC_Type * const Base,
                                                  const uint16 UsrGain,
                                                  const uint16 UsrOffset)
{
    860c:	b082      	sub	sp, #8
    860e:	9001      	str	r0, [sp, #4]
    8610:	460b      	mov	r3, r1
    8612:	f8ad 3002 	strh.w	r3, [sp, #2]
    8616:	4613      	mov	r3, r2
    8618:	f8ad 3000 	strh.w	r3, [sp]
     * 2. RegVal <- Sum & 0xF800U
     * 3. if RegVal != 0x0000U then RegVal <- 0xFFFFU
     * 4. Base->G <- RegVal
     */

    Base->USR_OFS = ADC_USR_OFS_USR_OFS(UsrOffset);
    861c:	f8bd 3000 	ldrh.w	r3, [sp]
    8620:	b2da      	uxtb	r2, r3
    8622:	9b01      	ldr	r3, [sp, #4]
    8624:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    Base->UG = ADC_UG_UG(UsrGain);
    8628:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    862c:	f3c3 0209 	ubfx	r2, r3, #0, #10
    8630:	9b01      	ldr	r3, [sp, #4]
    8632:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
    8636:	bf00      	nop
    8638:	b002      	add	sp, #8
    863a:	4770      	bx	lr

0000863c <Adc_HwAcc_GetAIEN>:

#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
static inline boolean Adc_HwAcc_GetAIEN(const uint32 Reg)
{
    863c:	b082      	sub	sp, #8
    863e:	9001      	str	r0, [sp, #4]
    /* Retrive AIEN flag from given SC1 register */
    return (((Reg & ADC_SC1_AIEN_MASK) >> ADC_SC1_AIEN_SHIFT) != 0u) ? TRUE : FALSE;
    8640:	9b01      	ldr	r3, [sp, #4]
    8642:	099b      	lsrs	r3, r3, #6
    8644:	f003 0301 	and.w	r3, r3, #1
    8648:	2b00      	cmp	r3, #0
    864a:	bf14      	ite	ne
    864c:	2301      	movne	r3, #1
    864e:	2300      	moveq	r3, #0
    8650:	b2db      	uxtb	r3, r3
}
    8652:	4618      	mov	r0, r3
    8654:	b002      	add	sp, #8
    8656:	4770      	bx	lr

00008658 <Adc_HwAcc_GetCOCO>:
#endif /* (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON) */

static inline boolean Adc_HwAcc_GetCOCO(const uint32 Reg)
{
    8658:	b082      	sub	sp, #8
    865a:	9001      	str	r0, [sp, #4]
    /* Retrive COCO flag from given SC1 register */
    return (((Reg & ADC_SC1_COCO_MASK) >> ADC_SC1_COCO_SHIFT) != 0u) ? TRUE : FALSE;
    865c:	9b01      	ldr	r3, [sp, #4]
    865e:	09db      	lsrs	r3, r3, #7
    8660:	f003 0301 	and.w	r3, r3, #1
    8664:	2b00      	cmp	r3, #0
    8666:	bf14      	ite	ne
    8668:	2301      	movne	r3, #1
    866a:	2300      	moveq	r3, #0
    866c:	b2db      	uxtb	r3, r3
}
    866e:	4618      	mov	r0, r3
    8670:	b002      	add	sp, #8
    8672:	4770      	bx	lr

00008674 <Adc_HwAcc_GetData>:

static inline uint16 Adc_HwAcc_GetData(const ADC_Type * const Base,
                                       const uint8 ChnIdx)
{
    8674:	b084      	sub	sp, #16
    8676:	9001      	str	r0, [sp, #4]
    8678:	460b      	mov	r3, r1
    867a:	f88d 3003 	strb.w	r3, [sp, #3]
    /* Retrieve the conversion result of a given channel */
    uint16 Result = (uint16) R(Base, ChnIdx);
    867e:	f89d 2003 	ldrb.w	r2, [sp, #3]
    8682:	9b01      	ldr	r3, [sp, #4]
    8684:	3212      	adds	r2, #18
    8686:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    868a:	f8ad 300e 	strh.w	r3, [sp, #14]
    Result = (uint16) ((Result & ADC_R_D_MASK) >> ADC_R_D_SHIFT);
    868e:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    8692:	f3c3 030b 	ubfx	r3, r3, #0, #12
    8696:	f8ad 300e 	strh.w	r3, [sp, #14]
    return Result;
    869a:	f8bd 300e 	ldrh.w	r3, [sp, #14]
}
    869e:	4618      	mov	r0, r3
    86a0:	b004      	add	sp, #16
    86a2:	4770      	bx	lr

000086a4 <ADC_DoCalibration_SetParams>:
*
* END**************************************************************************/
static inline void ADC_DoCalibration_SetParams(ADC_Type * const Base,
                                               const Adc_Ip_ClockConfigType * const Config,
                                               const Adc_Ip_TrigType TriggerMode)
{
    86a4:	b500      	push	{lr}
    86a6:	b085      	sub	sp, #20
    86a8:	9003      	str	r0, [sp, #12]
    86aa:	9102      	str	r1, [sp, #8]
    86ac:	9201      	str	r2, [sp, #4]
    /* Configure averaging */
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29();
    86ae:	f003 ff77 	bl	c5a0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29>
    Adc_HwAcc_SetAveraging(Base, Config->AvgEn, Config->AvgSel);
    86b2:	9b02      	ldr	r3, [sp, #8]
    86b4:	7a59      	ldrb	r1, [r3, #9]
    86b6:	9b02      	ldr	r3, [sp, #8]
    86b8:	68db      	ldr	r3, [r3, #12]
    86ba:	461a      	mov	r2, r3
    86bc:	9803      	ldr	r0, [sp, #12]
    86be:	f7ff ff0d 	bl	84dc <Adc_HwAcc_SetAveraging>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29();
    86c2:	f003 ff99 	bl	c5f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29>

    /* Configure trigger mode */
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24();
    86c6:	f003 fdd1 	bl	c26c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24>
    Adc_HwAcc_SetTriggerMode(Base, TriggerMode);
    86ca:	9901      	ldr	r1, [sp, #4]
    86cc:	9803      	ldr	r0, [sp, #12]
    86ce:	f7ff ff48 	bl	8562 <Adc_HwAcc_SetTriggerMode>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24();
    86d2:	f003 fdf7 	bl	c2c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24>

    /* Configure sample time */
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15();
    86d6:	f003 fae7 	bl	bca8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15>
    Adc_HwAcc_SetSampleTime(Base, Config->SampleTime);
    86da:	9b02      	ldr	r3, [sp, #8]
    86dc:	7a1b      	ldrb	r3, [r3, #8]
    86de:	4619      	mov	r1, r3
    86e0:	9803      	ldr	r0, [sp, #12]
    86e2:	f7ff feda 	bl	849a <Adc_HwAcc_SetSampleTime>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15();
    86e6:	f003 fb0b 	bl	bd00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15>

    /* Configure input clock */
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13();
    86ea:	f003 fa39 	bl	bb60 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13>
    Adc_HwAcc_SetClock(Base, Config->ClockDivide, Config->InputClock);
    86ee:	9b02      	ldr	r3, [sp, #8]
    86f0:	6819      	ldr	r1, [r3, #0]
    86f2:	9b02      	ldr	r3, [sp, #8]
    86f4:	685b      	ldr	r3, [r3, #4]
    86f6:	461a      	mov	r2, r3
    86f8:	9803      	ldr	r0, [sp, #12]
    86fa:	f7ff fe73 	bl	83e4 <Adc_HwAcc_SetClock>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13();
    86fe:	f003 fa5b 	bl	bbb8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13>
}
    8702:	bf00      	nop
    8704:	b005      	add	sp, #20
    8706:	f85d fb04 	ldr.w	pc, [sp], #4

0000870a <Adc_Ip_Init>:
*
* @implements     Adc_Ip_Init_Activity
* END**************************************************************************/
void Adc_Ip_Init(const uint32 Instance,
                 const Adc_Ip_ConfigType * const Config)
{
    870a:	b500      	push	{lr}
    870c:	b087      	sub	sp, #28
    870e:	9001      	str	r0, [sp, #4]
    8710:	9100      	str	r1, [sp, #0]
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(Config != NULL_PTR);
    DevAssert(Config->NumChannels <= ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8712:	4a67      	ldr	r2, [pc, #412]	; (88b0 <Adc_Ip_Init+0x1a6>)
    8714:	9b01      	ldr	r3, [sp, #4]
    8716:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    871a:	9302      	str	r3, [sp, #8]
    uint32 SC2Reg = 0u;
    871c:	2300      	movs	r3, #0
    871e:	9305      	str	r3, [sp, #20]
    uint32 SC2ClearMask = 0u;
    8720:	2300      	movs	r3, #0
    8722:	9304      	str	r3, [sp, #16]
    uint8 Index;

    Adc_HwAcc_SetClock(Base, Config->ClockDivide, Config->InputClock);
    8724:	9b00      	ldr	r3, [sp, #0]
    8726:	6819      	ldr	r1, [r3, #0]
    8728:	9b00      	ldr	r3, [sp, #0]
    872a:	689b      	ldr	r3, [r3, #8]
    872c:	461a      	mov	r2, r3
    872e:	9802      	ldr	r0, [sp, #8]
    8730:	f7ff fe58 	bl	83e4 <Adc_HwAcc_SetClock>
    Adc_HwAcc_SetSampleTime(Base, Config->SampleTime);
    8734:	9b00      	ldr	r3, [sp, #0]
    8736:	7b1b      	ldrb	r3, [r3, #12]
    8738:	4619      	mov	r1, r3
    873a:	9802      	ldr	r0, [sp, #8]
    873c:	f7ff fead 	bl	849a <Adc_HwAcc_SetSampleTime>
    Adc_HwAcc_SetAveraging(Base, Config->AvgEn, Config->AvgSel);
    8740:	9b00      	ldr	r3, [sp, #0]
    8742:	7b59      	ldrb	r1, [r3, #13]
    8744:	9b00      	ldr	r3, [sp, #0]
    8746:	691b      	ldr	r3, [r3, #16]
    8748:	461a      	mov	r2, r3
    874a:	9802      	ldr	r0, [sp, #8]
    874c:	f7ff fec6 	bl	84dc <Adc_HwAcc_SetAveraging>

    Adc_Ip_SetResolution(Instance, Config->Resolution);
    8750:	9b00      	ldr	r3, [sp, #0]
    8752:	695b      	ldr	r3, [r3, #20]
    8754:	4619      	mov	r1, r3
    8756:	9801      	ldr	r0, [sp, #4]
    8758:	f000 f9ea 	bl	8b30 <Adc_Ip_SetResolution>
        ADC_SetSupplyMonitoringEnable(Config->SupplyMonitoringEnable);
    }
#endif /* (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON) */

    /* Configure trigger mode */
    SC2ClearMask |= ADC_SC2_ADTRG_MASK;
    875c:	9b04      	ldr	r3, [sp, #16]
    875e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    8762:	9304      	str	r3, [sp, #16]
    SC2Reg |= ADC_SC2_ADTRG(Config->TriggerMode);
    8764:	9b00      	ldr	r3, [sp, #0]
    8766:	699b      	ldr	r3, [r3, #24]
    8768:	019b      	lsls	r3, r3, #6
    876a:	f003 0340 	and.w	r3, r3, #64	; 0x40
    876e:	9a05      	ldr	r2, [sp, #20]
    8770:	4313      	orrs	r3, r2
    8772:	9305      	str	r3, [sp, #20]

    /* Configure DMA enable */
    if (Config->DmaEnable)
    8774:	9b00      	ldr	r3, [sp, #0]
    8776:	7f1b      	ldrb	r3, [r3, #28]
    8778:	2b00      	cmp	r3, #0
    877a:	d004      	beq.n	8786 <Adc_Ip_Init+0x7c>
    {
        SC2Reg |= ADC_SC2_DMAEN_MASK;
    877c:	9b05      	ldr	r3, [sp, #20]
    877e:	f043 0304 	orr.w	r3, r3, #4
    8782:	9305      	str	r3, [sp, #20]
    8784:	e003      	b.n	878e <Adc_Ip_Init+0x84>
    }
    else
    {
        SC2ClearMask |= ADC_SC2_DMAEN_MASK;
    8786:	9b04      	ldr	r3, [sp, #16]
    8788:	f043 0304 	orr.w	r3, r3, #4
    878c:	9304      	str	r3, [sp, #16]
    }

    /* Configure voltage reference selector */
    SC2ClearMask |= ADC_SC2_REFSEL_MASK;
    878e:	9b04      	ldr	r3, [sp, #16]
    8790:	f043 0303 	orr.w	r3, r3, #3
    8794:	9304      	str	r3, [sp, #16]
    SC2Reg |= ADC_SC2_REFSEL(Config->VoltageRef);
    8796:	9b00      	ldr	r3, [sp, #0]
    8798:	6a1b      	ldr	r3, [r3, #32]
    879a:	f003 0303 	and.w	r3, r3, #3
    879e:	9a05      	ldr	r2, [sp, #20]
    87a0:	4313      	orrs	r3, r2
    87a2:	9305      	str	r3, [sp, #20]

    /* Configure compare enables and values */
    SC2ClearMask |= ADC_SC2_ACFE_MASK | ADC_SC2_ACFGT_MASK | ADC_SC2_ACREN_MASK;
    87a4:	9b04      	ldr	r3, [sp, #16]
    87a6:	f043 0338 	orr.w	r3, r3, #56	; 0x38
    87aa:	9304      	str	r3, [sp, #16]
    SC2Reg |= ADC_SC2_ACFE(Config->CompareEnable ? 1u : 0u);
    87ac:	9b00      	ldr	r3, [sp, #0]
    87ae:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
    87b2:	2b00      	cmp	r3, #0
    87b4:	d001      	beq.n	87ba <Adc_Ip_Init+0xb0>
    87b6:	2320      	movs	r3, #32
    87b8:	e000      	b.n	87bc <Adc_Ip_Init+0xb2>
    87ba:	2300      	movs	r3, #0
    87bc:	9a05      	ldr	r2, [sp, #20]
    87be:	4313      	orrs	r3, r2
    87c0:	9305      	str	r3, [sp, #20]
    SC2Reg |= ADC_SC2_ACFGT(Config->CompareGreaterThanEnable ? 1u : 0u);
    87c2:	9b00      	ldr	r3, [sp, #0]
    87c4:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
    87c8:	2b00      	cmp	r3, #0
    87ca:	d001      	beq.n	87d0 <Adc_Ip_Init+0xc6>
    87cc:	2310      	movs	r3, #16
    87ce:	e000      	b.n	87d2 <Adc_Ip_Init+0xc8>
    87d0:	2300      	movs	r3, #0
    87d2:	9a05      	ldr	r2, [sp, #20]
    87d4:	4313      	orrs	r3, r2
    87d6:	9305      	str	r3, [sp, #20]
    SC2Reg |= ADC_SC2_ACREN(Config->CompareRangeFuncEnable ? 1u : 0u);
    87d8:	9b00      	ldr	r3, [sp, #0]
    87da:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    87de:	2b00      	cmp	r3, #0
    87e0:	d001      	beq.n	87e6 <Adc_Ip_Init+0xdc>
    87e2:	2308      	movs	r3, #8
    87e4:	e000      	b.n	87e8 <Adc_Ip_Init+0xde>
    87e6:	2300      	movs	r3, #0
    87e8:	9a05      	ldr	r2, [sp, #20]
    87ea:	4313      	orrs	r3, r2
    87ec:	9305      	str	r3, [sp, #20]
    Base->CV[0u] = ADC_CV_CV(Config->CompVal1);
    87ee:	9b00      	ldr	r3, [sp, #0]
    87f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
    87f2:	461a      	mov	r2, r3
    87f4:	9b02      	ldr	r3, [sp, #8]
    87f6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    Base->CV[1u] = ADC_CV_CV(Config->CompVal2);
    87fa:	9b00      	ldr	r3, [sp, #0]
    87fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
    87fe:	461a      	mov	r2, r3
    8800:	9b02      	ldr	r3, [sp, #8]
    8802:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    Adc_HwAcc_SetSC2Reg(Base, SC2ClearMask, SC2Reg);
    8806:	9a05      	ldr	r2, [sp, #20]
    8808:	9904      	ldr	r1, [sp, #16]
    880a:	9802      	ldr	r0, [sp, #8]
    880c:	f7ff fdd2 	bl	83b4 <Adc_HwAcc_SetSC2Reg>

    Adc_HwAcc_SetUserGainAndOffset(Base, Config->UsrGain, Config->UsrOffset);
    8810:	9b00      	ldr	r3, [sp, #0]
    8812:	8d99      	ldrh	r1, [r3, #44]	; 0x2c
    8814:	9b00      	ldr	r3, [sp, #0]
    8816:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
    8818:	461a      	mov	r2, r3
    881a:	9802      	ldr	r0, [sp, #8]
    881c:	f7ff fef6 	bl	860c <Adc_HwAcc_SetUserGainAndOffset>

    Adc_Ip_SetContinuousMode(Instance, Config->ContinuousConvEnable);
    8820:	9b00      	ldr	r3, [sp, #0]
    8822:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    8826:	4619      	mov	r1, r3
    8828:	9801      	ldr	r0, [sp, #4]
    882a:	f000 f955 	bl	8ad8 <Adc_Ip_SetContinuousMode>

    if (Config->ChannelConfigs != NULL_PTR)
    882e:	9b00      	ldr	r3, [sp, #0]
    8830:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    8832:	2b00      	cmp	r3, #0
    8834:	d01c      	beq.n	8870 <Adc_Ip_Init+0x166>
    {
        for (Index = 0u; Index < Config->NumChannels; Index++)
    8836:	2300      	movs	r3, #0
    8838:	f88d 300f 	strb.w	r3, [sp, #15]
    883c:	e011      	b.n	8862 <Adc_Ip_Init+0x158>
        {
            Adc_Ip_ConfigChannel(Instance, &(Config->ChannelConfigs[Index]));
    883e:	9b00      	ldr	r3, [sp, #0]
    8840:	6b59      	ldr	r1, [r3, #52]	; 0x34
    8842:	f89d 200f 	ldrb.w	r2, [sp, #15]
    8846:	4613      	mov	r3, r2
    8848:	005b      	lsls	r3, r3, #1
    884a:	4413      	add	r3, r2
    884c:	009b      	lsls	r3, r3, #2
    884e:	440b      	add	r3, r1
    8850:	4619      	mov	r1, r3
    8852:	9801      	ldr	r0, [sp, #4]
    8854:	f000 f9c2 	bl	8bdc <Adc_Ip_ConfigChannel>
        for (Index = 0u; Index < Config->NumChannels; Index++)
    8858:	f89d 300f 	ldrb.w	r3, [sp, #15]
    885c:	3301      	adds	r3, #1
    885e:	f88d 300f 	strb.w	r3, [sp, #15]
    8862:	9b00      	ldr	r3, [sp, #0]
    8864:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    8868:	f89d 200f 	ldrb.w	r2, [sp, #15]
    886c:	429a      	cmp	r2, r3
    886e:	d3e6      	bcc.n	883e <Adc_Ip_Init+0x134>
        }
    }

#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
    Adc_Ip_axState[Instance].ConversionCompleteNotification = Config->ConversionCompleteNotification;
    8870:	9b00      	ldr	r3, [sp, #0]
    8872:	6b9a      	ldr	r2, [r3, #56]	; 0x38
    8874:	490f      	ldr	r1, [pc, #60]	; (88b4 <Adc_Ip_Init+0x1aa>)
    8876:	9b01      	ldr	r3, [sp, #4]
    8878:	204c      	movs	r0, #76	; 0x4c
    887a:	fb00 f303 	mul.w	r3, r0, r3
    887e:	440b      	add	r3, r1
    8880:	3308      	adds	r3, #8
    8882:	601a      	str	r2, [r3, #0]
#endif /* (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON) */
    Adc_Ip_axState[Instance].CalibrationClockDivide = Config->CalibrationClockDivide;
    8884:	9b00      	ldr	r3, [sp, #0]
    8886:	685a      	ldr	r2, [r3, #4]
    8888:	490a      	ldr	r1, [pc, #40]	; (88b4 <Adc_Ip_Init+0x1aa>)
    888a:	9b01      	ldr	r3, [sp, #4]
    888c:	204c      	movs	r0, #76	; 0x4c
    888e:	fb00 f303 	mul.w	r3, r0, r3
    8892:	440b      	add	r3, r1
    8894:	3304      	adds	r3, #4
    8896:	601a      	str	r2, [r3, #0]
    Adc_Ip_axState[Instance].Init = TRUE;
    8898:	4a06      	ldr	r2, [pc, #24]	; (88b4 <Adc_Ip_Init+0x1aa>)
    889a:	9b01      	ldr	r3, [sp, #4]
    889c:	214c      	movs	r1, #76	; 0x4c
    889e:	fb01 f303 	mul.w	r3, r1, r3
    88a2:	4413      	add	r3, r2
    88a4:	2201      	movs	r2, #1
    88a6:	701a      	strb	r2, [r3, #0]
#if (ADC_IP_ENABLE_SIM_SOURCE_SELECTION == STD_ON)
    Adc_Ip_axState[Instance].PretriggerSel = Config->PretriggerSel;
#endif /* (ADC_IP_ENABLE_SIM_SOURCE_SELECTION == STD_ON) */
}
    88a8:	bf00      	nop
    88aa:	b007      	add	sp, #28
    88ac:	f85d fb04 	ldr.w	pc, [sp], #4
    88b0:	00010f30 	.word	0x00010f30
    88b4:	1fff8d10 	.word	0x1fff8d10

000088b8 <Adc_Ip_DeInit>:
* Description   : This function resets the ADC internal registers to default values.
*
* @implements     Adc_Ip_Deinit_Activity
* END**************************************************************************/
void Adc_Ip_DeInit(const uint32 Instance)
{
    88b8:	b500      	push	{lr}
    88ba:	b0c3      	sub	sp, #268	; 0x10c
    88bc:	ab42      	add	r3, sp, #264	; 0x108
    88be:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
    88c2:	6018      	str	r0, [r3, #0]

    Adc_Ip_ConfigType DefaultConfig;
    Adc_Ip_ChanConfigType ChannelConfigs[ADC_MAX_CHAN_COUNT];
    uint8 Index;

    DefaultConfig.ClockDivide = ADC_IP_CLK_FULL_BUS;
    88c4:	2300      	movs	r3, #0
    88c6:	9332      	str	r3, [sp, #200]	; 0xc8
    DefaultConfig.CalibrationClockDivide = ADC_IP_CLK_EIGHTH_BUS;
    88c8:	2303      	movs	r3, #3
    88ca:	9333      	str	r3, [sp, #204]	; 0xcc
    DefaultConfig.InputClock = ADC_IP_CLK_ALT_1;
    88cc:	2300      	movs	r3, #0
    88ce:	9334      	str	r3, [sp, #208]	; 0xd0
    DefaultConfig.SampleTime = ADC_IP_DEFAULT_SAMPLE_TIME;
    88d0:	230c      	movs	r3, #12
    88d2:	f88d 30d4 	strb.w	r3, [sp, #212]	; 0xd4
    DefaultConfig.AvgEn = FALSE;
    88d6:	2300      	movs	r3, #0
    88d8:	f88d 30d5 	strb.w	r3, [sp, #213]	; 0xd5
    DefaultConfig.AvgSel = ADC_IP_AVG_4_CONV;
    88dc:	2300      	movs	r3, #0
    88de:	9336      	str	r3, [sp, #216]	; 0xd8
    DefaultConfig.Resolution = ADC_IP_RESOLUTION_8BIT;
    88e0:	2300      	movs	r3, #0
    88e2:	9337      	str	r3, [sp, #220]	; 0xdc
    DefaultConfig.TriggerMode = ADC_IP_TRIGGER_SOFTWARE;
    88e4:	2300      	movs	r3, #0
    88e6:	9338      	str	r3, [sp, #224]	; 0xe0
#if (ADC_IP_ENABLE_SIM_SOURCE_SELECTION == STD_ON)
    DefaultConfig.PretriggerSel = ADC_IP_PRETRIGGER_SEL_PDB;
    DefaultConfig.TriggerSel = ADC_IP_TRIGGER_SEL_PDB;
#endif /* (ADC_IP_ENABLE_SIM_SOURCE_SELECTION == STD_ON) */
    DefaultConfig.DmaEnable = FALSE;
    88e8:	2300      	movs	r3, #0
    88ea:	f88d 30e4 	strb.w	r3, [sp, #228]	; 0xe4
    DefaultConfig.VoltageRef = ADC_IP_VOLTAGEREF_VREF;
    88ee:	2300      	movs	r3, #0
    88f0:	933a      	str	r3, [sp, #232]	; 0xe8
    DefaultConfig.ContinuousConvEnable = FALSE;
    88f2:	2300      	movs	r3, #0
    88f4:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
#if (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON)
    DefaultConfig.SupplyMonitoringEnable = FALSE;
#endif /* (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON) */
    DefaultConfig.CompareEnable = FALSE;
    88f8:	2300      	movs	r3, #0
    88fa:	f88d 30ed 	strb.w	r3, [sp, #237]	; 0xed
    DefaultConfig.CompareGreaterThanEnable = FALSE;
    88fe:	2300      	movs	r3, #0
    8900:	f88d 30ee 	strb.w	r3, [sp, #238]	; 0xee
    DefaultConfig.CompareRangeFuncEnable = FALSE;
    8904:	2300      	movs	r3, #0
    8906:	f88d 30ef 	strb.w	r3, [sp, #239]	; 0xef
    DefaultConfig.CompVal1 = 0u;
    890a:	2300      	movs	r3, #0
    890c:	f8ad 30f0 	strh.w	r3, [sp, #240]	; 0xf0
    DefaultConfig.CompVal2 = 0u;
    8910:	2300      	movs	r3, #0
    8912:	f8ad 30f2 	strh.w	r3, [sp, #242]	; 0xf2
    DefaultConfig.UsrGain = ADC_IP_DEFAULT_USER_GAIN;
    8916:	2304      	movs	r3, #4
    8918:	f8ad 30f4 	strh.w	r3, [sp, #244]	; 0xf4
    DefaultConfig.UsrOffset = 0u;
    891c:	2300      	movs	r3, #0
    891e:	f8ad 30f6 	strh.w	r3, [sp, #246]	; 0xf6
    DefaultConfig.NumChannels = ADC_MAX_CHAN_COUNT;
    8922:	2310      	movs	r3, #16
    8924:	f88d 30f8 	strb.w	r3, [sp, #248]	; 0xf8
    for (Index = 0u; Index < ADC_MAX_CHAN_COUNT; Index++)
    8928:	2300      	movs	r3, #0
    892a:	f88d 3107 	strb.w	r3, [sp, #263]	; 0x107
    892e:	e02b      	b.n	8988 <Adc_Ip_DeInit+0xd0>
    {
        ChannelConfigs[Index].ChnIdx = Index;
    8930:	f89d 2107 	ldrb.w	r2, [sp, #263]	; 0x107
    8934:	ab42      	add	r3, sp, #264	; 0x108
    8936:	f5a3 7180 	sub.w	r1, r3, #256	; 0x100
    893a:	4613      	mov	r3, r2
    893c:	005b      	lsls	r3, r3, #1
    893e:	4413      	add	r3, r2
    8940:	009b      	lsls	r3, r3, #2
    8942:	440b      	add	r3, r1
    8944:	f89d 2107 	ldrb.w	r2, [sp, #263]	; 0x107
    8948:	701a      	strb	r2, [r3, #0]
        ChannelConfigs[Index].Channel = ADC_IP_INPUTCHAN_DISABLED;
    894a:	f89d 2107 	ldrb.w	r2, [sp, #263]	; 0x107
    894e:	ab42      	add	r3, sp, #264	; 0x108
    8950:	f5a3 7180 	sub.w	r1, r3, #256	; 0x100
    8954:	4613      	mov	r3, r2
    8956:	005b      	lsls	r3, r3, #1
    8958:	4413      	add	r3, r2
    895a:	009b      	lsls	r3, r3, #2
    895c:	440b      	add	r3, r1
    895e:	3304      	adds	r3, #4
    8960:	221f      	movs	r2, #31
    8962:	601a      	str	r2, [r3, #0]
#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
        ChannelConfigs[Index].InterruptEnable = FALSE;
    8964:	f89d 2107 	ldrb.w	r2, [sp, #263]	; 0x107
    8968:	ab42      	add	r3, sp, #264	; 0x108
    896a:	f5a3 7180 	sub.w	r1, r3, #256	; 0x100
    896e:	4613      	mov	r3, r2
    8970:	005b      	lsls	r3, r3, #1
    8972:	4413      	add	r3, r2
    8974:	009b      	lsls	r3, r3, #2
    8976:	440b      	add	r3, r1
    8978:	3308      	adds	r3, #8
    897a:	2200      	movs	r2, #0
    897c:	701a      	strb	r2, [r3, #0]
    for (Index = 0u; Index < ADC_MAX_CHAN_COUNT; Index++)
    897e:	f89d 3107 	ldrb.w	r3, [sp, #263]	; 0x107
    8982:	3301      	adds	r3, #1
    8984:	f88d 3107 	strb.w	r3, [sp, #263]	; 0x107
    8988:	f89d 3107 	ldrb.w	r3, [sp, #263]	; 0x107
    898c:	2b0f      	cmp	r3, #15
    898e:	d9cf      	bls.n	8930 <Adc_Ip_DeInit+0x78>
#endif /* (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON) */
    }
    DefaultConfig.ChannelConfigs = ChannelConfigs;
    8990:	ab02      	add	r3, sp, #8
    8992:	933f      	str	r3, [sp, #252]	; 0xfc
#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
    DefaultConfig.ConversionCompleteNotification = NULL_PTR;
    8994:	2300      	movs	r3, #0
    8996:	9340      	str	r3, [sp, #256]	; 0x100
#endif /* (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON) */

    Adc_Ip_Init(Instance, &DefaultConfig);
    8998:	aa32      	add	r2, sp, #200	; 0xc8
    899a:	ab42      	add	r3, sp, #264	; 0x108
    899c:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
    89a0:	4611      	mov	r1, r2
    89a2:	6818      	ldr	r0, [r3, #0]
    89a4:	f7ff feb1 	bl	870a <Adc_Ip_Init>
    {
        ADC_ResetSupplyMonitoringChannel();
    }
#endif /* (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON) */

    Adc_Ip_axState[Instance].Init = FALSE;
    89a8:	4a07      	ldr	r2, [pc, #28]	; (89c8 <Adc_Ip_DeInit+0x110>)
    89aa:	ab42      	add	r3, sp, #264	; 0x108
    89ac:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
    89b0:	681b      	ldr	r3, [r3, #0]
    89b2:	214c      	movs	r1, #76	; 0x4c
    89b4:	fb01 f303 	mul.w	r3, r1, r3
    89b8:	4413      	add	r3, r2
    89ba:	2200      	movs	r2, #0
    89bc:	701a      	strb	r2, [r3, #0]
}
    89be:	bf00      	nop
    89c0:	b043      	add	sp, #268	; 0x10c
    89c2:	f85d fb04 	ldr.w	pc, [sp], #4
    89c6:	bf00      	nop
    89c8:	1fff8d10 	.word	0x1fff8d10

000089cc <Adc_Ip_SetAveraging>:
* @implements     Adc_Ip_SetAveraging_Activity
* END**************************************************************************/
void Adc_Ip_SetAveraging(const uint32 Instance,
                         const boolean AvgEn,
                         const Adc_Ip_AvgSelectType AvgSel)
{
    89cc:	b500      	push	{lr}
    89ce:	b087      	sub	sp, #28
    89d0:	9003      	str	r0, [sp, #12]
    89d2:	460b      	mov	r3, r1
    89d4:	9201      	str	r2, [sp, #4]
    89d6:	f88d 300b 	strb.w	r3, [sp, #11]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    89da:	4a0a      	ldr	r2, [pc, #40]	; (8a04 <Adc_Ip_SetAveraging+0x38>)
    89dc:	9b03      	ldr	r3, [sp, #12]
    89de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    89e2:	9305      	str	r3, [sp, #20]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27();
    89e4:	f003 fd38 	bl	c458 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27>
    Adc_HwAcc_SetAveraging(Base, AvgEn, AvgSel);
    89e8:	f89d 300b 	ldrb.w	r3, [sp, #11]
    89ec:	9a01      	ldr	r2, [sp, #4]
    89ee:	4619      	mov	r1, r3
    89f0:	9805      	ldr	r0, [sp, #20]
    89f2:	f7ff fd73 	bl	84dc <Adc_HwAcc_SetAveraging>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27();
    89f6:	f003 fd5b 	bl	c4b0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27>
}
    89fa:	bf00      	nop
    89fc:	b007      	add	sp, #28
    89fe:	f85d fb04 	ldr.w	pc, [sp], #4
    8a02:	bf00      	nop
    8a04:	00010f30 	.word	0x00010f30

00008a08 <Adc_Ip_SetSampleTime>:
*
* @implements     Adc_Ip_SetSampleTime_Activity
* END**************************************************************************/
void Adc_Ip_SetSampleTime(const uint32 Instance,
                          const uint8 SampleTime)
{
    8a08:	b500      	push	{lr}
    8a0a:	b085      	sub	sp, #20
    8a0c:	9001      	str	r0, [sp, #4]
    8a0e:	460b      	mov	r3, r1
    8a10:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8a14:	4a09      	ldr	r2, [pc, #36]	; (8a3c <Adc_Ip_SetSampleTime+0x34>)
    8a16:	9b01      	ldr	r3, [sp, #4]
    8a18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8a1c:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16();
    8a1e:	f003 f995 	bl	bd4c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16>
    Adc_HwAcc_SetSampleTime(Base, SampleTime);
    8a22:	f89d 3003 	ldrb.w	r3, [sp, #3]
    8a26:	4619      	mov	r1, r3
    8a28:	9803      	ldr	r0, [sp, #12]
    8a2a:	f7ff fd36 	bl	849a <Adc_HwAcc_SetSampleTime>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16();
    8a2e:	f003 f9b9 	bl	bda4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16>
}
    8a32:	bf00      	nop
    8a34:	b005      	add	sp, #20
    8a36:	f85d fb04 	ldr.w	pc, [sp], #4
    8a3a:	bf00      	nop
    8a3c:	00010f30 	.word	0x00010f30

00008a40 <Adc_Ip_EnableDma>:
* Description   : This function enables DMA.
*
* @implements     Adc_Ip_EnableDma_Activity
* END**************************************************************************/
void Adc_Ip_EnableDma(const uint32 Instance)
{
    8a40:	b500      	push	{lr}
    8a42:	b085      	sub	sp, #20
    8a44:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8a46:	4a0a      	ldr	r2, [pc, #40]	; (8a70 <Adc_Ip_EnableDma+0x30>)
    8a48:	9b01      	ldr	r3, [sp, #4]
    8a4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8a4e:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26();
    8a50:	f003 fcb0 	bl	c3b4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26>
    Base->SC2 |= ADC_SC2_DMAEN_MASK;
    8a54:	9b03      	ldr	r3, [sp, #12]
    8a56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    8a5a:	f043 0204 	orr.w	r2, r3, #4
    8a5e:	9b03      	ldr	r3, [sp, #12]
    8a60:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26();
    8a64:	f003 fcd2 	bl	c40c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26>
}
    8a68:	bf00      	nop
    8a6a:	b005      	add	sp, #20
    8a6c:	f85d fb04 	ldr.w	pc, [sp], #4
    8a70:	00010f30 	.word	0x00010f30

00008a74 <Adc_Ip_DisableDma>:
* Description   : This function disables DMA.
*
* @implements     Adc_Ip_DisableDma_Activity
* END**************************************************************************/
void Adc_Ip_DisableDma(const uint32 Instance)
{
    8a74:	b500      	push	{lr}
    8a76:	b085      	sub	sp, #20
    8a78:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8a7a:	4a0a      	ldr	r2, [pc, #40]	; (8aa4 <Adc_Ip_DisableDma+0x30>)
    8a7c:	9b01      	ldr	r3, [sp, #4]
    8a7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8a82:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22();
    8a84:	f003 fb4e 	bl	c124 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22>
    Base->SC2 &= ~(ADC_SC2_DMAEN_MASK);
    8a88:	9b03      	ldr	r3, [sp, #12]
    8a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    8a8e:	f023 0204 	bic.w	r2, r3, #4
    8a92:	9b03      	ldr	r3, [sp, #12]
    8a94:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22();
    8a98:	f003 fb70 	bl	c17c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22>
}
    8a9c:	bf00      	nop
    8a9e:	b005      	add	sp, #20
    8aa0:	f85d fb04 	ldr.w	pc, [sp], #4
    8aa4:	00010f30 	.word	0x00010f30

00008aa8 <Adc_Ip_SetTriggerMode>:
*
* @implements     Adc_Ip_SetTriggerMode_Activity
* END**************************************************************************/
void Adc_Ip_SetTriggerMode(const uint32 Instance,
                           const Adc_Ip_TrigType TriggerMode)
{
    8aa8:	b500      	push	{lr}
    8aaa:	b085      	sub	sp, #20
    8aac:	9001      	str	r0, [sp, #4]
    8aae:	9100      	str	r1, [sp, #0]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8ab0:	4a08      	ldr	r2, [pc, #32]	; (8ad4 <Adc_Ip_SetTriggerMode+0x2c>)
    8ab2:	9b01      	ldr	r3, [sp, #4]
    8ab4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8ab8:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23();
    8aba:	f003 fb85 	bl	c1c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23>
    Adc_HwAcc_SetTriggerMode(Base, TriggerMode);
    8abe:	9900      	ldr	r1, [sp, #0]
    8ac0:	9803      	ldr	r0, [sp, #12]
    8ac2:	f7ff fd4e 	bl	8562 <Adc_HwAcc_SetTriggerMode>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23();
    8ac6:	f003 fbab 	bl	c220 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23>
}
    8aca:	bf00      	nop
    8acc:	b005      	add	sp, #20
    8ace:	f85d fb04 	ldr.w	pc, [sp], #4
    8ad2:	bf00      	nop
    8ad4:	00010f30 	.word	0x00010f30

00008ad8 <Adc_Ip_SetContinuousMode>:
*
* @implements     Adc_Ip_SetContinuousMode_Activity
* END**************************************************************************/
void Adc_Ip_SetContinuousMode(const uint32 Instance,
                              const boolean ContinuousModeEnable)
{
    8ad8:	b500      	push	{lr}
    8ada:	b085      	sub	sp, #20
    8adc:	9001      	str	r0, [sp, #4]
    8ade:	460b      	mov	r3, r1
    8ae0:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8ae4:	4a11      	ldr	r2, [pc, #68]	; (8b2c <Adc_Ip_SetContinuousMode+0x54>)
    8ae6:	9b01      	ldr	r3, [sp, #4]
    8ae8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8aec:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30();
    8aee:	f003 fda9 	bl	c644 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30>
    uint32 Sc3Reg = Base->SC3;
    8af2:	9b03      	ldr	r3, [sp, #12]
    8af4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    8af8:	9302      	str	r3, [sp, #8]
    Sc3Reg &= ~(ADC_SC3_ADCO_MASK);
    8afa:	9b02      	ldr	r3, [sp, #8]
    8afc:	f023 0308 	bic.w	r3, r3, #8
    8b00:	9302      	str	r3, [sp, #8]
    Sc3Reg |= ADC_SC3_ADCO(ContinuousModeEnable ? 1u : 0u);
    8b02:	f89d 3003 	ldrb.w	r3, [sp, #3]
    8b06:	2b00      	cmp	r3, #0
    8b08:	d001      	beq.n	8b0e <Adc_Ip_SetContinuousMode+0x36>
    8b0a:	2308      	movs	r3, #8
    8b0c:	e000      	b.n	8b10 <Adc_Ip_SetContinuousMode+0x38>
    8b0e:	2300      	movs	r3, #0
    8b10:	9a02      	ldr	r2, [sp, #8]
    8b12:	4313      	orrs	r3, r2
    8b14:	9302      	str	r3, [sp, #8]
    Base->SC3 = Sc3Reg;
    8b16:	9b03      	ldr	r3, [sp, #12]
    8b18:	9a02      	ldr	r2, [sp, #8]
    8b1a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30();
    8b1e:	f003 fdbd 	bl	c69c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30>
}
    8b22:	bf00      	nop
    8b24:	b005      	add	sp, #20
    8b26:	f85d fb04 	ldr.w	pc, [sp], #4
    8b2a:	bf00      	nop
    8b2c:	00010f30 	.word	0x00010f30

00008b30 <Adc_Ip_SetResolution>:
*
* @implements     Adc_Ip_SetResolution_Activity
* END**************************************************************************/
void Adc_Ip_SetResolution(const uint32 Instance,
                          const Adc_Ip_ResolutionType Resolution)
{
    8b30:	b500      	push	{lr}
    8b32:	b085      	sub	sp, #20
    8b34:	9001      	str	r0, [sp, #4]
    8b36:	9100      	str	r1, [sp, #0]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8b38:	4a0e      	ldr	r2, [pc, #56]	; (8b74 <Adc_Ip_SetResolution+0x44>)
    8b3a:	9b01      	ldr	r3, [sp, #4]
    8b3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8b40:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10();
    8b42:	f002 fdcf 	bl	b6e4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10>
    uint32 Cfg1Reg = Base->CFG1;
    8b46:	9b03      	ldr	r3, [sp, #12]
    8b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8b4a:	9302      	str	r3, [sp, #8]
    Cfg1Reg &= ~(ADC_CFG1_MODE_MASK);
    8b4c:	9b02      	ldr	r3, [sp, #8]
    8b4e:	f023 030c 	bic.w	r3, r3, #12
    8b52:	9302      	str	r3, [sp, #8]
    Cfg1Reg |= ADC_CFG1_MODE(Resolution);
    8b54:	9b00      	ldr	r3, [sp, #0]
    8b56:	009b      	lsls	r3, r3, #2
    8b58:	f003 030c 	and.w	r3, r3, #12
    8b5c:	9a02      	ldr	r2, [sp, #8]
    8b5e:	4313      	orrs	r3, r2
    8b60:	9302      	str	r3, [sp, #8]
    Base->CFG1 = Cfg1Reg;
    8b62:	9b03      	ldr	r3, [sp, #12]
    8b64:	9a02      	ldr	r2, [sp, #8]
    8b66:	641a      	str	r2, [r3, #64]	; 0x40
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10();
    8b68:	f002 fde8 	bl	b73c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10>
}
    8b6c:	bf00      	nop
    8b6e:	b005      	add	sp, #20
    8b70:	f85d fb04 	ldr.w	pc, [sp], #4
    8b74:	00010f30 	.word	0x00010f30

00008b78 <Adc_Ip_SetClockMode>:
*
* @implements     Adc_Ip_SetClockMode_Activity
* END**************************************************************************/
void Adc_Ip_SetClockMode(const uint32 Instance,
                         const Adc_Ip_ClockConfigType * const Config)
{
    8b78:	b500      	push	{lr}
    8b7a:	b085      	sub	sp, #20
    8b7c:	9001      	str	r0, [sp, #4]
    8b7e:	9100      	str	r1, [sp, #0]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(Config != NULL_PTR);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8b80:	4a15      	ldr	r2, [pc, #84]	; (8bd8 <Adc_Ip_SetClockMode+0x60>)
    8b82:	9b01      	ldr	r3, [sp, #4]
    8b84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8b88:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11();
    8b8a:	f002 ff45 	bl	ba18 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11>
    Adc_HwAcc_SetClock(Base, Config->ClockDivide, Config->InputClock);
    8b8e:	9b00      	ldr	r3, [sp, #0]
    8b90:	6819      	ldr	r1, [r3, #0]
    8b92:	9b00      	ldr	r3, [sp, #0]
    8b94:	685b      	ldr	r3, [r3, #4]
    8b96:	461a      	mov	r2, r3
    8b98:	9803      	ldr	r0, [sp, #12]
    8b9a:	f7ff fc23 	bl	83e4 <Adc_HwAcc_SetClock>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11();
    8b9e:	f002 ff67 	bl	ba70 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11>

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14();
    8ba2:	f003 f82f 	bl	bc04 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14>
    Adc_HwAcc_SetSampleTime(Base, Config->SampleTime);
    8ba6:	9b00      	ldr	r3, [sp, #0]
    8ba8:	7a1b      	ldrb	r3, [r3, #8]
    8baa:	4619      	mov	r1, r3
    8bac:	9803      	ldr	r0, [sp, #12]
    8bae:	f7ff fc74 	bl	849a <Adc_HwAcc_SetSampleTime>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14();
    8bb2:	f003 f853 	bl	bc5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14>

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28();
    8bb6:	f003 fca1 	bl	c4fc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28>
    Adc_HwAcc_SetAveraging(Base, Config->AvgEn, Config->AvgSel);
    8bba:	9b00      	ldr	r3, [sp, #0]
    8bbc:	7a59      	ldrb	r1, [r3, #9]
    8bbe:	9b00      	ldr	r3, [sp, #0]
    8bc0:	68db      	ldr	r3, [r3, #12]
    8bc2:	461a      	mov	r2, r3
    8bc4:	9803      	ldr	r0, [sp, #12]
    8bc6:	f7ff fc89 	bl	84dc <Adc_HwAcc_SetAveraging>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28();
    8bca:	f003 fcc3 	bl	c554 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28>
}
    8bce:	bf00      	nop
    8bd0:	b005      	add	sp, #20
    8bd2:	f85d fb04 	ldr.w	pc, [sp], #4
    8bd6:	bf00      	nop
    8bd8:	00010f30 	.word	0x00010f30

00008bdc <Adc_Ip_ConfigChannel>:
*
* @implements     Adc_Ip_ConfigChannel_Activity
* END**************************************************************************/
void Adc_Ip_ConfigChannel(const uint32 Instance,
                          const Adc_Ip_ChanConfigType * const ChanConfig)
{
    8bdc:	b510      	push	{r4, lr}
    8bde:	b084      	sub	sp, #16
    8be0:	9001      	str	r0, [sp, #4]
    8be2:	9100      	str	r1, [sp, #0]
#if (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON)
    DevAssert((Instance == 0u) || ((uint32)ChanConfig->Channel < (uint32)ADC_IP_INPUTCHAN_SUPPLY_VDD));
#endif /* (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON) */
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8be4:	4a13      	ldr	r2, [pc, #76]	; (8c34 <Adc_Ip_ConfigChannel+0x58>)
    8be6:	9b01      	ldr	r3, [sp, #4]
    8be8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8bec:	9303      	str	r3, [sp, #12]
        InputChanDemapped = ADC_IP_INPUTCHAN_INT0;
    }
    else
#endif /* (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON) */
    {
        InputChanDemapped = ChanConfig->Channel;
    8bee:	9b00      	ldr	r3, [sp, #0]
    8bf0:	685b      	ldr	r3, [r3, #4]
    8bf2:	9302      	str	r3, [sp, #8]
    }

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21();
    8bf4:	f003 fa44 	bl	c080 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21>
#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
    Adc_HwAcc_SetChannel(Base, ChanConfig->ChnIdx, InputChanDemapped, ChanConfig->InterruptEnable);
    8bf8:	9b00      	ldr	r3, [sp, #0]
    8bfa:	7819      	ldrb	r1, [r3, #0]
    8bfc:	9b00      	ldr	r3, [sp, #0]
    8bfe:	7a1b      	ldrb	r3, [r3, #8]
    8c00:	9a02      	ldr	r2, [sp, #8]
    8c02:	9803      	ldr	r0, [sp, #12]
    8c04:	f7ff fcd5 	bl	85b2 <Adc_HwAcc_SetChannel>
#else
    Adc_HwAcc_SetChannel(Base, ChanConfig->ChnIdx, InputChanDemapped, FALSE);
#endif /* (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON) */
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21();
    8c08:	f003 fa66 	bl	c0d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21>

    /* Also update in state structure */
    Adc_Ip_axState[Instance].ChannelConfig[ChanConfig->ChnIdx] = ChanConfig->Channel;
    8c0c:	9b00      	ldr	r3, [sp, #0]
    8c0e:	781b      	ldrb	r3, [r3, #0]
    8c10:	461c      	mov	r4, r3
    8c12:	9b00      	ldr	r3, [sp, #0]
    8c14:	6859      	ldr	r1, [r3, #4]
    8c16:	4808      	ldr	r0, [pc, #32]	; (8c38 <Adc_Ip_ConfigChannel+0x5c>)
    8c18:	9a01      	ldr	r2, [sp, #4]
    8c1a:	4613      	mov	r3, r2
    8c1c:	00db      	lsls	r3, r3, #3
    8c1e:	4413      	add	r3, r2
    8c20:	005b      	lsls	r3, r3, #1
    8c22:	4413      	add	r3, r2
    8c24:	4423      	add	r3, r4
    8c26:	3302      	adds	r3, #2
    8c28:	009b      	lsls	r3, r3, #2
    8c2a:	4403      	add	r3, r0
    8c2c:	6059      	str	r1, [r3, #4]
}
    8c2e:	bf00      	nop
    8c30:	b004      	add	sp, #16
    8c32:	bd10      	pop	{r4, pc}
    8c34:	00010f30 	.word	0x00010f30
    8c38:	1fff8d10 	.word	0x1fff8d10

00008c3c <Adc_Ip_SetDisabledChannel>:
* @implements     Adc_Ip_SetDisabledChannel_Activity
* END**************************************************************************/
Adc_Ip_StatusType Adc_Ip_SetDisabledChannel(const uint32 Instance,
                                            const uint8 ControlChanIdx,
                                            const boolean WithTimeout)
{
    8c3c:	b500      	push	{lr}
    8c3e:	b089      	sub	sp, #36	; 0x24
    8c40:	9001      	str	r0, [sp, #4]
    8c42:	460b      	mov	r3, r1
    8c44:	f88d 3003 	strb.w	r3, [sp, #3]
    8c48:	4613      	mov	r3, r2
    8c4a:	f88d 3002 	strb.w	r3, [sp, #2]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(ControlChanIdx < ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8c4e:	4a24      	ldr	r2, [pc, #144]	; (8ce0 <Adc_Ip_SetDisabledChannel+0xa4>)
    8c50:	9b01      	ldr	r3, [sp, #4]
    8c52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8c56:	9305      	str	r3, [sp, #20]
    Adc_Ip_StatusType Status = ADC_IP_STATUS_SUCCESS;
    8c58:	2300      	movs	r3, #0
    8c5a:	9307      	str	r3, [sp, #28]
    uint32 TimeoutTicks = OsIf_MicrosToTicks(ADC_IP_TIMEOUT_VAL, ADC_IP_TIMEOUT_TYPE);
    8c5c:	2100      	movs	r1, #0
    8c5e:	4821      	ldr	r0, [pc, #132]	; (8ce4 <Adc_Ip_SetDisabledChannel+0xa8>)
    8c60:	f7f9 fb44 	bl	22ec <OsIf_MicrosToTicks>
    8c64:	9004      	str	r0, [sp, #16]
    uint32 CurrentTicks = OsIf_GetCounter(ADC_IP_TIMEOUT_TYPE);
    8c66:	2000      	movs	r0, #0
    8c68:	f7f9 faf4 	bl	2254 <OsIf_GetCounter>
    8c6c:	4603      	mov	r3, r0
    8c6e:	9303      	str	r3, [sp, #12]
    uint32 ElapsedTicks = 0u;
    8c70:	2300      	movs	r3, #0
    8c72:	9306      	str	r3, [sp, #24]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17();
    8c74:	f003 f8bc 	bl	bdf0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17>
    /* Set input channel select to disabled */
    SC1(Base, ControlChanIdx) |= ADC_SC1_ADCH_MASK;
    8c78:	f89d 2003 	ldrb.w	r2, [sp, #3]
    8c7c:	9b05      	ldr	r3, [sp, #20]
    8c7e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8c82:	f89d 2003 	ldrb.w	r2, [sp, #3]
    8c86:	f043 011f 	orr.w	r1, r3, #31
    8c8a:	9b05      	ldr	r3, [sp, #20]
    8c8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17();
    8c90:	f003 f8da 	bl	be48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17>

    if (WithTimeout == TRUE)
    8c94:	f89d 3002 	ldrb.w	r3, [sp, #2]
    8c98:	2b00      	cmp	r3, #0
    8c9a:	d01c      	beq.n	8cd6 <Adc_Ip_SetDisabledChannel+0x9a>
    {
        while (((SC1(Base, ControlChanIdx) & ADC_SC1_ADCH_MASK) != ADC_SC1_ADCH_MASK) && (ElapsedTicks < TimeoutTicks))
    8c9c:	e008      	b.n	8cb0 <Adc_Ip_SetDisabledChannel+0x74>
        {
            ElapsedTicks += OsIf_GetElapsed(&CurrentTicks, ADC_IP_TIMEOUT_TYPE);
    8c9e:	ab03      	add	r3, sp, #12
    8ca0:	2100      	movs	r1, #0
    8ca2:	4618      	mov	r0, r3
    8ca4:	f7f9 faef 	bl	2286 <OsIf_GetElapsed>
    8ca8:	4602      	mov	r2, r0
    8caa:	9b06      	ldr	r3, [sp, #24]
    8cac:	4413      	add	r3, r2
    8cae:	9306      	str	r3, [sp, #24]
        while (((SC1(Base, ControlChanIdx) & ADC_SC1_ADCH_MASK) != ADC_SC1_ADCH_MASK) && (ElapsedTicks < TimeoutTicks))
    8cb0:	f89d 2003 	ldrb.w	r2, [sp, #3]
    8cb4:	9b05      	ldr	r3, [sp, #20]
    8cb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8cba:	f003 031f 	and.w	r3, r3, #31
    8cbe:	2b1f      	cmp	r3, #31
    8cc0:	d003      	beq.n	8cca <Adc_Ip_SetDisabledChannel+0x8e>
    8cc2:	9a06      	ldr	r2, [sp, #24]
    8cc4:	9b04      	ldr	r3, [sp, #16]
    8cc6:	429a      	cmp	r2, r3
    8cc8:	d3e9      	bcc.n	8c9e <Adc_Ip_SetDisabledChannel+0x62>
        }
        if (ElapsedTicks >= TimeoutTicks)
    8cca:	9a06      	ldr	r2, [sp, #24]
    8ccc:	9b04      	ldr	r3, [sp, #16]
    8cce:	429a      	cmp	r2, r3
    8cd0:	d301      	bcc.n	8cd6 <Adc_Ip_SetDisabledChannel+0x9a>
        {
            Status = ADC_IP_STATUS_TIMEOUT;
    8cd2:	2302      	movs	r3, #2
    8cd4:	9307      	str	r3, [sp, #28]
        }
    }

    return Status;
    8cd6:	9b07      	ldr	r3, [sp, #28]
}
    8cd8:	4618      	mov	r0, r3
    8cda:	b009      	add	sp, #36	; 0x24
    8cdc:	f85d fb04 	ldr.w	pc, [sp], #4
    8ce0:	00010f30 	.word	0x00010f30
    8ce4:	000186a0 	.word	0x000186a0

00008ce8 <Adc_Ip_StartConversion>:
* @implements     Adc_Ip_StartConversion_Activity
* END**************************************************************************/
void Adc_Ip_StartConversion(const uint32 Instance,
                            Adc_Ip_InputChannelType InputChannel,
                            const boolean InterruptEnable)
{
    8ce8:	b500      	push	{lr}
    8cea:	b087      	sub	sp, #28
    8cec:	9003      	str	r0, [sp, #12]
    8cee:	9102      	str	r1, [sp, #8]
    8cf0:	4613      	mov	r3, r2
    8cf2:	f88d 3007 	strb.w	r3, [sp, #7]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8cf6:	4a0a      	ldr	r2, [pc, #40]	; (8d20 <Adc_Ip_StartConversion+0x38>)
    8cf8:	9b03      	ldr	r3, [sp, #12]
    8cfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8cfe:	9305      	str	r3, [sp, #20]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18();
    8d00:	f003 f8c8 	bl	be94 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18>
    /* Configure SC1A register */
#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
    Adc_HwAcc_SetChannel(Base, 0u, InputChannel, InterruptEnable);
    8d04:	f89d 3007 	ldrb.w	r3, [sp, #7]
    8d08:	9a02      	ldr	r2, [sp, #8]
    8d0a:	2100      	movs	r1, #0
    8d0c:	9805      	ldr	r0, [sp, #20]
    8d0e:	f7ff fc50 	bl	85b2 <Adc_HwAcc_SetChannel>
#else
    Adc_HwAcc_SetChannel(Base, 0u, InputChannel, FALSE);
    (void)InterruptEnable;
#endif /* (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON) */
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18();
    8d12:	f003 f8eb 	bl	beec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18>
}
    8d16:	bf00      	nop
    8d18:	b007      	add	sp, #28
    8d1a:	f85d fb04 	ldr.w	pc, [sp], #4
    8d1e:	bf00      	nop
    8d20:	00010f30 	.word	0x00010f30

00008d24 <Adc_Ip_GetConvActiveFlag>:
* Description   : Reads and return conversion active flag status.
*
* @implements     Adc_Ip_GetConvActiveFlag_Activity
* END**************************************************************************/
boolean Adc_Ip_GetConvActiveFlag(const uint32 Instance)
{
    8d24:	b084      	sub	sp, #16
    8d26:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8d28:	4a0b      	ldr	r2, [pc, #44]	; (8d58 <Adc_Ip_GetConvActiveFlag+0x34>)
    8d2a:	9b01      	ldr	r3, [sp, #4]
    8d2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8d30:	9303      	str	r3, [sp, #12]
    uint32 Sc2Reg = Base->SC2;
    8d32:	9b03      	ldr	r3, [sp, #12]
    8d34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    8d38:	9302      	str	r3, [sp, #8]

    Sc2Reg = (Sc2Reg & ADC_SC2_ADACT_MASK) >> ADC_SC2_ADACT_SHIFT;
    8d3a:	9b02      	ldr	r3, [sp, #8]
    8d3c:	09db      	lsrs	r3, r3, #7
    8d3e:	f003 0301 	and.w	r3, r3, #1
    8d42:	9302      	str	r3, [sp, #8]

    return (Sc2Reg != 0u) ? TRUE : FALSE;
    8d44:	9b02      	ldr	r3, [sp, #8]
    8d46:	2b00      	cmp	r3, #0
    8d48:	bf14      	ite	ne
    8d4a:	2301      	movne	r3, #1
    8d4c:	2300      	moveq	r3, #0
    8d4e:	b2db      	uxtb	r3, r3
}
    8d50:	4618      	mov	r0, r3
    8d52:	b004      	add	sp, #16
    8d54:	4770      	bx	lr
    8d56:	bf00      	nop
    8d58:	00010f30 	.word	0x00010f30

00008d5c <Adc_Ip_GetChanInterrupt>:
*
* @implements     Adc_Ip_GetChanInterrupt_Activity
* END**************************************************************************/
boolean Adc_Ip_GetChanInterrupt(const uint32 Instance,
                                const uint8 ControlChanIdx)
{
    8d5c:	b500      	push	{lr}
    8d5e:	b085      	sub	sp, #20
    8d60:	9001      	str	r0, [sp, #4]
    8d62:	460b      	mov	r3, r1
    8d64:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(ControlChanIdx < ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const uint32 Sc1Reg = SC1(Adc_Ip_apxBase[Instance], ControlChanIdx);
    8d68:	4a08      	ldr	r2, [pc, #32]	; (8d8c <Adc_Ip_GetChanInterrupt+0x30>)
    8d6a:	9b01      	ldr	r3, [sp, #4]
    8d6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8d70:	f89d 2003 	ldrb.w	r2, [sp, #3]
    8d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8d78:	9303      	str	r3, [sp, #12]

    return Adc_HwAcc_GetAIEN(Sc1Reg);
    8d7a:	9803      	ldr	r0, [sp, #12]
    8d7c:	f7ff fc5e 	bl	863c <Adc_HwAcc_GetAIEN>
    8d80:	4603      	mov	r3, r0
}
    8d82:	4618      	mov	r0, r3
    8d84:	b005      	add	sp, #20
    8d86:	f85d fb04 	ldr.w	pc, [sp], #4
    8d8a:	bf00      	nop
    8d8c:	00010f30 	.word	0x00010f30

00008d90 <Adc_Ip_GetConvCompleteFlag>:
*
* @implements     Adc_Ip_GetConvCompleteFlag_Activity
* END**************************************************************************/
boolean Adc_Ip_GetConvCompleteFlag(const uint32 Instance,
                                   const uint8 ControlChanIdx)
{
    8d90:	b500      	push	{lr}
    8d92:	b085      	sub	sp, #20
    8d94:	9001      	str	r0, [sp, #4]
    8d96:	460b      	mov	r3, r1
    8d98:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(ControlChanIdx < ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const uint32 Sc1Reg = SC1(Adc_Ip_apxBase[Instance], ControlChanIdx);
    8d9c:	4a08      	ldr	r2, [pc, #32]	; (8dc0 <Adc_Ip_GetConvCompleteFlag+0x30>)
    8d9e:	9b01      	ldr	r3, [sp, #4]
    8da0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8da4:	f89d 2003 	ldrb.w	r2, [sp, #3]
    8da8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    8dac:	9303      	str	r3, [sp, #12]

    return Adc_HwAcc_GetCOCO(Sc1Reg);
    8dae:	9803      	ldr	r0, [sp, #12]
    8db0:	f7ff fc52 	bl	8658 <Adc_HwAcc_GetCOCO>
    8db4:	4603      	mov	r3, r0
}
    8db6:	4618      	mov	r0, r3
    8db8:	b005      	add	sp, #20
    8dba:	f85d fb04 	ldr.w	pc, [sp], #4
    8dbe:	bf00      	nop
    8dc0:	00010f30 	.word	0x00010f30

00008dc4 <Adc_Ip_GetConvData>:
*
* @implements     Adc_Ip_GetConvData_Activity
* END**************************************************************************/
uint16 Adc_Ip_GetConvData(const uint32 Instance,
                          const uint8 ControlChanIdx)
{
    8dc4:	b500      	push	{lr}
    8dc6:	b085      	sub	sp, #20
    8dc8:	9001      	str	r0, [sp, #4]
    8dca:	460b      	mov	r3, r1
    8dcc:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(ControlChanIdx < ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8dd0:	4a07      	ldr	r2, [pc, #28]	; (8df0 <Adc_Ip_GetConvData+0x2c>)
    8dd2:	9b01      	ldr	r3, [sp, #4]
    8dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8dd8:	9303      	str	r3, [sp, #12]

    return Adc_HwAcc_GetData(Base, ControlChanIdx);
    8dda:	f89d 3003 	ldrb.w	r3, [sp, #3]
    8dde:	4619      	mov	r1, r3
    8de0:	9803      	ldr	r0, [sp, #12]
    8de2:	f7ff fc47 	bl	8674 <Adc_HwAcc_GetData>
    8de6:	4603      	mov	r3, r0
}
    8de8:	4618      	mov	r0, r3
    8dea:	b005      	add	sp, #20
    8dec:	f85d fb04 	ldr.w	pc, [sp], #4
    8df0:	00010f30 	.word	0x00010f30

00008df4 <Adc_Ip_DoCalibration>:
* specified frequency (50Mhz) and greater than minimum specified frequency (20Mhz).
*
* @implements     Adc_Ip_DoCalibration_Activity
* END**************************************************************************/
Adc_Ip_StatusType Adc_Ip_DoCalibration(const uint32 Instance)
{
    8df4:	b500      	push	{lr}
    8df6:	b093      	sub	sp, #76	; 0x4c
    8df8:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8dfa:	4a59      	ldr	r2, [pc, #356]	; (8f60 <Adc_Ip_DoCalibration+0x16c>)
    8dfc:	9b01      	ldr	r3, [sp, #4]
    8dfe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8e02:	930f      	str	r3, [sp, #60]	; 0x3c
    Adc_Ip_StatusType Status = ADC_IP_STATUS_SUCCESS;
    8e04:	2300      	movs	r3, #0
    8e06:	9311      	str	r3, [sp, #68]	; 0x44
    Adc_Ip_TrigType TriggerMode;
    uint32 TimeoutTicks = OsIf_MicrosToTicks(ADC_IP_TIMEOUT_VAL, ADC_IP_TIMEOUT_TYPE);
    8e08:	2100      	movs	r1, #0
    8e0a:	4856      	ldr	r0, [pc, #344]	; (8f64 <Adc_Ip_DoCalibration+0x170>)
    8e0c:	f7f9 fa6e 	bl	22ec <OsIf_MicrosToTicks>
    8e10:	900e      	str	r0, [sp, #56]	; 0x38
    uint32 CurrentTicks = OsIf_GetCounter(ADC_IP_TIMEOUT_TYPE);
    8e12:	2000      	movs	r0, #0
    8e14:	f7f9 fa1e 	bl	2254 <OsIf_GetCounter>
    8e18:	4603      	mov	r3, r0
    8e1a:	930b      	str	r3, [sp, #44]	; 0x2c
    uint32 ElapsedTicks = 0u;
    8e1c:	2300      	movs	r3, #0
    8e1e:	9310      	str	r3, [sp, #64]	; 0x40
    uint32 Reg;
    Adc_Ip_ClockConfigType PreClockConfig;
    Adc_Ip_ClockConfigType CalClockConfig;

    /* Store settings before calibration */
    Reg = Base->SC3;
    8e20:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8e22:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    8e26:	930d      	str	r3, [sp, #52]	; 0x34
    PreClockConfig.AvgEn = ((Reg & ADC_SC3_AVGE_MASK) != 0u) ? TRUE : FALSE;
    8e28:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    8e2a:	089b      	lsrs	r3, r3, #2
    8e2c:	f003 0301 	and.w	r3, r3, #1
    8e30:	2b00      	cmp	r3, #0
    8e32:	bf14      	ite	ne
    8e34:	2301      	movne	r3, #1
    8e36:	2300      	moveq	r3, #0
    8e38:	b2db      	uxtb	r3, r3
    8e3a:	f88d 3025 	strb.w	r3, [sp, #37]	; 0x25
    PreClockConfig.AvgSel = Adc_HwAcc_GetAverageSelect(Reg);
    8e3e:	980d      	ldr	r0, [sp, #52]	; 0x34
    8e40:	f7ff fb71 	bl	8526 <Adc_HwAcc_GetAverageSelect>
    8e44:	4603      	mov	r3, r0
    8e46:	930a      	str	r3, [sp, #40]	; 0x28

    Reg = Base->CFG2;
    8e48:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8e4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    8e4c:	930d      	str	r3, [sp, #52]	; 0x34
    PreClockConfig.SampleTime = (uint8) ((Reg & ADC_CFG2_SMPLTS_MASK) >> ADC_CFG2_SMPLTS_SHIFT);
    8e4e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    8e50:	b2db      	uxtb	r3, r3
    8e52:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
    TriggerMode = Adc_HwAcc_GetTriggerMode(Base->SC2);
    8e56:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8e58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    8e5c:	4618      	mov	r0, r3
    8e5e:	f7ff fb99 	bl	8594 <Adc_HwAcc_GetTriggerMode>
    8e62:	900c      	str	r0, [sp, #48]	; 0x30

    Reg = Base->CFG1;
    8e64:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8e66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8e68:	930d      	str	r3, [sp, #52]	; 0x34
    PreClockConfig.ClockDivide = Adc_HwAcc_GetClockDivide(Reg);
    8e6a:	980d      	ldr	r0, [sp, #52]	; 0x34
    8e6c:	f7ff fad8 	bl	8420 <Adc_HwAcc_GetClockDivide>
    8e70:	4603      	mov	r3, r0
    8e72:	9307      	str	r3, [sp, #28]
    PreClockConfig.InputClock = Adc_HwAcc_GetInputClock(Reg);
    8e74:	980d      	ldr	r0, [sp, #52]	; 0x34
    8e76:	f7ff faf2 	bl	845e <Adc_HwAcc_GetInputClock>
    8e7a:	4603      	mov	r3, r0
    8e7c:	9308      	str	r3, [sp, #32]

    CalClockConfig.AvgEn = TRUE;
    8e7e:	2301      	movs	r3, #1
    8e80:	f88d 3015 	strb.w	r3, [sp, #21]
    CalClockConfig.AvgSel = ADC_IP_AVG_32_CONV;
    8e84:	2303      	movs	r3, #3
    8e86:	9306      	str	r3, [sp, #24]
    CalClockConfig.SampleTime = ADC_IP_DEFAULT_SAMPLE_TIME;
    8e88:	230c      	movs	r3, #12
    8e8a:	f88d 3014 	strb.w	r3, [sp, #20]
    CalClockConfig.ClockDivide = Adc_Ip_axState[Instance].CalibrationClockDivide;
    8e8e:	4a36      	ldr	r2, [pc, #216]	; (8f68 <Adc_Ip_DoCalibration+0x174>)
    8e90:	9b01      	ldr	r3, [sp, #4]
    8e92:	214c      	movs	r1, #76	; 0x4c
    8e94:	fb01 f303 	mul.w	r3, r1, r3
    8e98:	4413      	add	r3, r2
    8e9a:	3304      	adds	r3, #4
    8e9c:	681b      	ldr	r3, [r3, #0]
    8e9e:	9303      	str	r3, [sp, #12]
    CalClockConfig.InputClock = PreClockConfig.InputClock;
    8ea0:	9b08      	ldr	r3, [sp, #32]
    8ea2:	9304      	str	r3, [sp, #16]

    /* Prepare required settings for calibration. */
    ADC_DoCalibration_SetParams(Base, &CalClockConfig, ADC_IP_TRIGGER_SOFTWARE);
    8ea4:	ab03      	add	r3, sp, #12
    8ea6:	2200      	movs	r2, #0
    8ea8:	4619      	mov	r1, r3
    8eaa:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8eac:	f7ff fbfa 	bl	86a4 <ADC_DoCalibration_SetParams>

    Base->CLPS = 0u;
    8eb0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8eb2:	2200      	movs	r2, #0
    8eb4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    Base->CLP3 = 0u;
    8eb8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8eba:	2200      	movs	r2, #0
    8ebc:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
    Base->CLP2 = 0u;
    8ec0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8ec2:	2200      	movs	r2, #0
    8ec4:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    Base->CLP1 = 0u;
    8ec8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8eca:	2200      	movs	r2, #0
    8ecc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
    Base->CLP0 = 0u;
    8ed0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8ed2:	2200      	movs	r2, #0
    8ed4:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
    Base->CLPX = 0u;
    8ed8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8eda:	2200      	movs	r2, #0
    8edc:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
    Base->CLP9 = 0u;
    8ee0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8ee2:	2200      	movs	r2, #0
    8ee4:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc

    /* Start calibration by writing to the calibration field */
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29();
    8ee8:	f003 fb5a 	bl	c5a0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29>
    Reg = Base->SC3;
    8eec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8eee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    8ef2:	930d      	str	r3, [sp, #52]	; 0x34
    Reg &= ~(ADC_SC3_CAL_MASK);
    8ef4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    8ef6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    8efa:	930d      	str	r3, [sp, #52]	; 0x34
    Reg |= ADC_SC3_CAL(1u);
    8efc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    8efe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    8f02:	930d      	str	r3, [sp, #52]	; 0x34
    Base->SC3 = Reg;
    8f04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8f06:	9a0d      	ldr	r2, [sp, #52]	; 0x34
    8f08:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29();
    8f0c:	f003 fb74 	bl	c5f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29>

    /* Wait for the calibration to finish */
    while (((Base->SC3 & ADC_SC3_CAL_MASK) != 0u) && (ElapsedTicks < TimeoutTicks))
    8f10:	e008      	b.n	8f24 <Adc_Ip_DoCalibration+0x130>
    {
        ElapsedTicks += OsIf_GetElapsed(&CurrentTicks, ADC_IP_TIMEOUT_TYPE);
    8f12:	ab0b      	add	r3, sp, #44	; 0x2c
    8f14:	2100      	movs	r1, #0
    8f16:	4618      	mov	r0, r3
    8f18:	f7f9 f9b5 	bl	2286 <OsIf_GetElapsed>
    8f1c:	4602      	mov	r2, r0
    8f1e:	9b10      	ldr	r3, [sp, #64]	; 0x40
    8f20:	4413      	add	r3, r2
    8f22:	9310      	str	r3, [sp, #64]	; 0x40
    while (((Base->SC3 & ADC_SC3_CAL_MASK) != 0u) && (ElapsedTicks < TimeoutTicks))
    8f24:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8f26:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
    8f2a:	f003 0380 	and.w	r3, r3, #128	; 0x80
    8f2e:	2b00      	cmp	r3, #0
    8f30:	d003      	beq.n	8f3a <Adc_Ip_DoCalibration+0x146>
    8f32:	9a10      	ldr	r2, [sp, #64]	; 0x40
    8f34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8f36:	429a      	cmp	r2, r3
    8f38:	d3eb      	bcc.n	8f12 <Adc_Ip_DoCalibration+0x11e>
    }
    if (ElapsedTicks >= TimeoutTicks)
    8f3a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    8f3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    8f3e:	429a      	cmp	r2, r3
    8f40:	d301      	bcc.n	8f46 <Adc_Ip_DoCalibration+0x152>
    {
        Status = ADC_IP_STATUS_TIMEOUT;
    8f42:	2302      	movs	r3, #2
    8f44:	9311      	str	r3, [sp, #68]	; 0x44
    }

    /* Revert settings as same as before calibration. */
    ADC_DoCalibration_SetParams(Base, &PreClockConfig, TriggerMode);
    8f46:	ab07      	add	r3, sp, #28
    8f48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    8f4a:	4619      	mov	r1, r3
    8f4c:	980f      	ldr	r0, [sp, #60]	; 0x3c
    8f4e:	f7ff fba9 	bl	86a4 <ADC_DoCalibration_SetParams>

    /* Clear COCO flag */
    (void) R(Base, 0u);
    8f52:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    8f54:	6c9b      	ldr	r3, [r3, #72]	; 0x48

    return Status;
    8f56:	9b11      	ldr	r3, [sp, #68]	; 0x44
}
    8f58:	4618      	mov	r0, r3
    8f5a:	b013      	add	sp, #76	; 0x4c
    8f5c:	f85d fb04 	ldr.w	pc, [sp], #4
    8f60:	00010f30 	.word	0x00010f30
    8f64:	000186a0 	.word	0x000186a0
    8f68:	1fff8d10 	.word	0x1fff8d10

00008f6c <Adc_Ip_ClearLatchedTriggers>:
* has been deactivated.
*
* @implements     Adc_Ip_ClearLatchedTriggers_Activity
* END**************************************************************************/
Adc_Ip_StatusType Adc_Ip_ClearLatchedTriggers(const uint32 Instance)
{
    8f6c:	b500      	push	{lr}
    8f6e:	b089      	sub	sp, #36	; 0x24
    8f70:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(Instance != 0u);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    8f72:	4a1e      	ldr	r2, [pc, #120]	; (8fec <Adc_Ip_ClearLatchedTriggers+0x80>)
    8f74:	9b01      	ldr	r3, [sp, #4]
    8f76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    8f7a:	9305      	str	r3, [sp, #20]
    Adc_Ip_StatusType Status = ADC_IP_STATUS_SUCCESS;
    8f7c:	2300      	movs	r3, #0
    8f7e:	9307      	str	r3, [sp, #28]
    uint32 TimeoutTicks = OsIf_MicrosToTicks(ADC_IP_TIMEOUT_VAL, ADC_IP_TIMEOUT_TYPE);
    8f80:	2100      	movs	r1, #0
    8f82:	481b      	ldr	r0, [pc, #108]	; (8ff0 <Adc_Ip_ClearLatchedTriggers+0x84>)
    8f84:	f7f9 f9b2 	bl	22ec <OsIf_MicrosToTicks>
    8f88:	9004      	str	r0, [sp, #16]
    uint32 CurrentTicks = OsIf_GetCounter(ADC_IP_TIMEOUT_TYPE);
    8f8a:	2000      	movs	r0, #0
    8f8c:	f7f9 f962 	bl	2254 <OsIf_GetCounter>
    8f90:	4603      	mov	r3, r0
    8f92:	9303      	str	r3, [sp, #12]
    uint32 ElapsedTicks = 0u;
    8f94:	2300      	movs	r3, #0
    8f96:	9306      	str	r3, [sp, #24]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12();
    8f98:	f002 fd90 	bl	babc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12>
    /* Write bit to clear latched triggers */
    Base->CFG1 |= ADC_CFG1_CLRLTRG(0x01u);
    8f9c:	9b05      	ldr	r3, [sp, #20]
    8f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
    8fa0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
    8fa4:	9b05      	ldr	r3, [sp, #20]
    8fa6:	641a      	str	r2, [r3, #64]	; 0x40
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12();
    8fa8:	f002 fdb4 	bl	bb14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12>

    /* Wait for latched triggers to be cleared */
    while (((Base->SC2 & ADC_SC2_TRGSTLAT_MASK) != 0u) && (ElapsedTicks < TimeoutTicks))
    8fac:	e008      	b.n	8fc0 <Adc_Ip_ClearLatchedTriggers+0x54>
    {
        ElapsedTicks += OsIf_GetElapsed(&CurrentTicks, ADC_IP_TIMEOUT_TYPE);
    8fae:	ab03      	add	r3, sp, #12
    8fb0:	2100      	movs	r1, #0
    8fb2:	4618      	mov	r0, r3
    8fb4:	f7f9 f967 	bl	2286 <OsIf_GetElapsed>
    8fb8:	4602      	mov	r2, r0
    8fba:	9b06      	ldr	r3, [sp, #24]
    8fbc:	4413      	add	r3, r2
    8fbe:	9306      	str	r3, [sp, #24]
    while (((Base->SC2 & ADC_SC2_TRGSTLAT_MASK) != 0u) && (ElapsedTicks < TimeoutTicks))
    8fc0:	9b05      	ldr	r3, [sp, #20]
    8fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    8fc6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    8fca:	2b00      	cmp	r3, #0
    8fcc:	d003      	beq.n	8fd6 <Adc_Ip_ClearLatchedTriggers+0x6a>
    8fce:	9a06      	ldr	r2, [sp, #24]
    8fd0:	9b04      	ldr	r3, [sp, #16]
    8fd2:	429a      	cmp	r2, r3
    8fd4:	d3eb      	bcc.n	8fae <Adc_Ip_ClearLatchedTriggers+0x42>
    }
    if (ElapsedTicks >= TimeoutTicks)
    8fd6:	9a06      	ldr	r2, [sp, #24]
    8fd8:	9b04      	ldr	r3, [sp, #16]
    8fda:	429a      	cmp	r2, r3
    8fdc:	d301      	bcc.n	8fe2 <Adc_Ip_ClearLatchedTriggers+0x76>
    {
        Status = ADC_IP_STATUS_TIMEOUT;
    8fde:	2302      	movs	r3, #2
    8fe0:	9307      	str	r3, [sp, #28]
    }

    return Status;
    8fe2:	9b07      	ldr	r3, [sp, #28]
}
    8fe4:	4618      	mov	r0, r3
    8fe6:	b009      	add	sp, #36	; 0x24
    8fe8:	f85d fb04 	ldr.w	pc, [sp], #4
    8fec:	00010f30 	.word	0x00010f30
    8ff0:	000186a0 	.word	0x000186a0

00008ff4 <Adc_Ip_EnableChannelNotification>:
*
* @implements     Adc_Ip_EnableChannelNotification_Activity
* END**************************************************************************/
void Adc_Ip_EnableChannelNotification(const uint32 Instance,
                                      const uint8 ControlChanIdx)
{
    8ff4:	b500      	push	{lr}
    8ff6:	b085      	sub	sp, #20
    8ff8:	9001      	str	r0, [sp, #4]
    8ffa:	460b      	mov	r3, r1
    8ffc:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(ControlChanIdx < ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    9000:	4a0c      	ldr	r2, [pc, #48]	; (9034 <Adc_Ip_EnableChannelNotification+0x40>)
    9002:	9b01      	ldr	r3, [sp, #4]
    9004:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9008:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19();
    900a:	f002 ff95 	bl	bf38 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19>
    SC1(Base, ControlChanIdx) |= ADC_SC1_AIEN_MASK;
    900e:	f89d 2003 	ldrb.w	r2, [sp, #3]
    9012:	9b03      	ldr	r3, [sp, #12]
    9014:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9018:	f89d 2003 	ldrb.w	r2, [sp, #3]
    901c:	f043 0140 	orr.w	r1, r3, #64	; 0x40
    9020:	9b03      	ldr	r3, [sp, #12]
    9022:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19();
    9026:	f002 ffb3 	bl	bf90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19>
}
    902a:	bf00      	nop
    902c:	b005      	add	sp, #20
    902e:	f85d fb04 	ldr.w	pc, [sp], #4
    9032:	bf00      	nop
    9034:	00010f30 	.word	0x00010f30

00009038 <Adc_Ip_DisableChannelNotification>:
*
* @implements     Adc_Ip_DisableChannelNotification_Activity
* END**************************************************************************/
void Adc_Ip_DisableChannelNotification(const uint32 Instance,
                                       const uint8 ControlChanIdx)
{
    9038:	b500      	push	{lr}
    903a:	b085      	sub	sp, #20
    903c:	9001      	str	r0, [sp, #4]
    903e:	460b      	mov	r3, r1
    9040:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(ControlChanIdx < ADC_MAX_CHAN_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    9044:	4a0c      	ldr	r2, [pc, #48]	; (9078 <Adc_Ip_DisableChannelNotification+0x40>)
    9046:	9b01      	ldr	r3, [sp, #4]
    9048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    904c:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20();
    904e:	f002 ffc5 	bl	bfdc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20>
    SC1(Base, ControlChanIdx) &= ~(ADC_SC1_AIEN_MASK);
    9052:	f89d 2003 	ldrb.w	r2, [sp, #3]
    9056:	9b03      	ldr	r3, [sp, #12]
    9058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    905c:	f89d 2003 	ldrb.w	r2, [sp, #3]
    9060:	f023 0140 	bic.w	r1, r3, #64	; 0x40
    9064:	9b03      	ldr	r3, [sp, #12]
    9066:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20();
    906a:	f002 ffe3 	bl	c034 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20>
}
    906e:	bf00      	nop
    9070:	b005      	add	sp, #20
    9072:	f85d fb04 	ldr.w	pc, [sp], #4
    9076:	bf00      	nop
    9078:	00010f30 	.word	0x00010f30

0000907c <Adc_Ip_ClearTrigErrReg>:
* Description   : This function clears all trigger error flags of the ADC instance.
*
* @implements     Adc_Ip_ClearTrigErrReg_Activity
* END**************************************************************************/
void Adc_Ip_ClearTrigErrReg(const uint32 Instance)
{
    907c:	b500      	push	{lr}
    907e:	b085      	sub	sp, #20
    9080:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(Instance != 0u);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    9082:	4a0a      	ldr	r2, [pc, #40]	; (90ac <Adc_Ip_ClearTrigErrReg+0x30>)
    9084:	9b01      	ldr	r3, [sp, #4]
    9086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    908a:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25();
    908c:	f003 f940 	bl	c310 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25>
    Base->SC2 |= ADC_SC2_TRGSTERR_MASK;
    9090:	9b03      	ldr	r3, [sp, #12]
    9092:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    9096:	f043 6270 	orr.w	r2, r3, #251658240	; 0xf000000
    909a:	9b03      	ldr	r3, [sp, #12]
    909c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25();
    90a0:	f003 f962 	bl	c368 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25>
}
    90a4:	bf00      	nop
    90a6:	b005      	add	sp, #20
    90a8:	f85d fb04 	ldr.w	pc, [sp], #4
    90ac:	00010f30 	.word	0x00010f30

000090b0 <Adc_Ip_GetTrigErrReg>:
* Description   : This function returns all trigger error flags of the ADC instance.
*
* @implements     Adc_Ip_GetTrigErrReg_Activity
* END**************************************************************************/
uint32 Adc_Ip_GetTrigErrReg(const uint32 Instance)
{
    90b0:	b084      	sub	sp, #16
    90b2:	9001      	str	r0, [sp, #4]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
    DevAssert(Instance != 0u);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    90b4:	4a06      	ldr	r2, [pc, #24]	; (90d0 <Adc_Ip_GetTrigErrReg+0x20>)
    90b6:	9b01      	ldr	r3, [sp, #4]
    90b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    90bc:	9303      	str	r3, [sp, #12]

    return (Base->SC2 & ADC_SC2_TRGSTERR_MASK) >> ADC_SC2_TRGSTERR_SHIFT;
    90be:	9b03      	ldr	r3, [sp, #12]
    90c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
    90c4:	0e1b      	lsrs	r3, r3, #24
    90c6:	f003 030f 	and.w	r3, r3, #15
}
    90ca:	4618      	mov	r0, r3
    90cc:	b004      	add	sp, #16
    90ce:	4770      	bx	lr
    90d0:	00010f30 	.word	0x00010f30

000090d4 <Adc_Ip_GetDataAddress>:
 *
 * @implements     Adc_Ip_GetDataAddress_Activity
 *END*************************************************************************/
uint32 Adc_Ip_GetDataAddress(const uint32 Instance,
                             const uint8 Index)
{
    90d4:	b082      	sub	sp, #8
    90d6:	9001      	str	r0, [sp, #4]
    90d8:	460b      	mov	r3, r1
    90da:	f88d 3003 	strb.w	r3, [sp, #3]
#if (ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < ADC_INSTANCE_COUNT);
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */
    return (uint32)&(R(Adc_Ip_apxBase[Instance], Index));
    90de:	4a06      	ldr	r2, [pc, #24]	; (90f8 <Adc_Ip_GetDataAddress+0x24>)
    90e0:	9b01      	ldr	r3, [sp, #4]
    90e2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
    90e6:	f89d 3003 	ldrb.w	r3, [sp, #3]
    90ea:	3312      	adds	r3, #18
    90ec:	009b      	lsls	r3, r3, #2
    90ee:	4413      	add	r3, r2
}
    90f0:	4618      	mov	r0, r3
    90f2:	b002      	add	sp, #8
    90f4:	4770      	bx	lr
    90f6:	bf00      	nop
    90f8:	00010f30 	.word	0x00010f30

000090fc <Adc_Ip_GetChanData>:
* @implements     Adc_Ip_GetChanData_Activity
* END**************************************************************************/
Adc_Ip_StatusType Adc_Ip_GetChanData(const uint32 Instance,
                                     const Adc_Ip_InputChannelType Channel,
                                     uint16 * const Result)
{
    90fc:	b088      	sub	sp, #32
    90fe:	9003      	str	r0, [sp, #12]
    9100:	9102      	str	r1, [sp, #8]
    9102:	9201      	str	r2, [sp, #4]
#if (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON)
    DevAssert((Instance == 0u) || ((uint32)Channel < (uint32)ADC_IP_INPUTCHAN_SUPPLY_VDD));
#endif /* (ADC_IP_SUPPLY_MONITORING_ENABLED == STD_ON) */
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const ADC_Type * const Base = Adc_Ip_apxBase[Instance];
    9104:	4a25      	ldr	r2, [pc, #148]	; (919c <Adc_Ip_GetChanData+0xa0>)
    9106:	9b03      	ldr	r3, [sp, #12]
    9108:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    910c:	9305      	str	r3, [sp, #20]
    Adc_Ip_StatusType Status = ADC_IP_STATUS_SUCCESS;
    910e:	2300      	movs	r3, #0
    9110:	9307      	str	r3, [sp, #28]
    uint16 Temp = 0u;
    9112:	2300      	movs	r3, #0
    9114:	f8ad 301a 	strh.w	r3, [sp, #26]
    uint8 ControlChanIdx;
    boolean Found = FALSE;
    9118:	2300      	movs	r3, #0
    911a:	f88d 3018 	strb.w	r3, [sp, #24]

    for (ControlChanIdx = 0u; ControlChanIdx < ADC_MAX_CHAN_COUNT; ControlChanIdx++)
    911e:	2300      	movs	r3, #0
    9120:	f88d 3019 	strb.w	r3, [sp, #25]
    9124:	e019      	b.n	915a <Adc_Ip_GetChanData+0x5e>
    {
        if (Adc_Ip_axState[Instance].ChannelConfig[ControlChanIdx] == Channel)
    9126:	f89d 1019 	ldrb.w	r1, [sp, #25]
    912a:	481d      	ldr	r0, [pc, #116]	; (91a0 <Adc_Ip_GetChanData+0xa4>)
    912c:	9a03      	ldr	r2, [sp, #12]
    912e:	4613      	mov	r3, r2
    9130:	00db      	lsls	r3, r3, #3
    9132:	4413      	add	r3, r2
    9134:	005b      	lsls	r3, r3, #1
    9136:	4413      	add	r3, r2
    9138:	440b      	add	r3, r1
    913a:	3302      	adds	r3, #2
    913c:	009b      	lsls	r3, r3, #2
    913e:	4403      	add	r3, r0
    9140:	685b      	ldr	r3, [r3, #4]
    9142:	9a02      	ldr	r2, [sp, #8]
    9144:	429a      	cmp	r2, r3
    9146:	d103      	bne.n	9150 <Adc_Ip_GetChanData+0x54>
        {
            Found = TRUE;
    9148:	2301      	movs	r3, #1
    914a:	f88d 3018 	strb.w	r3, [sp, #24]
            break;
    914e:	e008      	b.n	9162 <Adc_Ip_GetChanData+0x66>
    for (ControlChanIdx = 0u; ControlChanIdx < ADC_MAX_CHAN_COUNT; ControlChanIdx++)
    9150:	f89d 3019 	ldrb.w	r3, [sp, #25]
    9154:	3301      	adds	r3, #1
    9156:	f88d 3019 	strb.w	r3, [sp, #25]
    915a:	f89d 3019 	ldrb.w	r3, [sp, #25]
    915e:	2b0f      	cmp	r3, #15
    9160:	d9e1      	bls.n	9126 <Adc_Ip_GetChanData+0x2a>
        }
    }

    if (Found == TRUE)
    9162:	f89d 3018 	ldrb.w	r3, [sp, #24]
    9166:	2b00      	cmp	r3, #0
    9168:	d00e      	beq.n	9188 <Adc_Ip_GetChanData+0x8c>
    {
        Temp = (uint16) R(Base, ControlChanIdx);
    916a:	f89d 2019 	ldrb.w	r2, [sp, #25]
    916e:	9b05      	ldr	r3, [sp, #20]
    9170:	3212      	adds	r2, #18
    9172:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9176:	f8ad 301a 	strh.w	r3, [sp, #26]
        Temp = (uint16) ((Temp & ADC_R_D_MASK) >> ADC_R_D_SHIFT);
    917a:	f8bd 301a 	ldrh.w	r3, [sp, #26]
    917e:	f3c3 030b 	ubfx	r3, r3, #0, #12
    9182:	f8ad 301a 	strh.w	r3, [sp, #26]
    9186:	e001      	b.n	918c <Adc_Ip_GetChanData+0x90>
    }
    else
    {
        Status = ADC_IP_STATUS_ERROR;
    9188:	2301      	movs	r3, #1
    918a:	9307      	str	r3, [sp, #28]
    }

    *Result = Temp;
    918c:	9b01      	ldr	r3, [sp, #4]
    918e:	f8bd 201a 	ldrh.w	r2, [sp, #26]
    9192:	801a      	strh	r2, [r3, #0]

    return Status;
    9194:	9b07      	ldr	r3, [sp, #28]
}
    9196:	4618      	mov	r0, r3
    9198:	b008      	add	sp, #32
    919a:	4770      	bx	lr
    919c:	00010f30 	.word	0x00010f30
    91a0:	1fff8d10 	.word	0x1fff8d10

000091a4 <Adc_Ip_IRQHandler>:
 * Note          : It's required to read result data in user notification in order to clear the COCO flags and avoid ISR getting invoked repeatedly
 *
 * @implements     Adc_Ip_IRQHandler_Activity
 *END*************************************************************************/
void Adc_Ip_IRQHandler(const uint32 Instance)
{
    91a4:	b500      	push	{lr}
    91a6:	b085      	sub	sp, #20
    91a8:	9001      	str	r0, [sp, #4]
#endif /* (ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    uint8 ControlChanIdx;
#if (ADC_IP_AIEN_INTERRUPT_ENABLE == STD_ON)
    uint32 Sc1Reg;
    boolean ChanIntFlag = FALSE;
    91aa:	2300      	movs	r3, #0
    91ac:	f88d 300e 	strb.w	r3, [sp, #14]
    boolean ChanCocoFlag = FALSE;
    91b0:	2300      	movs	r3, #0
    91b2:	f88d 300d 	strb.w	r3, [sp, #13]

    /* Check whether the respective driver is initialized */
    if (TRUE == Adc_Ip_axState[Instance].Init)
    91b6:	4a32      	ldr	r2, [pc, #200]	; (9280 <Adc_Ip_IRQHandler+0xdc>)
    91b8:	9b01      	ldr	r3, [sp, #4]
    91ba:	214c      	movs	r1, #76	; 0x4c
    91bc:	fb01 f303 	mul.w	r3, r1, r3
    91c0:	4413      	add	r3, r2
    91c2:	781b      	ldrb	r3, [r3, #0]
    91c4:	2b00      	cmp	r3, #0
    91c6:	d040      	beq.n	924a <Adc_Ip_IRQHandler+0xa6>
    {
        /* Check if the callback is not NULL since all channels use the same one (to avoid checking inside the loop) */
        if (Adc_Ip_axState[Instance].ConversionCompleteNotification != NULL_PTR)
    91c8:	4a2d      	ldr	r2, [pc, #180]	; (9280 <Adc_Ip_IRQHandler+0xdc>)
    91ca:	9b01      	ldr	r3, [sp, #4]
    91cc:	214c      	movs	r1, #76	; 0x4c
    91ce:	fb01 f303 	mul.w	r3, r1, r3
    91d2:	4413      	add	r3, r2
    91d4:	3308      	adds	r3, #8
    91d6:	681b      	ldr	r3, [r3, #0]
    91d8:	2b00      	cmp	r3, #0
    91da:	d04d      	beq.n	9278 <Adc_Ip_IRQHandler+0xd4>
        {
            for (ControlChanIdx = 0u; ControlChanIdx < ADC_MAX_CHAN_COUNT; ControlChanIdx++)
    91dc:	2300      	movs	r3, #0
    91de:	f88d 300f 	strb.w	r3, [sp, #15]
    91e2:	e02d      	b.n	9240 <Adc_Ip_IRQHandler+0x9c>
            {
                Sc1Reg = SC1(Adc_Ip_apxBase[Instance], ControlChanIdx);
    91e4:	4a27      	ldr	r2, [pc, #156]	; (9284 <Adc_Ip_IRQHandler+0xe0>)
    91e6:	9b01      	ldr	r3, [sp, #4]
    91e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    91ec:	f89d 200f 	ldrb.w	r2, [sp, #15]
    91f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    91f4:	9302      	str	r3, [sp, #8]
                ChanIntFlag = Adc_HwAcc_GetAIEN(Sc1Reg);
    91f6:	9802      	ldr	r0, [sp, #8]
    91f8:	f7ff fa20 	bl	863c <Adc_HwAcc_GetAIEN>
    91fc:	4603      	mov	r3, r0
    91fe:	f88d 300e 	strb.w	r3, [sp, #14]
                ChanCocoFlag = Adc_HwAcc_GetCOCO(Sc1Reg);
    9202:	9802      	ldr	r0, [sp, #8]
    9204:	f7ff fa28 	bl	8658 <Adc_HwAcc_GetCOCO>
    9208:	4603      	mov	r3, r0
    920a:	f88d 300d 	strb.w	r3, [sp, #13]
                /* CPR_RTD_00664
                 * Check if the interrupt not spurious (the interrupt is enabled and equivalent conversion has finished)
                 * Ignore spurious ones (return immediately from ISR)
                 */
                if ((TRUE == ChanIntFlag) && (TRUE == ChanCocoFlag))
    920e:	f89d 300e 	ldrb.w	r3, [sp, #14]
    9212:	2b00      	cmp	r3, #0
    9214:	d00f      	beq.n	9236 <Adc_Ip_IRQHandler+0x92>
    9216:	f89d 300d 	ldrb.w	r3, [sp, #13]
    921a:	2b00      	cmp	r3, #0
    921c:	d00b      	beq.n	9236 <Adc_Ip_IRQHandler+0x92>
                {
                    /* Call the associated callback.
                     * The COCO flag will be cleared by reading the respective result data register in the callback
                     */
                    Adc_Ip_axState[Instance].ConversionCompleteNotification(ControlChanIdx);
    921e:	4a18      	ldr	r2, [pc, #96]	; (9280 <Adc_Ip_IRQHandler+0xdc>)
    9220:	9b01      	ldr	r3, [sp, #4]
    9222:	214c      	movs	r1, #76	; 0x4c
    9224:	fb01 f303 	mul.w	r3, r1, r3
    9228:	4413      	add	r3, r2
    922a:	3308      	adds	r3, #8
    922c:	681b      	ldr	r3, [r3, #0]
    922e:	f89d 200f 	ldrb.w	r2, [sp, #15]
    9232:	4610      	mov	r0, r2
    9234:	4798      	blx	r3
            for (ControlChanIdx = 0u; ControlChanIdx < ADC_MAX_CHAN_COUNT; ControlChanIdx++)
    9236:	f89d 300f 	ldrb.w	r3, [sp, #15]
    923a:	3301      	adds	r3, #1
    923c:	f88d 300f 	strb.w	r3, [sp, #15]
    9240:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9244:	2b0f      	cmp	r3, #15
    9246:	d9cd      	bls.n	91e4 <Adc_Ip_IRQHandler+0x40>
        {
            /* Do a dummy read to clear the COCO flags */
            (void)Adc_HwAcc_GetData(Adc_Ip_apxBase[Instance], ControlChanIdx);
        }
    }
}
    9248:	e016      	b.n	9278 <Adc_Ip_IRQHandler+0xd4>
        for (ControlChanIdx = 0u; ControlChanIdx < ADC_MAX_CHAN_COUNT; ControlChanIdx++)
    924a:	2300      	movs	r3, #0
    924c:	f88d 300f 	strb.w	r3, [sp, #15]
    9250:	e00e      	b.n	9270 <Adc_Ip_IRQHandler+0xcc>
            (void)Adc_HwAcc_GetData(Adc_Ip_apxBase[Instance], ControlChanIdx);
    9252:	4a0c      	ldr	r2, [pc, #48]	; (9284 <Adc_Ip_IRQHandler+0xe0>)
    9254:	9b01      	ldr	r3, [sp, #4]
    9256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    925a:	f89d 200f 	ldrb.w	r2, [sp, #15]
    925e:	4611      	mov	r1, r2
    9260:	4618      	mov	r0, r3
    9262:	f7ff fa07 	bl	8674 <Adc_HwAcc_GetData>
        for (ControlChanIdx = 0u; ControlChanIdx < ADC_MAX_CHAN_COUNT; ControlChanIdx++)
    9266:	f89d 300f 	ldrb.w	r3, [sp, #15]
    926a:	3301      	adds	r3, #1
    926c:	f88d 300f 	strb.w	r3, [sp, #15]
    9270:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9274:	2b0f      	cmp	r3, #15
    9276:	d9ec      	bls.n	9252 <Adc_Ip_IRQHandler+0xae>
}
    9278:	bf00      	nop
    927a:	b005      	add	sp, #20
    927c:	f85d fb04 	ldr.w	pc, [sp], #4
    9280:	1fff8d10 	.word	0x1fff8d10
    9284:	00010f30 	.word	0x00010f30

00009288 <Adc_0_Isr>:
==================================================================================================*/
#define ADC_START_SEC_CODE
#include "Adc_MemMap.h"

ISR(Adc_0_Isr)
{
    9288:	b508      	push	{r3, lr}
    /* Call IRQ handler with the correct instance */
    Adc_Ip_IRQHandler(0UL);
    928a:	2000      	movs	r0, #0
    928c:	f7ff ff8a 	bl	91a4 <Adc_Ip_IRQHandler>

    EXIT_INTERRUPT();
    9290:	f3bf 8f4f 	dsb	sy
}
    9294:	bf00      	nop
    9296:	bd08      	pop	{r3, pc}

00009298 <Adc_1_Isr>:

#if (ADC_INSTANCE_COUNT > 1)
ISR(Adc_1_Isr)
{
    9298:	b508      	push	{r3, lr}
    /* Call IRQ handler with the correct instance */
    Adc_Ip_IRQHandler(1UL);
    929a:	2001      	movs	r0, #1
    929c:	f7ff ff82 	bl	91a4 <Adc_Ip_IRQHandler>

    EXIT_INTERRUPT();
    92a0:	f3bf 8f4f 	dsb	sy
}
    92a4:	bf00      	nop
    92a6:	bd08      	pop	{r3, pc}

000092a8 <Adc_Ipw_RemoveFromQueue>:
*
* @pre This function must be called from a critical region. It is not protecting itself against interruptions.
*/
void Adc_Ipw_RemoveFromQueue(const Adc_HwUnitType Unit,
                             const Adc_QueueIndexType CurQueueIndex)
{
    92a8:	b510      	push	{r4, lr}
    92aa:	b084      	sub	sp, #16
    92ac:	4603      	mov	r3, r0
    92ae:	460a      	mov	r2, r1
    92b0:	f88d 3007 	strb.w	r3, [sp, #7]
    92b4:	4613      	mov	r3, r2
    92b6:	f8ad 3004 	strh.w	r3, [sp, #4]
    Adc_QueueIndexType PositionIndex = 0U;
    92ba:	2300      	movs	r3, #0
    92bc:	f8ad 300e 	strh.w	r3, [sp, #14]
    Adc_QueueIndexType CurrentIndex = 0U;
    92c0:	2300      	movs	r3, #0
    92c2:	f8ad 300c 	strh.w	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00();
    92c6:	f002 f821 	bl	b30c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00>
    CurrentIndex = Adc_axUnitStatus[Unit].SwNormalQueueIndex;
    92ca:	f89d 3007 	ldrb.w	r3, [sp, #7]
    92ce:	4a24      	ldr	r2, [pc, #144]	; (9360 <Adc_Ipw_RemoveFromQueue+0xb8>)
    92d0:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    92d4:	f8ad 300c 	strh.w	r3, [sp, #12]
    if ((Adc_QueueIndexType)1U >= CurrentIndex)
    92d8:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    92dc:	2b01      	cmp	r3, #1
    92de:	d806      	bhi.n	92ee <Adc_Ipw_RemoveFromQueue+0x46>
    {
        /* Zero or one element present in the queue */
        Adc_axUnitStatus[Unit].SwNormalQueueIndex = 0U;
    92e0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    92e4:	4a1e      	ldr	r2, [pc, #120]	; (9360 <Adc_Ipw_RemoveFromQueue+0xb8>)
    92e6:	2100      	movs	r1, #0
    92e8:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
    92ec:	e032      	b.n	9354 <Adc_Ipw_RemoveFromQueue+0xac>
    }
    else
    {
        /* More than one element in the queue */
        /* Move all elements after the one to remove (from CurQueueIndex position) one place to the left */
        for (PositionIndex = (CurQueueIndex + 1U); PositionIndex < CurrentIndex; PositionIndex++)
    92ee:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    92f2:	3301      	adds	r3, #1
    92f4:	f8ad 300e 	strh.w	r3, [sp, #14]
    92f8:	e01b      	b.n	9332 <Adc_Ipw_RemoveFromQueue+0x8a>
        {
            Adc_axUnitStatus[Unit].SwNormalQueue[PositionIndex - 1U] = (Adc_GroupType)Adc_axUnitStatus[Unit].SwNormalQueue[PositionIndex];
    92fa:	f89d 0007 	ldrb.w	r0, [sp, #7]
    92fe:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    9302:	f89d 1007 	ldrb.w	r1, [sp, #7]
    9306:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    930a:	3a01      	subs	r2, #1
    930c:	4c14      	ldr	r4, [pc, #80]	; (9360 <Adc_Ipw_RemoveFromQueue+0xb8>)
    930e:	0080      	lsls	r0, r0, #2
    9310:	4403      	add	r3, r0
    9312:	005b      	lsls	r3, r3, #1
    9314:	4423      	add	r3, r4
    9316:	885b      	ldrh	r3, [r3, #2]
    9318:	b29c      	uxth	r4, r3
    931a:	4811      	ldr	r0, [pc, #68]	; (9360 <Adc_Ipw_RemoveFromQueue+0xb8>)
    931c:	008b      	lsls	r3, r1, #2
    931e:	4413      	add	r3, r2
    9320:	005b      	lsls	r3, r3, #1
    9322:	4403      	add	r3, r0
    9324:	4622      	mov	r2, r4
    9326:	805a      	strh	r2, [r3, #2]
        for (PositionIndex = (CurQueueIndex + 1U); PositionIndex < CurrentIndex; PositionIndex++)
    9328:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    932c:	3301      	adds	r3, #1
    932e:	f8ad 300e 	strh.w	r3, [sp, #14]
    9332:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    9336:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    933a:	429a      	cmp	r2, r3
    933c:	d3dd      	bcc.n	92fa <Adc_Ipw_RemoveFromQueue+0x52>
        }
        Adc_axUnitStatus[Unit].SwNormalQueueIndex--;
    933e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9342:	4a07      	ldr	r2, [pc, #28]	; (9360 <Adc_Ipw_RemoveFromQueue+0xb8>)
    9344:	f832 2033 	ldrh.w	r2, [r2, r3, lsl #3]
    9348:	b292      	uxth	r2, r2
    934a:	3a01      	subs	r2, #1
    934c:	b291      	uxth	r1, r2
    934e:	4a04      	ldr	r2, [pc, #16]	; (9360 <Adc_Ipw_RemoveFromQueue+0xb8>)
    9350:	f822 1033 	strh.w	r1, [r2, r3, lsl #3]
    }
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00();
    9354:	f002 f806 	bl	b364 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00>
}
    9358:	bf00      	nop
    935a:	b004      	add	sp, #16
    935c:	bd10      	pop	{r4, pc}
    935e:	bf00      	nop
    9360:	1fff8d00 	.word	0x1fff8d00

00009364 <Adc_Ipw_ReadGroupConvData>:

static inline Std_ReturnType Adc_Ipw_ReadGroupConvData(const Adc_GroupConfigurationType * GroupPtr,
                                                       Adc_ValueGroupType * DataPtr,
                                                       boolean * Flag,
                                                       uint8 CoreId)
{
    9364:	b500      	push	{lr}
    9366:	b087      	sub	sp, #28
    9368:	9003      	str	r0, [sp, #12]
    936a:	9102      	str	r1, [sp, #8]
    936c:	9201      	str	r2, [sp, #4]
    936e:	f88d 3003 	strb.w	r3, [sp, #3]
    uint8 Channel;
    Adc_ValueGroupType AdcResult;
    Std_ReturnType ReadGroupRet = (Std_ReturnType) E_OK;
    9372:	2300      	movs	r3, #0
    9374:	f88d 3016 	strb.w	r3, [sp, #22]
    const Adc_HwUnitType LogicalHwUnitId = GroupPtr->AdcLogicalUnitId;
    9378:	9b03      	ldr	r3, [sp, #12]
    937a:	789b      	ldrb	r3, [r3, #2]
    937c:	f88d 3015 	strb.w	r3, [sp, #21]
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[LogicalHwUnitId];
    9380:	f89d 3003 	ldrb.w	r3, [sp, #3]
    9384:	4a29      	ldr	r2, [pc, #164]	; (942c <Adc_Ipw_ReadGroupConvData+0xc8>)
    9386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    938a:	681a      	ldr	r2, [r3, #0]
    938c:	f89d 3015 	ldrb.w	r3, [sp, #21]
    9390:	4413      	add	r3, r2
    9392:	7c1b      	ldrb	r3, [r3, #16]
    9394:	f88d 3014 	strb.w	r3, [sp, #20]
    const uint8 NumsBitShift = Adc_Ipw_CalculateNumsBitShift(Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcConfigPtrArr[LogicalHwUnitId]->Resolution);
    9398:	f89d 3003 	ldrb.w	r3, [sp, #3]
    939c:	4a23      	ldr	r2, [pc, #140]	; (942c <Adc_Ipw_ReadGroupConvData+0xc8>)
    939e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    93a2:	681b      	ldr	r3, [r3, #0]
    93a4:	f89d 2015 	ldrb.w	r2, [sp, #21]
    93a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    93ac:	695b      	ldr	r3, [r3, #20]
    93ae:	4618      	mov	r0, r3
    93b0:	f000 fbce 	bl	9b50 <Adc_Ipw_CalculateNumsBitShift>
    93b4:	4603      	mov	r3, r0
    93b6:	f88d 3013 	strb.w	r3, [sp, #19]
    boolean ResultInRange = TRUE;
#endif /* (ADC_ENABLE_LIMIT_CHECK == STD_ON) */
#if (ADC_SETCHANNEL_API == STD_ON)
    const Adc_ChannelIndexType ChannelCount = Adc_axRuntimeGroupChannel[Group].ChannelCount;
#else
    const Adc_ChannelIndexType ChannelCount = GroupPtr->AssignedChannelCount;
    93ba:	9b03      	ldr	r3, [sp, #12]
    93bc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    93c0:	f88d 3012 	strb.w	r3, [sp, #18]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

    for (Channel = 0U; Channel < ChannelCount; Channel++)
    93c4:	2300      	movs	r3, #0
    93c6:	f88d 3017 	strb.w	r3, [sp, #23]
    93ca:	e022      	b.n	9412 <Adc_Ipw_ReadGroupConvData+0xae>
            }
        }
        else
#endif /* ADC_DMA_SUPPORTED */
        {
            AdcResult = Adc_Ip_GetConvData(PhysicalHwUnitId, Channel);
    93cc:	f89d 3014 	ldrb.w	r3, [sp, #20]
    93d0:	f89d 2017 	ldrb.w	r2, [sp, #23]
    93d4:	4611      	mov	r1, r2
    93d6:	4618      	mov	r0, r3
    93d8:	f7ff fcf4 	bl	8dc4 <Adc_Ip_GetConvData>
    93dc:	4603      	mov	r3, r0
    93de:	f8ad 3010 	strh.w	r3, [sp, #16]
            /* Assumption: the width of the register is less than 16 */
            AdcResult = AdcResult << (NumsBitShift);
    93e2:	f8bd 2010 	ldrh.w	r2, [sp, #16]
    93e6:	f89d 3013 	ldrb.w	r3, [sp, #19]
    93ea:	fa02 f303 	lsl.w	r3, r2, r3
    93ee:	f8ad 3010 	strh.w	r3, [sp, #16]
        }
#if (ADC_ENABLE_LIMIT_CHECK == STD_OFF)
        (*Flag) = TRUE;
    93f2:	9b01      	ldr	r3, [sp, #4]
    93f4:	2201      	movs	r2, #1
    93f6:	701a      	strb	r2, [r3, #0]
            }
        }
        if (TRUE == ResultInRange)
#endif /* ADC_ENABLE_LIMIT_CHECK == STD_OFF */
        {
            DataPtr[Channel] = AdcResult;
    93f8:	f89d 3017 	ldrb.w	r3, [sp, #23]
    93fc:	005b      	lsls	r3, r3, #1
    93fe:	9a02      	ldr	r2, [sp, #8]
    9400:	4413      	add	r3, r2
    9402:	f8bd 2010 	ldrh.w	r2, [sp, #16]
    9406:	801a      	strh	r2, [r3, #0]
    for (Channel = 0U; Channel < ChannelCount; Channel++)
    9408:	f89d 3017 	ldrb.w	r3, [sp, #23]
    940c:	3301      	adds	r3, #1
    940e:	f88d 3017 	strb.w	r3, [sp, #23]
    9412:	f89d 2017 	ldrb.w	r2, [sp, #23]
    9416:	f89d 3012 	ldrb.w	r3, [sp, #18]
    941a:	429a      	cmp	r2, r3
    941c:	d3d6      	bcc.n	93cc <Adc_Ipw_ReadGroupConvData+0x68>
        }
    }
    return ReadGroupRet;
    941e:	f89d 3016 	ldrb.w	r3, [sp, #22]
}
    9422:	4618      	mov	r0, r3
    9424:	b007      	add	sp, #28
    9426:	f85d fb04 	ldr.w	pc, [sp], #4
    942a:	bf00      	nop
    942c:	1fff8ce8 	.word	0x1fff8ce8

00009430 <Adc_Ipw_ReadGroupNoInt>:
*/
static inline Std_ReturnType Adc_Ipw_ReadGroupNoInt(const Adc_GroupConfigurationType * GroupPtr,
                                                    Adc_ValueGroupType * DataPtr,
                                                    boolean * Flag,
                                                    uint8 CoreId)
{
    9430:	b500      	push	{lr}
    9432:	b087      	sub	sp, #28
    9434:	9003      	str	r0, [sp, #12]
    9436:	9102      	str	r1, [sp, #8]
    9438:	9201      	str	r2, [sp, #4]
    943a:	f88d 3003 	strb.w	r3, [sp, #3]
    Adc_ChannelIndexType ChannelCount;
    boolean ValidConversion = TRUE;
    943e:	2301      	movs	r3, #1
    9440:	f88d 3016 	strb.w	r3, [sp, #22]
    Std_ReturnType ReadGroupRet = (Std_ReturnType) E_OK;
    9444:	2300      	movs	r3, #0
    9446:	f88d 3017 	strb.w	r3, [sp, #23]
    const Adc_HwUnitType LogicalHwUnitId = GroupPtr->AdcLogicalUnitId;
    944a:	9b03      	ldr	r3, [sp, #12]
    944c:	789b      	ldrb	r3, [r3, #2]
    944e:	f88d 3015 	strb.w	r3, [sp, #21]
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[LogicalHwUnitId];
    9452:	f89d 3003 	ldrb.w	r3, [sp, #3]
    9456:	4a19      	ldr	r2, [pc, #100]	; (94bc <Adc_Ipw_ReadGroupNoInt+0x8c>)
    9458:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    945c:	681a      	ldr	r2, [r3, #0]
    945e:	f89d 3015 	ldrb.w	r3, [sp, #21]
    9462:	4413      	add	r3, r2
    9464:	7c1b      	ldrb	r3, [r3, #16]
    9466:	f88d 3014 	strb.w	r3, [sp, #20]
#endif /* (ADC_SETCHANNEL_API == STD_ON) || defined(ADC_DMA_SUPPORTED) */

#if (ADC_SETCHANNEL_API == STD_ON)
    ChannelCount = Adc_axRuntimeGroupChannel[Group].ChannelCount;
#else
    ChannelCount = GroupPtr->AssignedChannelCount;
    946a:	9b03      	ldr	r3, [sp, #12]
    946c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    9470:	f88d 3013 	strb.w	r3, [sp, #19]
        }
    }
    else
#endif /* ADC_DMA_SUPPORTED */
    {
        ValidConversion = Adc_Ipw_CheckValidConversion(PhysicalHwUnitId, 0U, ChannelCount);
    9474:	f89d 2013 	ldrb.w	r2, [sp, #19]
    9478:	f89d 3014 	ldrb.w	r3, [sp, #20]
    947c:	2100      	movs	r1, #0
    947e:	4618      	mov	r0, r3
    9480:	f000 fe2a 	bl	a0d8 <Adc_Ipw_CheckValidConversion>
    9484:	4603      	mov	r3, r0
    9486:	f88d 3016 	strb.w	r3, [sp, #22]
    }

    /* All results are valid, so all conversions from the group have been completed */
    if (TRUE == ValidConversion)
    948a:	f89d 3016 	ldrb.w	r3, [sp, #22]
    948e:	2b00      	cmp	r3, #0
    9490:	d00a      	beq.n	94a8 <Adc_Ipw_ReadGroupNoInt+0x78>
    {
        ReadGroupRet = Adc_Ipw_ReadGroupConvData(GroupPtr, DataPtr, Flag, CoreId);
    9492:	f89d 3003 	ldrb.w	r3, [sp, #3]
    9496:	9a01      	ldr	r2, [sp, #4]
    9498:	9902      	ldr	r1, [sp, #8]
    949a:	9803      	ldr	r0, [sp, #12]
    949c:	f7ff ff62 	bl	9364 <Adc_Ipw_ReadGroupConvData>
    94a0:	4603      	mov	r3, r0
    94a2:	f88d 3017 	strb.w	r3, [sp, #23]
    94a6:	e002      	b.n	94ae <Adc_Ipw_ReadGroupNoInt+0x7e>
        }
#endif /* ADC_DMA_SUPPORTED */
    }
    else
    {
        ReadGroupRet = (Std_ReturnType)E_NOT_OK;
    94a8:	2301      	movs	r3, #1
    94aa:	f88d 3017 	strb.w	r3, [sp, #23]
    }

    return ReadGroupRet;
    94ae:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    94b2:	4618      	mov	r0, r3
    94b4:	b007      	add	sp, #28
    94b6:	f85d fb04 	ldr.w	pc, [sp], #4
    94ba:	bf00      	nop
    94bc:	1fff8ce8 	.word	0x1fff8ce8

000094c0 <Adc_Ipw_WriteDataBuffer>:

static inline void Adc_Ipw_WriteDataBuffer(const Adc_GroupType Group,
                                           Adc_ValueGroupType * DataPtr,
                                           uint8 CoreId)
{
    94c0:	b088      	sub	sp, #32
    94c2:	4603      	mov	r3, r0
    94c4:	9100      	str	r1, [sp, #0]
    94c6:	f8ad 3006 	strh.w	r3, [sp, #6]
    94ca:	4613      	mov	r3, r2
    94cc:	f88d 3005 	strb.w	r3, [sp, #5]
    uint8 Index;
    uint16 ResultOffset;
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    94d0:	f89d 3005 	ldrb.w	r3, [sp, #5]
    94d4:	4a3a      	ldr	r2, [pc, #232]	; (95c0 <Adc_Ipw_WriteDataBuffer+0x100>)
    94d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    94da:	68da      	ldr	r2, [r3, #12]
    94dc:	f8bd 3006 	ldrh.w	r3, [sp, #6]
    94e0:	005b      	lsls	r3, r3, #1
    94e2:	4413      	add	r3, r2
    94e4:	881b      	ldrh	r3, [r3, #0]
    94e6:	f8ad 3014 	strh.w	r3, [sp, #20]
    const Adc_GroupConfigurationType * GroupPtr = &(Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex]);
    94ea:	f89d 3005 	ldrb.w	r3, [sp, #5]
    94ee:	4a34      	ldr	r2, [pc, #208]	; (95c0 <Adc_Ipw_WriteDataBuffer+0x100>)
    94f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    94f4:	685a      	ldr	r2, [r3, #4]
    94f6:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    94fa:	2134      	movs	r1, #52	; 0x34
    94fc:	fb01 f303 	mul.w	r3, r1, r3
    9500:	4413      	add	r3, r2
    9502:	9304      	str	r3, [sp, #16]
    uint16 DmaBufferMask = Adc_Ipw_GetAdcDataMask(Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcConfigPtrArr[LogicalHwUnitId]->Resolution);
#endif /* ADC_DMA_SUPPORTED */
#if (ADC_SETCHANNEL_API == STD_ON)
    const Adc_ChannelIndexType ChannelCount = Adc_axRuntimeGroupChannel[Group].ChannelCount;
#else
    const Adc_ChannelIndexType ChannelCount = GroupPtr->AssignedChannelCount;
    9504:	9b04      	ldr	r3, [sp, #16]
    9506:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    950a:	f88d 300f 	strb.w	r3, [sp, #15]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */
    Adc_ValueGroupType * ResultPtr = NULL_PTR;
    950e:	2300      	movs	r3, #0
    9510:	9306      	str	r3, [sp, #24]
    Adc_StreamNumSampleType ResultIndex = 0U;
    9512:	2300      	movs	r3, #0
    9514:	f8ad 3016 	strh.w	r3, [sp, #22]

    /* Get index of last completed sample */
    ResultIndex = Adc_axGroupStatus[Group].ResultIndex - (Adc_StreamNumSampleType)1U;
    9518:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    951c:	4929      	ldr	r1, [pc, #164]	; (95c4 <Adc_Ipw_WriteDataBuffer+0x104>)
    951e:	4613      	mov	r3, r2
    9520:	009b      	lsls	r3, r3, #2
    9522:	4413      	add	r3, r2
    9524:	009b      	lsls	r3, r3, #2
    9526:	440b      	add	r3, r1
    9528:	3308      	adds	r3, #8
    952a:	881b      	ldrh	r3, [r3, #0]
    952c:	b29b      	uxth	r3, r3
    952e:	3b01      	subs	r3, #1
    9530:	f8ad 3016 	strh.w	r3, [sp, #22]
    if ((Adc_StreamNumSampleType)0U == Adc_axGroupStatus[Group].ResultIndex)
    9534:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    9538:	4922      	ldr	r1, [pc, #136]	; (95c4 <Adc_Ipw_WriteDataBuffer+0x104>)
    953a:	4613      	mov	r3, r2
    953c:	009b      	lsls	r3, r3, #2
    953e:	4413      	add	r3, r2
    9540:	009b      	lsls	r3, r3, #2
    9542:	440b      	add	r3, r1
    9544:	3308      	adds	r3, #8
    9546:	881b      	ldrh	r3, [r3, #0]
    9548:	b29b      	uxth	r3, r3
    954a:	2b00      	cmp	r3, #0
    954c:	d104      	bne.n	9558 <Adc_Ipw_WriteDataBuffer+0x98>
    {
        ResultIndex = GroupPtr->NumSamples - (Adc_StreamNumSampleType)1U;
    954e:	9b04      	ldr	r3, [sp, #16]
    9550:	8b9b      	ldrh	r3, [r3, #28]
    9552:	3b01      	subs	r3, #1
    9554:	f8ad 3016 	strh.w	r3, [sp, #22]
#if (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON)
    /* Get the result buffer pointer */
    if (FALSE == GroupPtr->StreamResultGroupMultiSets)
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
    {
        ResultPtr = (Adc_ValueGroupType *)(&(Adc_axGroupStatus[Group].ResultsBufferPtr[ResultIndex]));
    9558:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    955c:	4919      	ldr	r1, [pc, #100]	; (95c4 <Adc_Ipw_WriteDataBuffer+0x104>)
    955e:	4613      	mov	r3, r2
    9560:	009b      	lsls	r3, r3, #2
    9562:	4413      	add	r3, r2
    9564:	009b      	lsls	r3, r3, #2
    9566:	440b      	add	r3, r1
    9568:	330c      	adds	r3, #12
    956a:	681a      	ldr	r2, [r3, #0]
    956c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    9570:	005b      	lsls	r3, r3, #1
    9572:	4413      	add	r3, r2
    9574:	9306      	str	r3, [sp, #24]
        ResultOffset = GroupPtr->NumSamples;
    9576:	9b04      	ldr	r3, [sp, #16]
    9578:	8b9b      	ldrh	r3, [r3, #28]
    957a:	f8ad 300c 	strh.w	r3, [sp, #12]

        /* Copy results of last conversion from streaming buffer to internal buffer */
        for (Index = 0U; Index < ChannelCount; Index++)
    957e:	2300      	movs	r3, #0
    9580:	f88d 301f 	strb.w	r3, [sp, #31]
    9584:	e012      	b.n	95ac <Adc_Ipw_WriteDataBuffer+0xec>
                DataPtr[Index] = (Adc_ValueGroupType)((*ResultPtr) & DmaBufferMask);
            }
            else
#endif /* ADC_DMA_SUPPORTED */
            {
                DataPtr[Index] = (*ResultPtr);
    9586:	f89d 301f 	ldrb.w	r3, [sp, #31]
    958a:	005b      	lsls	r3, r3, #1
    958c:	9a00      	ldr	r2, [sp, #0]
    958e:	4413      	add	r3, r2
    9590:	9a06      	ldr	r2, [sp, #24]
    9592:	8812      	ldrh	r2, [r2, #0]
    9594:	801a      	strh	r2, [r3, #0]
            }
            ResultPtr = &(ResultPtr[ResultOffset]);
    9596:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    959a:	005b      	lsls	r3, r3, #1
    959c:	9a06      	ldr	r2, [sp, #24]
    959e:	4413      	add	r3, r2
    95a0:	9306      	str	r3, [sp, #24]
        for (Index = 0U; Index < ChannelCount; Index++)
    95a2:	f89d 301f 	ldrb.w	r3, [sp, #31]
    95a6:	3301      	adds	r3, #1
    95a8:	f88d 301f 	strb.w	r3, [sp, #31]
    95ac:	f89d 201f 	ldrb.w	r2, [sp, #31]
    95b0:	f89d 300f 	ldrb.w	r3, [sp, #15]
    95b4:	429a      	cmp	r2, r3
    95b6:	d3e6      	bcc.n	9586 <Adc_Ipw_WriteDataBuffer+0xc6>
                DataPtr[Index] = ResultPtr[Index];
            }
        }
    }
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
}
    95b8:	bf00      	nop
    95ba:	bf00      	nop
    95bc:	b008      	add	sp, #32
    95be:	4770      	bx	lr
    95c0:	1fff8ce8 	.word	0x1fff8ce8
    95c4:	1fff8cec 	.word	0x1fff8cec

000095c8 <Adc_Ipw_ConfigurePdbChannels>:
*/
static inline uint8 Adc_Ipw_ConfigurePdbChannels(Adc_HwUnitType Unit,
                                                 Adc_GroupType Group,
                                                 const Adc_GroupConfigurationType * GroupPtr,
                                                 uint8 NumChannel)
{
    95c8:	b500      	push	{lr}
    95ca:	b089      	sub	sp, #36	; 0x24
    95cc:	9200      	str	r2, [sp, #0]
    95ce:	461a      	mov	r2, r3
    95d0:	4603      	mov	r3, r0
    95d2:	f88d 3007 	strb.w	r3, [sp, #7]
    95d6:	460b      	mov	r3, r1
    95d8:	f8ad 3004 	strh.w	r3, [sp, #4]
    95dc:	4613      	mov	r3, r2
    95de:	f88d 3006 	strb.w	r3, [sp, #6]
    uint8 PdbIndex;
    uint8 PreTriggerCtr;
    uint8 ChUsed;
    uint8 LeftChannel = NumChannel;
    95e2:	f89d 3006 	ldrb.w	r3, [sp, #6]
    95e6:	f88d 301d 	strb.w	r3, [sp, #29]
    uint8 PdbChannelUsed = (uint8)ADC_IPW_PDB_CHANNELS_USED(NumChannel);
    95ea:	f89d 3006 	ldrb.w	r3, [sp, #6]
    95ee:	f003 0307 	and.w	r3, r3, #7
    95f2:	b2db      	uxtb	r3, r3
    95f4:	2b00      	cmp	r3, #0
    95f6:	d006      	beq.n	9606 <Adc_Ipw_ConfigurePdbChannels+0x3e>
    95f8:	f89d 3006 	ldrb.w	r3, [sp, #6]
    95fc:	08db      	lsrs	r3, r3, #3
    95fe:	b2db      	uxtb	r3, r3
    9600:	3301      	adds	r3, #1
    9602:	b2db      	uxtb	r3, r3
    9604:	e003      	b.n	960e <Adc_Ipw_ConfigurePdbChannels+0x46>
    9606:	f89d 3006 	ldrb.w	r3, [sp, #6]
    960a:	08db      	lsrs	r3, r3, #3
    960c:	b2db      	uxtb	r3, r3
    960e:	f88d 3019 	strb.w	r3, [sp, #25]
    uint16 PdbDelay;
    uint16 CurrentCh = Adc_axGroupStatus[Group].CurrentChannel;
    9612:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    9616:	4987      	ldr	r1, [pc, #540]	; (9834 <Adc_Ipw_ConfigurePdbChannels+0x26c>)
    9618:	4613      	mov	r3, r2
    961a:	009b      	lsls	r3, r3, #2
    961c:	4413      	add	r3, r2
    961e:	009b      	lsls	r3, r3, #2
    9620:	440b      	add	r3, r1
    9622:	3310      	adds	r3, #16
    9624:	781b      	ldrb	r3, [r3, #0]
    9626:	f8ad 301a 	strh.w	r3, [sp, #26]
    Pdb_Adc_Ip_PretriggersConfigType PdbPretriggsConfig;
    Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[0U]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    962a:	4b83      	ldr	r3, [pc, #524]	; (9838 <Adc_Ipw_ConfigurePdbChannels+0x270>)
    962c:	681b      	ldr	r3, [r3, #0]
    962e:	681a      	ldr	r2, [r3, #0]
    9630:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9634:	4413      	add	r3, r2
    9636:	7c1b      	ldrb	r3, [r3, #16]
    9638:	f88d 3018 	strb.w	r3, [sp, #24]
    uint32 TempMask = Adc_axRuntimeGroupChannel[Group].RuntimeChanMask;
    /* Get delay configuration of each pre-trigger at runtime */
    const uint16 * GroupDelay = Adc_axRuntimeGroupChannel[Group].DelaysPtr;
#else
    /* Follow user configuration */
    const uint16 * GroupDelay = GroupPtr->AdcIpwGroupConfigPtr->DelayPtr;
    963c:	9b00      	ldr	r3, [sp, #0]
    963e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9640:	691b      	ldr	r3, [r3, #16]
    9642:	9305      	str	r3, [sp, #20]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

    /* Configure PDB channels */
    for (PdbIndex = 0U; PdbIndex < PdbChannelUsed; PdbIndex++)
    9644:	2300      	movs	r3, #0
    9646:	f88d 301f 	strb.w	r3, [sp, #31]
    964a:	e0e6      	b.n	981a <Adc_Ipw_ConfigurePdbChannels+0x252>
    {
        /* Get channels used depending on number of pre-triggers per PDB channel */
        ChUsed = ADC_IPW_NUM_CHANNELS_USED(LeftChannel);
    964c:	f89d 301d 	ldrb.w	r3, [sp, #29]
    9650:	08db      	lsrs	r3, r3, #3
    9652:	b2db      	uxtb	r3, r3
    9654:	2b00      	cmp	r3, #0
    9656:	d102      	bne.n	965e <Adc_Ipw_ConfigurePdbChannels+0x96>
    9658:	f89d 301d 	ldrb.w	r3, [sp, #29]
    965c:	e000      	b.n	9660 <Adc_Ipw_ConfigurePdbChannels+0x98>
    965e:	2308      	movs	r3, #8
    9660:	f88d 3013 	strb.w	r3, [sp, #19]

        /* If group channel delay, not bypass mode */
        if ((TRUE == GroupPtr->AdcIpwGroupConfigPtr->AdcGroupEnableChannelDelays)
    9664:	9b00      	ldr	r3, [sp, #0]
    9666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9668:	7bdb      	ldrb	r3, [r3, #15]
    966a:	2b00      	cmp	r3, #0
    966c:	d05e      	beq.n	972c <Adc_Ipw_ConfigurePdbChannels+0x164>
                && (GroupDelay != NULL_PTR)
#endif /* (ADC_SETCHANNEL_API == STD_ON) */
           )
        {
            /* If Back to Back mode is disabled, enable and configure delays for all channels */
            if (FALSE == GroupPtr->AdcIpwGroupConfigPtr->AdcGroupEnableBackToBack)
    966e:	9b00      	ldr	r3, [sp, #0]
    9670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9672:	7b9b      	ldrb	r3, [r3, #14]
    9674:	f083 0301 	eor.w	r3, r3, #1
    9678:	b2db      	uxtb	r3, r3
    967a:	2b00      	cmp	r3, #0
    967c:	d02a      	beq.n	96d4 <Adc_Ipw_ConfigurePdbChannels+0x10c>
            {
                PdbPretriggsConfig.EnableDelayMask = (uint8)ADC_IPW_PDB_PRETRIGG_MASK(ChUsed);
    967e:	f89d 3013 	ldrb.w	r3, [sp, #19]
    9682:	f1c3 0308 	rsb	r3, r3, #8
    9686:	22ff      	movs	r2, #255	; 0xff
    9688:	fa22 f303 	lsr.w	r3, r2, r3
    968c:	b2db      	uxtb	r3, r3
    968e:	f88d 300d 	strb.w	r3, [sp, #13]
                for (PreTriggerCtr = 0U; PreTriggerCtr < ChUsed; PreTriggerCtr++)
    9692:	2300      	movs	r3, #0
    9694:	f88d 301e 	strb.w	r3, [sp, #30]
    9698:	e015      	b.n	96c6 <Adc_Ipw_ConfigurePdbChannels+0xfe>
                {
#if (ADC_SETCHANNEL_API == STD_ON)
                    if ((uint32)1U == (TempMask & (uint32)1U))
#endif /* (ADC_SETCHANNEL_API == STD_ON) */
                    {
                        Pdb_Adc_Ip_SetAdcPretriggerDelayValue(PhysicalHwUnitId, PdbIndex, PreTriggerCtr, GroupDelay[CurrentCh + PreTriggerCtr]);
    969a:	f89d 0018 	ldrb.w	r0, [sp, #24]
    969e:	f8bd 201a 	ldrh.w	r2, [sp, #26]
    96a2:	f89d 301e 	ldrb.w	r3, [sp, #30]
    96a6:	4413      	add	r3, r2
    96a8:	005b      	lsls	r3, r3, #1
    96aa:	9a05      	ldr	r2, [sp, #20]
    96ac:	4413      	add	r3, r2
    96ae:	881b      	ldrh	r3, [r3, #0]
    96b0:	f89d 201e 	ldrb.w	r2, [sp, #30]
    96b4:	f89d 101f 	ldrb.w	r1, [sp, #31]
    96b8:	f001 fd06 	bl	b0c8 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>
                for (PreTriggerCtr = 0U; PreTriggerCtr < ChUsed; PreTriggerCtr++)
    96bc:	f89d 301e 	ldrb.w	r3, [sp, #30]
    96c0:	3301      	adds	r3, #1
    96c2:	f88d 301e 	strb.w	r3, [sp, #30]
    96c6:	f89d 201e 	ldrb.w	r2, [sp, #30]
    96ca:	f89d 3013 	ldrb.w	r3, [sp, #19]
    96ce:	429a      	cmp	r2, r3
    96d0:	d3e3      	bcc.n	969a <Adc_Ipw_ConfigurePdbChannels+0xd2>
    96d2:	e051      	b.n	9778 <Adc_Ipw_ConfigurePdbChannels+0x1b0>
                }
            }
            else
            {
                /* Beginning part (8 ADC channels) of group will be configured in PDB channel 0 */
                if (0U == PdbIndex)
    96d4:	f89d 301f 	ldrb.w	r3, [sp, #31]
    96d8:	2b00      	cmp	r3, #0
    96da:	d110      	bne.n	96fe <Adc_Ipw_ConfigurePdbChannels+0x136>
                {
                    PdbPretriggsConfig.EnableDelayMask = 1U;
    96dc:	2301      	movs	r3, #1
    96de:	f88d 300d 	strb.w	r3, [sp, #13]
                    /* First pre-trigger need to be configured as delay, others will be in back to back mode */
                    PdbDelay = GroupDelay[0U];
    96e2:	9b05      	ldr	r3, [sp, #20]
    96e4:	881b      	ldrh	r3, [r3, #0]
    96e6:	f8ad 3010 	strh.w	r3, [sp, #16]
                    Pdb_Adc_Ip_SetAdcPretriggerDelayValue(PhysicalHwUnitId, PdbIndex, 0U, PdbDelay);
    96ea:	f89d 0018 	ldrb.w	r0, [sp, #24]
    96ee:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    96f2:	f89d 101f 	ldrb.w	r1, [sp, #31]
    96f6:	2200      	movs	r2, #0
    96f8:	f001 fce6 	bl	b0c8 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>
    96fc:	e03c      	b.n	9778 <Adc_Ipw_ConfigurePdbChannels+0x1b0>
#if  (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK)
                    if (FALSE == Adc_apxCfgPtr[0U]->AdcIpwConfigPtr->PdbConfig[LogicalHwUnitId]->InterChannelBackToBackEnable)
#endif /* (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK) */
                    {
                        /* The other parts will be configured in following PDB channels */
                        PdbPretriggsConfig.EnableDelayMask = 1U;
    96fe:	2301      	movs	r3, #1
    9700:	f88d 300d 	strb.w	r3, [sp, #13]
                        PdbDelay = (GroupPtr->AdcIpwGroupConfigPtr->PdbDelay)*PdbIndex;
    9704:	9b00      	ldr	r3, [sp, #0]
    9706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9708:	899a      	ldrh	r2, [r3, #12]
    970a:	f89d 301f 	ldrb.w	r3, [sp, #31]
    970e:	b29b      	uxth	r3, r3
    9710:	fb12 f303 	smulbb	r3, r2, r3
    9714:	f8ad 3010 	strh.w	r3, [sp, #16]
                        Pdb_Adc_Ip_SetAdcPretriggerDelayValue(PhysicalHwUnitId, PdbIndex, 0U, PdbDelay);
    9718:	f89d 0018 	ldrb.w	r0, [sp, #24]
    971c:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    9720:	f89d 101f 	ldrb.w	r1, [sp, #31]
    9724:	2200      	movs	r2, #0
    9726:	f001 fccf 	bl	b0c8 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>
    972a:	e025      	b.n	9778 <Adc_Ipw_ConfigurePdbChannels+0x1b0>
                }
            }
        }
        else    /* Back-to-back mode only */
        {
            if (0U == PdbIndex)
    972c:	f89d 301f 	ldrb.w	r3, [sp, #31]
    9730:	2b00      	cmp	r3, #0
    9732:	d10b      	bne.n	974c <Adc_Ipw_ConfigurePdbChannels+0x184>
            {
                /* Configure the delay for the second PDB in case of only back to back used */
                /* The first PDB channel, pre-trigger 0 also need to use channel delay (TOS bit = 1) in order to work with continuous PDB mode */
                PdbPretriggsConfig.EnableDelayMask = 1U;
    9734:	2301      	movs	r3, #1
    9736:	f88d 300d 	strb.w	r3, [sp, #13]
                Pdb_Adc_Ip_SetAdcPretriggerDelayValue(PhysicalHwUnitId, PdbIndex, 0U, 0U);
    973a:	f89d 0018 	ldrb.w	r0, [sp, #24]
    973e:	f89d 101f 	ldrb.w	r1, [sp, #31]
    9742:	2300      	movs	r3, #0
    9744:	2200      	movs	r2, #0
    9746:	f001 fcbf 	bl	b0c8 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>
    974a:	e015      	b.n	9778 <Adc_Ipw_ConfigurePdbChannels+0x1b0>
            {
#if  (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK)
                if (FALSE == Adc_apxCfgPtr[0U]->AdcIpwConfigPtr->PdbConfig[LogicalHwUnitId]->InterChannelBackToBackEnable)
#endif /* (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK) */
                {
                    PdbPretriggsConfig.EnableDelayMask = 1U;
    974c:	2301      	movs	r3, #1
    974e:	f88d 300d 	strb.w	r3, [sp, #13]
                    PdbDelay = (GroupPtr->AdcIpwGroupConfigPtr->PdbDelay)*PdbIndex;
    9752:	9b00      	ldr	r3, [sp, #0]
    9754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9756:	899a      	ldrh	r2, [r3, #12]
    9758:	f89d 301f 	ldrb.w	r3, [sp, #31]
    975c:	b29b      	uxth	r3, r3
    975e:	fb12 f303 	smulbb	r3, r2, r3
    9762:	f8ad 3010 	strh.w	r3, [sp, #16]
                    Pdb_Adc_Ip_SetAdcPretriggerDelayValue(PhysicalHwUnitId, PdbIndex, 0U, PdbDelay);
    9766:	f89d 0018 	ldrb.w	r0, [sp, #24]
    976a:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    976e:	f89d 101f 	ldrb.w	r1, [sp, #31]
    9772:	2200      	movs	r2, #0
    9774:	f001 fca8 	bl	b0c8 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>
                }
            }
        }

        Pdb_Adc_Ip_LoadRegValues(PhysicalHwUnitId);
    9778:	f89d 3018 	ldrb.w	r3, [sp, #24]
    977c:	4618      	mov	r0, r3
    977e:	f001 fb77 	bl	ae70 <Pdb_Adc_Ip_LoadRegValues>

        /* Update status channel for configuring PDB channel in next loop */
        LeftChannel -= ChUsed;
    9782:	f89d 201d 	ldrb.w	r2, [sp, #29]
    9786:	f89d 3013 	ldrb.w	r3, [sp, #19]
    978a:	1ad3      	subs	r3, r2, r3
    978c:	f88d 301d 	strb.w	r3, [sp, #29]
        CurrentCh += ChUsed;
    9790:	f89d 3013 	ldrb.w	r3, [sp, #19]
    9794:	b29a      	uxth	r2, r3
    9796:	f8bd 301a 	ldrh.w	r3, [sp, #26]
    979a:	4413      	add	r3, r2
    979c:	f8ad 301a 	strh.w	r3, [sp, #26]

        /* Use back to back mode for all channels but using delay in pre-trigger 0 */
        if (TRUE == GroupPtr->AdcIpwGroupConfigPtr->AdcGroupEnableBackToBack)
    97a0:	9b00      	ldr	r3, [sp, #0]
    97a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    97a4:	7b9b      	ldrb	r3, [r3, #14]
    97a6:	2b00      	cmp	r3, #0
    97a8:	d01d      	beq.n	97e6 <Adc_Ipw_ConfigurePdbChannels+0x21e>
        {
            if (0U == PdbIndex)
    97aa:	f89d 301f 	ldrb.w	r3, [sp, #31]
    97ae:	2b00      	cmp	r3, #0
    97b0:	d10c      	bne.n	97cc <Adc_Ipw_ConfigurePdbChannels+0x204>
            {
                PdbPretriggsConfig.BackToBackEnableMask = (uint8) ADC_IPW_PDB_PRETRIGG_MASK(ChUsed) - 1U;
    97b2:	f89d 3013 	ldrb.w	r3, [sp, #19]
    97b6:	f1c3 0308 	rsb	r3, r3, #8
    97ba:	22ff      	movs	r2, #255	; 0xff
    97bc:	fa22 f303 	lsr.w	r3, r2, r3
    97c0:	b2db      	uxtb	r3, r3
    97c2:	3b01      	subs	r3, #1
    97c4:	b2db      	uxtb	r3, r3
    97c6:	f88d 300e 	strb.w	r3, [sp, #14]
    97ca:	e00f      	b.n	97ec <Adc_Ipw_ConfigurePdbChannels+0x224>
                    PdbPretriggsConfig.BackToBackEnableMask = (uint8) ADC_IPW_PDB_PRETRIGG_MASK(ChUsed);
                }
                else
#endif /* (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK) */
                {
                    PdbPretriggsConfig.BackToBackEnableMask = (uint8) ADC_IPW_PDB_PRETRIGG_MASK(ChUsed) - 1U;
    97cc:	f89d 3013 	ldrb.w	r3, [sp, #19]
    97d0:	f1c3 0308 	rsb	r3, r3, #8
    97d4:	22ff      	movs	r2, #255	; 0xff
    97d6:	fa22 f303 	lsr.w	r3, r2, r3
    97da:	b2db      	uxtb	r3, r3
    97dc:	3b01      	subs	r3, #1
    97de:	b2db      	uxtb	r3, r3
    97e0:	f88d 300e 	strb.w	r3, [sp, #14]
    97e4:	e002      	b.n	97ec <Adc_Ipw_ConfigurePdbChannels+0x224>
                }
            }
        }
        else
        {
            PdbPretriggsConfig.BackToBackEnableMask = 0u;
    97e6:	2300      	movs	r3, #0
    97e8:	f88d 300e 	strb.w	r3, [sp, #14]
        }
        PdbPretriggsConfig.EnableMask = (uint8) ADC_IPW_PDB_PRETRIGG_MASK(ChUsed);
    97ec:	f89d 3013 	ldrb.w	r3, [sp, #19]
    97f0:	f1c3 0308 	rsb	r3, r3, #8
    97f4:	22ff      	movs	r2, #255	; 0xff
    97f6:	fa22 f303 	lsr.w	r3, r2, r3
    97fa:	b2db      	uxtb	r3, r3
    97fc:	f88d 300c 	strb.w	r3, [sp, #12]
        /* Update configuration to CHnC1 register for pre-trigger */
        Pdb_Adc_Ip_ConfigAdcPretriggers(PhysicalHwUnitId, PdbIndex, &PdbPretriggsConfig);
    9800:	f89d 3018 	ldrb.w	r3, [sp, #24]
    9804:	aa03      	add	r2, sp, #12
    9806:	f89d 101f 	ldrb.w	r1, [sp, #31]
    980a:	4618      	mov	r0, r3
    980c:	f001 fb6c 	bl	aee8 <Pdb_Adc_Ip_ConfigAdcPretriggers>
    for (PdbIndex = 0U; PdbIndex < PdbChannelUsed; PdbIndex++)
    9810:	f89d 301f 	ldrb.w	r3, [sp, #31]
    9814:	3301      	adds	r3, #1
    9816:	f88d 301f 	strb.w	r3, [sp, #31]
    981a:	f89d 201f 	ldrb.w	r2, [sp, #31]
    981e:	f89d 3019 	ldrb.w	r3, [sp, #25]
    9822:	429a      	cmp	r2, r3
    9824:	f4ff af12 	bcc.w	964c <Adc_Ipw_ConfigurePdbChannels+0x84>
    }
    return PdbIndex;
    9828:	f89d 301f 	ldrb.w	r3, [sp, #31]
}
    982c:	4618      	mov	r0, r3
    982e:	b009      	add	sp, #36	; 0x24
    9830:	f85d fb04 	ldr.w	pc, [sp], #4
    9834:	1fff8cec 	.word	0x1fff8cec
    9838:	1fff8ce8 	.word	0x1fff8ce8

0000983c <Adc_Ipw_ConfigurePdbConversion>:
static inline void Adc_Ipw_ConfigurePdbConversion(Adc_HwUnitType Unit,
                                                    Adc_GroupType Group,
                                                    const Adc_GroupConfigurationType * GroupPtr,
                                                    Adc_HwTriggerTimerType Trigger,
                                                    uint8 NumChannel)
{
    983c:	b500      	push	{lr}
    983e:	b089      	sub	sp, #36	; 0x24
    9840:	9202      	str	r2, [sp, #8]
    9842:	9301      	str	r3, [sp, #4]
    9844:	4603      	mov	r3, r0
    9846:	f88d 300f 	strb.w	r3, [sp, #15]
    984a:	460b      	mov	r3, r1
    984c:	f8ad 300c 	strh.w	r3, [sp, #12]
    uint8 PdbIndex;
    uint8 PdbChannelUsed;
    uint16 PdbPeriod = 0U;
    9850:	2300      	movs	r3, #0
    9852:	f8ad 301c 	strh.w	r3, [sp, #28]
    Pdb_Adc_Ip_PretriggersConfigType PdbPretriggsConfig;
    Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[0U]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    9856:	4b62      	ldr	r3, [pc, #392]	; (99e0 <Adc_Ipw_ConfigurePdbConversion+0x1a4>)
    9858:	681b      	ldr	r3, [r3, #0]
    985a:	681a      	ldr	r2, [r3, #0]
    985c:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9860:	4413      	add	r3, r2
    9862:	7c1b      	ldrb	r3, [r3, #16]
    9864:	f88d 301b 	strb.w	r3, [sp, #27]
    /* Get delay configuration of each pre-trigger */
    /* At runtime */
    const uint16 * GroupDelay = Adc_axRuntimeGroupChannel[Group].DelaysPtr;
#else
    /* Follow user configuration */
    const uint16 * GroupDelay = GroupPtr->AdcIpwGroupConfigPtr->DelayPtr;
    9868:	9b02      	ldr	r3, [sp, #8]
    986a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    986c:	691b      	ldr	r3, [r3, #16]
    986e:	9305      	str	r3, [sp, #20]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

    /* Calculate number of PDB channels depending on the ADC channels used */
    /* Note that 1 PDB channel triggers to 8 ADC channels */
    PdbChannelUsed = (uint8)ADC_IPW_PDB_CHANNELS_USED(NumChannel);
    9870:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    9874:	f003 0307 	and.w	r3, r3, #7
    9878:	b2db      	uxtb	r3, r3
    987a:	2b00      	cmp	r3, #0
    987c:	d006      	beq.n	988c <Adc_Ipw_ConfigurePdbConversion+0x50>
    987e:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    9882:	08db      	lsrs	r3, r3, #3
    9884:	b2db      	uxtb	r3, r3
    9886:	3301      	adds	r3, #1
    9888:	b2db      	uxtb	r3, r3
    988a:	e003      	b.n	9894 <Adc_Ipw_ConfigurePdbConversion+0x58>
    988c:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    9890:	08db      	lsrs	r3, r3, #3
    9892:	b2db      	uxtb	r3, r3
    9894:	f88d 3013 	strb.w	r3, [sp, #19]
    /* Select the input trigger source for PDB */
    Pdb_Adc_Ip_Enable(PhysicalHwUnitId);
    9898:	f89d 301b 	ldrb.w	r3, [sp, #27]
    989c:	4618      	mov	r0, r3
    989e:	f001 fa51 	bl	ad44 <Pdb_Adc_Ip_Enable>
    Pdb_Adc_Ip_SetTriggerInput(PhysicalHwUnitId, Trigger);
    98a2:	f89d 301b 	ldrb.w	r3, [sp, #27]
    98a6:	9901      	ldr	r1, [sp, #4]
    98a8:	4618      	mov	r0, r3
    98aa:	f001 fa79 	bl	ada0 <Pdb_Adc_Ip_SetTriggerInput>

    PdbIndex = Adc_Ipw_ConfigurePdbChannels(Unit, Group, GroupPtr, NumChannel);
    98ae:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    98b2:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    98b6:	f89d 000f 	ldrb.w	r0, [sp, #15]
    98ba:	9a02      	ldr	r2, [sp, #8]
    98bc:	f7ff fe84 	bl	95c8 <Adc_Ipw_ConfigurePdbChannels>
    98c0:	4603      	mov	r3, r0
    98c2:	f88d 301f 	strb.w	r3, [sp, #31]
    }
    else
#endif /* ADC_CONTINUOUS_NO_INTERRUPT_SUPPORTED */
    {
        /* If group channel delay, not bypass mode */
        if (TRUE == GroupPtr->AdcIpwGroupConfigPtr->AdcGroupEnableChannelDelays)
    98c6:	9b02      	ldr	r3, [sp, #8]
    98c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    98ca:	7bdb      	ldrb	r3, [r3, #15]
    98cc:	2b00      	cmp	r3, #0
    98ce:	d02f      	beq.n	9930 <Adc_Ipw_ConfigurePdbConversion+0xf4>
        {
            if (FALSE == GroupPtr->AdcIpwGroupConfigPtr->AdcGroupEnableBackToBack)
    98d0:	9b02      	ldr	r3, [sp, #8]
    98d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    98d4:	7b9b      	ldrb	r3, [r3, #14]
    98d6:	f083 0301 	eor.w	r3, r3, #1
    98da:	b2db      	uxtb	r3, r3
    98dc:	2b00      	cmp	r3, #0
    98de:	d017      	beq.n	9910 <Adc_Ipw_ConfigurePdbConversion+0xd4>
            {
                /* If delay mode for all pre-triggers, PDB period equals to value of last pre-trigger delay (i.e longest delay) */
                PdbPeriod = GroupDelay[(Adc_axGroupStatus[Group].CurrentChannel + NumChannel) - 1U];
    98e0:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    98e4:	493f      	ldr	r1, [pc, #252]	; (99e4 <Adc_Ipw_ConfigurePdbConversion+0x1a8>)
    98e6:	4613      	mov	r3, r2
    98e8:	009b      	lsls	r3, r3, #2
    98ea:	4413      	add	r3, r2
    98ec:	009b      	lsls	r3, r3, #2
    98ee:	440b      	add	r3, r1
    98f0:	3310      	adds	r3, #16
    98f2:	781b      	ldrb	r3, [r3, #0]
    98f4:	461a      	mov	r2, r3
    98f6:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    98fa:	4413      	add	r3, r2
    98fc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
    9900:	3b01      	subs	r3, #1
    9902:	005b      	lsls	r3, r3, #1
    9904:	9a05      	ldr	r2, [sp, #20]
    9906:	4413      	add	r3, r2
    9908:	881b      	ldrh	r3, [r3, #0]
    990a:	f8ad 301c 	strh.w	r3, [sp, #28]
    990e:	e01a      	b.n	9946 <Adc_Ipw_ConfigurePdbConversion+0x10a>
            }
            else
            {
                /* Period will be calculated depending on user configuration in back to back mode */
                PdbPeriod = GroupDelay[0U] + (uint16)((GroupPtr->AdcIpwGroupConfigPtr->PdbDelay)*((uint16)PdbChannelUsed - 1U));
    9910:	9b05      	ldr	r3, [sp, #20]
    9912:	881a      	ldrh	r2, [r3, #0]
    9914:	9b02      	ldr	r3, [sp, #8]
    9916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9918:	8999      	ldrh	r1, [r3, #12]
    991a:	f89d 3013 	ldrb.w	r3, [sp, #19]
    991e:	3b01      	subs	r3, #1
    9920:	b29b      	uxth	r3, r3
    9922:	fb11 f303 	smulbb	r3, r1, r3
    9926:	b29b      	uxth	r3, r3
    9928:	4413      	add	r3, r2
    992a:	f8ad 301c 	strh.w	r3, [sp, #28]
    992e:	e00a      	b.n	9946 <Adc_Ipw_ConfigurePdbConversion+0x10a>
            }
        }
        else
        {
            /* All pre-trigger configured as user PdbDelay */
            PdbPeriod = (GroupPtr->AdcIpwGroupConfigPtr->PdbDelay)*((uint16)PdbChannelUsed - 1U);
    9930:	9b02      	ldr	r3, [sp, #8]
    9932:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9934:	899a      	ldrh	r2, [r3, #12]
    9936:	f89d 3013 	ldrb.w	r3, [sp, #19]
    993a:	3b01      	subs	r3, #1
    993c:	b29b      	uxth	r3, r3
    993e:	fb12 f303 	smulbb	r3, r2, r3
    9942:	f8ad 301c 	strh.w	r3, [sp, #28]
        }
    }

    /* Configure the period of counter */
    Pdb_Adc_Ip_SetModulus(PhysicalHwUnitId, PdbPeriod);
    9946:	f89d 301b 	ldrb.w	r3, [sp, #27]
    994a:	f8bd 201c 	ldrh.w	r2, [sp, #28]
    994e:	4611      	mov	r1, r2
    9950:	4618      	mov	r0, r3
    9952:	f001 faa5 	bl	aea0 <Pdb_Adc_Ip_SetModulus>

    /* Load the configuration */
    Pdb_Adc_Ip_LoadRegValues(PhysicalHwUnitId);
    9956:	f89d 301b 	ldrb.w	r3, [sp, #27]
    995a:	4618      	mov	r0, r3
    995c:	f001 fa88 	bl	ae70 <Pdb_Adc_Ip_LoadRegValues>

    PdbPretriggsConfig.EnableMask = 0u;
    9960:	2300      	movs	r3, #0
    9962:	f88d 3010 	strb.w	r3, [sp, #16]
    PdbPretriggsConfig.EnableDelayMask = 0u;
    9966:	2300      	movs	r3, #0
    9968:	f88d 3011 	strb.w	r3, [sp, #17]
    PdbPretriggsConfig.BackToBackEnableMask = 0u;
    996c:	2300      	movs	r3, #0
    996e:	f88d 3012 	strb.w	r3, [sp, #18]

    /* Disable others PDB channels to avoid errors when PDB trigger the disabled channels */
    for (; PdbIndex < PDB_CH_COUNT; PdbIndex++)
    9972:	e00c      	b.n	998e <Adc_Ipw_ConfigurePdbConversion+0x152>
    {
        Pdb_Adc_Ip_ConfigAdcPretriggers(PhysicalHwUnitId, PdbIndex, &PdbPretriggsConfig);
    9974:	f89d 301b 	ldrb.w	r3, [sp, #27]
    9978:	aa04      	add	r2, sp, #16
    997a:	f89d 101f 	ldrb.w	r1, [sp, #31]
    997e:	4618      	mov	r0, r3
    9980:	f001 fab2 	bl	aee8 <Pdb_Adc_Ip_ConfigAdcPretriggers>
    for (; PdbIndex < PDB_CH_COUNT; PdbIndex++)
    9984:	f89d 301f 	ldrb.w	r3, [sp, #31]
    9988:	3301      	adds	r3, #1
    998a:	f88d 301f 	strb.w	r3, [sp, #31]
    998e:	f89d 301f 	ldrb.w	r3, [sp, #31]
    9992:	2b01      	cmp	r3, #1
    9994:	d9ee      	bls.n	9974 <Adc_Ipw_ConfigurePdbConversion+0x138>
    }

    /* Update current channel */
    Adc_axGroupStatus[Group].CurrentChannel += NumChannel;
    9996:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    999a:	4912      	ldr	r1, [pc, #72]	; (99e4 <Adc_Ipw_ConfigurePdbConversion+0x1a8>)
    999c:	4613      	mov	r3, r2
    999e:	009b      	lsls	r3, r3, #2
    99a0:	4413      	add	r3, r2
    99a2:	009b      	lsls	r3, r3, #2
    99a4:	440b      	add	r3, r1
    99a6:	3310      	adds	r3, #16
    99a8:	7819      	ldrb	r1, [r3, #0]
    99aa:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    99ae:	f89d 3028 	ldrb.w	r3, [sp, #40]	; 0x28
    99b2:	440b      	add	r3, r1
    99b4:	b2d8      	uxtb	r0, r3
    99b6:	490b      	ldr	r1, [pc, #44]	; (99e4 <Adc_Ipw_ConfigurePdbConversion+0x1a8>)
    99b8:	4613      	mov	r3, r2
    99ba:	009b      	lsls	r3, r3, #2
    99bc:	4413      	add	r3, r2
    99be:	009b      	lsls	r3, r3, #2
    99c0:	440b      	add	r3, r1
    99c2:	3310      	adds	r3, #16
    99c4:	4602      	mov	r2, r0
    99c6:	701a      	strb	r2, [r3, #0]

    /* SWS_Adc_00356, SWS_Adc_00357 */
    /* Start software trigger */
    /* If trigger is not software trigger, hardware trigger or external trigger will be used */
    if (PDB_ADC_IP_SOFTWARE_TRIGGER == Trigger)
    99c8:	9b01      	ldr	r3, [sp, #4]
    99ca:	2b0f      	cmp	r3, #15
    99cc:	d104      	bne.n	99d8 <Adc_Ipw_ConfigurePdbConversion+0x19c>
            /* PDB operation in Continuous mode for software */
            Pdb_Adc_Ip_SetContinuousMode(PhysicalHwUnitId, TRUE);
        }
#endif /* (STD_ON == ADC_OPTIMIZE_DMA_STREAMING_GROUPS) */

        Pdb_Adc_Ip_SwTrigger(PhysicalHwUnitId);
    99ce:	f89d 301b 	ldrb.w	r3, [sp, #27]
    99d2:	4618      	mov	r0, r3
    99d4:	f001 fa24 	bl	ae20 <Pdb_Adc_Ip_SwTrigger>
    }
#if (ADC_SETCHANNEL_API == STD_OFF)
    /* Avoid compiler warning */
    (void)Group;
#endif /* (ADC_SETCHANNEL_API == STD_OFF) */
}
    99d8:	bf00      	nop
    99da:	b009      	add	sp, #36	; 0x24
    99dc:	f85d fb04 	ldr.w	pc, [sp], #4
    99e0:	1fff8ce8 	.word	0x1fff8ce8
    99e4:	1fff8cec 	.word	0x1fff8cec

000099e8 <Adc_Ipw_StopConversionCheckTimeout>:
*
*/
static inline Std_ReturnType Adc_Ipw_StopConversionCheckTimeout(Adc_HwUnitType Unit,
                                                                Adc_GroupType Group,
                                                                uint8 CoreId)
{
    99e8:	b500      	push	{lr}
    99ea:	b087      	sub	sp, #28
    99ec:	4603      	mov	r3, r0
    99ee:	f88d 3007 	strb.w	r3, [sp, #7]
    99f2:	460b      	mov	r3, r1
    99f4:	f8ad 3004 	strh.w	r3, [sp, #4]
    99f8:	4613      	mov	r3, r2
    99fa:	f88d 3006 	strb.w	r3, [sp, #6]
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    99fe:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9a02:	4a36      	ldr	r2, [pc, #216]	; (9adc <Adc_Ipw_StopConversionCheckTimeout+0xf4>)
    9a04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9a08:	68da      	ldr	r2, [r3, #12]
    9a0a:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    9a0e:	005b      	lsls	r3, r3, #1
    9a10:	4413      	add	r3, r2
    9a12:	881b      	ldrh	r3, [r3, #0]
    9a14:	f8ad 3014 	strh.w	r3, [sp, #20]
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    9a18:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9a1c:	4a2f      	ldr	r2, [pc, #188]	; (9adc <Adc_Ipw_StopConversionCheckTimeout+0xf4>)
    9a1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9a22:	681a      	ldr	r2, [r3, #0]
    9a24:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9a28:	4413      	add	r3, r2
    9a2a:	7c1b      	ldrb	r3, [r3, #16]
    9a2c:	f88d 3013 	strb.w	r3, [sp, #19]
    Std_ReturnType Status = E_OK;
    9a30:	2300      	movs	r3, #0
    9a32:	f88d 3017 	strb.w	r3, [sp, #23]
    Adc_Ip_StatusType AdcIpStatus;
    uint8 ChIndex;

    /* Stop PDB hardware trigger unit */
    Pdb_Adc_Ip_DisableAndClearPdb(PhysicalHwUnitId);
    9a36:	f89d 3013 	ldrb.w	r3, [sp, #19]
    9a3a:	4618      	mov	r0, r3
    9a3c:	f001 fb6e 	bl	b11c <Pdb_Adc_Ip_DisableAndClearPdb>

    /* Check if ADC is in continuous mode */
    if (((uint8)STD_ON == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AdcWithoutInterrupt) && (ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode))
    9a40:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9a44:	4a25      	ldr	r2, [pc, #148]	; (9adc <Adc_Ipw_StopConversionCheckTimeout+0xf4>)
    9a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9a4a:	685a      	ldr	r2, [r3, #4]
    9a4c:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    9a50:	2134      	movs	r1, #52	; 0x34
    9a52:	fb01 f303 	mul.w	r3, r1, r3
    9a56:	4413      	add	r3, r2
    9a58:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    9a5c:	2b01      	cmp	r3, #1
    9a5e:	d114      	bne.n	9a8a <Adc_Ipw_StopConversionCheckTimeout+0xa2>
    9a60:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9a64:	4a1d      	ldr	r2, [pc, #116]	; (9adc <Adc_Ipw_StopConversionCheckTimeout+0xf4>)
    9a66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9a6a:	685a      	ldr	r2, [r3, #4]
    9a6c:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    9a70:	2134      	movs	r1, #52	; 0x34
    9a72:	fb01 f303 	mul.w	r3, r1, r3
    9a76:	4413      	add	r3, r2
    9a78:	689b      	ldr	r3, [r3, #8]
    9a7a:	2b01      	cmp	r3, #1
    9a7c:	d105      	bne.n	9a8a <Adc_Ipw_StopConversionCheckTimeout+0xa2>
    {
        /* Set to Oneshot mode */
        Adc_Ip_SetContinuousMode(PhysicalHwUnitId, FALSE);
    9a7e:	f89d 3013 	ldrb.w	r3, [sp, #19]
    9a82:	2100      	movs	r1, #0
    9a84:	4618      	mov	r0, r3
    9a86:	f7ff f827 	bl	8ad8 <Adc_Ip_SetContinuousMode>
    }

    /* Disable all channels */
    for (ChIndex = 0U; ChIndex < Adc_axUnitStatus[Unit].Sc1Used; ChIndex++)
    9a8a:	2300      	movs	r3, #0
    9a8c:	f88d 3016 	strb.w	r3, [sp, #22]
    9a90:	e013      	b.n	9aba <Adc_Ipw_StopConversionCheckTimeout+0xd2>
    {
        /* Stop conversion in SC1n register and wait until conversion is aborted. */
        /* Because some channels in chain are not converted yet */
        AdcIpStatus = Adc_Ip_SetDisabledChannel(PhysicalHwUnitId, ChIndex, TRUE);
    9a92:	f89d 3013 	ldrb.w	r3, [sp, #19]
    9a96:	f89d 1016 	ldrb.w	r1, [sp, #22]
    9a9a:	2201      	movs	r2, #1
    9a9c:	4618      	mov	r0, r3
    9a9e:	f7ff f8cd 	bl	8c3c <Adc_Ip_SetDisabledChannel>
    9aa2:	9003      	str	r0, [sp, #12]
        if (AdcIpStatus == ADC_IP_STATUS_TIMEOUT)
    9aa4:	9b03      	ldr	r3, [sp, #12]
    9aa6:	2b02      	cmp	r3, #2
    9aa8:	d102      	bne.n	9ab0 <Adc_Ipw_StopConversionCheckTimeout+0xc8>
        {
            Status = E_NOT_OK;
    9aaa:	2301      	movs	r3, #1
    9aac:	f88d 3017 	strb.w	r3, [sp, #23]
    for (ChIndex = 0U; ChIndex < Adc_axUnitStatus[Unit].Sc1Used; ChIndex++)
    9ab0:	f89d 3016 	ldrb.w	r3, [sp, #22]
    9ab4:	3301      	adds	r3, #1
    9ab6:	f88d 3016 	strb.w	r3, [sp, #22]
    9aba:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9abe:	4a08      	ldr	r2, [pc, #32]	; (9ae0 <Adc_Ipw_StopConversionCheckTimeout+0xf8>)
    9ac0:	00db      	lsls	r3, r3, #3
    9ac2:	4413      	add	r3, r2
    9ac4:	799b      	ldrb	r3, [r3, #6]
    9ac6:	f89d 2016 	ldrb.w	r2, [sp, #22]
    9aca:	429a      	cmp	r2, r3
    9acc:	d3e1      	bcc.n	9a92 <Adc_Ipw_StopConversionCheckTimeout+0xaa>
        }
    }
    return Status;
    9ace:	f89d 3017 	ldrb.w	r3, [sp, #23]
}
    9ad2:	4618      	mov	r0, r3
    9ad4:	b007      	add	sp, #28
    9ad6:	f85d fb04 	ldr.w	pc, [sp], #4
    9ada:	bf00      	nop
    9adc:	1fff8ce8 	.word	0x1fff8ce8
    9ae0:	1fff8d00 	.word	0x1fff8d00

00009ae4 <Adc_Ipw_PrepareGroupStart>:
* @return         void
*/
static inline void Adc_Ipw_PrepareGroupStart(Adc_HwUnitType Unit,
                                             const Adc_GroupConfigurationType * GroupPtr,
                                             uint8 CoreId)
{
    9ae4:	b500      	push	{lr}
    9ae6:	b085      	sub	sp, #20
    9ae8:	4603      	mov	r3, r0
    9aea:	9100      	str	r1, [sp, #0]
    9aec:	f88d 3007 	strb.w	r3, [sp, #7]
    9af0:	4613      	mov	r3, r2
    9af2:	f88d 3006 	strb.w	r3, [sp, #6]
    Adc_ConversionTimeType ConvTime;
    Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    9af6:	f89d 3006 	ldrb.w	r3, [sp, #6]
    9afa:	4a14      	ldr	r2, [pc, #80]	; (9b4c <Adc_Ipw_PrepareGroupStart+0x68>)
    9afc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9b00:	681a      	ldr	r2, [r3, #0]
    9b02:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9b06:	4413      	add	r3, r2
    9b08:	7c1b      	ldrb	r3, [r3, #16]
    9b0a:	f88d 300f 	strb.w	r3, [sp, #15]
            Adc_Ip_SetAveraging(PhysicalHwUnitId, TRUE, GroupPtr->AdcIpwGroupConfigPtr->GroupAvgSelectAlternate);
        }
    }
#else /* (ADC_DUAL_CLOCK_MODE == STD_OFF) */
    {
        if ((uint8)STD_ON == GroupPtr->AdcIpwGroupConfigPtr->GroupAvgEnable)
    9b0e:	9b00      	ldr	r3, [sp, #0]
    9b10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9b12:	781b      	ldrb	r3, [r3, #0]
    9b14:	2b01      	cmp	r3, #1
    9b16:	d108      	bne.n	9b2a <Adc_Ipw_PrepareGroupStart+0x46>
        {
            Adc_Ip_SetAveraging(PhysicalHwUnitId, TRUE, GroupPtr->AdcIpwGroupConfigPtr->GroupAvgSelect);
    9b18:	f89d 000f 	ldrb.w	r0, [sp, #15]
    9b1c:	9b00      	ldr	r3, [sp, #0]
    9b1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9b20:	685b      	ldr	r3, [r3, #4]
    9b22:	461a      	mov	r2, r3
    9b24:	2101      	movs	r1, #1
    9b26:	f7fe ff51 	bl	89cc <Adc_Ip_SetAveraging>
    else
    {
        ConvTime = GroupPtr->AdcIpwGroupConfigPtr->AlternateConvTime;
    }
#else /* (ADC_DUAL_CLOCK_MODE == STD_OFF) */
    ConvTime = GroupPtr->AdcIpwGroupConfigPtr->ConvTime;
    9b2a:	9b00      	ldr	r3, [sp, #0]
    9b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    9b2e:	7a1b      	ldrb	r3, [r3, #8]
    9b30:	f88d 300e 	strb.w	r3, [sp, #14]
    (void)CoreId;
#endif /* (ADC_DUAL_CLOCK_MODE == STD_ON) */
    /*  Program Conversion Time */
    Adc_Ip_SetSampleTime(PhysicalHwUnitId, ConvTime);
    9b34:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9b38:	f89d 200e 	ldrb.w	r2, [sp, #14]
    9b3c:	4611      	mov	r1, r2
    9b3e:	4618      	mov	r0, r3
    9b40:	f7fe ff62 	bl	8a08 <Adc_Ip_SetSampleTime>
}
    9b44:	bf00      	nop
    9b46:	b005      	add	sp, #20
    9b48:	f85d fb04 	ldr.w	pc, [sp], #4
    9b4c:	1fff8ce8 	.word	0x1fff8ce8

00009b50 <Adc_Ipw_CalculateNumsBitShift>:
* @param[in]      Resolution    Adc resolution enum value
*
* @return         uint8        Number of bits shift
*/
uint8 Adc_Ipw_CalculateNumsBitShift(Adc_Ip_ResolutionType Resolution)
{
    9b50:	b084      	sub	sp, #16
    9b52:	9001      	str	r0, [sp, #4]
            /* Default is 12 bits */
            NumsBitShift = 4U;
            break;
    }
#else
    NumsBitShift = 0U;
    9b54:	2300      	movs	r3, #0
    9b56:	f88d 300f 	strb.w	r3, [sp, #15]
    (void) Resolution;
#endif /* (ADC_RESULT_ALIGNMENT == ADC_ALIGN_LEFT) */

    return NumsBitShift;
    9b5a:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    9b5e:	4618      	mov	r0, r3
    9b60:	b004      	add	sp, #16
    9b62:	4770      	bx	lr

00009b64 <Adc_Ipw_ConfigureConversion>:
void Adc_Ipw_ConfigureConversion(Adc_HwUnitType Unit,
                                 Adc_GroupType Group,
                                 Adc_HwTriggerTimerType Trigger,
                                 uint8 NumChannel,
                                 uint8 CoreId)
{
    9b64:	b500      	push	{lr}
    9b66:	b08f      	sub	sp, #60	; 0x3c
    9b68:	9202      	str	r2, [sp, #8]
    9b6a:	461a      	mov	r2, r3
    9b6c:	4603      	mov	r3, r0
    9b6e:	f88d 300f 	strb.w	r3, [sp, #15]
    9b72:	460b      	mov	r3, r1
    9b74:	f8ad 300c 	strh.w	r3, [sp, #12]
    9b78:	4613      	mov	r3, r2
    9b7a:	f88d 300e 	strb.w	r3, [sp, #14]
    uint8 ChIndex;
    Adc_ChannelIndexType CurrentChannel;
    Adc_Ip_ChanConfigType ChannelConfig;
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    9b7e:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    9b82:	4a6d      	ldr	r2, [pc, #436]	; (9d38 <Adc_Ipw_ConfigureConversion+0x1d4>)
    9b84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9b88:	68da      	ldr	r2, [r3, #12]
    9b8a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    9b8e:	005b      	lsls	r3, r3, #1
    9b90:	4413      	add	r3, r2
    9b92:	881b      	ldrh	r3, [r3, #0]
    9b94:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
    const Adc_GroupConfigurationType * GroupPtr = &(Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex]);
    9b98:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    9b9c:	4a66      	ldr	r2, [pc, #408]	; (9d38 <Adc_Ipw_ConfigureConversion+0x1d4>)
    9b9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9ba2:	685a      	ldr	r2, [r3, #4]
    9ba4:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
    9ba8:	2134      	movs	r1, #52	; 0x34
    9baa:	fb01 f303 	mul.w	r3, r1, r3
    9bae:	4413      	add	r3, r2
    9bb0:	930c      	str	r3, [sp, #48]	; 0x30
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    9bb2:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    9bb6:	4a60      	ldr	r2, [pc, #384]	; (9d38 <Adc_Ipw_ConfigureConversion+0x1d4>)
    9bb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9bbc:	681a      	ldr	r2, [r3, #0]
    9bbe:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9bc2:	4413      	add	r3, r2
    9bc4:	7c1b      	ldrb	r3, [r3, #16]
    9bc6:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
    Adc_Ip_InputChannelType Channel;
    const Adc_GroupDefType * ChannelsDefinition = NULL_PTR;
    9bca:	2300      	movs	r3, #0
    9bcc:	930a      	str	r3, [sp, #40]	; 0x28

    /* Next channel will be converted */
    CurrentChannel = Adc_axGroupStatus[Group].CurrentChannel;
    9bce:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    9bd2:	495a      	ldr	r1, [pc, #360]	; (9d3c <Adc_Ipw_ConfigureConversion+0x1d8>)
    9bd4:	4613      	mov	r3, r2
    9bd6:	009b      	lsls	r3, r3, #2
    9bd8:	4413      	add	r3, r2
    9bda:	009b      	lsls	r3, r3, #2
    9bdc:	440b      	add	r3, r1
    9bde:	3310      	adds	r3, #16
    9be0:	781b      	ldrb	r3, [r3, #0]
    9be2:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    /* Get configured channels */
    /* At runtime */
    ChannelsDefinition = Adc_axRuntimeGroupChannel[Group].ChannelPtr;
#else
    /* Pre-configuration */
    ChannelsDefinition = GroupPtr->AssignmentPtr;
    9be6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9be8:	6a1b      	ldr	r3, [r3, #32]
    9bea:	930a      	str	r3, [sp, #40]	; 0x28
#endif /* ADC_SETCHANNEL_API */

    /* Configure channels from current to (last channel - 1) */
    for (ChIndex = 0U; ChIndex < (NumChannel - 1U); ChIndex++)
    9bec:	2300      	movs	r3, #0
    9bee:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
    9bf2:	e030      	b.n	9c56 <Adc_Ipw_ConfigureConversion+0xf2>
    {
        /* Physical channel ID */
        Channel = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcConfigPtrArr[Unit]->ChannelConfigs[ChannelsDefinition[(CurrentChannel + ChIndex)]].Channel;
    9bf4:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    9bf8:	4a4f      	ldr	r2, [pc, #316]	; (9d38 <Adc_Ipw_ConfigureConversion+0x1d4>)
    9bfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9bfe:	681b      	ldr	r3, [r3, #0]
    9c00:	f89d 200f 	ldrb.w	r2, [sp, #15]
    9c04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9c08:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    9c0a:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
    9c0e:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    9c12:	440b      	add	r3, r1
    9c14:	005b      	lsls	r3, r3, #1
    9c16:	990a      	ldr	r1, [sp, #40]	; 0x28
    9c18:	440b      	add	r3, r1
    9c1a:	881b      	ldrh	r3, [r3, #0]
    9c1c:	4619      	mov	r1, r3
    9c1e:	460b      	mov	r3, r1
    9c20:	005b      	lsls	r3, r3, #1
    9c22:	440b      	add	r3, r1
    9c24:	009b      	lsls	r3, r3, #2
    9c26:	4413      	add	r3, r2
    9c28:	685b      	ldr	r3, [r3, #4]
    9c2a:	9308      	str	r3, [sp, #32]
        /* Channel was changed? */
        if (1U == (TempMask & 1U))
#endif /* ADC_SETCHANNEL_API */
        {
            /* Configure all channels except the last one with interrupts disabled */
            ChannelConfig.ChnIdx = ChIndex;
    9c2c:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    9c30:	f88d 3014 	strb.w	r3, [sp, #20]
            ChannelConfig.Channel = Channel;
    9c34:	9b08      	ldr	r3, [sp, #32]
    9c36:	9306      	str	r3, [sp, #24]
#if (defined(ADC_UNIT_0_END_CONVERSION_NOTIF_USED) || defined(ADC_UNIT_1_END_CONVERSION_NOTIF_USED))
            ChannelConfig.InterruptEnable = FALSE;
    9c38:	2300      	movs	r3, #0
    9c3a:	f88d 301c 	strb.w	r3, [sp, #28]
#endif /* (defined(ADC_UNIT_0_END_CONVERSION_NOTIF_USED) || defined(ADC_UNIT_1_END_CONVERSION_NOTIF_USED)) */
            Adc_Ip_ConfigChannel(PhysicalHwUnitId, &ChannelConfig);
    9c3e:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    9c42:	aa05      	add	r2, sp, #20
    9c44:	4611      	mov	r1, r2
    9c46:	4618      	mov	r0, r3
    9c48:	f7fe ffc8 	bl	8bdc <Adc_Ip_ConfigChannel>
    for (ChIndex = 0U; ChIndex < (NumChannel - 1U); ChIndex++)
    9c4c:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    9c50:	3301      	adds	r3, #1
    9c52:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
    9c56:	f89d 2037 	ldrb.w	r2, [sp, #55]	; 0x37
    9c5a:	f89d 300e 	ldrb.w	r3, [sp, #14]
    9c5e:	3b01      	subs	r3, #1
    9c60:	429a      	cmp	r2, r3
    9c62:	d3c7      	bcc.n	9bf4 <Adc_Ipw_ConfigureConversion+0x90>
    /* Last channel was changed? */
    if (1U == (TempMask & 1U))
#endif
    {
        /* Get channel ID */
        Channel = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcConfigPtrArr[Unit]->ChannelConfigs[ChannelsDefinition[(CurrentChannel + ChIndex)]].Channel;
    9c64:	f89d 3040 	ldrb.w	r3, [sp, #64]	; 0x40
    9c68:	4a33      	ldr	r2, [pc, #204]	; (9d38 <Adc_Ipw_ConfigureConversion+0x1d4>)
    9c6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9c6e:	681b      	ldr	r3, [r3, #0]
    9c70:	f89d 200f 	ldrb.w	r2, [sp, #15]
    9c74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9c78:	6b5a      	ldr	r2, [r3, #52]	; 0x34
    9c7a:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
    9c7e:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    9c82:	440b      	add	r3, r1
    9c84:	005b      	lsls	r3, r3, #1
    9c86:	990a      	ldr	r1, [sp, #40]	; 0x28
    9c88:	440b      	add	r3, r1
    9c8a:	881b      	ldrh	r3, [r3, #0]
    9c8c:	4619      	mov	r1, r3
    9c8e:	460b      	mov	r3, r1
    9c90:	005b      	lsls	r3, r3, #1
    9c92:	440b      	add	r3, r1
    9c94:	009b      	lsls	r3, r3, #2
    9c96:	4413      	add	r3, r2
    9c98:	685b      	ldr	r3, [r3, #4]
    9c9a:	9308      	str	r3, [sp, #32]
        ChannelConfig.ChnIdx = ChIndex;
    9c9c:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    9ca0:	f88d 3014 	strb.w	r3, [sp, #20]
        ChannelConfig.Channel = Channel;
    9ca4:	9b08      	ldr	r3, [sp, #32]
    9ca6:	9306      	str	r3, [sp, #24]
#if (defined(ADC_UNIT_0_END_CONVERSION_NOTIF_USED) || defined(ADC_UNIT_1_END_CONVERSION_NOTIF_USED))
        /* In case of group is configured with interrupt, the complete int bit of the last channel must be enabled */
        if ((uint8)STD_OFF == GroupPtr->AdcWithoutInterrupt)
    9ca8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    9caa:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    9cae:	2b00      	cmp	r3, #0
    9cb0:	d103      	bne.n	9cba <Adc_Ipw_ConfigureConversion+0x156>
        {
            ChannelConfig.InterruptEnable = TRUE;
    9cb2:	2301      	movs	r3, #1
    9cb4:	f88d 301c 	strb.w	r3, [sp, #28]
    9cb8:	e002      	b.n	9cc0 <Adc_Ipw_ConfigureConversion+0x15c>
        }
        else
        {
            ChannelConfig.InterruptEnable = FALSE;
    9cba:	2300      	movs	r3, #0
    9cbc:	f88d 301c 	strb.w	r3, [sp, #28]
        }
#endif /* (defined(ADC_UNIT_0_END_CONVERSION_NOTIF_USED) || defined(ADC_UNIT_1_END_CONVERSION_NOTIF_USED)) */
        /* Configure last channel */
        Adc_Ip_ConfigChannel(PhysicalHwUnitId, &ChannelConfig);
    9cc0:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    9cc4:	aa05      	add	r2, sp, #20
    9cc6:	4611      	mov	r1, r2
    9cc8:	4618      	mov	r0, r3
    9cca:	f7fe ff87 	bl	8bdc <Adc_Ip_ConfigChannel>
    }

#if ((ADC_OPTIMIZE_ONESHOT_HW_TRIGGER == STD_OFF) || (ADC_SETCHANNEL_API == STD_ON))
    for (ChIndex = NumChannel; ChIndex < ADC_MAX_CHAN_COUNT; ChIndex++)
    9cce:	f89d 300e 	ldrb.w	r3, [sp, #14]
    9cd2:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
    9cd6:	e014      	b.n	9d02 <Adc_Ipw_ConfigureConversion+0x19e>
    {
        /* Disable other channels by configuring them as disabled */
        ChannelConfig.ChnIdx = ChIndex;
    9cd8:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    9cdc:	f88d 3014 	strb.w	r3, [sp, #20]
        ChannelConfig.Channel = ADC_IP_INPUTCHAN_DISABLED;
    9ce0:	231f      	movs	r3, #31
    9ce2:	9306      	str	r3, [sp, #24]
#if (defined(ADC_UNIT_0_END_CONVERSION_NOTIF_USED) || defined(ADC_UNIT_1_END_CONVERSION_NOTIF_USED))
        ChannelConfig.InterruptEnable = FALSE;
    9ce4:	2300      	movs	r3, #0
    9ce6:	f88d 301c 	strb.w	r3, [sp, #28]
#endif /* (defined(ADC_UNIT_0_END_CONVERSION_NOTIF_USED) || defined(ADC_UNIT_1_END_CONVERSION_NOTIF_USED)) */
        Adc_Ip_ConfigChannel(PhysicalHwUnitId, &ChannelConfig);
    9cea:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
    9cee:	aa05      	add	r2, sp, #20
    9cf0:	4611      	mov	r1, r2
    9cf2:	4618      	mov	r0, r3
    9cf4:	f7fe ff72 	bl	8bdc <Adc_Ip_ConfigChannel>
    for (ChIndex = NumChannel; ChIndex < ADC_MAX_CHAN_COUNT; ChIndex++)
    9cf8:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    9cfc:	3301      	adds	r3, #1
    9cfe:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
    9d02:	f89d 3037 	ldrb.w	r3, [sp, #55]	; 0x37
    9d06:	2b0f      	cmp	r3, #15
    9d08:	d9e6      	bls.n	9cd8 <Adc_Ipw_ConfigureConversion+0x174>
    }
#endif /* (ADC_OPTIMIZE_ONESHOT_HW_TRIGGER == STD_OFF) || (ADC_SETCHANNEL_API == STD_ON) */

     /* Save the Sc1Used register equal the number of channels configured */
     Adc_axUnitStatus[Unit].Sc1Used = NumChannel;
    9d0a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9d0e:	4a0c      	ldr	r2, [pc, #48]	; (9d40 <Adc_Ipw_ConfigureConversion+0x1dc>)
    9d10:	00db      	lsls	r3, r3, #3
    9d12:	4413      	add	r3, r2
    9d14:	f89d 200e 	ldrb.w	r2, [sp, #14]
    9d18:	719a      	strb	r2, [r3, #6]
     /* Start software trigger through PDB or enable PDB hardware trigger */
     Adc_Ipw_ConfigurePdbConversion(Unit, Group, GroupPtr, Trigger, NumChannel);
    9d1a:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    9d1e:	f89d 000f 	ldrb.w	r0, [sp, #15]
    9d22:	f89d 300e 	ldrb.w	r3, [sp, #14]
    9d26:	9300      	str	r3, [sp, #0]
    9d28:	9b02      	ldr	r3, [sp, #8]
    9d2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    9d2c:	f7ff fd86 	bl	983c <Adc_Ipw_ConfigurePdbConversion>
}
    9d30:	bf00      	nop
    9d32:	b00f      	add	sp, #60	; 0x3c
    9d34:	f85d fb04 	ldr.w	pc, [sp], #4
    9d38:	1fff8ce8 	.word	0x1fff8ce8
    9d3c:	1fff8cec 	.word	0x1fff8cec
    9d40:	1fff8d00 	.word	0x1fff8d00

00009d44 <Adc_Ipw_Init>:
* @retval         E_NOT_OK          If Power up/Power down activities couldn't return status as expected.
*
*/
Std_ReturnType Adc_Ipw_Init(const Adc_Ipw_Config * AdcIpwCfgPtr,
                            const uint8 CoreId)
{
    9d44:	b500      	push	{lr}
    9d46:	b085      	sub	sp, #20
    9d48:	9001      	str	r0, [sp, #4]
    9d4a:	460b      	mov	r3, r1
    9d4c:	f88d 3003 	strb.w	r3, [sp, #3]
    Adc_HwUnitType LogicalHwUnitId = 0U;
    9d50:	2300      	movs	r3, #0
    9d52:	f88d 300f 	strb.w	r3, [sp, #15]
    Adc_HwUnitType PhysicalHwUnitId = 0U;
    9d56:	2300      	movs	r3, #0
    9d58:	f88d 300e 	strb.w	r3, [sp, #14]
    Std_ReturnType TimeOutStatus = (Std_ReturnType)E_OK;
    9d5c:	2300      	movs	r3, #0
    9d5e:	f88d 300d 	strb.w	r3, [sp, #13]

    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS_CFG; LogicalHwUnitId++)
    9d62:	2300      	movs	r3, #0
    9d64:	f88d 300f 	strb.w	r3, [sp, #15]
    9d68:	e027      	b.n	9dba <Adc_Ipw_Init+0x76>
    {
        /* HW unit enabled on current partition */
        if ((uint8)STD_ON == AdcIpwCfgPtr->Mapping.AdcHwUnitArr[LogicalHwUnitId])
    9d6a:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9d6e:	9a01      	ldr	r2, [sp, #4]
    9d70:	4413      	add	r3, r2
    9d72:	7f9b      	ldrb	r3, [r3, #30]
    9d74:	2b01      	cmp	r3, #1
    9d76:	d11b      	bne.n	9db0 <Adc_Ipw_Init+0x6c>
        {
            PhysicalHwUnitId = AdcIpwCfgPtr->AdcPhysicalIdArr[LogicalHwUnitId];
    9d78:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9d7c:	9a01      	ldr	r2, [sp, #4]
    9d7e:	4413      	add	r3, r2
    9d80:	7c1b      	ldrb	r3, [r3, #16]
    9d82:	f88d 300e 	strb.w	r3, [sp, #14]
            Adc_Ip_Init(PhysicalHwUnitId, AdcIpwCfgPtr->AdcConfigPtrArr[LogicalHwUnitId]);
    9d86:	f89d 000e 	ldrb.w	r0, [sp, #14]
    9d8a:	f89d 200f 	ldrb.w	r2, [sp, #15]
    9d8e:	9b01      	ldr	r3, [sp, #4]
    9d90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9d94:	4619      	mov	r1, r3
    9d96:	f7fe fcb8 	bl	870a <Adc_Ip_Init>
            Pdb_Adc_Ip_Init(PhysicalHwUnitId, AdcIpwCfgPtr->PdbConfig[LogicalHwUnitId]);
    9d9a:	f89d 000e 	ldrb.w	r0, [sp, #14]
    9d9e:	f89d 200f 	ldrb.w	r2, [sp, #15]
    9da2:	9b01      	ldr	r3, [sp, #4]
    9da4:	3202      	adds	r2, #2
    9da6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    9daa:	4619      	mov	r1, r3
    9dac:	f000 fe9d 	bl	aaea <Pdb_Adc_Ip_Init>
    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS_CFG; LogicalHwUnitId++)
    9db0:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9db4:	3301      	adds	r3, #1
    9db6:	f88d 300f 	strb.w	r3, [sp, #15]
    9dba:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9dbe:	2b00      	cmp	r3, #0
    9dc0:	d0d3      	beq.n	9d6a <Adc_Ipw_Init+0x26>
        }
    }

    (void)CoreId;

    return TimeOutStatus;
    9dc2:	f89d 300d 	ldrb.w	r3, [sp, #13]
}
    9dc6:	4618      	mov	r0, r3
    9dc8:	b005      	add	sp, #20
    9dca:	f85d fb04 	ldr.w	pc, [sp], #4

00009dce <Adc_Ipw_DeInit>:
* @retval         E_OK              If the operation completed successfully.
* @retval         E_NOT_OK          In case of timeout while waiting for adc hardware operations.
*
*/
Std_ReturnType Adc_Ipw_DeInit(uint8 CoreId)
{
    9dce:	b500      	push	{lr}
    9dd0:	b087      	sub	sp, #28
    9dd2:	4603      	mov	r3, r0
    9dd4:	f88d 3007 	strb.w	r3, [sp, #7]
    Adc_HwUnitType PhysicalHwUnitId = 0U;
    9dd8:	2300      	movs	r3, #0
    9dda:	f88d 3013 	strb.w	r3, [sp, #19]
    Adc_HwUnitType LogicalHwUnitId = 0U;
    9dde:	2300      	movs	r3, #0
    9de0:	f88d 3017 	strb.w	r3, [sp, #23]
    Adc_GroupType GroupId = 0U;
    9de4:	2300      	movs	r3, #0
    9de6:	f8ad 3010 	strh.w	r3, [sp, #16]
    Adc_GroupType GroupIter = 0U;
    9dea:	2300      	movs	r3, #0
    9dec:	f8ad 3014 	strh.w	r3, [sp, #20]
    Std_ReturnType ReturnStatus = E_OK;
    9df0:	2300      	movs	r3, #0
    9df2:	f88d 300f 	strb.w	r3, [sp, #15]

    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS_CFG; LogicalHwUnitId++)
    9df6:	2300      	movs	r3, #0
    9df8:	f88d 3017 	strb.w	r3, [sp, #23]
    9dfc:	e026      	b.n	9e4c <Adc_Ipw_DeInit+0x7e>
    {
        if (Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcHwUnitArr[LogicalHwUnitId] == (uint8)STD_ON) /* HW unit enabled on current partition */
    9dfe:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9e02:	4a2e      	ldr	r2, [pc, #184]	; (9ebc <Adc_Ipw_DeInit+0xee>)
    9e04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9e08:	681a      	ldr	r2, [r3, #0]
    9e0a:	f89d 3017 	ldrb.w	r3, [sp, #23]
    9e0e:	4413      	add	r3, r2
    9e10:	7f9b      	ldrb	r3, [r3, #30]
    9e12:	2b01      	cmp	r3, #1
    9e14:	d115      	bne.n	9e42 <Adc_Ipw_DeInit+0x74>
        {
            PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[LogicalHwUnitId];
    9e16:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9e1a:	4a28      	ldr	r2, [pc, #160]	; (9ebc <Adc_Ipw_DeInit+0xee>)
    9e1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9e20:	681a      	ldr	r2, [r3, #0]
    9e22:	f89d 3017 	ldrb.w	r3, [sp, #23]
    9e26:	4413      	add	r3, r2
    9e28:	7c1b      	ldrb	r3, [r3, #16]
    9e2a:	f88d 3013 	strb.w	r3, [sp, #19]
            Adc_Ip_DeInit(PhysicalHwUnitId);
    9e2e:	f89d 3013 	ldrb.w	r3, [sp, #19]
    9e32:	4618      	mov	r0, r3
    9e34:	f7fe fd40 	bl	88b8 <Adc_Ip_DeInit>
            Pdb_Adc_Ip_DeInit(PhysicalHwUnitId);
    9e38:	f89d 3013 	ldrb.w	r3, [sp, #19]
    9e3c:	4618      	mov	r0, r3
    9e3e:	f000 fefd 	bl	ac3c <Pdb_Adc_Ip_DeInit>
    for (LogicalHwUnitId = 0U; LogicalHwUnitId < ADC_IPW_MAX_HW_UNITS_CFG; LogicalHwUnitId++)
    9e42:	f89d 3017 	ldrb.w	r3, [sp, #23]
    9e46:	3301      	adds	r3, #1
    9e48:	f88d 3017 	strb.w	r3, [sp, #23]
    9e4c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    9e50:	2b00      	cmp	r3, #0
    9e52:	d0d4      	beq.n	9dfe <Adc_Ipw_DeInit+0x30>
        }
    }

    for (GroupIter = 0U; GroupIter < (Adc_GroupType)Adc_apxCfgPtr[CoreId]->GroupCount; GroupIter++)
    9e54:	2300      	movs	r3, #0
    9e56:	f8ad 3014 	strh.w	r3, [sp, #20]
    9e5a:	e01e      	b.n	9e9a <Adc_Ipw_DeInit+0xcc>
    {
        GroupId = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIter].GroupId;
    9e5c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9e60:	4a16      	ldr	r2, [pc, #88]	; (9ebc <Adc_Ipw_DeInit+0xee>)
    9e62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9e66:	685a      	ldr	r2, [r3, #4]
    9e68:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    9e6c:	2134      	movs	r1, #52	; 0x34
    9e6e:	fb01 f303 	mul.w	r3, r1, r3
    9e72:	4413      	add	r3, r2
    9e74:	881b      	ldrh	r3, [r3, #0]
    9e76:	f8ad 3010 	strh.w	r3, [sp, #16]
        Adc_axRuntimeGroupChannel[GroupId].RuntimeUpdated = FALSE;
#if (ADC_ENABLE_LIMIT_CHECK == STD_ON)
        Adc_axRuntimeGroupChannel[GroupId].AdcRuntimeGroupLimitcheck = FALSE;
#endif /* (ADC_ENABLE_LIMIT_CHECK == STD_ON) */
#endif
        Adc_axGroupStatus[GroupId].ResultsBufferPtr = NULL_PTR;
    9e7a:	f8bd 2010 	ldrh.w	r2, [sp, #16]
    9e7e:	4910      	ldr	r1, [pc, #64]	; (9ec0 <Adc_Ipw_DeInit+0xf2>)
    9e80:	4613      	mov	r3, r2
    9e82:	009b      	lsls	r3, r3, #2
    9e84:	4413      	add	r3, r2
    9e86:	009b      	lsls	r3, r3, #2
    9e88:	440b      	add	r3, r1
    9e8a:	330c      	adds	r3, #12
    9e8c:	2200      	movs	r2, #0
    9e8e:	601a      	str	r2, [r3, #0]
    for (GroupIter = 0U; GroupIter < (Adc_GroupType)Adc_apxCfgPtr[CoreId]->GroupCount; GroupIter++)
    9e90:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    9e94:	3301      	adds	r3, #1
    9e96:	f8ad 3014 	strh.w	r3, [sp, #20]
    9e9a:	f89d 3007 	ldrb.w	r3, [sp, #7]
    9e9e:	4a07      	ldr	r2, [pc, #28]	; (9ebc <Adc_Ipw_DeInit+0xee>)
    9ea0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9ea4:	891b      	ldrh	r3, [r3, #8]
    9ea6:	f8bd 2014 	ldrh.w	r2, [sp, #20]
    9eaa:	429a      	cmp	r2, r3
    9eac:	d3d6      	bcc.n	9e5c <Adc_Ipw_DeInit+0x8e>
#if (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF)
    Adc_aeClockMode[CoreId] = ADC_NORMAL;
#endif /* (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF) */
#endif /* (ADC_DUAL_CLOCK_MODE == STD_ON) */

    return ReturnStatus;
    9eae:	f89d 300f 	ldrb.w	r3, [sp, #15]
}
    9eb2:	4618      	mov	r0, r3
    9eb4:	b007      	add	sp, #28
    9eb6:	f85d fb04 	ldr.w	pc, [sp], #4
    9eba:	bf00      	nop
    9ebc:	1fff8ce8 	.word	0x1fff8ce8
    9ec0:	1fff8cec 	.word	0x1fff8cec

00009ec4 <Adc_Ipw_StartNormalConversion>:
* @return         void
*
*/
void Adc_Ipw_StartNormalConversion(Adc_HwUnitType Unit,
                                   uint8 CoreId)
{
    9ec4:	b500      	push	{lr}
    9ec6:	b089      	sub	sp, #36	; 0x24
    9ec8:	4603      	mov	r3, r0
    9eca:	460a      	mov	r2, r1
    9ecc:	f88d 300f 	strb.w	r3, [sp, #15]
    9ed0:	4613      	mov	r3, r2
    9ed2:	f88d 300e 	strb.w	r3, [sp, #14]
    Adc_GroupType Group = Adc_axUnitStatus[Unit].SwNormalQueue[0U]; /* Active group in the Queue */
    9ed6:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9eda:	4a4c      	ldr	r2, [pc, #304]	; (a00c <Adc_Ipw_StartNormalConversion+0x148>)
    9edc:	00db      	lsls	r3, r3, #3
    9ede:	4413      	add	r3, r2
    9ee0:	885b      	ldrh	r3, [r3, #2]
    9ee2:	f8ad 301c 	strh.w	r3, [sp, #28]
#if (defined(ADC_DMA_SUPPORTED) || defined(ADC_CONTINUOUS_NO_INTERRUPT_SUPPORTED) || \
    (ADC_ENABLE_LIMIT_CHECK == STD_ON) || (ADC_SETCHANNEL_API == STD_OFF) || \
    (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF))
    Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group]; /* Group index in each partition */
    9ee6:	f89d 300e 	ldrb.w	r3, [sp, #14]
    9eea:	4a49      	ldr	r2, [pc, #292]	; (a010 <Adc_Ipw_StartNormalConversion+0x14c>)
    9eec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9ef0:	68da      	ldr	r2, [r3, #12]
    9ef2:	f8bd 301c 	ldrh.w	r3, [sp, #28]
    9ef6:	005b      	lsls	r3, r3, #1
    9ef8:	4413      	add	r3, r2
    9efa:	881b      	ldrh	r3, [r3, #0]
    9efc:	f8ad 301a 	strh.w	r3, [sp, #26]
    const Adc_GroupConfigurationType * GroupPtr = &(Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex]); /* Pointer to AdcGroup */
    9f00:	f89d 300e 	ldrb.w	r3, [sp, #14]
    9f04:	4a42      	ldr	r2, [pc, #264]	; (a010 <Adc_Ipw_StartNormalConversion+0x14c>)
    9f06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9f0a:	685a      	ldr	r2, [r3, #4]
    9f0c:	f8bd 301a 	ldrh.w	r3, [sp, #26]
    9f10:	2134      	movs	r1, #52	; 0x34
    9f12:	fb01 f303 	mul.w	r3, r1, r3
    9f16:	4413      	add	r3, r2
    9f18:	9305      	str	r3, [sp, #20]
#endif /* (defined(ADC_DMA_SUPPORTED) ||... */
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    9f1a:	f89d 300e 	ldrb.w	r3, [sp, #14]
    9f1e:	4a3c      	ldr	r2, [pc, #240]	; (a010 <Adc_Ipw_StartNormalConversion+0x14c>)
    9f20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9f24:	681a      	ldr	r2, [r3, #0]
    9f26:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9f2a:	4413      	add	r3, r2
    9f2c:	7c1b      	ldrb	r3, [r3, #16]
    9f2e:	f88d 3013 	strb.w	r3, [sp, #19]
#ifdef ADC_CONTINUOUS_NO_INTERRUPT_SUPPORTED
    boolean PdbMode;
#endif /* ADC_CONTINUOUS_NO_INTERRUPT_SUPPORTED */

    /* Do nothing if there is no request available in queue */
    if ((Adc_axUnitStatus[Unit].SwNormalQueueIndex != (Adc_QueueIndexType)0U)
    9f32:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9f36:	4a35      	ldr	r2, [pc, #212]	; (a00c <Adc_Ipw_StartNormalConversion+0x148>)
    9f38:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    9f3c:	b29b      	uxth	r3, r3
    9f3e:	2b00      	cmp	r3, #0
    9f40:	d05f      	beq.n	a002 <Adc_Ipw_StartNormalConversion+0x13e>
       )
    {

#if (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF)
        /* Configure group params (e.g. conversion time) if needed before starting conversion */
        Adc_Ipw_PrepareGroupStart(Unit, GroupPtr, CoreId);
    9f42:	f89d 200e 	ldrb.w	r2, [sp, #14]
    9f46:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9f4a:	9905      	ldr	r1, [sp, #20]
    9f4c:	4618      	mov	r0, r3
    9f4e:	f7ff fdc9 	bl	9ae4 <Adc_Ipw_PrepareGroupStart>
#endif /* (ADC_SET_ADC_CONV_TIME_ONCE == STD_OFF) */

        /* Reset to start conversion from channel logical index 0 */
        Adc_axGroupStatus[Group].CurrentChannel = 0U;
    9f52:	f8bd 201c 	ldrh.w	r2, [sp, #28]
    9f56:	492f      	ldr	r1, [pc, #188]	; (a014 <Adc_Ipw_StartNormalConversion+0x150>)
    9f58:	4613      	mov	r3, r2
    9f5a:	009b      	lsls	r3, r3, #2
    9f5c:	4413      	add	r3, r2
    9f5e:	009b      	lsls	r3, r3, #2
    9f60:	440b      	add	r3, r1
    9f62:	3310      	adds	r3, #16
    9f64:	2200      	movs	r2, #0
    9f66:	701a      	strb	r2, [r3, #0]
#if (ADC_SETCHANNEL_API == STD_ON)
        /* Channel enabled at runtime */
        NumChannel = (uint8)ADC_IPW_CALCULATE_CHAN_NUMBER(Adc_axRuntimeGroupChannel[Group].ChannelCount);
#else
        /* Channel enabled from initialzing */
        NumChannel = (uint8)ADC_IPW_CALCULATE_CHAN_NUMBER(GroupPtr->AssignedChannelCount);
    9f68:	9b05      	ldr	r3, [sp, #20]
    9f6a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    9f6e:	2b0f      	cmp	r3, #15
    9f70:	d806      	bhi.n	9f80 <Adc_Ipw_StartNormalConversion+0xbc>
    9f72:	9b05      	ldr	r3, [sp, #20]
    9f74:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    9f78:	f003 030f 	and.w	r3, r3, #15
    9f7c:	b2db      	uxtb	r3, r3
    9f7e:	e000      	b.n	9f82 <Adc_Ipw_StartNormalConversion+0xbe>
    9f80:	2310      	movs	r3, #16
    9f82:	f88d 3012 	strb.w	r3, [sp, #18]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

        /* Update Sc1Used for the first time */
        if (0U == Adc_axUnitStatus[Unit].Sc1Used)
    9f86:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9f8a:	4a20      	ldr	r2, [pc, #128]	; (a00c <Adc_Ipw_StartNormalConversion+0x148>)
    9f8c:	00db      	lsls	r3, r3, #3
    9f8e:	4413      	add	r3, r2
    9f90:	799b      	ldrb	r3, [r3, #6]
    9f92:	2b00      	cmp	r3, #0
    9f94:	d107      	bne.n	9fa6 <Adc_Ipw_StartNormalConversion+0xe2>
        {
            Adc_axUnitStatus[Unit].Sc1Used = NumChannel;
    9f96:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9f9a:	4a1c      	ldr	r2, [pc, #112]	; (a00c <Adc_Ipw_StartNormalConversion+0x148>)
    9f9c:	00db      	lsls	r3, r3, #3
    9f9e:	4413      	add	r3, r2
    9fa0:	f89d 2012 	ldrb.w	r2, [sp, #18]
    9fa4:	719a      	strb	r2, [r3, #6]
        }
        else
#endif /* ADC_DMA_SUPPORTED */
        {
            /* Clear all of COCO flag by reading Rn registers */
            for (ChIndex = 0U; ChIndex < Adc_axUnitStatus[Unit].Sc1Used; ChIndex++)
    9fa6:	2300      	movs	r3, #0
    9fa8:	f88d 301f 	strb.w	r3, [sp, #31]
    9fac:	e00c      	b.n	9fc8 <Adc_Ipw_StartNormalConversion+0x104>
            {
                (void)Adc_Ip_GetConvData(PhysicalHwUnitId, ChIndex);
    9fae:	f89d 3013 	ldrb.w	r3, [sp, #19]
    9fb2:	f89d 201f 	ldrb.w	r2, [sp, #31]
    9fb6:	4611      	mov	r1, r2
    9fb8:	4618      	mov	r0, r3
    9fba:	f7fe ff03 	bl	8dc4 <Adc_Ip_GetConvData>
            for (ChIndex = 0U; ChIndex < Adc_axUnitStatus[Unit].Sc1Used; ChIndex++)
    9fbe:	f89d 301f 	ldrb.w	r3, [sp, #31]
    9fc2:	3301      	adds	r3, #1
    9fc4:	f88d 301f 	strb.w	r3, [sp, #31]
    9fc8:	f89d 300f 	ldrb.w	r3, [sp, #15]
    9fcc:	4a0f      	ldr	r2, [pc, #60]	; (a00c <Adc_Ipw_StartNormalConversion+0x148>)
    9fce:	00db      	lsls	r3, r3, #3
    9fd0:	4413      	add	r3, r2
    9fd2:	799b      	ldrb	r3, [r3, #6]
    9fd4:	f89d 201f 	ldrb.w	r2, [sp, #31]
    9fd8:	429a      	cmp	r2, r3
    9fda:	d3e8      	bcc.n	9fae <Adc_Ipw_StartNormalConversion+0xea>
            }
            Adc_Ip_SetTriggerMode(PhysicalHwUnitId, ADC_IP_TRIGGER_HARDWARE);
    9fdc:	f89d 3013 	ldrb.w	r3, [sp, #19]
    9fe0:	2101      	movs	r1, #1
    9fe2:	4618      	mov	r0, r3
    9fe4:	f7fe fd60 	bl	8aa8 <Adc_Ip_SetTriggerMode>

            /* Update group configuration to registers and start conversion */
            Adc_Ipw_ConfigureConversion(Unit, Group, PDB_ADC_IP_SOFTWARE_TRIGGER, NumChannel, CoreId);
    9fe8:	f89d 2012 	ldrb.w	r2, [sp, #18]
    9fec:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    9ff0:	f89d 000f 	ldrb.w	r0, [sp, #15]
    9ff4:	f89d 300e 	ldrb.w	r3, [sp, #14]
    9ff8:	9300      	str	r3, [sp, #0]
    9ffa:	4613      	mov	r3, r2
    9ffc:	220f      	movs	r2, #15
    9ffe:	f7ff fdb1 	bl	9b64 <Adc_Ipw_ConfigureConversion>
            /* Reset the update status */
            Adc_axRuntimeGroupChannel[Group].RuntimeUpdated =  FALSE;
        }
#endif /* (ADC_SETCHANNEL_API == STD_ON) */
    }
}
    a002:	bf00      	nop
    a004:	b009      	add	sp, #36	; 0x24
    a006:	f85d fb04 	ldr.w	pc, [sp], #4
    a00a:	bf00      	nop
    a00c:	1fff8d00 	.word	0x1fff8d00
    a010:	1fff8ce8 	.word	0x1fff8ce8
    a014:	1fff8cec 	.word	0x1fff8cec

0000a018 <Adc_Ipw_StopCurrentConversion>:
*
*/
Std_ReturnType Adc_Ipw_StopCurrentConversion(Adc_HwUnitType Unit,
                                             Adc_GroupType Group,
                                             uint8 CoreId)
{
    a018:	b500      	push	{lr}
    a01a:	b085      	sub	sp, #20
    a01c:	4603      	mov	r3, r0
    a01e:	f88d 3007 	strb.w	r3, [sp, #7]
    a022:	460b      	mov	r3, r1
    a024:	f8ad 3004 	strh.w	r3, [sp, #4]
    a028:	4613      	mov	r3, r2
    a02a:	f88d 3006 	strb.w	r3, [sp, #6]
#if ((ADC_BYPASS_ABORT_CHAIN_CHECK == STD_ON) || defined(ADC_DMA_SUPPORTED))
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
#endif /* (ADC_BYPASS_ABORT_CHAIN_CHECK == STD_ON) */
    Std_ReturnType Status = (Std_ReturnType)E_OK;
    a02e:	2300      	movs	r3, #0
    a030:	f88d 300e 	strb.w	r3, [sp, #14]
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    a034:	f89d 3006 	ldrb.w	r3, [sp, #6]
    a038:	4a24      	ldr	r2, [pc, #144]	; (a0cc <Adc_Ipw_StopCurrentConversion+0xb4>)
    a03a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a03e:	681a      	ldr	r2, [r3, #0]
    a040:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a044:	4413      	add	r3, r2
    a046:	7c1b      	ldrb	r3, [r3, #16]
    a048:	f88d 300d 	strb.w	r3, [sp, #13]
    uint8 ChIndex;

    /* Disable Adc hardware unit and clear all of COCO flag by reading Rn register */
    for (ChIndex = 0U; ChIndex < Adc_axUnitStatus[Unit].Sc1Used; ChIndex++)
    a04c:	2300      	movs	r3, #0
    a04e:	f88d 300f 	strb.w	r3, [sp, #15]
    a052:	e014      	b.n	a07e <Adc_Ipw_StopCurrentConversion+0x66>
    {
        (void) Adc_Ip_SetDisabledChannel(PhysicalHwUnitId, ChIndex, FALSE);
    a054:	f89d 300d 	ldrb.w	r3, [sp, #13]
    a058:	f89d 100f 	ldrb.w	r1, [sp, #15]
    a05c:	2200      	movs	r2, #0
    a05e:	4618      	mov	r0, r3
    a060:	f7fe fdec 	bl	8c3c <Adc_Ip_SetDisabledChannel>

        /* Make a dummy read to clear COCO flag */
        (void) Adc_Ip_GetConvData(PhysicalHwUnitId, ChIndex);
    a064:	f89d 300d 	ldrb.w	r3, [sp, #13]
    a068:	f89d 200f 	ldrb.w	r2, [sp, #15]
    a06c:	4611      	mov	r1, r2
    a06e:	4618      	mov	r0, r3
    a070:	f7fe fea8 	bl	8dc4 <Adc_Ip_GetConvData>
    for (ChIndex = 0U; ChIndex < Adc_axUnitStatus[Unit].Sc1Used; ChIndex++)
    a074:	f89d 300f 	ldrb.w	r3, [sp, #15]
    a078:	3301      	adds	r3, #1
    a07a:	f88d 300f 	strb.w	r3, [sp, #15]
    a07e:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a082:	4a13      	ldr	r2, [pc, #76]	; (a0d0 <Adc_Ipw_StopCurrentConversion+0xb8>)
    a084:	00db      	lsls	r3, r3, #3
    a086:	4413      	add	r3, r2
    a088:	799b      	ldrb	r3, [r3, #6]
    a08a:	f89d 200f 	ldrb.w	r2, [sp, #15]
    a08e:	429a      	cmp	r2, r3
    a090:	d3e0      	bcc.n	a054 <Adc_Ipw_StopCurrentConversion+0x3c>
            (void)Dma_Ip_SetLogicChannelCommand(Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcDmaChannelLogicId[Unit], DMA_IP_CH_CLEAR_HARDWARE_REQUEST);
        }
    }
#endif /* ADC_DMA_SUPPORTED */
    /* Reset current channel status to 0 */
    Adc_axGroupStatus[Group].CurrentChannel = 0U;
    a092:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    a096:	490f      	ldr	r1, [pc, #60]	; (a0d4 <Adc_Ipw_StopCurrentConversion+0xbc>)
    a098:	4613      	mov	r3, r2
    a09a:	009b      	lsls	r3, r3, #2
    a09c:	4413      	add	r3, r2
    a09e:	009b      	lsls	r3, r3, #2
    a0a0:	440b      	add	r3, r1
    a0a2:	3310      	adds	r3, #16
    a0a4:	2200      	movs	r2, #0
    a0a6:	701a      	strb	r2, [r3, #0]
            Pdb_Adc_Ip_DisableAndClearPdb(PhysicalHwUnitId);
        }
    }
#endif /* ADC_CONTINUOUS_NO_INTERRUPT_SUPPORTED */
#else
    Status = Adc_Ipw_StopConversionCheckTimeout(Unit, Group, CoreId);
    a0a8:	f89d 2006 	ldrb.w	r2, [sp, #6]
    a0ac:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    a0b0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a0b4:	4618      	mov	r0, r3
    a0b6:	f7ff fc97 	bl	99e8 <Adc_Ipw_StopConversionCheckTimeout>
    a0ba:	4603      	mov	r3, r0
    a0bc:	f88d 300e 	strb.w	r3, [sp, #14]
#endif /* (ADC_BYPASS_ABORT_CHAIN_CHECK == STD_OFF) */

    return Status;
    a0c0:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
    a0c4:	4618      	mov	r0, r3
    a0c6:	b005      	add	sp, #20
    a0c8:	f85d fb04 	ldr.w	pc, [sp], #4
    a0cc:	1fff8ce8 	.word	0x1fff8ce8
    a0d0:	1fff8d00 	.word	0x1fff8d00
    a0d4:	1fff8cec 	.word	0x1fff8cec

0000a0d8 <Adc_Ipw_CheckValidConversion>:
*
*/
boolean Adc_Ipw_CheckValidConversion(Adc_HwUnitType PhysicalHwUnitId,
                                     Adc_ChannelIndexType StartIndex,
                                     Adc_ChannelIndexType EndIndex)
{
    a0d8:	b500      	push	{lr}
    a0da:	b085      	sub	sp, #20
    a0dc:	4603      	mov	r3, r0
    a0de:	f88d 3007 	strb.w	r3, [sp, #7]
    a0e2:	460b      	mov	r3, r1
    a0e4:	f88d 3006 	strb.w	r3, [sp, #6]
    a0e8:	4613      	mov	r3, r2
    a0ea:	f88d 3005 	strb.w	r3, [sp, #5]
    Adc_ChannelIndexType Index;
    boolean ValidConversion = TRUE;
    a0ee:	2301      	movs	r3, #1
    a0f0:	f88d 300e 	strb.w	r3, [sp, #14]

    for (Index = StartIndex; Index < EndIndex; Index++)
    a0f4:	f89d 3006 	ldrb.w	r3, [sp, #6]
    a0f8:	f88d 300f 	strb.w	r3, [sp, #15]
    a0fc:	e019      	b.n	a132 <Adc_Ipw_CheckValidConversion+0x5a>
    {
        ValidConversion = Adc_Ip_GetConvCompleteFlag(PhysicalHwUnitId, Index - StartIndex);
    a0fe:	f89d 0007 	ldrb.w	r0, [sp, #7]
    a102:	f89d 200f 	ldrb.w	r2, [sp, #15]
    a106:	f89d 3006 	ldrb.w	r3, [sp, #6]
    a10a:	1ad3      	subs	r3, r2, r3
    a10c:	b2db      	uxtb	r3, r3
    a10e:	4619      	mov	r1, r3
    a110:	f7fe fe3e 	bl	8d90 <Adc_Ip_GetConvCompleteFlag>
    a114:	4603      	mov	r3, r0
    a116:	f88d 300e 	strb.w	r3, [sp, #14]
        if (FALSE == ValidConversion)
    a11a:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a11e:	f083 0301 	eor.w	r3, r3, #1
    a122:	b2db      	uxtb	r3, r3
    a124:	2b00      	cmp	r3, #0
    a126:	d10b      	bne.n	a140 <Adc_Ipw_CheckValidConversion+0x68>
    for (Index = StartIndex; Index < EndIndex; Index++)
    a128:	f89d 300f 	ldrb.w	r3, [sp, #15]
    a12c:	3301      	adds	r3, #1
    a12e:	f88d 300f 	strb.w	r3, [sp, #15]
    a132:	f89d 200f 	ldrb.w	r2, [sp, #15]
    a136:	f89d 3005 	ldrb.w	r3, [sp, #5]
    a13a:	429a      	cmp	r2, r3
    a13c:	d3df      	bcc.n	a0fe <Adc_Ipw_CheckValidConversion+0x26>
    a13e:	e000      	b.n	a142 <Adc_Ipw_CheckValidConversion+0x6a>
        {
            break;
    a140:	bf00      	nop
        }
    }

    return ValidConversion;
    a142:	f89d 300e 	ldrb.w	r3, [sp, #14]
}
    a146:	4618      	mov	r0, r3
    a148:	b005      	add	sp, #20
    a14a:	f85d fb04 	ldr.w	pc, [sp], #4

0000a14e <Adc_Ipw_ReadGroup>:
*/
Std_ReturnType Adc_Ipw_ReadGroup(const Adc_GroupType Group,
                                 Adc_ValueGroupType * DataPtr,
                                 boolean * Flag,
                                 uint8 CoreId)
{
    a14e:	b500      	push	{lr}
    a150:	b089      	sub	sp, #36	; 0x24
    a152:	9102      	str	r1, [sp, #8]
    a154:	9201      	str	r2, [sp, #4]
    a156:	461a      	mov	r2, r3
    a158:	4603      	mov	r3, r0
    a15a:	f8ad 300e 	strh.w	r3, [sp, #14]
    a15e:	4613      	mov	r3, r2
    a160:	f88d 300d 	strb.w	r3, [sp, #13]
    Std_ReturnType ReadGroupRet = (Std_ReturnType)E_OK;
    a164:	2300      	movs	r3, #0
    a166:	f88d 301f 	strb.w	r3, [sp, #31]
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    a16a:	f89d 300d 	ldrb.w	r3, [sp, #13]
    a16e:	4a33      	ldr	r2, [pc, #204]	; (a23c <Adc_Ipw_ReadGroup+0xee>)
    a170:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a174:	68da      	ldr	r2, [r3, #12]
    a176:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    a17a:	005b      	lsls	r3, r3, #1
    a17c:	4413      	add	r3, r2
    a17e:	881b      	ldrh	r3, [r3, #0]
    a180:	f8ad 301c 	strh.w	r3, [sp, #28]
    const Adc_GroupConfigurationType * GroupPtr = &(Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex]);
    a184:	f89d 300d 	ldrb.w	r3, [sp, #13]
    a188:	4a2c      	ldr	r2, [pc, #176]	; (a23c <Adc_Ipw_ReadGroup+0xee>)
    a18a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a18e:	685a      	ldr	r2, [r3, #4]
    a190:	f8bd 301c 	ldrh.w	r3, [sp, #28]
    a194:	2134      	movs	r1, #52	; 0x34
    a196:	fb01 f303 	mul.w	r3, r1, r3
    a19a:	4413      	add	r3, r2
    a19c:	9306      	str	r3, [sp, #24]
    const Adc_HwUnitType LogicalHwUnitId = GroupPtr->AdcLogicalUnitId;
    a19e:	9b06      	ldr	r3, [sp, #24]
    a1a0:	789b      	ldrb	r3, [r3, #2]
    a1a2:	f88d 3017 	strb.w	r3, [sp, #23]

    /* If the group is configured for without interrupts */
    if ((uint8)STD_ON == GroupPtr->AdcWithoutInterrupt)
    a1a6:	9b06      	ldr	r3, [sp, #24]
    a1a8:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
    a1ac:	2b01      	cmp	r3, #1
    a1ae:	d124      	bne.n	a1fa <Adc_Ipw_ReadGroup+0xac>
    {
        /* Return error if group is not at the first of queue */
        if (ADC_CONV_TYPE_NORMAL == GroupPtr->Type)
    a1b0:	9b06      	ldr	r3, [sp, #24]
    a1b2:	68db      	ldr	r3, [r3, #12]
    a1b4:	2b00      	cmp	r3, #0
    a1b6:	d111      	bne.n	a1dc <Adc_Ipw_ReadGroup+0x8e>
        {
            if (ADC_TRIGG_SRC_SW == GroupPtr->TriggerSource)
    a1b8:	9b06      	ldr	r3, [sp, #24]
    a1ba:	695b      	ldr	r3, [r3, #20]
    a1bc:	2b00      	cmp	r3, #0
    a1be:	d10d      	bne.n	a1dc <Adc_Ipw_ReadGroup+0x8e>
            {
                if (Group != Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueue[0U])
    a1c0:	f89d 3017 	ldrb.w	r3, [sp, #23]
    a1c4:	4a1e      	ldr	r2, [pc, #120]	; (a240 <Adc_Ipw_ReadGroup+0xf2>)
    a1c6:	00db      	lsls	r3, r3, #3
    a1c8:	4413      	add	r3, r2
    a1ca:	885b      	ldrh	r3, [r3, #2]
    a1cc:	b29b      	uxth	r3, r3
    a1ce:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    a1d2:	429a      	cmp	r2, r3
    a1d4:	d002      	beq.n	a1dc <Adc_Ipw_ReadGroup+0x8e>
                {
                    ReadGroupRet = (Std_ReturnType)E_NOT_OK;
    a1d6:	2301      	movs	r3, #1
    a1d8:	f88d 301f 	strb.w	r3, [sp, #31]
                    ReadGroupRet = (Std_ReturnType)E_NOT_OK;
                }
            }
#endif /* (STD_ON == ADC_HW_TRIGGER_API) */
        }
        if ((Std_ReturnType)E_OK == ReadGroupRet)
    a1dc:	f89d 301f 	ldrb.w	r3, [sp, #31]
    a1e0:	2b00      	cmp	r3, #0
    a1e2:	d124      	bne.n	a22e <Adc_Ipw_ReadGroup+0xe0>
        {
            ReadGroupRet = Adc_Ipw_ReadGroupNoInt(GroupPtr, DataPtr, Flag, CoreId);
    a1e4:	f89d 300d 	ldrb.w	r3, [sp, #13]
    a1e8:	9a01      	ldr	r2, [sp, #4]
    a1ea:	9902      	ldr	r1, [sp, #8]
    a1ec:	9806      	ldr	r0, [sp, #24]
    a1ee:	f7ff f91f 	bl	9430 <Adc_Ipw_ReadGroupNoInt>
    a1f2:	4603      	mov	r3, r0
    a1f4:	f88d 301f 	strb.w	r3, [sp, #31]
    a1f8:	e019      	b.n	a22e <Adc_Ipw_ReadGroup+0xe0>
        }
    }
    else  /* If the group is configured with interrupts */
    {
        if (ADC_BUSY == Adc_axGroupStatus[Group].Conversion)
    a1fa:	f8bd 200e 	ldrh.w	r2, [sp, #14]
    a1fe:	4911      	ldr	r1, [pc, #68]	; (a244 <Adc_Ipw_ReadGroup+0xf6>)
    a200:	4613      	mov	r3, r2
    a202:	009b      	lsls	r3, r3, #2
    a204:	4413      	add	r3, r2
    a206:	009b      	lsls	r3, r3, #2
    a208:	440b      	add	r3, r1
    a20a:	681b      	ldr	r3, [r3, #0]
    a20c:	2b01      	cmp	r3, #1
    a20e:	d102      	bne.n	a216 <Adc_Ipw_ReadGroup+0xc8>
        {
            ReadGroupRet = (Std_ReturnType)E_NOT_OK;
    a210:	2301      	movs	r3, #1
    a212:	f88d 301f 	strb.w	r3, [sp, #31]
        }

        if ((Std_ReturnType)E_OK == ReadGroupRet)
    a216:	f89d 301f 	ldrb.w	r3, [sp, #31]
    a21a:	2b00      	cmp	r3, #0
    a21c:	d107      	bne.n	a22e <Adc_Ipw_ReadGroup+0xe0>
        {
            Adc_Ipw_WriteDataBuffer(Group, DataPtr, CoreId);
    a21e:	f89d 200d 	ldrb.w	r2, [sp, #13]
    a222:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    a226:	9902      	ldr	r1, [sp, #8]
    a228:	4618      	mov	r0, r3
    a22a:	f7ff f949 	bl	94c0 <Adc_Ipw_WriteDataBuffer>
        }
    }

    return ReadGroupRet;
    a22e:	f89d 301f 	ldrb.w	r3, [sp, #31]
}
    a232:	4618      	mov	r0, r3
    a234:	b009      	add	sp, #36	; 0x24
    a236:	f85d fb04 	ldr.w	pc, [sp], #4
    a23a:	bf00      	nop
    a23c:	1fff8ce8 	.word	0x1fff8ce8
    a240:	1fff8d00 	.word	0x1fff8d00
    a244:	1fff8cec 	.word	0x1fff8cec

0000a248 <Adc_Ipw_Calibrate>:

#if (ADC_CALIBRATION == STD_ON)
void Adc_Ipw_Calibrate(Adc_HwUnitType Unit,
                       Adc_CalibrationStatusType * Status,
                       uint8 CoreId)
{
    a248:	b500      	push	{lr}
    a24a:	b085      	sub	sp, #20
    a24c:	4603      	mov	r3, r0
    a24e:	9100      	str	r1, [sp, #0]
    a250:	f88d 3007 	strb.w	r3, [sp, #7]
    a254:	4613      	mov	r3, r2
    a256:	f88d 3006 	strb.w	r3, [sp, #6]
    Adc_Ip_StatusType IpStatus;
    const Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    a25a:	f89d 3006 	ldrb.w	r3, [sp, #6]
    a25e:	4a0e      	ldr	r2, [pc, #56]	; (a298 <Adc_Ipw_Calibrate+0x50>)
    a260:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a264:	681a      	ldr	r2, [r3, #0]
    a266:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a26a:	4413      	add	r3, r2
    a26c:	7c1b      	ldrb	r3, [r3, #16]
    a26e:	f88d 300f 	strb.w	r3, [sp, #15]

    Status->AdcUnitSelfTestStatus = E_OK;
    a272:	9b00      	ldr	r3, [sp, #0]
    a274:	2200      	movs	r2, #0
    a276:	701a      	strb	r2, [r3, #0]
    /* Call IPL calibration function */
    IpStatus = Adc_Ip_DoCalibration(PhysicalHwUnitId);
    a278:	f89d 300f 	ldrb.w	r3, [sp, #15]
    a27c:	4618      	mov	r0, r3
    a27e:	f7fe fdb9 	bl	8df4 <Adc_Ip_DoCalibration>
    a282:	9002      	str	r0, [sp, #8]

    if (IpStatus != ADC_IP_STATUS_SUCCESS)
    a284:	9b02      	ldr	r3, [sp, #8]
    a286:	2b00      	cmp	r3, #0
    a288:	d002      	beq.n	a290 <Adc_Ipw_Calibrate+0x48>
    {
        Status->AdcUnitSelfTestStatus = E_NOT_OK;
    a28a:	9b00      	ldr	r3, [sp, #0]
    a28c:	2201      	movs	r2, #1
    a28e:	701a      	strb	r2, [r3, #0]
    }
}
    a290:	bf00      	nop
    a292:	b005      	add	sp, #20
    a294:	f85d fb04 	ldr.w	pc, [sp], #4
    a298:	1fff8ce8 	.word	0x1fff8ce8

0000a29c <Adc_GetCoreID>:
*
* @return      uint8  the core number.
*/
uint8 Adc_GetCoreID(void)
{
    return 0U;
    a29c:	2300      	movs	r3, #0
}
    a29e:	4618      	mov	r0, r3
    a2a0:	4770      	bx	lr
    a2a2:	bf00      	nop

0000a2a4 <Adc_Ipw_UpdateQueue>:
* @return         void
*
*/
static inline void Adc_Ipw_UpdateQueue(Adc_HwUnitType Unit,
                                       uint8 CoreId)
{
    a2a4:	b500      	push	{lr}
    a2a6:	b083      	sub	sp, #12
    a2a8:	4603      	mov	r3, r0
    a2aa:	460a      	mov	r2, r1
    a2ac:	f88d 3007 	strb.w	r3, [sp, #7]
    a2b0:	4613      	mov	r3, r2
    a2b2:	f88d 3006 	strb.w	r3, [sp, #6]
#if (ADC_ENABLE_QUEUING == STD_ON)
    /* Remove current request element in queue */
    Adc_Ipw_RemoveFromQueue(Unit, 0U);
    a2b6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a2ba:	2100      	movs	r1, #0
    a2bc:	4618      	mov	r0, r3
    a2be:	f7fe fff3 	bl	92a8 <Adc_Ipw_RemoveFromQueue>
#if (ADC_ENABLE_START_STOP_GROUP_API == STD_ON)
    if (Adc_axUnitStatus[Unit].SwNormalQueueIndex > (Adc_QueueIndexType)0U)
    a2c2:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a2c6:	4a09      	ldr	r2, [pc, #36]	; (a2ec <Adc_Ipw_UpdateQueue+0x48>)
    a2c8:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    a2cc:	b29b      	uxth	r3, r3
    a2ce:	2b00      	cmp	r3, #0
    a2d0:	d007      	beq.n	a2e2 <Adc_Ipw_UpdateQueue+0x3e>
    {
        /* Start conversion if request elements are still available in queue */
        Adc_Ipw_StartNormalConversion(Unit, CoreId);
    a2d2:	f89d 2006 	ldrb.w	r2, [sp, #6]
    a2d6:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a2da:	4611      	mov	r1, r2
    a2dc:	4618      	mov	r0, r3
    a2de:	f7ff fdf1 	bl	9ec4 <Adc_Ipw_StartNormalConversion>
#else
    /* No element will be present in the queue */
    Adc_axUnitStatus[Unit].SwNormalQueueIndex = (Adc_QueueIndexType)0;
#endif /* ADC_ENABLE_QUEUING == STD_ON */
    (void)CoreId;
}
    a2e2:	bf00      	nop
    a2e4:	b003      	add	sp, #12
    a2e6:	f85d fb04 	ldr.w	pc, [sp], #4
    a2ea:	bf00      	nop
    a2ec:	1fff8d00 	.word	0x1fff8d00

0000a2f0 <Adc_Ipw_CheckConversionChannels>:
*/
static inline Std_ReturnType Adc_Ipw_CheckConversionChannels(Adc_HwUnitType Unit,
                                                            Adc_GroupType Group,
                                                            Adc_StreamNumSampleType GroupSamples,
                                                            uint8 CoreId)
{
    a2f0:	b510      	push	{r4, lr}
    a2f2:	b08a      	sub	sp, #40	; 0x28
    a2f4:	4604      	mov	r4, r0
    a2f6:	4608      	mov	r0, r1
    a2f8:	4611      	mov	r1, r2
    a2fa:	461a      	mov	r2, r3
    a2fc:	4623      	mov	r3, r4
    a2fe:	f88d 300f 	strb.w	r3, [sp, #15]
    a302:	4603      	mov	r3, r0
    a304:	f8ad 300c 	strh.w	r3, [sp, #12]
    a308:	460b      	mov	r3, r1
    a30a:	f8ad 300a 	strh.w	r3, [sp, #10]
    a30e:	4613      	mov	r3, r2
    a310:	f88d 300e 	strb.w	r3, [sp, #14]
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    a314:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a318:	4a68      	ldr	r2, [pc, #416]	; (a4bc <Adc_Ipw_CheckConversionChannels+0x1cc>)
    a31a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a31e:	68da      	ldr	r2, [r3, #12]
    a320:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    a324:	005b      	lsls	r3, r3, #1
    a326:	4413      	add	r3, r2
    a328:	881b      	ldrh	r3, [r3, #0]
    a32a:	f8ad 3024 	strh.w	r3, [sp, #36]	; 0x24
    const Adc_GroupConfigurationType * GroupPtr; /* Pointer to AdcGroup */
    Adc_ChannelIndexType CurrentChannel = Adc_axGroupStatus[Group].CurrentChannel;
    a32e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    a332:	4963      	ldr	r1, [pc, #396]	; (a4c0 <Adc_Ipw_CheckConversionChannels+0x1d0>)
    a334:	4613      	mov	r3, r2
    a336:	009b      	lsls	r3, r3, #2
    a338:	4413      	add	r3, r2
    a33a:	009b      	lsls	r3, r3, #2
    a33c:	440b      	add	r3, r1
    a33e:	3310      	adds	r3, #16
    a340:	781b      	ldrb	r3, [r3, #0]
    a342:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
    Adc_ChannelIndexType Temp;
    Adc_ChannelIndexType Index;
    uint16 ConvResult;
    Adc_ValueGroupType * ResultIndex = NULL_PTR;
    a346:	2300      	movs	r3, #0
    a348:	9307      	str	r3, [sp, #28]
    Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    a34a:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a34e:	4a5b      	ldr	r2, [pc, #364]	; (a4bc <Adc_Ipw_CheckConversionChannels+0x1cc>)
    a350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a354:	681a      	ldr	r2, [r3, #0]
    a356:	f89d 300f 	ldrb.w	r3, [sp, #15]
    a35a:	4413      	add	r3, r2
    a35c:	7c1b      	ldrb	r3, [r3, #16]
    a35e:	f88d 301b 	strb.w	r3, [sp, #27]
    Std_ReturnType Status = (Std_ReturnType)E_OK;
    a362:	2300      	movs	r3, #0
    a364:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
    const uint8 NumsBitShift = Adc_Ipw_CalculateNumsBitShift(Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcConfigPtrArr[Unit]->Resolution);
    a368:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a36c:	4a53      	ldr	r2, [pc, #332]	; (a4bc <Adc_Ipw_CheckConversionChannels+0x1cc>)
    a36e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a372:	681b      	ldr	r3, [r3, #0]
    a374:	f89d 200f 	ldrb.w	r2, [sp, #15]
    a378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a37c:	695b      	ldr	r3, [r3, #20]
    a37e:	4618      	mov	r0, r3
    a380:	f7ff fbe6 	bl	9b50 <Adc_Ipw_CalculateNumsBitShift>
    a384:	4603      	mov	r3, r0
    a386:	f88d 301a 	strb.w	r3, [sp, #26]

    /* record the result of the Channel conversion and update group status */
#if (ADC_SETCHANNEL_API == STD_ON)
    Index = Adc_axRuntimeGroupChannel[Group].ChannelCount;
#else
    Index = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AssignedChannelCount;
    a38a:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a38e:	4a4b      	ldr	r2, [pc, #300]	; (a4bc <Adc_Ipw_CheckConversionChannels+0x1cc>)
    a390:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a394:	685a      	ldr	r2, [r3, #4]
    a396:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    a39a:	2134      	movs	r1, #52	; 0x34
    a39c:	fb01 f303 	mul.w	r3, r1, r3
    a3a0:	4413      	add	r3, r2
    a3a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    a3a6:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

    GroupPtr = &(Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex]);
    a3aa:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a3ae:	4a43      	ldr	r2, [pc, #268]	; (a4bc <Adc_Ipw_CheckConversionChannels+0x1cc>)
    a3b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a3b4:	685a      	ldr	r2, [r3, #4]
    a3b6:	f8bd 3024 	ldrh.w	r3, [sp, #36]	; 0x24
    a3ba:	2134      	movs	r1, #52	; 0x34
    a3bc:	fb01 f303 	mul.w	r3, r1, r3
    a3c0:	4413      	add	r3, r2
    a3c2:	9305      	str	r3, [sp, #20]

    if (CurrentChannel <= Index)
    a3c4:	f89d 2023 	ldrb.w	r2, [sp, #35]	; 0x23
    a3c8:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    a3cc:	429a      	cmp	r2, r3
    a3ce:	d870      	bhi.n	a4b2 <Adc_Ipw_CheckConversionChannels+0x1c2>
    {
        /* Calculate the index of the first channel in the previous configuration */
        Temp = (Adc_ChannelIndexType)ADC_IPW_PREV_CHANNEL_INDEX(CurrentChannel);
    a3d0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    a3d4:	f003 030f 	and.w	r3, r3, #15
    a3d8:	b2db      	uxtb	r3, r3
    a3da:	2b00      	cmp	r3, #0
    a3dc:	d104      	bne.n	a3e8 <Adc_Ipw_CheckConversionChannels+0xf8>
    a3de:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    a3e2:	3b10      	subs	r3, #16
    a3e4:	b2db      	uxtb	r3, r3
    a3e6:	e004      	b.n	a3f2 <Adc_Ipw_CheckConversionChannels+0x102>
    a3e8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    a3ec:	f023 030f 	bic.w	r3, r3, #15
    a3f0:	b2db      	uxtb	r3, r3
    a3f2:	f88d 3013 	strb.w	r3, [sp, #19]
#if (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON)
        /* Get the result buffer pointer */
        if (FALSE == GroupPtr->StreamResultGroupMultiSets)
        {
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
            ResultIndex = &(Adc_axGroupStatus[Group].ResultsBufferPtr[Adc_axGroupStatus[Group].ResultIndex]);
    a3f6:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    a3fa:	4931      	ldr	r1, [pc, #196]	; (a4c0 <Adc_Ipw_CheckConversionChannels+0x1d0>)
    a3fc:	4613      	mov	r3, r2
    a3fe:	009b      	lsls	r3, r3, #2
    a400:	4413      	add	r3, r2
    a402:	009b      	lsls	r3, r3, #2
    a404:	440b      	add	r3, r1
    a406:	330c      	adds	r3, #12
    a408:	6819      	ldr	r1, [r3, #0]
    a40a:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    a40e:	482c      	ldr	r0, [pc, #176]	; (a4c0 <Adc_Ipw_CheckConversionChannels+0x1d0>)
    a410:	4613      	mov	r3, r2
    a412:	009b      	lsls	r3, r3, #2
    a414:	4413      	add	r3, r2
    a416:	009b      	lsls	r3, r3, #2
    a418:	4403      	add	r3, r0
    a41a:	3308      	adds	r3, #8
    a41c:	881b      	ldrh	r3, [r3, #0]
    a41e:	b29b      	uxth	r3, r3
    a420:	005b      	lsls	r3, r3, #1
    a422:	440b      	add	r3, r1
    a424:	9307      	str	r3, [sp, #28]
        {
            ResultIndex = &(Adc_axGroupStatus[Group].ResultsBufferPtr[(Adc_axGroupStatus[Group].ResultIndex * Index)]);
        }
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */

        ValidConversion = Adc_Ipw_CheckValidConversion(PhysicalHwUnitId, Temp, CurrentChannel);
    a426:	f89d 2023 	ldrb.w	r2, [sp, #35]	; 0x23
    a42a:	f89d 1013 	ldrb.w	r1, [sp, #19]
    a42e:	f89d 301b 	ldrb.w	r3, [sp, #27]
    a432:	4618      	mov	r0, r3
    a434:	f7ff fe50 	bl	a0d8 <Adc_Ipw_CheckValidConversion>
    a438:	4603      	mov	r3, r0
    a43a:	f88d 3012 	strb.w	r3, [sp, #18]

        if (TRUE == ValidConversion)
    a43e:	f89d 3012 	ldrb.w	r3, [sp, #18]
    a442:	2b00      	cmp	r3, #0
    a444:	d032      	beq.n	a4ac <Adc_Ipw_CheckConversionChannels+0x1bc>
        {
            /* For each of channels in the list of previous configuration, read data and take result into user buffer */
            for (Index = Temp; Index < CurrentChannel; Index++)
    a446:	f89d 3013 	ldrb.w	r3, [sp, #19]
    a44a:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    a44e:	e026      	b.n	a49e <Adc_Ipw_CheckConversionChannels+0x1ae>
            {
                ConvResult = Adc_Ip_GetConvData(PhysicalHwUnitId, Index - Temp);
    a450:	f89d 001b 	ldrb.w	r0, [sp, #27]
    a454:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
    a458:	f89d 3013 	ldrb.w	r3, [sp, #19]
    a45c:	1ad3      	subs	r3, r2, r3
    a45e:	b2db      	uxtb	r3, r3
    a460:	4619      	mov	r1, r3
    a462:	f7fe fcaf 	bl	8dc4 <Adc_Ip_GetConvData>
    a466:	4603      	mov	r3, r0
    a468:	f8ad 3010 	strh.w	r3, [sp, #16]
                /* Assumption: the width of the register is less than 16 */
                ConvResult = ConvResult << (NumsBitShift);
    a46c:	f8bd 2010 	ldrh.w	r2, [sp, #16]
    a470:	f89d 301a 	ldrb.w	r3, [sp, #26]
    a474:	fa02 f303 	lsl.w	r3, r2, r3
    a478:	f8ad 3010 	strh.w	r3, [sp, #16]
                else
                {
                    Adc_Ipw_ReadData(GroupPtr, ResultIndex, GroupSamples, Index, ConvResult);
                }
#else
                Adc_Ipw_ReadData(GroupPtr, ResultIndex, GroupSamples, Index, ConvResult);
    a47c:	f89d 1027 	ldrb.w	r1, [sp, #39]	; 0x27
    a480:	f8bd 200a 	ldrh.w	r2, [sp, #10]
    a484:	f8bd 3010 	ldrh.w	r3, [sp, #16]
    a488:	9300      	str	r3, [sp, #0]
    a48a:	460b      	mov	r3, r1
    a48c:	9907      	ldr	r1, [sp, #28]
    a48e:	9805      	ldr	r0, [sp, #20]
    a490:	f000 fa02 	bl	a898 <Adc_Ipw_ReadData>
            for (Index = Temp; Index < CurrentChannel; Index++)
    a494:	f89d 3027 	ldrb.w	r3, [sp, #39]	; 0x27
    a498:	3301      	adds	r3, #1
    a49a:	f88d 3027 	strb.w	r3, [sp, #39]	; 0x27
    a49e:	f89d 2027 	ldrb.w	r2, [sp, #39]	; 0x27
    a4a2:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
    a4a6:	429a      	cmp	r2, r3
    a4a8:	d3d2      	bcc.n	a450 <Adc_Ipw_CheckConversionChannels+0x160>
    a4aa:	e002      	b.n	a4b2 <Adc_Ipw_CheckConversionChannels+0x1c2>
#endif /* ADC_ENABLE_LIMIT_CHECK == STD_ON */
            }
        }
        else
        {
            Status = (Std_ReturnType)E_NOT_OK;
    a4ac:	2301      	movs	r3, #1
    a4ae:	f88d 3026 	strb.w	r3, [sp, #38]	; 0x26
        }
    }

    return Status;
    a4b2:	f89d 3026 	ldrb.w	r3, [sp, #38]	; 0x26
}
    a4b6:	4618      	mov	r0, r3
    a4b8:	b00a      	add	sp, #40	; 0x28
    a4ba:	bd10      	pop	{r4, pc}
    a4bc:	1fff8ce8 	.word	0x1fff8ce8
    a4c0:	1fff8cec 	.word	0x1fff8cec

0000a4c4 <Adc_Ipw_RestartConversion>:
* @return         void
*/
static inline void Adc_Ipw_RestartConversion(Adc_HwUnitType Unit,
                                             Adc_GroupType Group,
                                             uint8 CoreId)
{
    a4c4:	b500      	push	{lr}
    a4c6:	b087      	sub	sp, #28
    a4c8:	4603      	mov	r3, r0
    a4ca:	f88d 300f 	strb.w	r3, [sp, #15]
    a4ce:	460b      	mov	r3, r1
    a4d0:	f8ad 300c 	strh.w	r3, [sp, #12]
    a4d4:	4613      	mov	r3, r2
    a4d6:	f88d 300e 	strb.w	r3, [sp, #14]
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    a4da:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a4de:	4a33      	ldr	r2, [pc, #204]	; (a5ac <Adc_Ipw_RestartConversion+0xe8>)
    a4e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a4e4:	68da      	ldr	r2, [r3, #12]
    a4e6:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    a4ea:	005b      	lsls	r3, r3, #1
    a4ec:	4413      	add	r3, r2
    a4ee:	881b      	ldrh	r3, [r3, #0]
    a4f0:	f8ad 3016 	strh.w	r3, [sp, #22]
    const uint32 AdcDmaLogicChId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.AdcDmaChannelLogicId[Unit];
    uint16 ResultIndex;
#endif /*ADC_DMA_SUPPORTED*/
    uint8 NumChannel;
    Adc_ChannelIndexType ChannelCount;
    Adc_HwUnitType PhysicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->AdcPhysicalIdArr[Unit];
    a4f4:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a4f8:	4a2c      	ldr	r2, [pc, #176]	; (a5ac <Adc_Ipw_RestartConversion+0xe8>)
    a4fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a4fe:	681a      	ldr	r2, [r3, #0]
    a500:	f89d 300f 	ldrb.w	r3, [sp, #15]
    a504:	4413      	add	r3, r2
    a506:	7c1b      	ldrb	r3, [r3, #16]
    a508:	f88d 3015 	strb.w	r3, [sp, #21]
#if (ADC_SETCHANNEL_API == STD_ON)
    /* Get channel count in case of changing at runtime */
    ChannelCount = Adc_axRuntimeGroupChannel[Group].ChannelCount;
#else
    /* Get channel count from configuration */
    ChannelCount = Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AssignedChannelCount;
    a50c:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a510:	4a26      	ldr	r2, [pc, #152]	; (a5ac <Adc_Ipw_RestartConversion+0xe8>)
    a512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a516:	685a      	ldr	r2, [r3, #4]
    a518:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    a51c:	2134      	movs	r1, #52	; 0x34
    a51e:	fb01 f303 	mul.w	r3, r1, r3
    a522:	4413      	add	r3, r2
    a524:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    a528:	f88d 3014 	strb.w	r3, [sp, #20]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

    /* Get left channel from channel count */
    NumChannel = (uint8)ADC_IPW_CALCULATE_CHAN_NUMBER(ChannelCount);
    a52c:	f89d 3014 	ldrb.w	r3, [sp, #20]
    a530:	2b0f      	cmp	r3, #15
    a532:	d805      	bhi.n	a540 <Adc_Ipw_RestartConversion+0x7c>
    a534:	f89d 3014 	ldrb.w	r3, [sp, #20]
    a538:	f003 030f 	and.w	r3, r3, #15
    a53c:	b2db      	uxtb	r3, r3
    a53e:	e000      	b.n	a542 <Adc_Ipw_RestartConversion+0x7e>
    a540:	2310      	movs	r3, #16
    a542:	f88d 3013 	strb.w	r3, [sp, #19]
        if (FALSE == GroupPtr->AdcOptimizeDmaStream)
#endif /*  (STD_ON == ADC_OPTIMIZE_DMA_STREAMING_GROUPS) */
#endif /*ADC_DMA_SUPPORTED*/
        {
            /* Incase of the number of channels in group less than the SC1 register used then update group status and start Pdb */
            if (ChannelCount <= ADC_MAX_CHAN_COUNT)
    a546:	f89d 3014 	ldrb.w	r3, [sp, #20]
    a54a:	2b10      	cmp	r3, #16
    a54c:	d811      	bhi.n	a572 <Adc_Ipw_RestartConversion+0xae>
            {
                /* No need to re-configure channels if they are not changed */
                /* End of chain interrupt (if used) is still in last channel (= ChannelCount) */
                Adc_axGroupStatus[Group].CurrentChannel = ChannelCount;
    a54e:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    a552:	4917      	ldr	r1, [pc, #92]	; (a5b0 <Adc_Ipw_RestartConversion+0xec>)
    a554:	4613      	mov	r3, r2
    a556:	009b      	lsls	r3, r3, #2
    a558:	4413      	add	r3, r2
    a55a:	009b      	lsls	r3, r3, #2
    a55c:	440b      	add	r3, r1
    a55e:	3310      	adds	r3, #16
    a560:	f89d 2014 	ldrb.w	r2, [sp, #20]
    a564:	701a      	strb	r2, [r3, #0]

                /* Trigger PDB by software */
                Pdb_Adc_Ip_SwTrigger(PhysicalHwUnitId);
    a566:	f89d 3015 	ldrb.w	r3, [sp, #21]
    a56a:	4618      	mov	r0, r3
    a56c:	f000 fc58 	bl	ae20 <Pdb_Adc_Ip_SwTrigger>
                    Adc_Ipw_ConfigureConversion(Unit, Group, PDB_ADC_IP_SOFTWARE_TRIGGER, NumChannel, CoreId);
                }
            }
        }
    }
}
    a570:	e017      	b.n	a5a2 <Adc_Ipw_RestartConversion+0xde>
                Adc_axGroupStatus[Group].CurrentChannel = 0U;
    a572:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    a576:	490e      	ldr	r1, [pc, #56]	; (a5b0 <Adc_Ipw_RestartConversion+0xec>)
    a578:	4613      	mov	r3, r2
    a57a:	009b      	lsls	r3, r3, #2
    a57c:	4413      	add	r3, r2
    a57e:	009b      	lsls	r3, r3, #2
    a580:	440b      	add	r3, r1
    a582:	3310      	adds	r3, #16
    a584:	2200      	movs	r2, #0
    a586:	701a      	strb	r2, [r3, #0]
                    Adc_Ipw_ConfigureConversion(Unit, Group, PDB_ADC_IP_SOFTWARE_TRIGGER, NumChannel, CoreId);
    a588:	f89d 2013 	ldrb.w	r2, [sp, #19]
    a58c:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    a590:	f89d 000f 	ldrb.w	r0, [sp, #15]
    a594:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a598:	9300      	str	r3, [sp, #0]
    a59a:	4613      	mov	r3, r2
    a59c:	220f      	movs	r2, #15
    a59e:	f7ff fae1 	bl	9b64 <Adc_Ipw_ConfigureConversion>
}
    a5a2:	bf00      	nop
    a5a4:	b007      	add	sp, #28
    a5a6:	f85d fb04 	ldr.w	pc, [sp], #4
    a5aa:	bf00      	nop
    a5ac:	1fff8ce8 	.word	0x1fff8ce8
    a5b0:	1fff8cec 	.word	0x1fff8cec

0000a5b4 <Adc_Ipw_GetCurrentSampleCount>:
                                                   , Adc_HwUnitType Unit,
                                                   Adc_StreamNumSampleType GroupSamples,
                                                   uint8 CoreId
                                                #endif
                                                  )
{
    a5b4:	b084      	sub	sp, #16
    a5b6:	4603      	mov	r3, r0
    a5b8:	f8ad 3006 	strh.w	r3, [sp, #6]
    }
    else
#endif /* (STD_ON == ADC_OPTIMIZE_DMA_STREAMING_GROUPS) */
#endif /* ADC_DMA_SUPPORTED */
    {
        CurrentSampleCount = Adc_axGroupStatus[Group].ResultIndex;
    a5bc:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    a5c0:	4907      	ldr	r1, [pc, #28]	; (a5e0 <Adc_Ipw_GetCurrentSampleCount+0x2c>)
    a5c2:	4613      	mov	r3, r2
    a5c4:	009b      	lsls	r3, r3, #2
    a5c6:	4413      	add	r3, r2
    a5c8:	009b      	lsls	r3, r3, #2
    a5ca:	440b      	add	r3, r1
    a5cc:	3308      	adds	r3, #8
    a5ce:	881b      	ldrh	r3, [r3, #0]
    a5d0:	f8ad 300e 	strh.w	r3, [sp, #14]
    }

    return CurrentSampleCount;
    a5d4:	f8bd 300e 	ldrh.w	r3, [sp, #14]
}
    a5d8:	4618      	mov	r0, r3
    a5da:	b004      	add	sp, #16
    a5dc:	4770      	bx	lr
    a5de:	bf00      	nop
    a5e0:	1fff8cec 	.word	0x1fff8cec

0000a5e4 <Adc_Ipw_UpdateSoftwareGroupState>:
*/
static inline void Adc_Ipw_UpdateSoftwareGroupState(Adc_HwUnitType Unit,
                                                    Adc_GroupType Group,
                                                    Adc_StreamNumSampleType GroupSamples,
                                                    uint8 CoreId)
{
    a5e4:	b510      	push	{r4, lr}
    a5e6:	b084      	sub	sp, #16
    a5e8:	4604      	mov	r4, r0
    a5ea:	4608      	mov	r0, r1
    a5ec:	4611      	mov	r1, r2
    a5ee:	461a      	mov	r2, r3
    a5f0:	4623      	mov	r3, r4
    a5f2:	f88d 3007 	strb.w	r3, [sp, #7]
    a5f6:	4603      	mov	r3, r0
    a5f8:	f8ad 3004 	strh.w	r3, [sp, #4]
    a5fc:	460b      	mov	r3, r1
    a5fe:	f8ad 3002 	strh.w	r3, [sp, #2]
    a602:	4613      	mov	r3, r2
    a604:	f88d 3006 	strb.w	r3, [sp, #6]
    uint32 CurrentSampleCount;
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    a608:	f89d 3006 	ldrb.w	r3, [sp, #6]
    a60c:	4a4f      	ldr	r2, [pc, #316]	; (a74c <Adc_Ipw_UpdateSoftwareGroupState+0x168>)
    a60e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a612:	68da      	ldr	r2, [r3, #12]
    a614:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    a618:	005b      	lsls	r3, r3, #1
    a61a:	4413      	add	r3, r2
    a61c:	881b      	ldrh	r3, [r3, #0]
    a61e:	f8ad 300e 	strh.w	r3, [sp, #14]
    Dma_Ip_LogicChannelScatterGatherListType LocTransferList[1U];
#endif /* ADC_DMA_SUPPORTED */

    /* At least once the group was converted */
    /* It's already check for validation */
    Adc_axGroupStatus[Group].AlreadyConverted = ADC_ALREADY_CONVERTED;
    a622:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    a626:	494a      	ldr	r1, [pc, #296]	; (a750 <Adc_Ipw_UpdateSoftwareGroupState+0x16c>)
    a628:	4613      	mov	r3, r2
    a62a:	009b      	lsls	r3, r3, #2
    a62c:	4413      	add	r3, r2
    a62e:	009b      	lsls	r3, r3, #2
    a630:	440b      	add	r3, r1
    a632:	3304      	adds	r3, #4
    a634:	2201      	movs	r2, #1
    a636:	601a      	str	r2, [r3, #0]
    /* Although updating Conversion is a RMW operation, it does not need an
     * exclusive area because two simultaneous interrupts will not access the
     * same areas e.g. the interrupt for ADC1 will not have the same group as
     * an interrupt on ADC0 */
    /* Change when configuration is ADC streaming access mode */
    if (ADC_BUSY == Adc_axGroupStatus[Group].Conversion)
    a638:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    a63c:	4944      	ldr	r1, [pc, #272]	; (a750 <Adc_Ipw_UpdateSoftwareGroupState+0x16c>)
    a63e:	4613      	mov	r3, r2
    a640:	009b      	lsls	r3, r3, #2
    a642:	4413      	add	r3, r2
    a644:	009b      	lsls	r3, r3, #2
    a646:	440b      	add	r3, r1
    a648:	681b      	ldr	r3, [r3, #0]
    a64a:	2b01      	cmp	r3, #1
    a64c:	d109      	bne.n	a662 <Adc_Ipw_UpdateSoftwareGroupState+0x7e>
    {
        /* SWS_Adc_00224 */
        Adc_axGroupStatus[Group].Conversion = ADC_COMPLETED;
    a64e:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    a652:	493f      	ldr	r1, [pc, #252]	; (a750 <Adc_Ipw_UpdateSoftwareGroupState+0x16c>)
    a654:	4613      	mov	r3, r2
    a656:	009b      	lsls	r3, r3, #2
    a658:	4413      	add	r3, r2
    a65a:	009b      	lsls	r3, r3, #2
    a65c:	440b      	add	r3, r1
    a65e:	2202      	movs	r2, #2
    a660:	601a      	str	r2, [r3, #0]
    }

#if (STD_ON == ADC_OPTIMIZE_DMA_STREAMING_GROUPS)
    CurrentSampleCount = Adc_Ipw_GetCurrentSampleCount(Group, Unit, GroupSamples, CoreId);
#else
    CurrentSampleCount = Adc_Ipw_GetCurrentSampleCount(Group);
    a662:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    a666:	4618      	mov	r0, r3
    a668:	f7ff ffa4 	bl	a5b4 <Adc_Ipw_GetCurrentSampleCount>
    a66c:	9002      	str	r0, [sp, #8]
#endif /* (STD_ON == ADC_OPTIMIZE_DMA_STREAMING_GROUPS) */

    /* If buffer is full of samples */
    if (CurrentSampleCount >= GroupSamples)
    a66e:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    a672:	9a02      	ldr	r2, [sp, #8]
    a674:	429a      	cmp	r2, r3
    a676:	d35d      	bcc.n	a734 <Adc_Ipw_UpdateSoftwareGroupState+0x150>
    {
        /* Change to stream complete according to AutoSar diagram */
        Adc_axGroupStatus[Group].Conversion = ADC_STREAM_COMPLETED;
    a678:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    a67c:	4934      	ldr	r1, [pc, #208]	; (a750 <Adc_Ipw_UpdateSoftwareGroupState+0x16c>)
    a67e:	4613      	mov	r3, r2
    a680:	009b      	lsls	r3, r3, #2
    a682:	4413      	add	r3, r2
    a684:	009b      	lsls	r3, r3, #2
    a686:	440b      	add	r3, r1
    a688:	2203      	movs	r2, #3
    a68a:	601a      	str	r2, [r3, #0]

        if ((ADC_STREAM_BUFFER_LINEAR == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].BufferMode) && \
    a68c:	f89d 3006 	ldrb.w	r3, [sp, #6]
    a690:	4a2e      	ldr	r2, [pc, #184]	; (a74c <Adc_Ipw_UpdateSoftwareGroupState+0x168>)
    a692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a696:	685a      	ldr	r2, [r3, #4]
    a698:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    a69c:	2134      	movs	r1, #52	; 0x34
    a69e:	fb01 f303 	mul.w	r3, r1, r3
    a6a2:	4413      	add	r3, r2
    a6a4:	699b      	ldr	r3, [r3, #24]
    a6a6:	2b00      	cmp	r3, #0
    a6a8:	d117      	bne.n	a6da <Adc_Ipw_UpdateSoftwareGroupState+0xf6>
            (ADC_ACCESS_MODE_STREAMING == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].AccessMode) \
    a6aa:	f89d 3006 	ldrb.w	r3, [sp, #6]
    a6ae:	4a27      	ldr	r2, [pc, #156]	; (a74c <Adc_Ipw_UpdateSoftwareGroupState+0x168>)
    a6b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a6b4:	685a      	ldr	r2, [r3, #4]
    a6b6:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    a6ba:	2134      	movs	r1, #52	; 0x34
    a6bc:	fb01 f303 	mul.w	r3, r1, r3
    a6c0:	4413      	add	r3, r2
    a6c2:	685b      	ldr	r3, [r3, #4]
        if ((ADC_STREAM_BUFFER_LINEAR == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].BufferMode) && \
    a6c4:	2b01      	cmp	r3, #1
    a6c6:	d108      	bne.n	a6da <Adc_Ipw_UpdateSoftwareGroupState+0xf6>
                Pdb_Adc_Ip_DisableAndClearPdb(PhysicalHwUnitId);
            }
#endif /*  (STD_ON == ADC_OPTIMIZE_DMA_STREAMING_GROUPS) */
#endif /* ADC_DMA_SUPPORTED */
            /* Update queue and execute new start conversion request from queue if available */
            Adc_Ipw_UpdateQueue(Unit, CoreId);
    a6c8:	f89d 2006 	ldrb.w	r2, [sp, #6]
    a6cc:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a6d0:	4611      	mov	r1, r2
    a6d2:	4618      	mov	r0, r3
    a6d4:	f7ff fde6 	bl	a2a4 <Adc_Ipw_UpdateQueue>

#if (ADC_GRP_NOTIF_CAPABILITY == STD_ON)
    /* Implement user notification function if available */
    Adc_Ipw_CallNotification(Group, CoreId);
#endif /* (ADC_GRP_NOTIF_CAPABILITY == STD_ON) */
}
    a6d8:	e035      	b.n	a746 <Adc_Ipw_UpdateSoftwareGroupState+0x162>
            if (ADC_CONV_MODE_CONTINUOUS == Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex].Mode)
    a6da:	f89d 3006 	ldrb.w	r3, [sp, #6]
    a6de:	4a1b      	ldr	r2, [pc, #108]	; (a74c <Adc_Ipw_UpdateSoftwareGroupState+0x168>)
    a6e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a6e4:	685a      	ldr	r2, [r3, #4]
    a6e6:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    a6ea:	2134      	movs	r1, #52	; 0x34
    a6ec:	fb01 f303 	mul.w	r3, r1, r3
    a6f0:	4413      	add	r3, r2
    a6f2:	689b      	ldr	r3, [r3, #8]
    a6f4:	2b01      	cmp	r3, #1
    a6f6:	d114      	bne.n	a722 <Adc_Ipw_UpdateSoftwareGroupState+0x13e>
                Adc_axGroupStatus[Group].ResultIndex = 0U;
    a6f8:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    a6fc:	4914      	ldr	r1, [pc, #80]	; (a750 <Adc_Ipw_UpdateSoftwareGroupState+0x16c>)
    a6fe:	4613      	mov	r3, r2
    a700:	009b      	lsls	r3, r3, #2
    a702:	4413      	add	r3, r2
    a704:	009b      	lsls	r3, r3, #2
    a706:	440b      	add	r3, r1
    a708:	3308      	adds	r3, #8
    a70a:	2200      	movs	r2, #0
    a70c:	801a      	strh	r2, [r3, #0]
                Adc_Ipw_RestartConversion(Unit, Group, CoreId);
    a70e:	f89d 2006 	ldrb.w	r2, [sp, #6]
    a712:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    a716:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a71a:	4618      	mov	r0, r3
    a71c:	f7ff fed2 	bl	a4c4 <Adc_Ipw_RestartConversion>
}
    a720:	e011      	b.n	a746 <Adc_Ipw_UpdateSoftwareGroupState+0x162>
                Adc_Ipw_UpdateQueue(Unit, CoreId);
    a722:	f89d 2006 	ldrb.w	r2, [sp, #6]
    a726:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a72a:	4611      	mov	r1, r2
    a72c:	4618      	mov	r0, r3
    a72e:	f7ff fdb9 	bl	a2a4 <Adc_Ipw_UpdateQueue>
}
    a732:	e008      	b.n	a746 <Adc_Ipw_UpdateSoftwareGroupState+0x162>
        Adc_Ipw_RestartConversion(Unit, Group, CoreId);
    a734:	f89d 2006 	ldrb.w	r2, [sp, #6]
    a738:	f8bd 1004 	ldrh.w	r1, [sp, #4]
    a73c:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a740:	4618      	mov	r0, r3
    a742:	f7ff febf 	bl	a4c4 <Adc_Ipw_RestartConversion>
}
    a746:	bf00      	nop
    a748:	b004      	add	sp, #16
    a74a:	bd10      	pop	{r4, pc}
    a74c:	1fff8ce8 	.word	0x1fff8ce8
    a750:	1fff8cec 	.word	0x1fff8cec

0000a754 <Adc_Ipw_EndConversion>:
*/
static inline void Adc_Ipw_EndConversion(Adc_HwUnitType Unit,
                                         Adc_GroupType Group,
                                         boolean IsSoftwareConversion,
                                         uint8 CoreId)
{
    a754:	b510      	push	{r4, lr}
    a756:	b088      	sub	sp, #32
    a758:	4604      	mov	r4, r0
    a75a:	4608      	mov	r0, r1
    a75c:	4611      	mov	r1, r2
    a75e:	461a      	mov	r2, r3
    a760:	4623      	mov	r3, r4
    a762:	f88d 300f 	strb.w	r3, [sp, #15]
    a766:	4603      	mov	r3, r0
    a768:	f8ad 300c 	strh.w	r3, [sp, #12]
    a76c:	460b      	mov	r3, r1
    a76e:	f88d 300e 	strb.w	r3, [sp, #14]
    a772:	4613      	mov	r3, r2
    a774:	f88d 300b 	strb.w	r3, [sp, #11]
    const Adc_GroupType GroupIndex = Adc_apxCfgPtr[CoreId]->GroupIdToIndexMapPtr[Group];
    a778:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a77c:	4a44      	ldr	r2, [pc, #272]	; (a890 <Adc_Ipw_EndConversion+0x13c>)
    a77e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a782:	68da      	ldr	r2, [r3, #12]
    a784:	f8bd 300c 	ldrh.w	r3, [sp, #12]
    a788:	005b      	lsls	r3, r3, #1
    a78a:	4413      	add	r3, r2
    a78c:	881b      	ldrh	r3, [r3, #0]
    a78e:	f8ad 301e 	strh.w	r3, [sp, #30]
#if ((ADC_SETCHANNEL_API == STD_ON) || ((ADC_SETCHANNEL_API == STD_OFF) && (ADC_OPTIMIZE_ONESHOT_HW_TRIGGER == STD_OFF)))
    Adc_ChannelIndexType ChannelCount;
#endif /* ((ADC_SETCHANNEL_API == STD_ON) || ((ADC_SETCHANNEL_API == STD_OFF) && (ADC_OPTIMIZE_ONESHOT_HW_TRIGGER == STD_OFF))) */

    /* Get the group configuration */
    GroupPtr = &(Adc_apxCfgPtr[CoreId]->GroupsPtr[GroupIndex]);
    a792:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a796:	4a3e      	ldr	r2, [pc, #248]	; (a890 <Adc_Ipw_EndConversion+0x13c>)
    a798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    a79c:	685a      	ldr	r2, [r3, #4]
    a79e:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    a7a2:	2134      	movs	r1, #52	; 0x34
    a7a4:	fb01 f303 	mul.w	r3, r1, r3
    a7a8:	4413      	add	r3, r2
    a7aa:	9306      	str	r3, [sp, #24]
    }
    else
#endif /* (ADC_SETCHANNEL_API == STD_ON) */
    {
        /* Limit checking */
        if ((Std_ReturnType)E_OK == Adc_Ipw_CheckConversionChannels(Unit, Group, GroupPtr->NumSamples, CoreId))
    a7ac:	9b06      	ldr	r3, [sp, #24]
    a7ae:	8b9a      	ldrh	r2, [r3, #28]
    a7b0:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a7b4:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    a7b8:	f89d 000f 	ldrb.w	r0, [sp, #15]
    a7bc:	f7ff fd98 	bl	a2f0 <Adc_Ipw_CheckConversionChannels>
    a7c0:	4603      	mov	r3, r0
    a7c2:	2b00      	cmp	r3, #0
    a7c4:	d160      	bne.n	a888 <Adc_Ipw_EndConversion+0x134>
        {
#if (ADC_OPTIMIZE_ONESHOT_HW_TRIGGER == STD_OFF)
            /* Following code will not be reduced when oneshot hardware trigger optimization is not enabled */
#if (ADC_SETCHANNEL_API == STD_OFF)
            /* Channels configured when initializing */
            ChannelCount = GroupPtr->AssignedChannelCount;
    a7c6:	9b06      	ldr	r3, [sp, #24]
    a7c8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
    a7cc:	f88d 3017 	strb.w	r3, [sp, #23]
#endif /* (ADC_SETCHANNEL_API == STD_ON) */

            /* More channels in group */
            /* Both HW and SW groups are using PDB SW trigger mode to restart conversion when ChannelCount > Max SC registers */
            if (Adc_axGroupStatus[Group].CurrentChannel < ChannelCount)
    a7d0:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    a7d4:	492f      	ldr	r1, [pc, #188]	; (a894 <Adc_Ipw_EndConversion+0x140>)
    a7d6:	4613      	mov	r3, r2
    a7d8:	009b      	lsls	r3, r3, #2
    a7da:	4413      	add	r3, r2
    a7dc:	009b      	lsls	r3, r3, #2
    a7de:	440b      	add	r3, r1
    a7e0:	3310      	adds	r3, #16
    a7e2:	781b      	ldrb	r3, [r3, #0]
    a7e4:	f89d 2017 	ldrb.w	r2, [sp, #23]
    a7e8:	429a      	cmp	r2, r3
    a7ea:	d929      	bls.n	a840 <Adc_Ipw_EndConversion+0xec>
            {
                /* Get left channel */
                NumChannel = ChannelCount - Adc_axGroupStatus[Group].CurrentChannel;
    a7ec:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    a7f0:	4928      	ldr	r1, [pc, #160]	; (a894 <Adc_Ipw_EndConversion+0x140>)
    a7f2:	4613      	mov	r3, r2
    a7f4:	009b      	lsls	r3, r3, #2
    a7f6:	4413      	add	r3, r2
    a7f8:	009b      	lsls	r3, r3, #2
    a7fa:	440b      	add	r3, r1
    a7fc:	3310      	adds	r3, #16
    a7fe:	781b      	ldrb	r3, [r3, #0]
    a800:	f89d 2017 	ldrb.w	r2, [sp, #23]
    a804:	1ad3      	subs	r3, r2, r3
    a806:	f88d 3016 	strb.w	r3, [sp, #22]

                /* In case of left channels excess maximum allowed channels */
                LeftChannel = (uint8)ADC_IPW_CALCULATE_CHAN_NUMBER(NumChannel);
    a80a:	f89d 3016 	ldrb.w	r3, [sp, #22]
    a80e:	2b0f      	cmp	r3, #15
    a810:	d805      	bhi.n	a81e <Adc_Ipw_EndConversion+0xca>
    a812:	f89d 3016 	ldrb.w	r3, [sp, #22]
    a816:	f003 030f 	and.w	r3, r3, #15
    a81a:	b2db      	uxtb	r3, r3
    a81c:	e000      	b.n	a820 <Adc_Ipw_EndConversion+0xcc>
    a81e:	2310      	movs	r3, #16
    a820:	f88d 3015 	strb.w	r3, [sp, #21]

                /* Configure left channels and start more conversions */
                Adc_Ipw_ConfigureConversion(Unit, Group, PDB_ADC_IP_SOFTWARE_TRIGGER, LeftChannel, CoreId);
    a824:	f89d 2015 	ldrb.w	r2, [sp, #21]
    a828:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    a82c:	f89d 000f 	ldrb.w	r0, [sp, #15]
    a830:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a834:	9300      	str	r3, [sp, #0]
    a836:	4613      	mov	r3, r2
    a838:	220f      	movs	r2, #15
    a83a:	f7ff f993 	bl	9b64 <Adc_Ipw_ConfigureConversion>
                Adc_Ipw_HandleConversionCheckFail(Unit, Group, GroupPtr, CoreId);
            }
        }
#endif /* (ADC_ENABLE_LIMIT_CHECK == STD_ON) */
    }
}
    a83e:	e023      	b.n	a888 <Adc_Ipw_EndConversion+0x134>
                Adc_axGroupStatus[Group].ResultIndex++;
    a840:	f8bd 200c 	ldrh.w	r2, [sp, #12]
    a844:	4913      	ldr	r1, [pc, #76]	; (a894 <Adc_Ipw_EndConversion+0x140>)
    a846:	4613      	mov	r3, r2
    a848:	009b      	lsls	r3, r3, #2
    a84a:	4413      	add	r3, r2
    a84c:	009b      	lsls	r3, r3, #2
    a84e:	440b      	add	r3, r1
    a850:	3308      	adds	r3, #8
    a852:	881b      	ldrh	r3, [r3, #0]
    a854:	b29b      	uxth	r3, r3
    a856:	3301      	adds	r3, #1
    a858:	b298      	uxth	r0, r3
    a85a:	490e      	ldr	r1, [pc, #56]	; (a894 <Adc_Ipw_EndConversion+0x140>)
    a85c:	4613      	mov	r3, r2
    a85e:	009b      	lsls	r3, r3, #2
    a860:	4413      	add	r3, r2
    a862:	009b      	lsls	r3, r3, #2
    a864:	440b      	add	r3, r1
    a866:	3308      	adds	r3, #8
    a868:	4602      	mov	r2, r0
    a86a:	801a      	strh	r2, [r3, #0]
                if (TRUE == IsSoftwareConversion)
    a86c:	f89d 300e 	ldrb.w	r3, [sp, #14]
    a870:	2b00      	cmp	r3, #0
    a872:	d009      	beq.n	a888 <Adc_Ipw_EndConversion+0x134>
                    Adc_Ipw_UpdateSoftwareGroupState(Unit, Group, GroupPtr->NumSamples, CoreId);
    a874:	9b06      	ldr	r3, [sp, #24]
    a876:	8b9a      	ldrh	r2, [r3, #28]
    a878:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a87c:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    a880:	f89d 000f 	ldrb.w	r0, [sp, #15]
    a884:	f7ff feae 	bl	a5e4 <Adc_Ipw_UpdateSoftwareGroupState>
}
    a888:	bf00      	nop
    a88a:	b008      	add	sp, #32
    a88c:	bd10      	pop	{r4, pc}
    a88e:	bf00      	nop
    a890:	1fff8ce8 	.word	0x1fff8ce8
    a894:	1fff8cec 	.word	0x1fff8cec

0000a898 <Adc_Ipw_ReadData>:
static inline void Adc_Ipw_ReadData(const Adc_GroupConfigurationType * GroupPtr,
                                    Adc_ValueGroupType * ResultPtr,
                                    const Adc_StreamNumSampleType GroupSamples,
                                    const Adc_ChannelIndexType Index,
                                    const uint16 ConvResult)
{
    a898:	b084      	sub	sp, #16
    a89a:	9003      	str	r0, [sp, #12]
    a89c:	9102      	str	r1, [sp, #8]
    a89e:	4611      	mov	r1, r2
    a8a0:	461a      	mov	r2, r3
    a8a2:	460b      	mov	r3, r1
    a8a4:	f8ad 3006 	strh.w	r3, [sp, #6]
    a8a8:	4613      	mov	r3, r2
    a8aa:	f88d 3005 	strb.w	r3, [sp, #5]
#if (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON)
    if (FALSE == GroupPtr->StreamResultGroupMultiSets)
    {
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
        ResultPtr[(Index * GroupSamples)] = ConvResult;
    a8ae:	f89d 3005 	ldrb.w	r3, [sp, #5]
    a8b2:	f8bd 2006 	ldrh.w	r2, [sp, #6]
    a8b6:	fb02 f303 	mul.w	r3, r2, r3
    a8ba:	005b      	lsls	r3, r3, #1
    a8bc:	9a02      	ldr	r2, [sp, #8]
    a8be:	4413      	add	r3, r2
    a8c0:	f8bd 2010 	ldrh.w	r2, [sp, #16]
    a8c4:	801a      	strh	r2, [r3, #0]
    else
    {
        ResultPtr[Index] = ConvResult;
    }
#endif /* (ADC_ENABLE_GROUP_STREAMING_RESULTS_REORDER == STD_ON) */
}
    a8c6:	bf00      	nop
    a8c8:	b004      	add	sp, #16
    a8ca:	4770      	bx	lr

0000a8cc <Adc_Ipw_EndConversionNotification>:
* @param[in]      PhysicalAdcUnit   ADC Hardware Unit
*
* @return         void
*/
static inline void Adc_Ipw_EndConversionNotification(const Adc_HwUnitType PhysicalAdcUnit)
{
    a8cc:	b500      	push	{lr}
    a8ce:	b085      	sub	sp, #20
    a8d0:	4603      	mov	r3, r0
    a8d2:	f88d 3007 	strb.w	r3, [sp, #7]
    /* Check that ADC unit is assigned to current core partition */
    const volatile uint8 CoreId = Adc_GetCoreID();
    a8d6:	f7ff fce1 	bl	a29c <Adc_GetCoreID>
    a8da:	4603      	mov	r3, r0
    a8dc:	f88d 300b 	strb.w	r3, [sp, #11]
    const Adc_HwUnitType LogicalHwUnitId = Adc_apxCfgPtr[CoreId]->AdcIpwConfigPtr->Mapping.HwLogicalId[PhysicalAdcUnit];
    a8e0:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a8e4:	b2db      	uxtb	r3, r3
    a8e6:	461a      	mov	r2, r3
    a8e8:	4b14      	ldr	r3, [pc, #80]	; (a93c <Adc_Ipw_EndConversionNotification+0x70>)
    a8ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
    a8ee:	681a      	ldr	r2, [r3, #0]
    a8f0:	f89d 3007 	ldrb.w	r3, [sp, #7]
    a8f4:	4413      	add	r3, r2
    a8f6:	f893 3020 	ldrb.w	r3, [r3, #32]
    a8fa:	f88d 300f 	strb.w	r3, [sp, #15]
    const Adc_GroupType SwGroupId = Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueue[0U];
    a8fe:	f89d 300f 	ldrb.w	r3, [sp, #15]
    a902:	4a0f      	ldr	r2, [pc, #60]	; (a940 <Adc_Ipw_EndConversionNotification+0x74>)
    a904:	00db      	lsls	r3, r3, #3
    a906:	4413      	add	r3, r2
    a908:	885b      	ldrh	r3, [r3, #2]
    a90a:	f8ad 300c 	strh.w	r3, [sp, #12]
            Adc_Ipw_EndConversion(LogicalHwUnitId, HwGroupId, FALSE, CoreId);
        }
    }
    else
#endif /* (ADC_HW_TRIGGER_API == STD_ON) */
    if (Adc_axUnitStatus[LogicalHwUnitId].SwNormalQueueIndex > (Adc_QueueIndexType)0U)
    a90e:	f89d 300f 	ldrb.w	r3, [sp, #15]
    a912:	4a0b      	ldr	r2, [pc, #44]	; (a940 <Adc_Ipw_EndConversionNotification+0x74>)
    a914:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
    a918:	b29b      	uxth	r3, r3
    a91a:	2b00      	cmp	r3, #0
    a91c:	d009      	beq.n	a932 <Adc_Ipw_EndConversionNotification+0x66>
            Adc_Ipw_EndDmaConversion(LogicalHwUnitId, SwGroupId, TRUE, CoreId);
        }
        else
#endif /* ADC_DMA_SUPPORTED */
        {
            Adc_Ipw_EndConversion(LogicalHwUnitId, SwGroupId, TRUE, CoreId);
    a91e:	f89d 300b 	ldrb.w	r3, [sp, #11]
    a922:	b2db      	uxtb	r3, r3
    a924:	f8bd 100c 	ldrh.w	r1, [sp, #12]
    a928:	f89d 000f 	ldrb.w	r0, [sp, #15]
    a92c:	2201      	movs	r2, #1
    a92e:	f7ff ff11 	bl	a754 <Adc_Ipw_EndConversion>
    else
    {
        ; /* Empty else branch to avoid MISRA */
    }
#endif /* (ADC_HW_TRIGGER_API == STD_ON) */
}
    a932:	bf00      	nop
    a934:	b005      	add	sp, #20
    a936:	f85d fb04 	ldr.w	pc, [sp], #4
    a93a:	bf00      	nop
    a93c:	1fff8ce8 	.word	0x1fff8ce8
    a940:	1fff8d00 	.word	0x1fff8d00

0000a944 <Adc_Ipw_Adc1EndConversionNotification>:
*
* @return         void
*
*/
void Adc_Ipw_Adc1EndConversionNotification(const uint8 ControlChanIdx)
{
    a944:	b500      	push	{lr}
    a946:	b085      	sub	sp, #20
    a948:	4603      	mov	r3, r0
    a94a:	f88d 3007 	strb.w	r3, [sp, #7]
    const Adc_HwUnitType PhysicalAdcUnit = 1U;
    a94e:	2301      	movs	r3, #1
    a950:	f88d 300f 	strb.w	r3, [sp, #15]

    (void)ControlChanIdx;

    Adc_Ipw_EndConversionNotification(PhysicalAdcUnit);
    a954:	f89d 300f 	ldrb.w	r3, [sp, #15]
    a958:	4618      	mov	r0, r3
    a95a:	f7ff ffb7 	bl	a8cc <Adc_Ipw_EndConversionNotification>
}
    a95e:	bf00      	nop
    a960:	b005      	add	sp, #20
    a962:	f85d fb04 	ldr.w	pc, [sp], #4
    a966:	bf00      	nop

0000a968 <Pdb_Adc_HwAcc_SetAdcPretriggerMask>:

static inline void Pdb_Adc_HwAcc_SetAdcPretriggerMask(PDB_Type * const Base,
                                                      const uint8 ChanIdx,
                                                      const uint32 Mask,
                                                      const boolean Value)
{
    a968:	b084      	sub	sp, #16
    a96a:	9003      	str	r0, [sp, #12]
    a96c:	9201      	str	r2, [sp, #4]
    a96e:	461a      	mov	r2, r3
    a970:	460b      	mov	r3, r1
    a972:	f88d 300b 	strb.w	r3, [sp, #11]
    a976:	4613      	mov	r3, r2
    a978:	f88d 300a 	strb.w	r3, [sp, #10]
    /* Set C1 register of a channel based on mask */
    if (Value == TRUE)
    a97c:	f89d 300a 	ldrb.w	r3, [sp, #10]
    a980:	2b00      	cmp	r3, #0
    a982:	d016      	beq.n	a9b2 <Pdb_Adc_HwAcc_SetAdcPretriggerMask+0x4a>
    {
        Base->CH[ChanIdx].C1 |= Mask;
    a984:	f89d 200b 	ldrb.w	r2, [sp, #11]
    a988:	9903      	ldr	r1, [sp, #12]
    a98a:	4613      	mov	r3, r2
    a98c:	009b      	lsls	r3, r3, #2
    a98e:	4413      	add	r3, r2
    a990:	00db      	lsls	r3, r3, #3
    a992:	440b      	add	r3, r1
    a994:	3310      	adds	r3, #16
    a996:	6819      	ldr	r1, [r3, #0]
    a998:	f89d 200b 	ldrb.w	r2, [sp, #11]
    a99c:	9b01      	ldr	r3, [sp, #4]
    a99e:	4319      	orrs	r1, r3
    a9a0:	9803      	ldr	r0, [sp, #12]
    a9a2:	4613      	mov	r3, r2
    a9a4:	009b      	lsls	r3, r3, #2
    a9a6:	4413      	add	r3, r2
    a9a8:	00db      	lsls	r3, r3, #3
    a9aa:	4403      	add	r3, r0
    a9ac:	3310      	adds	r3, #16
    a9ae:	6019      	str	r1, [r3, #0]
    }
    else
    {
        Base->CH[ChanIdx].C1 &= ~(Mask);
    }
}
    a9b0:	e016      	b.n	a9e0 <Pdb_Adc_HwAcc_SetAdcPretriggerMask+0x78>
        Base->CH[ChanIdx].C1 &= ~(Mask);
    a9b2:	f89d 200b 	ldrb.w	r2, [sp, #11]
    a9b6:	9903      	ldr	r1, [sp, #12]
    a9b8:	4613      	mov	r3, r2
    a9ba:	009b      	lsls	r3, r3, #2
    a9bc:	4413      	add	r3, r2
    a9be:	00db      	lsls	r3, r3, #3
    a9c0:	440b      	add	r3, r1
    a9c2:	3310      	adds	r3, #16
    a9c4:	6819      	ldr	r1, [r3, #0]
    a9c6:	9b01      	ldr	r3, [sp, #4]
    a9c8:	43db      	mvns	r3, r3
    a9ca:	f89d 200b 	ldrb.w	r2, [sp, #11]
    a9ce:	4019      	ands	r1, r3
    a9d0:	9803      	ldr	r0, [sp, #12]
    a9d2:	4613      	mov	r3, r2
    a9d4:	009b      	lsls	r3, r3, #2
    a9d6:	4413      	add	r3, r2
    a9d8:	00db      	lsls	r3, r3, #3
    a9da:	4403      	add	r3, r0
    a9dc:	3310      	adds	r3, #16
    a9de:	6019      	str	r1, [r3, #0]
}
    a9e0:	bf00      	nop
    a9e2:	b004      	add	sp, #16
    a9e4:	4770      	bx	lr

0000a9e6 <Pdb_Adc_HwAcc_DisablePdb>:

static inline void Pdb_Adc_HwAcc_DisablePdb(PDB_Type * const Base)
{
    a9e6:	b082      	sub	sp, #8
    a9e8:	9001      	str	r0, [sp, #4]
    /* Disable PDB by clearing PDBEN bit of SC register */
    Base->SC &= ~(PDB_SC_PDBEN_MASK);
    a9ea:	9b01      	ldr	r3, [sp, #4]
    a9ec:	681b      	ldr	r3, [r3, #0]
    a9ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
    a9f2:	9b01      	ldr	r3, [sp, #4]
    a9f4:	601a      	str	r2, [r3, #0]
}
    a9f6:	bf00      	nop
    a9f8:	b002      	add	sp, #8
    a9fa:	4770      	bx	lr

0000a9fc <Pdb_Adc_HwAcc_SetContinuousMode>:

static inline void Pdb_Adc_HwAcc_SetContinuousMode(PDB_Type * const Base,
                                                   const boolean State)
{
    a9fc:	b082      	sub	sp, #8
    a9fe:	9001      	str	r0, [sp, #4]
    aa00:	460b      	mov	r3, r1
    aa02:	f88d 3003 	strb.w	r3, [sp, #3]
    /* Update ContinuousMode value found in SC register */
    if (State == TRUE)
    aa06:	f89d 3003 	ldrb.w	r3, [sp, #3]
    aa0a:	2b00      	cmp	r3, #0
    aa0c:	d006      	beq.n	aa1c <Pdb_Adc_HwAcc_SetContinuousMode+0x20>
    {
        Base->SC |= PDB_SC_CONT_MASK;
    aa0e:	9b01      	ldr	r3, [sp, #4]
    aa10:	681b      	ldr	r3, [r3, #0]
    aa12:	f043 0202 	orr.w	r2, r3, #2
    aa16:	9b01      	ldr	r3, [sp, #4]
    aa18:	601a      	str	r2, [r3, #0]
    }
    else
    {
        Base->SC &= ~(PDB_SC_CONT_MASK);
    }
}
    aa1a:	e005      	b.n	aa28 <Pdb_Adc_HwAcc_SetContinuousMode+0x2c>
        Base->SC &= ~(PDB_SC_CONT_MASK);
    aa1c:	9b01      	ldr	r3, [sp, #4]
    aa1e:	681b      	ldr	r3, [r3, #0]
    aa20:	f023 0202 	bic.w	r2, r3, #2
    aa24:	9b01      	ldr	r3, [sp, #4]
    aa26:	601a      	str	r2, [r3, #0]
}
    aa28:	bf00      	nop
    aa2a:	b002      	add	sp, #8
    aa2c:	4770      	bx	lr

0000aa2e <Pdb_Adc_HwAcc_ConfigAdcPretriggers>:

static inline void Pdb_Adc_HwAcc_ConfigAdcPretriggers(PDB_Type * const Base,
                                                      const uint8 ChanIdx,
                                                      const Pdb_Adc_Ip_PretriggersConfigType * const Config)
{
    aa2e:	b086      	sub	sp, #24
    aa30:	9003      	str	r0, [sp, #12]
    aa32:	460b      	mov	r3, r1
    aa34:	9201      	str	r2, [sp, #4]
    aa36:	f88d 300b 	strb.w	r3, [sp, #11]
    /* Configure all channel's pretriggers by updating all fields of the C1 register */
    uint32 C1Reg = Base->CH[ChanIdx].C1;
    aa3a:	f89d 200b 	ldrb.w	r2, [sp, #11]
    aa3e:	9903      	ldr	r1, [sp, #12]
    aa40:	4613      	mov	r3, r2
    aa42:	009b      	lsls	r3, r3, #2
    aa44:	4413      	add	r3, r2
    aa46:	00db      	lsls	r3, r3, #3
    aa48:	440b      	add	r3, r1
    aa4a:	3310      	adds	r3, #16
    aa4c:	681b      	ldr	r3, [r3, #0]
    aa4e:	9305      	str	r3, [sp, #20]
    C1Reg &= ~(PDB_C1_EN_MASK | PDB_C1_TOS_MASK | PDB_C1_BB_MASK);
    aa50:	9b05      	ldr	r3, [sp, #20]
    aa52:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
    aa56:	9305      	str	r3, [sp, #20]
    C1Reg |= PDB_C1_EN(Config->EnableMask);
    aa58:	9b01      	ldr	r3, [sp, #4]
    aa5a:	781b      	ldrb	r3, [r3, #0]
    aa5c:	461a      	mov	r2, r3
    aa5e:	9b05      	ldr	r3, [sp, #20]
    aa60:	4313      	orrs	r3, r2
    aa62:	9305      	str	r3, [sp, #20]
    C1Reg |= PDB_C1_TOS(Config->EnableDelayMask);
    aa64:	9b01      	ldr	r3, [sp, #4]
    aa66:	785b      	ldrb	r3, [r3, #1]
    aa68:	021b      	lsls	r3, r3, #8
    aa6a:	b29b      	uxth	r3, r3
    aa6c:	9a05      	ldr	r2, [sp, #20]
    aa6e:	4313      	orrs	r3, r2
    aa70:	9305      	str	r3, [sp, #20]
    C1Reg |= PDB_C1_BB(Config->BackToBackEnableMask);
    aa72:	9b01      	ldr	r3, [sp, #4]
    aa74:	789b      	ldrb	r3, [r3, #2]
    aa76:	041b      	lsls	r3, r3, #16
    aa78:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    aa7c:	9a05      	ldr	r2, [sp, #20]
    aa7e:	4313      	orrs	r3, r2
    aa80:	9305      	str	r3, [sp, #20]
    Base->CH[ChanIdx].C1 = C1Reg;
    aa82:	f89d 200b 	ldrb.w	r2, [sp, #11]
    aa86:	9903      	ldr	r1, [sp, #12]
    aa88:	4613      	mov	r3, r2
    aa8a:	009b      	lsls	r3, r3, #2
    aa8c:	4413      	add	r3, r2
    aa8e:	00db      	lsls	r3, r3, #3
    aa90:	440b      	add	r3, r1
    aa92:	3310      	adds	r3, #16
    aa94:	9a05      	ldr	r2, [sp, #20]
    aa96:	601a      	str	r2, [r3, #0]
}
    aa98:	bf00      	nop
    aa9a:	b006      	add	sp, #24
    aa9c:	4770      	bx	lr

0000aa9e <Pdb_Adc_HwAcc_ClearAdcPretriggerFlags>:

static inline void Pdb_Adc_HwAcc_ClearAdcPretriggerFlags(PDB_Type * const Base,
                                                         const uint8 ChanIdx,
                                                         const uint16 PretriggMask)
{
    aa9e:	b082      	sub	sp, #8
    aaa0:	9001      	str	r0, [sp, #4]
    aaa2:	460b      	mov	r3, r1
    aaa4:	f88d 3003 	strb.w	r3, [sp, #3]
    aaa8:	4613      	mov	r3, r2
    aaaa:	f8ad 3000 	strh.w	r3, [sp]
    /* Clear pretrigger status flags found in S register based on PretriggMask */
    Base->CH[ChanIdx].S &= ~PDB_S_CF(PretriggMask);
    aaae:	f89d 2003 	ldrb.w	r2, [sp, #3]
    aab2:	9901      	ldr	r1, [sp, #4]
    aab4:	4613      	mov	r3, r2
    aab6:	009b      	lsls	r3, r3, #2
    aab8:	4413      	add	r3, r2
    aaba:	00db      	lsls	r3, r3, #3
    aabc:	440b      	add	r3, r1
    aabe:	3314      	adds	r3, #20
    aac0:	6819      	ldr	r1, [r3, #0]
    aac2:	f8bd 3000 	ldrh.w	r3, [sp]
    aac6:	041b      	lsls	r3, r3, #16
    aac8:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    aacc:	43db      	mvns	r3, r3
    aace:	f89d 2003 	ldrb.w	r2, [sp, #3]
    aad2:	4019      	ands	r1, r3
    aad4:	9801      	ldr	r0, [sp, #4]
    aad6:	4613      	mov	r3, r2
    aad8:	009b      	lsls	r3, r3, #2
    aada:	4413      	add	r3, r2
    aadc:	00db      	lsls	r3, r3, #3
    aade:	4403      	add	r3, r0
    aae0:	3314      	adds	r3, #20
    aae2:	6019      	str	r1, [r3, #0]
}
    aae4:	bf00      	nop
    aae6:	b002      	add	sp, #8
    aae8:	4770      	bx	lr

0000aaea <Pdb_Adc_Ip_Init>:
*
* @implements     Pdb_Adc_Ip_Init_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_Init(const uint32 Instance,
                     const Pdb_Adc_Ip_ConfigType * const Config)
{
    aaea:	b500      	push	{lr}
    aaec:	b087      	sub	sp, #28
    aaee:	9001      	str	r0, [sp, #4]
    aaf0:	9100      	str	r1, [sp, #0]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(Config != NULL_PTR);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    aaf2:	4a50      	ldr	r2, [pc, #320]	; (ac34 <Pdb_Adc_Ip_Init+0x14a>)
    aaf4:	9b01      	ldr	r3, [sp, #4]
    aaf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    aafa:	9303      	str	r3, [sp, #12]
    uint8 ChannelIndex;
    uint8 PretriggerIndex;
    uint32 Reg = 0u;
    aafc:	2300      	movs	r3, #0
    aafe:	9304      	str	r3, [sp, #16]

    Reg |= PDB_SC_LDMOD(Config->LoadValueMode);
    ab00:	9b00      	ldr	r3, [sp, #0]
    ab02:	681b      	ldr	r3, [r3, #0]
    ab04:	049b      	lsls	r3, r3, #18
    ab06:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
    ab0a:	9a04      	ldr	r2, [sp, #16]
    ab0c:	4313      	orrs	r3, r2
    ab0e:	9304      	str	r3, [sp, #16]
    Reg |= PDB_SC_PRESCALER(Config->PrescalerDiv);
    ab10:	9b00      	ldr	r3, [sp, #0]
    ab12:	685b      	ldr	r3, [r3, #4]
    ab14:	031b      	lsls	r3, r3, #12
    ab16:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
    ab1a:	9a04      	ldr	r2, [sp, #16]
    ab1c:	4313      	orrs	r3, r2
    ab1e:	9304      	str	r3, [sp, #16]
    Reg |= PDB_SC_MULT(Config->ClkPreMultFactor);
    ab20:	9b00      	ldr	r3, [sp, #0]
    ab22:	689b      	ldr	r3, [r3, #8]
    ab24:	009b      	lsls	r3, r3, #2
    ab26:	f003 030c 	and.w	r3, r3, #12
    ab2a:	9a04      	ldr	r2, [sp, #16]
    ab2c:	4313      	orrs	r3, r2
    ab2e:	9304      	str	r3, [sp, #16]
    Reg |= PDB_SC_TRGSEL(Config->TriggerSource);
    ab30:	9b00      	ldr	r3, [sp, #0]
    ab32:	68db      	ldr	r3, [r3, #12]
    ab34:	021b      	lsls	r3, r3, #8
    ab36:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    ab3a:	9a04      	ldr	r2, [sp, #16]
    ab3c:	4313      	orrs	r3, r2
    ab3e:	9304      	str	r3, [sp, #16]

    if (Config->ContinuousModeEnable == TRUE)
    ab40:	9b00      	ldr	r3, [sp, #0]
    ab42:	7c1b      	ldrb	r3, [r3, #16]
    ab44:	2b00      	cmp	r3, #0
    ab46:	d003      	beq.n	ab50 <Pdb_Adc_Ip_Init+0x66>
    {
        Reg |= PDB_SC_CONT_MASK;
    ab48:	9b04      	ldr	r3, [sp, #16]
    ab4a:	f043 0302 	orr.w	r3, r3, #2
    ab4e:	9304      	str	r3, [sp, #16]
    }
    if (Config->DmaEnable == TRUE)
    ab50:	9b00      	ldr	r3, [sp, #0]
    ab52:	7c5b      	ldrb	r3, [r3, #17]
    ab54:	2b00      	cmp	r3, #0
    ab56:	d003      	beq.n	ab60 <Pdb_Adc_Ip_Init+0x76>
    {
        Reg |= PDB_SC_DMAEN_MASK;
    ab58:	9b04      	ldr	r3, [sp, #16]
    ab5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    ab5e:	9304      	str	r3, [sp, #16]
    }
    if (Config->SeqErrNotification != NULL_PTR)
    ab60:	9b00      	ldr	r3, [sp, #0]
    ab62:	69db      	ldr	r3, [r3, #28]
    ab64:	2b00      	cmp	r3, #0
    ab66:	d003      	beq.n	ab70 <Pdb_Adc_Ip_Init+0x86>
    {
        Reg |= PDB_SC_PDBEIE_MASK;
    ab68:	9b04      	ldr	r3, [sp, #16]
    ab6a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    ab6e:	9304      	str	r3, [sp, #16]
    }

    Base->SC = Reg;
    ab70:	9b03      	ldr	r3, [sp, #12]
    ab72:	9a04      	ldr	r2, [sp, #16]
    ab74:	601a      	str	r2, [r3, #0]
#endif /* (STD_ON == FEATURE_PDB_HAS_INSTANCE_BACKTOBACK) */
#if  (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK)
    PDB_ADC_ConfigInterChannelBackToBack(Instance, Config->InterChannelBackToBackEnable);
#endif /* (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK) */

    Pdb_Adc_Ip_SetModulus(Instance, Config->ModValue);
    ab76:	9b00      	ldr	r3, [sp, #0]
    ab78:	8a5b      	ldrh	r3, [r3, #18]
    ab7a:	4619      	mov	r1, r3
    ab7c:	9801      	ldr	r0, [sp, #4]
    ab7e:	f000 f98f 	bl	aea0 <Pdb_Adc_Ip_SetModulus>

    if ((Config->NumChans > 0u) && (Config->ChanConfigs != NULL_PTR))
    ab82:	9b00      	ldr	r3, [sp, #0]
    ab84:	7d1b      	ldrb	r3, [r3, #20]
    ab86:	2b00      	cmp	r3, #0
    ab88:	d03e      	beq.n	ac08 <Pdb_Adc_Ip_Init+0x11e>
    ab8a:	9b00      	ldr	r3, [sp, #0]
    ab8c:	699b      	ldr	r3, [r3, #24]
    ab8e:	2b00      	cmp	r3, #0
    ab90:	d03a      	beq.n	ac08 <Pdb_Adc_Ip_Init+0x11e>
    {
        for (ChannelIndex = 0u; ChannelIndex < Config->NumChans; ChannelIndex++)
    ab92:	2300      	movs	r3, #0
    ab94:	f88d 3017 	strb.w	r3, [sp, #23]
    ab98:	e030      	b.n	abfc <Pdb_Adc_Ip_Init+0x112>
        {
            const Pdb_Adc_Ip_ChanConfigType * ChanConfig = &(Config->ChanConfigs[ChannelIndex]);
    ab9a:	9b00      	ldr	r3, [sp, #0]
    ab9c:	6999      	ldr	r1, [r3, #24]
    ab9e:	f89d 2017 	ldrb.w	r2, [sp, #23]
    aba2:	4613      	mov	r3, r2
    aba4:	009b      	lsls	r3, r3, #2
    aba6:	4413      	add	r3, r2
    aba8:	009b      	lsls	r3, r3, #2
    abaa:	440b      	add	r3, r1
    abac:	9302      	str	r3, [sp, #8]
            Pdb_Adc_HwAcc_ConfigAdcPretriggers(Base, ChanConfig->ChnIdx, &(ChanConfig->PretriggersConfig));
    abae:	9b02      	ldr	r3, [sp, #8]
    abb0:	7819      	ldrb	r1, [r3, #0]
    abb2:	9b02      	ldr	r3, [sp, #8]
    abb4:	3301      	adds	r3, #1
    abb6:	461a      	mov	r2, r3
    abb8:	9803      	ldr	r0, [sp, #12]
    abba:	f7ff ff38 	bl	aa2e <Pdb_Adc_HwAcc_ConfigAdcPretriggers>
            for (PretriggerIndex = 0u; PretriggerIndex < PDB_DLY_COUNT; PretriggerIndex++)
    abbe:	2300      	movs	r3, #0
    abc0:	f88d 3016 	strb.w	r3, [sp, #22]
    abc4:	e011      	b.n	abea <Pdb_Adc_Ip_Init+0x100>
            {
                Pdb_Adc_Ip_SetAdcPretriggerDelayValue(Instance, ChanConfig->ChnIdx, PretriggerIndex, ChanConfig->PretriggerDelays[PretriggerIndex]);
    abc6:	9b02      	ldr	r3, [sp, #8]
    abc8:	7819      	ldrb	r1, [r3, #0]
    abca:	f89d 3016 	ldrb.w	r3, [sp, #22]
    abce:	9a02      	ldr	r2, [sp, #8]
    abd0:	005b      	lsls	r3, r3, #1
    abd2:	4413      	add	r3, r2
    abd4:	889b      	ldrh	r3, [r3, #4]
    abd6:	f89d 2016 	ldrb.w	r2, [sp, #22]
    abda:	9801      	ldr	r0, [sp, #4]
    abdc:	f000 fa74 	bl	b0c8 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>
            for (PretriggerIndex = 0u; PretriggerIndex < PDB_DLY_COUNT; PretriggerIndex++)
    abe0:	f89d 3016 	ldrb.w	r3, [sp, #22]
    abe4:	3301      	adds	r3, #1
    abe6:	f88d 3016 	strb.w	r3, [sp, #22]
    abea:	f89d 3016 	ldrb.w	r3, [sp, #22]
    abee:	2b07      	cmp	r3, #7
    abf0:	d9e9      	bls.n	abc6 <Pdb_Adc_Ip_Init+0xdc>
        for (ChannelIndex = 0u; ChannelIndex < Config->NumChans; ChannelIndex++)
    abf2:	f89d 3017 	ldrb.w	r3, [sp, #23]
    abf6:	3301      	adds	r3, #1
    abf8:	f88d 3017 	strb.w	r3, [sp, #23]
    abfc:	9b00      	ldr	r3, [sp, #0]
    abfe:	7d1b      	ldrb	r3, [r3, #20]
    ac00:	f89d 2017 	ldrb.w	r2, [sp, #23]
    ac04:	429a      	cmp	r2, r3
    ac06:	d3c8      	bcc.n	ab9a <Pdb_Adc_Ip_Init+0xb0>
            }
        }
    }

    Pdb_Adc_Ip_Enable(Instance);
    ac08:	9801      	ldr	r0, [sp, #4]
    ac0a:	f000 f89b 	bl	ad44 <Pdb_Adc_Ip_Enable>

    /* Modulus and pretrigger delay values require call to LoadRegValues */
    Pdb_Adc_Ip_LoadRegValues(Instance);
    ac0e:	9801      	ldr	r0, [sp, #4]
    ac10:	f000 f92e 	bl	ae70 <Pdb_Adc_Ip_LoadRegValues>

    Pdb_Adc_Ip_axState[Instance].SeqErrNotification = Config->SeqErrNotification;
    ac14:	9b00      	ldr	r3, [sp, #0]
    ac16:	69da      	ldr	r2, [r3, #28]
    ac18:	4907      	ldr	r1, [pc, #28]	; (ac38 <Pdb_Adc_Ip_Init+0x14e>)
    ac1a:	9b01      	ldr	r3, [sp, #4]
    ac1c:	00db      	lsls	r3, r3, #3
    ac1e:	440b      	add	r3, r1
    ac20:	605a      	str	r2, [r3, #4]
    Pdb_Adc_Ip_axState[Instance].Init = TRUE;
    ac22:	4a05      	ldr	r2, [pc, #20]	; (ac38 <Pdb_Adc_Ip_Init+0x14e>)
    ac24:	9b01      	ldr	r3, [sp, #4]
    ac26:	2101      	movs	r1, #1
    ac28:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
}
    ac2c:	bf00      	nop
    ac2e:	b007      	add	sp, #28
    ac30:	f85d fb04 	ldr.w	pc, [sp], #4
    ac34:	00010f38 	.word	0x00010f38
    ac38:	1fff8da8 	.word	0x1fff8da8

0000ac3c <Pdb_Adc_Ip_DeInit>:
* This function disables it, so affects all other instances.
*
* @implements     Pdb_Adc_Ip_Deinit_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_DeInit(const uint32 Instance)
{
    ac3c:	b500      	push	{lr}
    ac3e:	b097      	sub	sp, #92	; 0x5c
    ac40:	9001      	str	r0, [sp, #4]

    Pdb_Adc_Ip_ConfigType DefaultConfig;
    Pdb_Adc_Ip_ChanConfigType ChanConfigs[PDB_CH_COUNT];
    uint8 ChannelIndex, PretriggerIndex;

    DefaultConfig.LoadValueMode = PDB_ADC_IP_LOAD_VAL_IMMEDIATELY;
    ac42:	2300      	movs	r3, #0
    ac44:	930d      	str	r3, [sp, #52]	; 0x34
    DefaultConfig.PrescalerDiv = PDB_ADC_IP_CLK_PREDIV_BY_1;
    ac46:	2300      	movs	r3, #0
    ac48:	930e      	str	r3, [sp, #56]	; 0x38
    DefaultConfig.ClkPreMultFactor = PDB_ADC_IP_CLK_PREMULT_FACT_AS_1;
    ac4a:	2300      	movs	r3, #0
    ac4c:	930f      	str	r3, [sp, #60]	; 0x3c
    DefaultConfig.TriggerSource = PDB_ADC_IP_TRIGGER_IN0;
    ac4e:	2300      	movs	r3, #0
    ac50:	9310      	str	r3, [sp, #64]	; 0x40
    DefaultConfig.ContinuousModeEnable = FALSE;
    ac52:	2300      	movs	r3, #0
    ac54:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
    DefaultConfig.DmaEnable = FALSE;
    ac58:	2300      	movs	r3, #0
    ac5a:	f88d 3045 	strb.w	r3, [sp, #69]	; 0x45
    DefaultConfig.ModValue = 0u;
    ac5e:	2300      	movs	r3, #0
    ac60:	f8ad 3046 	strh.w	r3, [sp, #70]	; 0x46
#if  (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK)
    DefaultConfig.InterChannelBackToBackEnable = FALSE;
    PDB_ADC_ConfigInterChannelBackToBack(Instance, DefaultConfig.InterChannelBackToBackEnable);
#endif /* (STD_ON == FEATURE_PDB_HAS_INTERCHANNEL_BACKTOBACK) */

    DefaultConfig.NumChans = PDB_CH_COUNT;
    ac64:	2302      	movs	r3, #2
    ac66:	f88d 3048 	strb.w	r3, [sp, #72]	; 0x48
    for (ChannelIndex = 0u; ChannelIndex < PDB_CH_COUNT; ChannelIndex++)
    ac6a:	2300      	movs	r3, #0
    ac6c:	f88d 3057 	strb.w	r3, [sp, #87]	; 0x57
    ac70:	e04d      	b.n	ad0e <Pdb_Adc_Ip_DeInit+0xd2>
    {
        ChanConfigs[ChannelIndex].ChnIdx = ChannelIndex;
    ac72:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
    ac76:	4613      	mov	r3, r2
    ac78:	009b      	lsls	r3, r3, #2
    ac7a:	4413      	add	r3, r2
    ac7c:	009b      	lsls	r3, r3, #2
    ac7e:	aa16      	add	r2, sp, #88	; 0x58
    ac80:	4413      	add	r3, r2
    ac82:	3b4c      	subs	r3, #76	; 0x4c
    ac84:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
    ac88:	701a      	strb	r2, [r3, #0]
        ChanConfigs[ChannelIndex].PretriggersConfig.EnableMask = 0u;
    ac8a:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
    ac8e:	4613      	mov	r3, r2
    ac90:	009b      	lsls	r3, r3, #2
    ac92:	4413      	add	r3, r2
    ac94:	009b      	lsls	r3, r3, #2
    ac96:	aa16      	add	r2, sp, #88	; 0x58
    ac98:	4413      	add	r3, r2
    ac9a:	3b4b      	subs	r3, #75	; 0x4b
    ac9c:	2200      	movs	r2, #0
    ac9e:	701a      	strb	r2, [r3, #0]
        ChanConfigs[ChannelIndex].PretriggersConfig.EnableDelayMask = 0u;
    aca0:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
    aca4:	4613      	mov	r3, r2
    aca6:	009b      	lsls	r3, r3, #2
    aca8:	4413      	add	r3, r2
    acaa:	009b      	lsls	r3, r3, #2
    acac:	aa16      	add	r2, sp, #88	; 0x58
    acae:	4413      	add	r3, r2
    acb0:	3b4a      	subs	r3, #74	; 0x4a
    acb2:	2200      	movs	r2, #0
    acb4:	701a      	strb	r2, [r3, #0]
        ChanConfigs[ChannelIndex].PretriggersConfig.BackToBackEnableMask = 0u;
    acb6:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
    acba:	4613      	mov	r3, r2
    acbc:	009b      	lsls	r3, r3, #2
    acbe:	4413      	add	r3, r2
    acc0:	009b      	lsls	r3, r3, #2
    acc2:	aa16      	add	r2, sp, #88	; 0x58
    acc4:	4413      	add	r3, r2
    acc6:	3b49      	subs	r3, #73	; 0x49
    acc8:	2200      	movs	r2, #0
    acca:	701a      	strb	r2, [r3, #0]
        for (PretriggerIndex = 0u; PretriggerIndex < PDB_DLY_COUNT; PretriggerIndex++)
    accc:	2300      	movs	r3, #0
    acce:	f88d 3056 	strb.w	r3, [sp, #86]	; 0x56
    acd2:	e013      	b.n	acfc <Pdb_Adc_Ip_DeInit+0xc0>
        {
            ChanConfigs[ChannelIndex].PretriggerDelays[PretriggerIndex] = 0u;
    acd4:	f89d 2057 	ldrb.w	r2, [sp, #87]	; 0x57
    acd8:	f89d 1056 	ldrb.w	r1, [sp, #86]	; 0x56
    acdc:	4613      	mov	r3, r2
    acde:	009b      	lsls	r3, r3, #2
    ace0:	4413      	add	r3, r2
    ace2:	005b      	lsls	r3, r3, #1
    ace4:	440b      	add	r3, r1
    ace6:	005b      	lsls	r3, r3, #1
    ace8:	aa16      	add	r2, sp, #88	; 0x58
    acea:	4413      	add	r3, r2
    acec:	2200      	movs	r2, #0
    acee:	f823 2c48 	strh.w	r2, [r3, #-72]
        for (PretriggerIndex = 0u; PretriggerIndex < PDB_DLY_COUNT; PretriggerIndex++)
    acf2:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
    acf6:	3301      	adds	r3, #1
    acf8:	f88d 3056 	strb.w	r3, [sp, #86]	; 0x56
    acfc:	f89d 3056 	ldrb.w	r3, [sp, #86]	; 0x56
    ad00:	2b07      	cmp	r3, #7
    ad02:	d9e7      	bls.n	acd4 <Pdb_Adc_Ip_DeInit+0x98>
    for (ChannelIndex = 0u; ChannelIndex < PDB_CH_COUNT; ChannelIndex++)
    ad04:	f89d 3057 	ldrb.w	r3, [sp, #87]	; 0x57
    ad08:	3301      	adds	r3, #1
    ad0a:	f88d 3057 	strb.w	r3, [sp, #87]	; 0x57
    ad0e:	f89d 3057 	ldrb.w	r3, [sp, #87]	; 0x57
    ad12:	2b01      	cmp	r3, #1
    ad14:	d9ad      	bls.n	ac72 <Pdb_Adc_Ip_DeInit+0x36>
        }
    }
    DefaultConfig.ChanConfigs = ChanConfigs;
    ad16:	ab03      	add	r3, sp, #12
    ad18:	9313      	str	r3, [sp, #76]	; 0x4c
    DefaultConfig.SeqErrNotification = NULL_PTR;
    ad1a:	2300      	movs	r3, #0
    ad1c:	9314      	str	r3, [sp, #80]	; 0x50

    Pdb_Adc_Ip_Init(Instance, &DefaultConfig);
    ad1e:	ab0d      	add	r3, sp, #52	; 0x34
    ad20:	4619      	mov	r1, r3
    ad22:	9801      	ldr	r0, [sp, #4]
    ad24:	f7ff fee1 	bl	aaea <Pdb_Adc_Ip_Init>

    Pdb_Adc_Ip_Disable(Instance);
    ad28:	9801      	ldr	r0, [sp, #4]
    ad2a:	f000 f823 	bl	ad74 <Pdb_Adc_Ip_Disable>

    Pdb_Adc_Ip_axState[Instance].Init = FALSE;
    ad2e:	4a04      	ldr	r2, [pc, #16]	; (ad40 <Pdb_Adc_Ip_DeInit+0x104>)
    ad30:	9b01      	ldr	r3, [sp, #4]
    ad32:	2100      	movs	r1, #0
    ad34:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
}
    ad38:	bf00      	nop
    ad3a:	b017      	add	sp, #92	; 0x5c
    ad3c:	f85d fb04 	ldr.w	pc, [sp], #4
    ad40:	1fff8da8 	.word	0x1fff8da8

0000ad44 <Pdb_Adc_Ip_Enable>:
* Description   : This function enables the PDB module, counter is on.
*
* @implements     Pdb_Adc_Ip_Enable_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_Enable(const uint32 Instance)
{
    ad44:	b500      	push	{lr}
    ad46:	b085      	sub	sp, #20
    ad48:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    ad4a:	4a09      	ldr	r2, [pc, #36]	; (ad70 <Pdb_Adc_Ip_Enable+0x2c>)
    ad4c:	9b01      	ldr	r3, [sp, #4]
    ad4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ad52:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34();
    ad54:	f001 fdbe 	bl	c8d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34>
    Base->SC |= PDB_SC_PDBEN_MASK;
    ad58:	9b03      	ldr	r3, [sp, #12]
    ad5a:	681b      	ldr	r3, [r3, #0]
    ad5c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
    ad60:	9b03      	ldr	r3, [sp, #12]
    ad62:	601a      	str	r2, [r3, #0]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34();
    ad64:	f001 fde2 	bl	c92c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34>
}
    ad68:	bf00      	nop
    ad6a:	b005      	add	sp, #20
    ad6c:	f85d fb04 	ldr.w	pc, [sp], #4
    ad70:	00010f38 	.word	0x00010f38

0000ad74 <Pdb_Adc_Ip_Disable>:
* Description   : This function disables the PDB module, counter is off.
*
* @implements     Pdb_Adc_Ip_Disable_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_Disable(const uint32 Instance)
{
    ad74:	b500      	push	{lr}
    ad76:	b085      	sub	sp, #20
    ad78:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    ad7a:	4a08      	ldr	r2, [pc, #32]	; (ad9c <Pdb_Adc_Ip_Disable+0x28>)
    ad7c:	9b01      	ldr	r3, [sp, #4]
    ad7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ad82:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35();
    ad84:	f001 fdf8 	bl	c978 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35>
    Pdb_Adc_HwAcc_DisablePdb(Base);
    ad88:	9803      	ldr	r0, [sp, #12]
    ad8a:	f7ff fe2c 	bl	a9e6 <Pdb_Adc_HwAcc_DisablePdb>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35();
    ad8e:	f001 fe1f 	bl	c9d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35>
}
    ad92:	bf00      	nop
    ad94:	b005      	add	sp, #20
    ad96:	f85d fb04 	ldr.w	pc, [sp], #4
    ad9a:	bf00      	nop
    ad9c:	00010f38 	.word	0x00010f38

0000ada0 <Pdb_Adc_Ip_SetTriggerInput>:
*
* @implements     Pdb_Adc_Ip_SetTriggerInput_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_SetTriggerInput(const uint32 Instance,
                                const Pdb_Adc_Ip_TriggerSrcType TriggerSource)
{
    ada0:	b500      	push	{lr}
    ada2:	b085      	sub	sp, #20
    ada4:	9001      	str	r0, [sp, #4]
    ada6:	9100      	str	r1, [sp, #0]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    ada8:	4a0e      	ldr	r2, [pc, #56]	; (ade4 <Pdb_Adc_Ip_SetTriggerInput+0x44>)
    adaa:	9b01      	ldr	r3, [sp, #4]
    adac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    adb0:	9303      	str	r3, [sp, #12]
    uint32 SCReg;

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36();
    adb2:	f001 fe33 	bl	ca1c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36>
    SCReg = Base->SC;
    adb6:	9b03      	ldr	r3, [sp, #12]
    adb8:	681b      	ldr	r3, [r3, #0]
    adba:	9302      	str	r3, [sp, #8]
    SCReg &= ~(PDB_SC_TRGSEL_MASK);
    adbc:	9b02      	ldr	r3, [sp, #8]
    adbe:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
    adc2:	9302      	str	r3, [sp, #8]
    SCReg |= PDB_SC_TRGSEL(TriggerSource);
    adc4:	9b00      	ldr	r3, [sp, #0]
    adc6:	021b      	lsls	r3, r3, #8
    adc8:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
    adcc:	9a02      	ldr	r2, [sp, #8]
    adce:	4313      	orrs	r3, r2
    add0:	9302      	str	r3, [sp, #8]
    Base->SC = SCReg;
    add2:	9b03      	ldr	r3, [sp, #12]
    add4:	9a02      	ldr	r2, [sp, #8]
    add6:	601a      	str	r2, [r3, #0]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36();
    add8:	f001 fe4c 	bl	ca74 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36>
}
    addc:	bf00      	nop
    adde:	b005      	add	sp, #20
    ade0:	f85d fb04 	ldr.w	pc, [sp], #4
    ade4:	00010f38 	.word	0x00010f38

0000ade8 <Pdb_Adc_Ip_SetContinuousMode>:
*
* @implements     Pdb_Adc_Ip_SetContinuousMode_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_SetContinuousMode(const uint32 Instance,
                                  const boolean State)
{
    ade8:	b500      	push	{lr}
    adea:	b085      	sub	sp, #20
    adec:	9001      	str	r0, [sp, #4]
    adee:	460b      	mov	r3, r1
    adf0:	f88d 3003 	strb.w	r3, [sp, #3]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    adf4:	4a09      	ldr	r2, [pc, #36]	; (ae1c <Pdb_Adc_Ip_SetContinuousMode+0x34>)
    adf6:	9b01      	ldr	r3, [sp, #4]
    adf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    adfc:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37();
    adfe:	f001 fe5f 	bl	cac0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37>
    Pdb_Adc_HwAcc_SetContinuousMode(Base, State);
    ae02:	f89d 3003 	ldrb.w	r3, [sp, #3]
    ae06:	4619      	mov	r1, r3
    ae08:	9803      	ldr	r0, [sp, #12]
    ae0a:	f7ff fdf7 	bl	a9fc <Pdb_Adc_HwAcc_SetContinuousMode>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37();
    ae0e:	f001 fe83 	bl	cb18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37>
}
    ae12:	bf00      	nop
    ae14:	b005      	add	sp, #20
    ae16:	f85d fb04 	ldr.w	pc, [sp], #4
    ae1a:	bf00      	nop
    ae1c:	00010f38 	.word	0x00010f38

0000ae20 <Pdb_Adc_Ip_SwTrigger>:
* triggers the PDB.
*
* @implements     Pdb_Adc_Ip_SwTrigger_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_SwTrigger(const uint32 Instance)
{
    ae20:	b500      	push	{lr}
    ae22:	b085      	sub	sp, #20
    ae24:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    ae26:	4a09      	ldr	r2, [pc, #36]	; (ae4c <Pdb_Adc_Ip_SwTrigger+0x2c>)
    ae28:	9b01      	ldr	r3, [sp, #4]
    ae2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ae2e:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38();
    ae30:	f001 fe98 	bl	cb64 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38>
    Base->SC |= PDB_SC_SWTRIG_MASK;
    ae34:	9b03      	ldr	r3, [sp, #12]
    ae36:	681b      	ldr	r3, [r3, #0]
    ae38:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
    ae3c:	9b03      	ldr	r3, [sp, #12]
    ae3e:	601a      	str	r2, [r3, #0]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38();
    ae40:	f001 febc 	bl	cbbc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38>
}
    ae44:	bf00      	nop
    ae46:	b005      	add	sp, #20
    ae48:	f85d fb04 	ldr.w	pc, [sp], #4
    ae4c:	00010f38 	.word	0x00010f38

0000ae50 <Pdb_Adc_Ip_GetTimerValue>:
* Description   : This function gets the current counter value.
*
* @implements     Pdb_Adc_Ip_GetTimerValue_Activity
* END**************************************************************************/
uint32 Pdb_Adc_Ip_GetTimerValue(const uint32 Instance)
{
    ae50:	b084      	sub	sp, #16
    ae52:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    ae54:	4a05      	ldr	r2, [pc, #20]	; (ae6c <Pdb_Adc_Ip_GetTimerValue+0x1c>)
    ae56:	9b01      	ldr	r3, [sp, #4]
    ae58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ae5c:	9303      	str	r3, [sp, #12]

    return ((Base->CNT & PDB_CNT_CNT_MASK) >> PDB_CNT_CNT_SHIFT);
    ae5e:	9b03      	ldr	r3, [sp, #12]
    ae60:	689b      	ldr	r3, [r3, #8]
    ae62:	b29b      	uxth	r3, r3
}
    ae64:	4618      	mov	r0, r3
    ae66:	b004      	add	sp, #16
    ae68:	4770      	bx	lr
    ae6a:	bf00      	nop
    ae6c:	00010f38 	.word	0x00010f38

0000ae70 <Pdb_Adc_Ip_LoadRegValues>:
* internal registers or when the PDB is disabled.
*
* @implements     Pdb_Adc_Ip_LoadRegValues_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_LoadRegValues(const uint32 Instance)
{
    ae70:	b500      	push	{lr}
    ae72:	b085      	sub	sp, #20
    ae74:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    ae76:	4a09      	ldr	r2, [pc, #36]	; (ae9c <Pdb_Adc_Ip_LoadRegValues+0x2c>)
    ae78:	9b01      	ldr	r3, [sp, #4]
    ae7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ae7e:	9303      	str	r3, [sp, #12]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    /* PDB must be enabled in order to load register values */
    DevAssert((Base->SC & PDB_SC_PDBEN_MASK) != 0u);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39();
    ae80:	f001 fec2 	bl	cc08 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39>
    Base->SC |= PDB_SC_LDOK_MASK;
    ae84:	9b03      	ldr	r3, [sp, #12]
    ae86:	681b      	ldr	r3, [r3, #0]
    ae88:	f043 0201 	orr.w	r2, r3, #1
    ae8c:	9b03      	ldr	r3, [sp, #12]
    ae8e:	601a      	str	r2, [r3, #0]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39();
    ae90:	f001 fee6 	bl	cc60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39>
}
    ae94:	bf00      	nop
    ae96:	b005      	add	sp, #20
    ae98:	f85d fb04 	ldr.w	pc, [sp], #4
    ae9c:	00010f38 	.word	0x00010f38

0000aea0 <Pdb_Adc_Ip_SetModulus>:
*
* @implements     Pdb_Adc_Ip_SetModulus_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_SetModulus(const uint32 Instance,
                           const uint16 ModVal)
{
    aea0:	b500      	push	{lr}
    aea2:	b085      	sub	sp, #20
    aea4:	9001      	str	r0, [sp, #4]
    aea6:	460b      	mov	r3, r1
    aea8:	f8ad 3002 	strh.w	r3, [sp, #2]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    aeac:	4a0d      	ldr	r2, [pc, #52]	; (aee4 <Pdb_Adc_Ip_SetModulus+0x44>)
    aeae:	9b01      	ldr	r3, [sp, #4]
    aeb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    aeb4:	9303      	str	r3, [sp, #12]
    uint32 ModReg;

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48();
    aeb6:	f002 f989 	bl	d1cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48>
    ModReg = Base->MOD;
    aeba:	9b03      	ldr	r3, [sp, #12]
    aebc:	685b      	ldr	r3, [r3, #4]
    aebe:	9302      	str	r3, [sp, #8]
    ModReg &= ~(PDB_MOD_MOD_MASK);
    aec0:	9b02      	ldr	r3, [sp, #8]
    aec2:	0c1b      	lsrs	r3, r3, #16
    aec4:	041b      	lsls	r3, r3, #16
    aec6:	9302      	str	r3, [sp, #8]
    ModReg |= PDB_MOD_MOD(ModVal);
    aec8:	f8bd 3002 	ldrh.w	r3, [sp, #2]
    aecc:	9a02      	ldr	r2, [sp, #8]
    aece:	4313      	orrs	r3, r2
    aed0:	9302      	str	r3, [sp, #8]
    Base->MOD = ModReg;
    aed2:	9b03      	ldr	r3, [sp, #12]
    aed4:	9a02      	ldr	r2, [sp, #8]
    aed6:	605a      	str	r2, [r3, #4]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48();
    aed8:	f002 f9a4 	bl	d224 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48>
}
    aedc:	bf00      	nop
    aede:	b005      	add	sp, #20
    aee0:	f85d fb04 	ldr.w	pc, [sp], #4
    aee4:	00010f38 	.word	0x00010f38

0000aee8 <Pdb_Adc_Ip_ConfigAdcPretriggers>:
* @implements     Pdb_Adc_Ip_ConfigAdcPretriggers_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_ConfigAdcPretriggers(const uint32 Instance,
                                     const uint8 ChanIdx,
                                     const Pdb_Adc_Ip_PretriggersConfigType * const Config)
{
    aee8:	b500      	push	{lr}
    aeea:	b087      	sub	sp, #28
    aeec:	9003      	str	r0, [sp, #12]
    aeee:	460b      	mov	r3, r1
    aef0:	9201      	str	r2, [sp, #4]
    aef2:	f88d 300b 	strb.w	r3, [sp, #11]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
    DevAssert(Config != NULL_PTR);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */
    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    aef6:	4a0a      	ldr	r2, [pc, #40]	; (af20 <Pdb_Adc_Ip_ConfigAdcPretriggers+0x38>)
    aef8:	9b03      	ldr	r3, [sp, #12]
    aefa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    aefe:	9305      	str	r3, [sp, #20]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41();
    af00:	f001 ff26 	bl	cd50 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41>
    Pdb_Adc_HwAcc_ConfigAdcPretriggers(Base, ChanIdx, Config);
    af04:	f89d 300b 	ldrb.w	r3, [sp, #11]
    af08:	9a01      	ldr	r2, [sp, #4]
    af0a:	4619      	mov	r1, r3
    af0c:	9805      	ldr	r0, [sp, #20]
    af0e:	f7ff fd8e 	bl	aa2e <Pdb_Adc_HwAcc_ConfigAdcPretriggers>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41();
    af12:	f001 ff49 	bl	cda8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41>
}
    af16:	bf00      	nop
    af18:	b007      	add	sp, #28
    af1a:	f85d fb04 	ldr.w	pc, [sp], #4
    af1e:	bf00      	nop
    af20:	00010f38 	.word	0x00010f38

0000af24 <Pdb_Adc_Ip_GetAdcPretriggerFlags>:
*
* @implements     Pdb_Adc_Ip_GetAdcPretriggerFlags_Activity
* END**************************************************************************/
uint32 Pdb_Adc_Ip_GetAdcPretriggerFlags(const uint32 Instance,
                                        const uint8 ChanIdx)
{
    af24:	b084      	sub	sp, #16
    af26:	9001      	str	r0, [sp, #4]
    af28:	460b      	mov	r3, r1
    af2a:	f88d 3003 	strb.w	r3, [sp, #3]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    const PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    af2e:	4a0c      	ldr	r2, [pc, #48]	; (af60 <Pdb_Adc_Ip_GetAdcPretriggerFlags+0x3c>)
    af30:	9b01      	ldr	r3, [sp, #4]
    af32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    af36:	9303      	str	r3, [sp, #12]
    uint32 Result;

    Result = Base->CH[ChanIdx].S;
    af38:	f89d 2003 	ldrb.w	r2, [sp, #3]
    af3c:	9903      	ldr	r1, [sp, #12]
    af3e:	4613      	mov	r3, r2
    af40:	009b      	lsls	r3, r3, #2
    af42:	4413      	add	r3, r2
    af44:	00db      	lsls	r3, r3, #3
    af46:	440b      	add	r3, r1
    af48:	3314      	adds	r3, #20
    af4a:	681b      	ldr	r3, [r3, #0]
    af4c:	9302      	str	r3, [sp, #8]
    Result = (Result & PDB_S_CF_MASK) >> PDB_S_CF_SHIFT;
    af4e:	9b02      	ldr	r3, [sp, #8]
    af50:	0c1b      	lsrs	r3, r3, #16
    af52:	b2db      	uxtb	r3, r3
    af54:	9302      	str	r3, [sp, #8]

    return Result;
    af56:	9b02      	ldr	r3, [sp, #8]
}
    af58:	4618      	mov	r0, r3
    af5a:	b004      	add	sp, #16
    af5c:	4770      	bx	lr
    af5e:	bf00      	nop
    af60:	00010f38 	.word	0x00010f38

0000af64 <Pdb_Adc_Ip_ClearAdcPretriggerFlags>:
* @implements     Pdb_Adc_Ip_ClearAdcPretriggerFlags_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_ClearAdcPretriggerFlags(const uint32 Instance,
                                        const uint8 ChanIdx,
                                        const uint16 PretriggMask)
{
    af64:	b500      	push	{lr}
    af66:	b085      	sub	sp, #20
    af68:	9001      	str	r0, [sp, #4]
    af6a:	460b      	mov	r3, r1
    af6c:	f88d 3003 	strb.w	r3, [sp, #3]
    af70:	4613      	mov	r3, r2
    af72:	f8ad 3000 	strh.w	r3, [sp]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    af76:	4a0a      	ldr	r2, [pc, #40]	; (afa0 <Pdb_Adc_Ip_ClearAdcPretriggerFlags+0x3c>)
    af78:	9b01      	ldr	r3, [sp, #4]
    af7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    af7e:	9303      	str	r3, [sp, #12]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46();
    af80:	f002 f880 	bl	d084 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46>
    /* Write 0 to clear */
    Pdb_Adc_HwAcc_ClearAdcPretriggerFlags(Base, ChanIdx, PretriggMask);
    af84:	f8bd 2000 	ldrh.w	r2, [sp]
    af88:	f89d 3003 	ldrb.w	r3, [sp, #3]
    af8c:	4619      	mov	r1, r3
    af8e:	9803      	ldr	r0, [sp, #12]
    af90:	f7ff fd85 	bl	aa9e <Pdb_Adc_HwAcc_ClearAdcPretriggerFlags>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46();
    af94:	f002 f8a2 	bl	d0dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46>
}
    af98:	bf00      	nop
    af9a:	b005      	add	sp, #20
    af9c:	f85d fb04 	ldr.w	pc, [sp], #4
    afa0:	00010f38 	.word	0x00010f38

0000afa4 <Pdb_Adc_Ip_SetAdcPretriggerBackToBack>:
* END**************************************************************************/
void Pdb_Adc_Ip_SetAdcPretriggerBackToBack(const uint32 Instance,
                                           const uint8 ChanIdx,
                                           const uint8 PretriggIdx,
                                           const boolean Value)
{
    afa4:	b500      	push	{lr}
    afa6:	b085      	sub	sp, #20
    afa8:	9001      	str	r0, [sp, #4]
    afaa:	4608      	mov	r0, r1
    afac:	4611      	mov	r1, r2
    afae:	461a      	mov	r2, r3
    afb0:	4603      	mov	r3, r0
    afb2:	f88d 3003 	strb.w	r3, [sp, #3]
    afb6:	460b      	mov	r3, r1
    afb8:	f88d 3002 	strb.w	r3, [sp, #2]
    afbc:	4613      	mov	r3, r2
    afbe:	f88d 3001 	strb.w	r3, [sp, #1]
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
    DevAssert(PretriggIdx < PDB_DLY_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    afc2:	4a10      	ldr	r2, [pc, #64]	; (b004 <Pdb_Adc_Ip_SetAdcPretriggerBackToBack+0x60>)
    afc4:	9b01      	ldr	r3, [sp, #4]
    afc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    afca:	9303      	str	r3, [sp, #12]
    uint32 Mask = (uint32)1u << PretriggIdx;
    afcc:	f89d 3002 	ldrb.w	r3, [sp, #2]
    afd0:	2201      	movs	r2, #1
    afd2:	fa02 f303 	lsl.w	r3, r2, r3
    afd6:	9302      	str	r3, [sp, #8]

    Mask = PDB_C1_BB(Mask);
    afd8:	9b02      	ldr	r3, [sp, #8]
    afda:	041b      	lsls	r3, r3, #16
    afdc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
    afe0:	9302      	str	r3, [sp, #8]
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42();
    afe2:	f001 ff07 	bl	cdf4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42>
    Pdb_Adc_HwAcc_SetAdcPretriggerMask(Base, ChanIdx, Mask, Value);
    afe6:	f89d 3001 	ldrb.w	r3, [sp, #1]
    afea:	f89d 1003 	ldrb.w	r1, [sp, #3]
    afee:	9a02      	ldr	r2, [sp, #8]
    aff0:	9803      	ldr	r0, [sp, #12]
    aff2:	f7ff fcb9 	bl	a968 <Pdb_Adc_HwAcc_SetAdcPretriggerMask>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42();
    aff6:	f001 ff29 	bl	ce4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42>
}
    affa:	bf00      	nop
    affc:	b005      	add	sp, #20
    affe:	f85d fb04 	ldr.w	pc, [sp], #4
    b002:	bf00      	nop
    b004:	00010f38 	.word	0x00010f38

0000b008 <Pdb_Adc_Ip_SetAdcPretriggerEnable>:
* END**************************************************************************/
void Pdb_Adc_Ip_SetAdcPretriggerEnable(const uint32 Instance,
                                       const uint8 ChanIdx,
                                       const uint8 PretriggIdx,
                                       const boolean Value)
{
    b008:	b500      	push	{lr}
    b00a:	b085      	sub	sp, #20
    b00c:	9001      	str	r0, [sp, #4]
    b00e:	4608      	mov	r0, r1
    b010:	4611      	mov	r1, r2
    b012:	461a      	mov	r2, r3
    b014:	4603      	mov	r3, r0
    b016:	f88d 3003 	strb.w	r3, [sp, #3]
    b01a:	460b      	mov	r3, r1
    b01c:	f88d 3002 	strb.w	r3, [sp, #2]
    b020:	4613      	mov	r3, r2
    b022:	f88d 3001 	strb.w	r3, [sp, #1]
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
    DevAssert(PretriggIdx < PDB_DLY_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    b026:	4a0f      	ldr	r2, [pc, #60]	; (b064 <Pdb_Adc_Ip_SetAdcPretriggerEnable+0x5c>)
    b028:	9b01      	ldr	r3, [sp, #4]
    b02a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b02e:	9303      	str	r3, [sp, #12]
    uint32 Mask = (uint32)1u << PretriggIdx;
    b030:	f89d 3002 	ldrb.w	r3, [sp, #2]
    b034:	2201      	movs	r2, #1
    b036:	fa02 f303 	lsl.w	r3, r2, r3
    b03a:	9302      	str	r3, [sp, #8]

    Mask = PDB_C1_EN(Mask);
    b03c:	9b02      	ldr	r3, [sp, #8]
    b03e:	b2db      	uxtb	r3, r3
    b040:	9302      	str	r3, [sp, #8]
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43();
    b042:	f001 ff29 	bl	ce98 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43>
    Pdb_Adc_HwAcc_SetAdcPretriggerMask(Base, ChanIdx, Mask, Value);
    b046:	f89d 3001 	ldrb.w	r3, [sp, #1]
    b04a:	f89d 1003 	ldrb.w	r1, [sp, #3]
    b04e:	9a02      	ldr	r2, [sp, #8]
    b050:	9803      	ldr	r0, [sp, #12]
    b052:	f7ff fc89 	bl	a968 <Pdb_Adc_HwAcc_SetAdcPretriggerMask>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43();
    b056:	f001 ff4b 	bl	cef0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43>
}
    b05a:	bf00      	nop
    b05c:	b005      	add	sp, #20
    b05e:	f85d fb04 	ldr.w	pc, [sp], #4
    b062:	bf00      	nop
    b064:	00010f38 	.word	0x00010f38

0000b068 <Pdb_Adc_Ip_SetAdcPretriggerDelayEnable>:
* END**************************************************************************/
void Pdb_Adc_Ip_SetAdcPretriggerDelayEnable(const uint32 Instance,
                                            const uint8 ChanIdx,
                                            const uint8 PretriggIdx,
                                            const boolean Value)
{
    b068:	b500      	push	{lr}
    b06a:	b085      	sub	sp, #20
    b06c:	9001      	str	r0, [sp, #4]
    b06e:	4608      	mov	r0, r1
    b070:	4611      	mov	r1, r2
    b072:	461a      	mov	r2, r3
    b074:	4603      	mov	r3, r0
    b076:	f88d 3003 	strb.w	r3, [sp, #3]
    b07a:	460b      	mov	r3, r1
    b07c:	f88d 3002 	strb.w	r3, [sp, #2]
    b080:	4613      	mov	r3, r2
    b082:	f88d 3001 	strb.w	r3, [sp, #1]
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
    DevAssert(PretriggIdx < PDB_DLY_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    b086:	4a0f      	ldr	r2, [pc, #60]	; (b0c4 <Pdb_Adc_Ip_SetAdcPretriggerDelayEnable+0x5c>)
    b088:	9b01      	ldr	r3, [sp, #4]
    b08a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b08e:	9303      	str	r3, [sp, #12]
    uint32 Mask = (uint32)1u << PretriggIdx;
    b090:	f89d 3002 	ldrb.w	r3, [sp, #2]
    b094:	2201      	movs	r2, #1
    b096:	fa02 f303 	lsl.w	r3, r2, r3
    b09a:	9302      	str	r3, [sp, #8]

    Mask = PDB_C1_TOS(Mask);
    b09c:	9b02      	ldr	r3, [sp, #8]
    b09e:	021b      	lsls	r3, r3, #8
    b0a0:	b29b      	uxth	r3, r3
    b0a2:	9302      	str	r3, [sp, #8]
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44();
    b0a4:	f001 ff4a 	bl	cf3c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44>
    Pdb_Adc_HwAcc_SetAdcPretriggerMask(Base, ChanIdx, Mask, Value);
    b0a8:	f89d 3001 	ldrb.w	r3, [sp, #1]
    b0ac:	f89d 1003 	ldrb.w	r1, [sp, #3]
    b0b0:	9a02      	ldr	r2, [sp, #8]
    b0b2:	9803      	ldr	r0, [sp, #12]
    b0b4:	f7ff fc58 	bl	a968 <Pdb_Adc_HwAcc_SetAdcPretriggerMask>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44();
    b0b8:	f001 ff6c 	bl	cf94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44>
}
    b0bc:	bf00      	nop
    b0be:	b005      	add	sp, #20
    b0c0:	f85d fb04 	ldr.w	pc, [sp], #4
    b0c4:	00010f38 	.word	0x00010f38

0000b0c8 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue>:
* END**************************************************************************/
void Pdb_Adc_Ip_SetAdcPretriggerDelayValue(const uint32 Instance,
                                           const uint8 ChanIdx,
                                           const uint8 PretriggIdx,
                                           const uint16 DelayValue)
{
    b0c8:	b410      	push	{r4}
    b0ca:	b085      	sub	sp, #20
    b0cc:	9001      	str	r0, [sp, #4]
    b0ce:	4608      	mov	r0, r1
    b0d0:	4611      	mov	r1, r2
    b0d2:	461a      	mov	r2, r3
    b0d4:	4603      	mov	r3, r0
    b0d6:	f88d 3003 	strb.w	r3, [sp, #3]
    b0da:	460b      	mov	r3, r1
    b0dc:	f88d 3002 	strb.w	r3, [sp, #2]
    b0e0:	4613      	mov	r3, r2
    b0e2:	f8ad 3000 	strh.w	r3, [sp]
    DevAssert(Instance < PDB_INSTANCE_COUNT);
    DevAssert(ChanIdx < PDB_CH_COUNT);
    DevAssert(PretriggIdx < PDB_DLY_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    b0e6:	4a0c      	ldr	r2, [pc, #48]	; (b118 <Pdb_Adc_Ip_SetAdcPretriggerDelayValue+0x50>)
    b0e8:	9b01      	ldr	r3, [sp, #4]
    b0ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b0ee:	9303      	str	r3, [sp, #12]

    Base->CH[ChanIdx].DLY[PretriggIdx] = PDB_DLY_DLY(DelayValue);
    b0f0:	f89d 2003 	ldrb.w	r2, [sp, #3]
    b0f4:	f89d 4002 	ldrb.w	r4, [sp, #2]
    b0f8:	f8bd 0000 	ldrh.w	r0, [sp]
    b0fc:	9903      	ldr	r1, [sp, #12]
    b0fe:	4613      	mov	r3, r2
    b100:	009b      	lsls	r3, r3, #2
    b102:	4413      	add	r3, r2
    b104:	005b      	lsls	r3, r3, #1
    b106:	4423      	add	r3, r4
    b108:	3306      	adds	r3, #6
    b10a:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
}
    b10e:	bf00      	nop
    b110:	b005      	add	sp, #20
    b112:	f85d 4b04 	ldr.w	r4, [sp], #4
    b116:	4770      	bx	lr
    b118:	00010f38 	.word	0x00010f38

0000b11c <Pdb_Adc_Ip_DisableAndClearPdb>:
* configuration and status registers.
*
* @implements     Pdb_Adc_Ip_DisableAndClearPdb_Activity
* END**************************************************************************/
void Pdb_Adc_Ip_DisableAndClearPdb(const uint32 Instance)
{
    b11c:	b500      	push	{lr}
    b11e:	b087      	sub	sp, #28
    b120:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    b122:	4a19      	ldr	r2, [pc, #100]	; (b188 <Pdb_Adc_Ip_DisableAndClearPdb+0x6c>)
    b124:	9b01      	ldr	r3, [sp, #4]
    b126:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b12a:	9304      	str	r3, [sp, #16]
    uint8 ChanIdx;
    const Pdb_Adc_Ip_PretriggersConfigType PdbPretriggsConfig = { 0u, 0u, 0u };
    b12c:	2300      	movs	r3, #0
    b12e:	f88d 300c 	strb.w	r3, [sp, #12]
    b132:	2300      	movs	r3, #0
    b134:	f88d 300d 	strb.w	r3, [sp, #13]
    b138:	2300      	movs	r3, #0
    b13a:	f88d 300e 	strb.w	r3, [sp, #14]

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40();
    b13e:	f001 fdb5 	bl	ccac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40>
    Pdb_Adc_HwAcc_DisablePdb(Base);
    b142:	9804      	ldr	r0, [sp, #16]
    b144:	f7ff fc4f 	bl	a9e6 <Pdb_Adc_HwAcc_DisablePdb>
    Pdb_Adc_HwAcc_SetContinuousMode(Base, FALSE);
    b148:	2100      	movs	r1, #0
    b14a:	9804      	ldr	r0, [sp, #16]
    b14c:	f7ff fc56 	bl	a9fc <Pdb_Adc_HwAcc_SetContinuousMode>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40();
    b150:	f001 fdd8 	bl	cd04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40>

    for (ChanIdx = 0U; ChanIdx < PDB_CH_COUNT; ChanIdx++)
    b154:	2300      	movs	r3, #0
    b156:	f88d 3017 	strb.w	r3, [sp, #23]
    b15a:	e00b      	b.n	b174 <Pdb_Adc_Ip_DisableAndClearPdb+0x58>
    {
        PDB_ADC_ResetChannel(Base, ChanIdx, &PdbPretriggsConfig);
    b15c:	aa03      	add	r2, sp, #12
    b15e:	f89d 3017 	ldrb.w	r3, [sp, #23]
    b162:	4619      	mov	r1, r3
    b164:	9804      	ldr	r0, [sp, #16]
    b166:	f000 f899 	bl	b29c <PDB_ADC_ResetChannel>
    for (ChanIdx = 0U; ChanIdx < PDB_CH_COUNT; ChanIdx++)
    b16a:	f89d 3017 	ldrb.w	r3, [sp, #23]
    b16e:	3301      	adds	r3, #1
    b170:	f88d 3017 	strb.w	r3, [sp, #23]
    b174:	f89d 3017 	ldrb.w	r3, [sp, #23]
    b178:	2b01      	cmp	r3, #1
    b17a:	d9ef      	bls.n	b15c <Pdb_Adc_Ip_DisableAndClearPdb+0x40>
    }
}
    b17c:	bf00      	nop
    b17e:	bf00      	nop
    b180:	b007      	add	sp, #28
    b182:	f85d fb04 	ldr.w	pc, [sp], #4
    b186:	bf00      	nop
    b188:	00010f38 	.word	0x00010f38

0000b18c <Pdb_Adc_Ip_IRQHandler>:
 * Description   : Handles Pdb sequence error interrupt.
 *
 * @implements     Pdb_Adc_Ip_IRQHandler_Activity
 *END*************************************************************************/
void Pdb_Adc_Ip_IRQHandler(const uint32 Instance)
{
    b18c:	b500      	push	{lr}
    b18e:	b087      	sub	sp, #28
    b190:	9001      	str	r0, [sp, #4]
#if (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON)
    DevAssert(Instance < PDB_INSTANCE_COUNT);
#endif /* (PDB_ADC_IP_DEV_ERROR_DETECT == STD_ON) */

    PDB_Type * const Base = Pdb_Adc_Ip_apxBase[Instance];
    b192:	4a40      	ldr	r2, [pc, #256]	; (b294 <Pdb_Adc_Ip_IRQHandler+0x108>)
    b194:	9b01      	ldr	r3, [sp, #4]
    b196:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b19a:	9304      	str	r3, [sp, #16]
    uint8 ChanIdx;
    uint16 SeqErrMask;

    /* Check whether the respective driver is initialized */
    if (TRUE == Pdb_Adc_Ip_axState[Instance].Init)
    b19c:	4a3e      	ldr	r2, [pc, #248]	; (b298 <Pdb_Adc_Ip_IRQHandler+0x10c>)
    b19e:	9b01      	ldr	r3, [sp, #4]
    b1a0:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
    b1a4:	2b00      	cmp	r3, #0
    b1a6:	d04d      	beq.n	b244 <Pdb_Adc_Ip_IRQHandler+0xb8>
    {
        /* CPR_RTD_00664
         * Check if the callback is not NULL since all channels use the same one (to avoid checking inside the loop).
         * Check if the interrupt not spurious (sequence error interrupt is enabled and sequence error flag is set).
         */
        if ( ((Base->SC & PDB_SC_PDBEIE_MASK) != 0u) && (Pdb_Adc_Ip_axState[Instance].SeqErrNotification != NULL_PTR) )
    b1a8:	9b04      	ldr	r3, [sp, #16]
    b1aa:	681b      	ldr	r3, [r3, #0]
    b1ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
    b1b0:	2b00      	cmp	r3, #0
    b1b2:	d06a      	beq.n	b28a <Pdb_Adc_Ip_IRQHandler+0xfe>
    b1b4:	4a38      	ldr	r2, [pc, #224]	; (b298 <Pdb_Adc_Ip_IRQHandler+0x10c>)
    b1b6:	9b01      	ldr	r3, [sp, #4]
    b1b8:	00db      	lsls	r3, r3, #3
    b1ba:	4413      	add	r3, r2
    b1bc:	685b      	ldr	r3, [r3, #4]
    b1be:	2b00      	cmp	r3, #0
    b1c0:	d063      	beq.n	b28a <Pdb_Adc_Ip_IRQHandler+0xfe>
        {
            for (ChanIdx = 0u; ChanIdx < PDB_CH_COUNT; ChanIdx++)
    b1c2:	2300      	movs	r3, #0
    b1c4:	f88d 3017 	strb.w	r3, [sp, #23]
    b1c8:	e037      	b.n	b23a <Pdb_Adc_Ip_IRQHandler+0xae>
            {
                SeqErrMask = (uint16) ((Base->CH[ChanIdx].S & PDB_S_ERR_MASK) >> PDB_S_ERR_SHIFT);
    b1ca:	f89d 2017 	ldrb.w	r2, [sp, #23]
    b1ce:	9904      	ldr	r1, [sp, #16]
    b1d0:	4613      	mov	r3, r2
    b1d2:	009b      	lsls	r3, r3, #2
    b1d4:	4413      	add	r3, r2
    b1d6:	00db      	lsls	r3, r3, #3
    b1d8:	440b      	add	r3, r1
    b1da:	3314      	adds	r3, #20
    b1dc:	681b      	ldr	r3, [r3, #0]
    b1de:	b29b      	uxth	r3, r3
    b1e0:	b2db      	uxtb	r3, r3
    b1e2:	f8ad 300e 	strh.w	r3, [sp, #14]
                if (SeqErrMask != 0u)
    b1e6:	f8bd 300e 	ldrh.w	r3, [sp, #14]
    b1ea:	2b00      	cmp	r3, #0
    b1ec:	d020      	beq.n	b230 <Pdb_Adc_Ip_IRQHandler+0xa4>
                {
                    /* Clear the sequence error flag triggered from the current channel (W0C).
                     * And call the associated callback.
                     */
                    Base->CH[ChanIdx].S &= ~(PDB_S_ERR_MASK);
    b1ee:	f89d 2017 	ldrb.w	r2, [sp, #23]
    b1f2:	9904      	ldr	r1, [sp, #16]
    b1f4:	4613      	mov	r3, r2
    b1f6:	009b      	lsls	r3, r3, #2
    b1f8:	4413      	add	r3, r2
    b1fa:	00db      	lsls	r3, r3, #3
    b1fc:	440b      	add	r3, r1
    b1fe:	3314      	adds	r3, #20
    b200:	681b      	ldr	r3, [r3, #0]
    b202:	f89d 2017 	ldrb.w	r2, [sp, #23]
    b206:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
    b20a:	9804      	ldr	r0, [sp, #16]
    b20c:	4613      	mov	r3, r2
    b20e:	009b      	lsls	r3, r3, #2
    b210:	4413      	add	r3, r2
    b212:	00db      	lsls	r3, r3, #3
    b214:	4403      	add	r3, r0
    b216:	3314      	adds	r3, #20
    b218:	6019      	str	r1, [r3, #0]
                    Pdb_Adc_Ip_axState[Instance].SeqErrNotification(ChanIdx, SeqErrMask);
    b21a:	4a1f      	ldr	r2, [pc, #124]	; (b298 <Pdb_Adc_Ip_IRQHandler+0x10c>)
    b21c:	9b01      	ldr	r3, [sp, #4]
    b21e:	00db      	lsls	r3, r3, #3
    b220:	4413      	add	r3, r2
    b222:	685b      	ldr	r3, [r3, #4]
    b224:	f8bd 100e 	ldrh.w	r1, [sp, #14]
    b228:	f89d 2017 	ldrb.w	r2, [sp, #23]
    b22c:	4610      	mov	r0, r2
    b22e:	4798      	blx	r3
            for (ChanIdx = 0u; ChanIdx < PDB_CH_COUNT; ChanIdx++)
    b230:	f89d 3017 	ldrb.w	r3, [sp, #23]
    b234:	3301      	adds	r3, #1
    b236:	f88d 3017 	strb.w	r3, [sp, #23]
    b23a:	f89d 3017 	ldrb.w	r3, [sp, #23]
    b23e:	2b01      	cmp	r3, #1
    b240:	d9c3      	bls.n	b1ca <Pdb_Adc_Ip_IRQHandler+0x3e>
            /* Clear all sequence error flags triggered from the current channel
            * by writing 0 to raised bits. */
            Base->CH[ChanIdx].S &= ~(PDB_S_ERR_MASK);
        }
    }
}
    b242:	e022      	b.n	b28a <Pdb_Adc_Ip_IRQHandler+0xfe>
        for (ChanIdx = 0u; ChanIdx < PDB_CH_COUNT; ChanIdx++)
    b244:	2300      	movs	r3, #0
    b246:	f88d 3017 	strb.w	r3, [sp, #23]
    b24a:	e01a      	b.n	b282 <Pdb_Adc_Ip_IRQHandler+0xf6>
            Base->CH[ChanIdx].S &= ~(PDB_S_ERR_MASK);
    b24c:	f89d 2017 	ldrb.w	r2, [sp, #23]
    b250:	9904      	ldr	r1, [sp, #16]
    b252:	4613      	mov	r3, r2
    b254:	009b      	lsls	r3, r3, #2
    b256:	4413      	add	r3, r2
    b258:	00db      	lsls	r3, r3, #3
    b25a:	440b      	add	r3, r1
    b25c:	3314      	adds	r3, #20
    b25e:	681b      	ldr	r3, [r3, #0]
    b260:	f89d 2017 	ldrb.w	r2, [sp, #23]
    b264:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
    b268:	9804      	ldr	r0, [sp, #16]
    b26a:	4613      	mov	r3, r2
    b26c:	009b      	lsls	r3, r3, #2
    b26e:	4413      	add	r3, r2
    b270:	00db      	lsls	r3, r3, #3
    b272:	4403      	add	r3, r0
    b274:	3314      	adds	r3, #20
    b276:	6019      	str	r1, [r3, #0]
        for (ChanIdx = 0u; ChanIdx < PDB_CH_COUNT; ChanIdx++)
    b278:	f89d 3017 	ldrb.w	r3, [sp, #23]
    b27c:	3301      	adds	r3, #1
    b27e:	f88d 3017 	strb.w	r3, [sp, #23]
    b282:	f89d 3017 	ldrb.w	r3, [sp, #23]
    b286:	2b01      	cmp	r3, #1
    b288:	d9e0      	bls.n	b24c <Pdb_Adc_Ip_IRQHandler+0xc0>
}
    b28a:	bf00      	nop
    b28c:	b007      	add	sp, #28
    b28e:	f85d fb04 	ldr.w	pc, [sp], #4
    b292:	bf00      	nop
    b294:	00010f38 	.word	0x00010f38
    b298:	1fff8da8 	.word	0x1fff8da8

0000b29c <PDB_ADC_ResetChannel>:

static inline void PDB_ADC_ResetChannel(PDB_Type * const Base,
                                        const uint8 ChanIdx,
                                        const Pdb_Adc_Ip_PretriggersConfigType * PdbPretriggsConfig)
{
    b29c:	b500      	push	{lr}
    b29e:	b085      	sub	sp, #20
    b2a0:	9003      	str	r0, [sp, #12]
    b2a2:	460b      	mov	r3, r1
    b2a4:	9201      	str	r2, [sp, #4]
    b2a6:	f88d 300b 	strb.w	r3, [sp, #11]
    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45();
    b2aa:	f001 fe99 	bl	cfe0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45>
    Pdb_Adc_HwAcc_ConfigAdcPretriggers(Base, ChanIdx, PdbPretriggsConfig);
    b2ae:	f89d 300b 	ldrb.w	r3, [sp, #11]
    b2b2:	9a01      	ldr	r2, [sp, #4]
    b2b4:	4619      	mov	r1, r3
    b2b6:	9803      	ldr	r0, [sp, #12]
    b2b8:	f7ff fbb9 	bl	aa2e <Pdb_Adc_HwAcc_ConfigAdcPretriggers>
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45();
    b2bc:	f001 febc 	bl	d038 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45>

    SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47();
    b2c0:	f001 ff32 	bl	d128 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47>
    Pdb_Adc_HwAcc_ClearAdcPretriggerFlags(Base, ChanIdx, 0xFFu);
    b2c4:	f89d 300b 	ldrb.w	r3, [sp, #11]
    b2c8:	22ff      	movs	r2, #255	; 0xff
    b2ca:	4619      	mov	r1, r3
    b2cc:	9803      	ldr	r0, [sp, #12]
    b2ce:	f7ff fbe6 	bl	aa9e <Pdb_Adc_HwAcc_ClearAdcPretriggerFlags>

    /* Clear all sequence error flags. */
    Base->CH[ChanIdx].S &= ~(PDB_S_ERR_MASK);
    b2d2:	f89d 200b 	ldrb.w	r2, [sp, #11]
    b2d6:	9903      	ldr	r1, [sp, #12]
    b2d8:	4613      	mov	r3, r2
    b2da:	009b      	lsls	r3, r3, #2
    b2dc:	4413      	add	r3, r2
    b2de:	00db      	lsls	r3, r3, #3
    b2e0:	440b      	add	r3, r1
    b2e2:	3314      	adds	r3, #20
    b2e4:	681b      	ldr	r3, [r3, #0]
    b2e6:	f89d 200b 	ldrb.w	r2, [sp, #11]
    b2ea:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
    b2ee:	9803      	ldr	r0, [sp, #12]
    b2f0:	4613      	mov	r3, r2
    b2f2:	009b      	lsls	r3, r3, #2
    b2f4:	4413      	add	r3, r2
    b2f6:	00db      	lsls	r3, r3, #3
    b2f8:	4403      	add	r3, r0
    b2fa:	3314      	adds	r3, #20
    b2fc:	6019      	str	r1, [r3, #0]
    SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47();
    b2fe:	f001 ff3f 	bl	d180 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47>
}
    b302:	bf00      	nop
    b304:	b005      	add	sp, #20
    b306:	f85d fb04 	ldr.w	pc, [sp], #4
    b30a:	bf00      	nop

0000b30c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00>:
==================================================================================================*/
#define RTE_START_SEC_CODE
#include "Rte_MemMap.h"

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00(void)
{
    b30c:	b500      	push	{lr}
    b30e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b310:	f7f5 ffe0 	bl	12d4 <Sys_GetCoreID>
    b314:	4603      	mov	r3, r0
    b316:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_00[u32CoreId])
    b318:	4a10      	ldr	r2, [pc, #64]	; (b35c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00+0x50>)
    b31a:	9b01      	ldr	r3, [sp, #4]
    b31c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b320:	2b00      	cmp	r3, #0
    b322:	d10d      	bne.n	b340 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    b324:	f7f5 fef4 	bl	1110 <Adc_schm_read_msr>
    b328:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    b32a:	9b00      	ldr	r3, [sp, #0]
    b32c:	f003 0301 	and.w	r3, r3, #1
    b330:	2b00      	cmp	r3, #0
    b332:	d100      	bne.n	b336 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    b334:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_00[u32CoreId] = msr;
    b336:	490a      	ldr	r1, [pc, #40]	; (b360 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00+0x54>)
    b338:	9b01      	ldr	r3, [sp, #4]
    b33a:	9a00      	ldr	r2, [sp, #0]
    b33c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_00[u32CoreId]++;
    b340:	4a06      	ldr	r2, [pc, #24]	; (b35c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00+0x50>)
    b342:	9b01      	ldr	r3, [sp, #4]
    b344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b348:	1c5a      	adds	r2, r3, #1
    b34a:	4904      	ldr	r1, [pc, #16]	; (b35c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_00+0x50>)
    b34c:	9b01      	ldr	r3, [sp, #4]
    b34e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    b352:	bf00      	nop
    b354:	b003      	add	sp, #12
    b356:	f85d fb04 	ldr.w	pc, [sp], #4
    b35a:	bf00      	nop
    b35c:	1fff8dbc 	.word	0x1fff8dbc
    b360:	1fff8db8 	.word	0x1fff8db8

0000b364 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00(void)
{
    b364:	b500      	push	{lr}
    b366:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b368:	f7f5 ffb4 	bl	12d4 <Sys_GetCoreID>
    b36c:	4603      	mov	r3, r0
    b36e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_00[u32CoreId]--;
    b370:	4a0d      	ldr	r2, [pc, #52]	; (b3a8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00+0x44>)
    b372:	9b01      	ldr	r3, [sp, #4]
    b374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b378:	1e5a      	subs	r2, r3, #1
    b37a:	490b      	ldr	r1, [pc, #44]	; (b3a8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00+0x44>)
    b37c:	9b01      	ldr	r3, [sp, #4]
    b37e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_00[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_00[u32CoreId]))         /*if interrupts were enabled*/
    b382:	4a0a      	ldr	r2, [pc, #40]	; (b3ac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00+0x48>)
    b384:	9b01      	ldr	r3, [sp, #4]
    b386:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b38a:	f003 0301 	and.w	r3, r3, #1
    b38e:	2b00      	cmp	r3, #0
    b390:	d106      	bne.n	b3a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00+0x3c>
    b392:	4a05      	ldr	r2, [pc, #20]	; (b3a8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00+0x44>)
    b394:	9b01      	ldr	r3, [sp, #4]
    b396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b39a:	2b00      	cmp	r3, #0
    b39c:	d100      	bne.n	b3a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_00+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    b39e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    b3a0:	bf00      	nop
    b3a2:	b003      	add	sp, #12
    b3a4:	f85d fb04 	ldr.w	pc, [sp], #4
    b3a8:	1fff8dbc 	.word	0x1fff8dbc
    b3ac:	1fff8db8 	.word	0x1fff8db8

0000b3b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01(void)
{
    b3b0:	b500      	push	{lr}
    b3b2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b3b4:	f7f5 ff8e 	bl	12d4 <Sys_GetCoreID>
    b3b8:	4603      	mov	r3, r0
    b3ba:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_01[u32CoreId])
    b3bc:	4a10      	ldr	r2, [pc, #64]	; (b400 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01+0x50>)
    b3be:	9b01      	ldr	r3, [sp, #4]
    b3c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b3c4:	2b00      	cmp	r3, #0
    b3c6:	d10d      	bne.n	b3e4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    b3c8:	f7f5 fea2 	bl	1110 <Adc_schm_read_msr>
    b3cc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    b3ce:	9b00      	ldr	r3, [sp, #0]
    b3d0:	f003 0301 	and.w	r3, r3, #1
    b3d4:	2b00      	cmp	r3, #0
    b3d6:	d100      	bne.n	b3da <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    b3d8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_01[u32CoreId] = msr;
    b3da:	490a      	ldr	r1, [pc, #40]	; (b404 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01+0x54>)
    b3dc:	9b01      	ldr	r3, [sp, #4]
    b3de:	9a00      	ldr	r2, [sp, #0]
    b3e0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_01[u32CoreId]++;
    b3e4:	4a06      	ldr	r2, [pc, #24]	; (b400 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01+0x50>)
    b3e6:	9b01      	ldr	r3, [sp, #4]
    b3e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b3ec:	1c5a      	adds	r2, r3, #1
    b3ee:	4904      	ldr	r1, [pc, #16]	; (b400 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_01+0x50>)
    b3f0:	9b01      	ldr	r3, [sp, #4]
    b3f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    b3f6:	bf00      	nop
    b3f8:	b003      	add	sp, #12
    b3fa:	f85d fb04 	ldr.w	pc, [sp], #4
    b3fe:	bf00      	nop
    b400:	1fff8dc4 	.word	0x1fff8dc4
    b404:	1fff8dc0 	.word	0x1fff8dc0

0000b408 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01(void)
{
    b408:	b500      	push	{lr}
    b40a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b40c:	f7f5 ff62 	bl	12d4 <Sys_GetCoreID>
    b410:	4603      	mov	r3, r0
    b412:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_01[u32CoreId]--;
    b414:	4a0d      	ldr	r2, [pc, #52]	; (b44c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01+0x44>)
    b416:	9b01      	ldr	r3, [sp, #4]
    b418:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b41c:	1e5a      	subs	r2, r3, #1
    b41e:	490b      	ldr	r1, [pc, #44]	; (b44c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01+0x44>)
    b420:	9b01      	ldr	r3, [sp, #4]
    b422:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_01[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_01[u32CoreId]))         /*if interrupts were enabled*/
    b426:	4a0a      	ldr	r2, [pc, #40]	; (b450 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01+0x48>)
    b428:	9b01      	ldr	r3, [sp, #4]
    b42a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b42e:	f003 0301 	and.w	r3, r3, #1
    b432:	2b00      	cmp	r3, #0
    b434:	d106      	bne.n	b444 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01+0x3c>
    b436:	4a05      	ldr	r2, [pc, #20]	; (b44c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01+0x44>)
    b438:	9b01      	ldr	r3, [sp, #4]
    b43a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b43e:	2b00      	cmp	r3, #0
    b440:	d100      	bne.n	b444 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_01+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    b442:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    b444:	bf00      	nop
    b446:	b003      	add	sp, #12
    b448:	f85d fb04 	ldr.w	pc, [sp], #4
    b44c:	1fff8dc4 	.word	0x1fff8dc4
    b450:	1fff8dc0 	.word	0x1fff8dc0

0000b454 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02(void)
{
    b454:	b500      	push	{lr}
    b456:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b458:	f7f5 ff3c 	bl	12d4 <Sys_GetCoreID>
    b45c:	4603      	mov	r3, r0
    b45e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_02[u32CoreId])
    b460:	4a10      	ldr	r2, [pc, #64]	; (b4a4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02+0x50>)
    b462:	9b01      	ldr	r3, [sp, #4]
    b464:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b468:	2b00      	cmp	r3, #0
    b46a:	d10d      	bne.n	b488 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    b46c:	f7f5 fe50 	bl	1110 <Adc_schm_read_msr>
    b470:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    b472:	9b00      	ldr	r3, [sp, #0]
    b474:	f003 0301 	and.w	r3, r3, #1
    b478:	2b00      	cmp	r3, #0
    b47a:	d100      	bne.n	b47e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    b47c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_02[u32CoreId] = msr;
    b47e:	490a      	ldr	r1, [pc, #40]	; (b4a8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02+0x54>)
    b480:	9b01      	ldr	r3, [sp, #4]
    b482:	9a00      	ldr	r2, [sp, #0]
    b484:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_02[u32CoreId]++;
    b488:	4a06      	ldr	r2, [pc, #24]	; (b4a4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02+0x50>)
    b48a:	9b01      	ldr	r3, [sp, #4]
    b48c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b490:	1c5a      	adds	r2, r3, #1
    b492:	4904      	ldr	r1, [pc, #16]	; (b4a4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_02+0x50>)
    b494:	9b01      	ldr	r3, [sp, #4]
    b496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    b49a:	bf00      	nop
    b49c:	b003      	add	sp, #12
    b49e:	f85d fb04 	ldr.w	pc, [sp], #4
    b4a2:	bf00      	nop
    b4a4:	1fff8dcc 	.word	0x1fff8dcc
    b4a8:	1fff8dc8 	.word	0x1fff8dc8

0000b4ac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02(void)
{
    b4ac:	b500      	push	{lr}
    b4ae:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b4b0:	f7f5 ff10 	bl	12d4 <Sys_GetCoreID>
    b4b4:	4603      	mov	r3, r0
    b4b6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_02[u32CoreId]--;
    b4b8:	4a0d      	ldr	r2, [pc, #52]	; (b4f0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02+0x44>)
    b4ba:	9b01      	ldr	r3, [sp, #4]
    b4bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b4c0:	1e5a      	subs	r2, r3, #1
    b4c2:	490b      	ldr	r1, [pc, #44]	; (b4f0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02+0x44>)
    b4c4:	9b01      	ldr	r3, [sp, #4]
    b4c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_02[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_02[u32CoreId]))         /*if interrupts were enabled*/
    b4ca:	4a0a      	ldr	r2, [pc, #40]	; (b4f4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02+0x48>)
    b4cc:	9b01      	ldr	r3, [sp, #4]
    b4ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b4d2:	f003 0301 	and.w	r3, r3, #1
    b4d6:	2b00      	cmp	r3, #0
    b4d8:	d106      	bne.n	b4e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02+0x3c>
    b4da:	4a05      	ldr	r2, [pc, #20]	; (b4f0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02+0x44>)
    b4dc:	9b01      	ldr	r3, [sp, #4]
    b4de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b4e2:	2b00      	cmp	r3, #0
    b4e4:	d100      	bne.n	b4e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_02+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    b4e6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    b4e8:	bf00      	nop
    b4ea:	b003      	add	sp, #12
    b4ec:	f85d fb04 	ldr.w	pc, [sp], #4
    b4f0:	1fff8dcc 	.word	0x1fff8dcc
    b4f4:	1fff8dc8 	.word	0x1fff8dc8

0000b4f8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03(void)
{
    b4f8:	b500      	push	{lr}
    b4fa:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b4fc:	f7f5 feea 	bl	12d4 <Sys_GetCoreID>
    b500:	4603      	mov	r3, r0
    b502:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_03[u32CoreId])
    b504:	4a10      	ldr	r2, [pc, #64]	; (b548 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03+0x50>)
    b506:	9b01      	ldr	r3, [sp, #4]
    b508:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b50c:	2b00      	cmp	r3, #0
    b50e:	d10d      	bne.n	b52c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    b510:	f7f5 fdfe 	bl	1110 <Adc_schm_read_msr>
    b514:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    b516:	9b00      	ldr	r3, [sp, #0]
    b518:	f003 0301 	and.w	r3, r3, #1
    b51c:	2b00      	cmp	r3, #0
    b51e:	d100      	bne.n	b522 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    b520:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_03[u32CoreId] = msr;
    b522:	490a      	ldr	r1, [pc, #40]	; (b54c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03+0x54>)
    b524:	9b01      	ldr	r3, [sp, #4]
    b526:	9a00      	ldr	r2, [sp, #0]
    b528:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_03[u32CoreId]++;
    b52c:	4a06      	ldr	r2, [pc, #24]	; (b548 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03+0x50>)
    b52e:	9b01      	ldr	r3, [sp, #4]
    b530:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b534:	1c5a      	adds	r2, r3, #1
    b536:	4904      	ldr	r1, [pc, #16]	; (b548 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_03+0x50>)
    b538:	9b01      	ldr	r3, [sp, #4]
    b53a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    b53e:	bf00      	nop
    b540:	b003      	add	sp, #12
    b542:	f85d fb04 	ldr.w	pc, [sp], #4
    b546:	bf00      	nop
    b548:	1fff8dd4 	.word	0x1fff8dd4
    b54c:	1fff8dd0 	.word	0x1fff8dd0

0000b550 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03(void)
{
    b550:	b500      	push	{lr}
    b552:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b554:	f7f5 febe 	bl	12d4 <Sys_GetCoreID>
    b558:	4603      	mov	r3, r0
    b55a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_03[u32CoreId]--;
    b55c:	4a0d      	ldr	r2, [pc, #52]	; (b594 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03+0x44>)
    b55e:	9b01      	ldr	r3, [sp, #4]
    b560:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b564:	1e5a      	subs	r2, r3, #1
    b566:	490b      	ldr	r1, [pc, #44]	; (b594 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03+0x44>)
    b568:	9b01      	ldr	r3, [sp, #4]
    b56a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_03[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_03[u32CoreId]))         /*if interrupts were enabled*/
    b56e:	4a0a      	ldr	r2, [pc, #40]	; (b598 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03+0x48>)
    b570:	9b01      	ldr	r3, [sp, #4]
    b572:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b576:	f003 0301 	and.w	r3, r3, #1
    b57a:	2b00      	cmp	r3, #0
    b57c:	d106      	bne.n	b58c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03+0x3c>
    b57e:	4a05      	ldr	r2, [pc, #20]	; (b594 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03+0x44>)
    b580:	9b01      	ldr	r3, [sp, #4]
    b582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b586:	2b00      	cmp	r3, #0
    b588:	d100      	bne.n	b58c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_03+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    b58a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    b58c:	bf00      	nop
    b58e:	b003      	add	sp, #12
    b590:	f85d fb04 	ldr.w	pc, [sp], #4
    b594:	1fff8dd4 	.word	0x1fff8dd4
    b598:	1fff8dd0 	.word	0x1fff8dd0

0000b59c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04(void)
{
    b59c:	b500      	push	{lr}
    b59e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b5a0:	f7f5 fe98 	bl	12d4 <Sys_GetCoreID>
    b5a4:	4603      	mov	r3, r0
    b5a6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_04[u32CoreId])
    b5a8:	4a10      	ldr	r2, [pc, #64]	; (b5ec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04+0x50>)
    b5aa:	9b01      	ldr	r3, [sp, #4]
    b5ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b5b0:	2b00      	cmp	r3, #0
    b5b2:	d10d      	bne.n	b5d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    b5b4:	f7f5 fdac 	bl	1110 <Adc_schm_read_msr>
    b5b8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    b5ba:	9b00      	ldr	r3, [sp, #0]
    b5bc:	f003 0301 	and.w	r3, r3, #1
    b5c0:	2b00      	cmp	r3, #0
    b5c2:	d100      	bne.n	b5c6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    b5c4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_04[u32CoreId] = msr;
    b5c6:	490a      	ldr	r1, [pc, #40]	; (b5f0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04+0x54>)
    b5c8:	9b01      	ldr	r3, [sp, #4]
    b5ca:	9a00      	ldr	r2, [sp, #0]
    b5cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_04[u32CoreId]++;
    b5d0:	4a06      	ldr	r2, [pc, #24]	; (b5ec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04+0x50>)
    b5d2:	9b01      	ldr	r3, [sp, #4]
    b5d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b5d8:	1c5a      	adds	r2, r3, #1
    b5da:	4904      	ldr	r1, [pc, #16]	; (b5ec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_04+0x50>)
    b5dc:	9b01      	ldr	r3, [sp, #4]
    b5de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    b5e2:	bf00      	nop
    b5e4:	b003      	add	sp, #12
    b5e6:	f85d fb04 	ldr.w	pc, [sp], #4
    b5ea:	bf00      	nop
    b5ec:	1fff8ddc 	.word	0x1fff8ddc
    b5f0:	1fff8dd8 	.word	0x1fff8dd8

0000b5f4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04(void)
{
    b5f4:	b500      	push	{lr}
    b5f6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b5f8:	f7f5 fe6c 	bl	12d4 <Sys_GetCoreID>
    b5fc:	4603      	mov	r3, r0
    b5fe:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_04[u32CoreId]--;
    b600:	4a0d      	ldr	r2, [pc, #52]	; (b638 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04+0x44>)
    b602:	9b01      	ldr	r3, [sp, #4]
    b604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b608:	1e5a      	subs	r2, r3, #1
    b60a:	490b      	ldr	r1, [pc, #44]	; (b638 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04+0x44>)
    b60c:	9b01      	ldr	r3, [sp, #4]
    b60e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_04[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_04[u32CoreId]))         /*if interrupts were enabled*/
    b612:	4a0a      	ldr	r2, [pc, #40]	; (b63c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04+0x48>)
    b614:	9b01      	ldr	r3, [sp, #4]
    b616:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b61a:	f003 0301 	and.w	r3, r3, #1
    b61e:	2b00      	cmp	r3, #0
    b620:	d106      	bne.n	b630 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04+0x3c>
    b622:	4a05      	ldr	r2, [pc, #20]	; (b638 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04+0x44>)
    b624:	9b01      	ldr	r3, [sp, #4]
    b626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b62a:	2b00      	cmp	r3, #0
    b62c:	d100      	bne.n	b630 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_04+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    b62e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    b630:	bf00      	nop
    b632:	b003      	add	sp, #12
    b634:	f85d fb04 	ldr.w	pc, [sp], #4
    b638:	1fff8ddc 	.word	0x1fff8ddc
    b63c:	1fff8dd8 	.word	0x1fff8dd8

0000b640 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05(void)
{
    b640:	b500      	push	{lr}
    b642:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b644:	f7f5 fe46 	bl	12d4 <Sys_GetCoreID>
    b648:	4603      	mov	r3, r0
    b64a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_05[u32CoreId])
    b64c:	4a10      	ldr	r2, [pc, #64]	; (b690 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05+0x50>)
    b64e:	9b01      	ldr	r3, [sp, #4]
    b650:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b654:	2b00      	cmp	r3, #0
    b656:	d10d      	bne.n	b674 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    b658:	f7f5 fd5a 	bl	1110 <Adc_schm_read_msr>
    b65c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    b65e:	9b00      	ldr	r3, [sp, #0]
    b660:	f003 0301 	and.w	r3, r3, #1
    b664:	2b00      	cmp	r3, #0
    b666:	d100      	bne.n	b66a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    b668:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_05[u32CoreId] = msr;
    b66a:	490a      	ldr	r1, [pc, #40]	; (b694 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05+0x54>)
    b66c:	9b01      	ldr	r3, [sp, #4]
    b66e:	9a00      	ldr	r2, [sp, #0]
    b670:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_05[u32CoreId]++;
    b674:	4a06      	ldr	r2, [pc, #24]	; (b690 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05+0x50>)
    b676:	9b01      	ldr	r3, [sp, #4]
    b678:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b67c:	1c5a      	adds	r2, r3, #1
    b67e:	4904      	ldr	r1, [pc, #16]	; (b690 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_05+0x50>)
    b680:	9b01      	ldr	r3, [sp, #4]
    b682:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    b686:	bf00      	nop
    b688:	b003      	add	sp, #12
    b68a:	f85d fb04 	ldr.w	pc, [sp], #4
    b68e:	bf00      	nop
    b690:	1fff8de4 	.word	0x1fff8de4
    b694:	1fff8de0 	.word	0x1fff8de0

0000b698 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05(void)
{
    b698:	b500      	push	{lr}
    b69a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b69c:	f7f5 fe1a 	bl	12d4 <Sys_GetCoreID>
    b6a0:	4603      	mov	r3, r0
    b6a2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_05[u32CoreId]--;
    b6a4:	4a0d      	ldr	r2, [pc, #52]	; (b6dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05+0x44>)
    b6a6:	9b01      	ldr	r3, [sp, #4]
    b6a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b6ac:	1e5a      	subs	r2, r3, #1
    b6ae:	490b      	ldr	r1, [pc, #44]	; (b6dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05+0x44>)
    b6b0:	9b01      	ldr	r3, [sp, #4]
    b6b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_05[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_05[u32CoreId]))         /*if interrupts were enabled*/
    b6b6:	4a0a      	ldr	r2, [pc, #40]	; (b6e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05+0x48>)
    b6b8:	9b01      	ldr	r3, [sp, #4]
    b6ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b6be:	f003 0301 	and.w	r3, r3, #1
    b6c2:	2b00      	cmp	r3, #0
    b6c4:	d106      	bne.n	b6d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05+0x3c>
    b6c6:	4a05      	ldr	r2, [pc, #20]	; (b6dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05+0x44>)
    b6c8:	9b01      	ldr	r3, [sp, #4]
    b6ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b6ce:	2b00      	cmp	r3, #0
    b6d0:	d100      	bne.n	b6d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_05+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    b6d2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    b6d4:	bf00      	nop
    b6d6:	b003      	add	sp, #12
    b6d8:	f85d fb04 	ldr.w	pc, [sp], #4
    b6dc:	1fff8de4 	.word	0x1fff8de4
    b6e0:	1fff8de0 	.word	0x1fff8de0

0000b6e4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10(void)
{
    b6e4:	b500      	push	{lr}
    b6e6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b6e8:	f7f5 fdf4 	bl	12d4 <Sys_GetCoreID>
    b6ec:	4603      	mov	r3, r0
    b6ee:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_10[u32CoreId])
    b6f0:	4a10      	ldr	r2, [pc, #64]	; (b734 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10+0x50>)
    b6f2:	9b01      	ldr	r3, [sp, #4]
    b6f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b6f8:	2b00      	cmp	r3, #0
    b6fa:	d10d      	bne.n	b718 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    b6fc:	f7f5 fd08 	bl	1110 <Adc_schm_read_msr>
    b700:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    b702:	9b00      	ldr	r3, [sp, #0]
    b704:	f003 0301 	and.w	r3, r3, #1
    b708:	2b00      	cmp	r3, #0
    b70a:	d100      	bne.n	b70e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    b70c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_10[u32CoreId] = msr;
    b70e:	490a      	ldr	r1, [pc, #40]	; (b738 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10+0x54>)
    b710:	9b01      	ldr	r3, [sp, #4]
    b712:	9a00      	ldr	r2, [sp, #0]
    b714:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_10[u32CoreId]++;
    b718:	4a06      	ldr	r2, [pc, #24]	; (b734 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10+0x50>)
    b71a:	9b01      	ldr	r3, [sp, #4]
    b71c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b720:	1c5a      	adds	r2, r3, #1
    b722:	4904      	ldr	r1, [pc, #16]	; (b734 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_10+0x50>)
    b724:	9b01      	ldr	r3, [sp, #4]
    b726:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    b72a:	bf00      	nop
    b72c:	b003      	add	sp, #12
    b72e:	f85d fb04 	ldr.w	pc, [sp], #4
    b732:	bf00      	nop
    b734:	1fff8dec 	.word	0x1fff8dec
    b738:	1fff8de8 	.word	0x1fff8de8

0000b73c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10(void)
{
    b73c:	b500      	push	{lr}
    b73e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b740:	f7f5 fdc8 	bl	12d4 <Sys_GetCoreID>
    b744:	4603      	mov	r3, r0
    b746:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_10[u32CoreId]--;
    b748:	4a0d      	ldr	r2, [pc, #52]	; (b780 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10+0x44>)
    b74a:	9b01      	ldr	r3, [sp, #4]
    b74c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b750:	1e5a      	subs	r2, r3, #1
    b752:	490b      	ldr	r1, [pc, #44]	; (b780 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10+0x44>)
    b754:	9b01      	ldr	r3, [sp, #4]
    b756:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_10[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_10[u32CoreId]))         /*if interrupts were enabled*/
    b75a:	4a0a      	ldr	r2, [pc, #40]	; (b784 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10+0x48>)
    b75c:	9b01      	ldr	r3, [sp, #4]
    b75e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b762:	f003 0301 	and.w	r3, r3, #1
    b766:	2b00      	cmp	r3, #0
    b768:	d106      	bne.n	b778 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10+0x3c>
    b76a:	4a05      	ldr	r2, [pc, #20]	; (b780 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10+0x44>)
    b76c:	9b01      	ldr	r3, [sp, #4]
    b76e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b772:	2b00      	cmp	r3, #0
    b774:	d100      	bne.n	b778 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_10+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    b776:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    b778:	bf00      	nop
    b77a:	b003      	add	sp, #12
    b77c:	f85d fb04 	ldr.w	pc, [sp], #4
    b780:	1fff8dec 	.word	0x1fff8dec
    b784:	1fff8de8 	.word	0x1fff8de8

0000b788 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100(void)
{
    b788:	b500      	push	{lr}
    b78a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b78c:	f7f5 fda2 	bl	12d4 <Sys_GetCoreID>
    b790:	4603      	mov	r3, r0
    b792:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_100[u32CoreId])
    b794:	4a10      	ldr	r2, [pc, #64]	; (b7d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100+0x50>)
    b796:	9b01      	ldr	r3, [sp, #4]
    b798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b79c:	2b00      	cmp	r3, #0
    b79e:	d10d      	bne.n	b7bc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    b7a0:	f7f5 fcb6 	bl	1110 <Adc_schm_read_msr>
    b7a4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    b7a6:	9b00      	ldr	r3, [sp, #0]
    b7a8:	f003 0301 	and.w	r3, r3, #1
    b7ac:	2b00      	cmp	r3, #0
    b7ae:	d100      	bne.n	b7b2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    b7b0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_100[u32CoreId] = msr;
    b7b2:	490a      	ldr	r1, [pc, #40]	; (b7dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100+0x54>)
    b7b4:	9b01      	ldr	r3, [sp, #4]
    b7b6:	9a00      	ldr	r2, [sp, #0]
    b7b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_100[u32CoreId]++;
    b7bc:	4a06      	ldr	r2, [pc, #24]	; (b7d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100+0x50>)
    b7be:	9b01      	ldr	r3, [sp, #4]
    b7c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b7c4:	1c5a      	adds	r2, r3, #1
    b7c6:	4904      	ldr	r1, [pc, #16]	; (b7d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_100+0x50>)
    b7c8:	9b01      	ldr	r3, [sp, #4]
    b7ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    b7ce:	bf00      	nop
    b7d0:	b003      	add	sp, #12
    b7d2:	f85d fb04 	ldr.w	pc, [sp], #4
    b7d6:	bf00      	nop
    b7d8:	1fff8df4 	.word	0x1fff8df4
    b7dc:	1fff8df0 	.word	0x1fff8df0

0000b7e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100(void)
{
    b7e0:	b500      	push	{lr}
    b7e2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b7e4:	f7f5 fd76 	bl	12d4 <Sys_GetCoreID>
    b7e8:	4603      	mov	r3, r0
    b7ea:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_100[u32CoreId]--;
    b7ec:	4a0d      	ldr	r2, [pc, #52]	; (b824 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100+0x44>)
    b7ee:	9b01      	ldr	r3, [sp, #4]
    b7f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b7f4:	1e5a      	subs	r2, r3, #1
    b7f6:	490b      	ldr	r1, [pc, #44]	; (b824 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100+0x44>)
    b7f8:	9b01      	ldr	r3, [sp, #4]
    b7fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_100[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_100[u32CoreId]))         /*if interrupts were enabled*/
    b7fe:	4a0a      	ldr	r2, [pc, #40]	; (b828 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100+0x48>)
    b800:	9b01      	ldr	r3, [sp, #4]
    b802:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b806:	f003 0301 	and.w	r3, r3, #1
    b80a:	2b00      	cmp	r3, #0
    b80c:	d106      	bne.n	b81c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100+0x3c>
    b80e:	4a05      	ldr	r2, [pc, #20]	; (b824 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100+0x44>)
    b810:	9b01      	ldr	r3, [sp, #4]
    b812:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b816:	2b00      	cmp	r3, #0
    b818:	d100      	bne.n	b81c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_100+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    b81a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    b81c:	bf00      	nop
    b81e:	b003      	add	sp, #12
    b820:	f85d fb04 	ldr.w	pc, [sp], #4
    b824:	1fff8df4 	.word	0x1fff8df4
    b828:	1fff8df0 	.word	0x1fff8df0

0000b82c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101(void)
{
    b82c:	b500      	push	{lr}
    b82e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b830:	f7f5 fd50 	bl	12d4 <Sys_GetCoreID>
    b834:	4603      	mov	r3, r0
    b836:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_101[u32CoreId])
    b838:	4a10      	ldr	r2, [pc, #64]	; (b87c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101+0x50>)
    b83a:	9b01      	ldr	r3, [sp, #4]
    b83c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b840:	2b00      	cmp	r3, #0
    b842:	d10d      	bne.n	b860 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    b844:	f7f5 fc64 	bl	1110 <Adc_schm_read_msr>
    b848:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    b84a:	9b00      	ldr	r3, [sp, #0]
    b84c:	f003 0301 	and.w	r3, r3, #1
    b850:	2b00      	cmp	r3, #0
    b852:	d100      	bne.n	b856 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    b854:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_101[u32CoreId] = msr;
    b856:	490a      	ldr	r1, [pc, #40]	; (b880 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101+0x54>)
    b858:	9b01      	ldr	r3, [sp, #4]
    b85a:	9a00      	ldr	r2, [sp, #0]
    b85c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_101[u32CoreId]++;
    b860:	4a06      	ldr	r2, [pc, #24]	; (b87c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101+0x50>)
    b862:	9b01      	ldr	r3, [sp, #4]
    b864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b868:	1c5a      	adds	r2, r3, #1
    b86a:	4904      	ldr	r1, [pc, #16]	; (b87c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_101+0x50>)
    b86c:	9b01      	ldr	r3, [sp, #4]
    b86e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    b872:	bf00      	nop
    b874:	b003      	add	sp, #12
    b876:	f85d fb04 	ldr.w	pc, [sp], #4
    b87a:	bf00      	nop
    b87c:	1fff8dfc 	.word	0x1fff8dfc
    b880:	1fff8df8 	.word	0x1fff8df8

0000b884 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101(void)
{
    b884:	b500      	push	{lr}
    b886:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b888:	f7f5 fd24 	bl	12d4 <Sys_GetCoreID>
    b88c:	4603      	mov	r3, r0
    b88e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_101[u32CoreId]--;
    b890:	4a0d      	ldr	r2, [pc, #52]	; (b8c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101+0x44>)
    b892:	9b01      	ldr	r3, [sp, #4]
    b894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b898:	1e5a      	subs	r2, r3, #1
    b89a:	490b      	ldr	r1, [pc, #44]	; (b8c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101+0x44>)
    b89c:	9b01      	ldr	r3, [sp, #4]
    b89e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_101[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_101[u32CoreId]))         /*if interrupts were enabled*/
    b8a2:	4a0a      	ldr	r2, [pc, #40]	; (b8cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101+0x48>)
    b8a4:	9b01      	ldr	r3, [sp, #4]
    b8a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b8aa:	f003 0301 	and.w	r3, r3, #1
    b8ae:	2b00      	cmp	r3, #0
    b8b0:	d106      	bne.n	b8c0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101+0x3c>
    b8b2:	4a05      	ldr	r2, [pc, #20]	; (b8c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101+0x44>)
    b8b4:	9b01      	ldr	r3, [sp, #4]
    b8b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b8ba:	2b00      	cmp	r3, #0
    b8bc:	d100      	bne.n	b8c0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_101+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    b8be:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    b8c0:	bf00      	nop
    b8c2:	b003      	add	sp, #12
    b8c4:	f85d fb04 	ldr.w	pc, [sp], #4
    b8c8:	1fff8dfc 	.word	0x1fff8dfc
    b8cc:	1fff8df8 	.word	0x1fff8df8

0000b8d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102(void)
{
    b8d0:	b500      	push	{lr}
    b8d2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b8d4:	f7f5 fcfe 	bl	12d4 <Sys_GetCoreID>
    b8d8:	4603      	mov	r3, r0
    b8da:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_102[u32CoreId])
    b8dc:	4a10      	ldr	r2, [pc, #64]	; (b920 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102+0x50>)
    b8de:	9b01      	ldr	r3, [sp, #4]
    b8e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b8e4:	2b00      	cmp	r3, #0
    b8e6:	d10d      	bne.n	b904 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    b8e8:	f7f5 fc12 	bl	1110 <Adc_schm_read_msr>
    b8ec:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    b8ee:	9b00      	ldr	r3, [sp, #0]
    b8f0:	f003 0301 	and.w	r3, r3, #1
    b8f4:	2b00      	cmp	r3, #0
    b8f6:	d100      	bne.n	b8fa <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    b8f8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_102[u32CoreId] = msr;
    b8fa:	490a      	ldr	r1, [pc, #40]	; (b924 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102+0x54>)
    b8fc:	9b01      	ldr	r3, [sp, #4]
    b8fe:	9a00      	ldr	r2, [sp, #0]
    b900:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_102[u32CoreId]++;
    b904:	4a06      	ldr	r2, [pc, #24]	; (b920 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102+0x50>)
    b906:	9b01      	ldr	r3, [sp, #4]
    b908:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b90c:	1c5a      	adds	r2, r3, #1
    b90e:	4904      	ldr	r1, [pc, #16]	; (b920 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_102+0x50>)
    b910:	9b01      	ldr	r3, [sp, #4]
    b912:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    b916:	bf00      	nop
    b918:	b003      	add	sp, #12
    b91a:	f85d fb04 	ldr.w	pc, [sp], #4
    b91e:	bf00      	nop
    b920:	1fff8e04 	.word	0x1fff8e04
    b924:	1fff8e00 	.word	0x1fff8e00

0000b928 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102(void)
{
    b928:	b500      	push	{lr}
    b92a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b92c:	f7f5 fcd2 	bl	12d4 <Sys_GetCoreID>
    b930:	4603      	mov	r3, r0
    b932:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_102[u32CoreId]--;
    b934:	4a0d      	ldr	r2, [pc, #52]	; (b96c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102+0x44>)
    b936:	9b01      	ldr	r3, [sp, #4]
    b938:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b93c:	1e5a      	subs	r2, r3, #1
    b93e:	490b      	ldr	r1, [pc, #44]	; (b96c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102+0x44>)
    b940:	9b01      	ldr	r3, [sp, #4]
    b942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_102[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_102[u32CoreId]))         /*if interrupts were enabled*/
    b946:	4a0a      	ldr	r2, [pc, #40]	; (b970 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102+0x48>)
    b948:	9b01      	ldr	r3, [sp, #4]
    b94a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b94e:	f003 0301 	and.w	r3, r3, #1
    b952:	2b00      	cmp	r3, #0
    b954:	d106      	bne.n	b964 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102+0x3c>
    b956:	4a05      	ldr	r2, [pc, #20]	; (b96c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102+0x44>)
    b958:	9b01      	ldr	r3, [sp, #4]
    b95a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b95e:	2b00      	cmp	r3, #0
    b960:	d100      	bne.n	b964 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_102+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    b962:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    b964:	bf00      	nop
    b966:	b003      	add	sp, #12
    b968:	f85d fb04 	ldr.w	pc, [sp], #4
    b96c:	1fff8e04 	.word	0x1fff8e04
    b970:	1fff8e00 	.word	0x1fff8e00

0000b974 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103(void)
{
    b974:	b500      	push	{lr}
    b976:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b978:	f7f5 fcac 	bl	12d4 <Sys_GetCoreID>
    b97c:	4603      	mov	r3, r0
    b97e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_103[u32CoreId])
    b980:	4a10      	ldr	r2, [pc, #64]	; (b9c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103+0x50>)
    b982:	9b01      	ldr	r3, [sp, #4]
    b984:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b988:	2b00      	cmp	r3, #0
    b98a:	d10d      	bne.n	b9a8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    b98c:	f7f5 fbc0 	bl	1110 <Adc_schm_read_msr>
    b990:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    b992:	9b00      	ldr	r3, [sp, #0]
    b994:	f003 0301 	and.w	r3, r3, #1
    b998:	2b00      	cmp	r3, #0
    b99a:	d100      	bne.n	b99e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    b99c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_103[u32CoreId] = msr;
    b99e:	490a      	ldr	r1, [pc, #40]	; (b9c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103+0x54>)
    b9a0:	9b01      	ldr	r3, [sp, #4]
    b9a2:	9a00      	ldr	r2, [sp, #0]
    b9a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_103[u32CoreId]++;
    b9a8:	4a06      	ldr	r2, [pc, #24]	; (b9c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103+0x50>)
    b9aa:	9b01      	ldr	r3, [sp, #4]
    b9ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b9b0:	1c5a      	adds	r2, r3, #1
    b9b2:	4904      	ldr	r1, [pc, #16]	; (b9c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_103+0x50>)
    b9b4:	9b01      	ldr	r3, [sp, #4]
    b9b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    b9ba:	bf00      	nop
    b9bc:	b003      	add	sp, #12
    b9be:	f85d fb04 	ldr.w	pc, [sp], #4
    b9c2:	bf00      	nop
    b9c4:	1fff8e0c 	.word	0x1fff8e0c
    b9c8:	1fff8e08 	.word	0x1fff8e08

0000b9cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103(void)
{
    b9cc:	b500      	push	{lr}
    b9ce:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    b9d0:	f7f5 fc80 	bl	12d4 <Sys_GetCoreID>
    b9d4:	4603      	mov	r3, r0
    b9d6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_103[u32CoreId]--;
    b9d8:	4a0d      	ldr	r2, [pc, #52]	; (ba10 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103+0x44>)
    b9da:	9b01      	ldr	r3, [sp, #4]
    b9dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b9e0:	1e5a      	subs	r2, r3, #1
    b9e2:	490b      	ldr	r1, [pc, #44]	; (ba10 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103+0x44>)
    b9e4:	9b01      	ldr	r3, [sp, #4]
    b9e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_103[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_103[u32CoreId]))         /*if interrupts were enabled*/
    b9ea:	4a0a      	ldr	r2, [pc, #40]	; (ba14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103+0x48>)
    b9ec:	9b01      	ldr	r3, [sp, #4]
    b9ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    b9f2:	f003 0301 	and.w	r3, r3, #1
    b9f6:	2b00      	cmp	r3, #0
    b9f8:	d106      	bne.n	ba08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103+0x3c>
    b9fa:	4a05      	ldr	r2, [pc, #20]	; (ba10 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103+0x44>)
    b9fc:	9b01      	ldr	r3, [sp, #4]
    b9fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ba02:	2b00      	cmp	r3, #0
    ba04:	d100      	bne.n	ba08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_103+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ba06:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ba08:	bf00      	nop
    ba0a:	b003      	add	sp, #12
    ba0c:	f85d fb04 	ldr.w	pc, [sp], #4
    ba10:	1fff8e0c 	.word	0x1fff8e0c
    ba14:	1fff8e08 	.word	0x1fff8e08

0000ba18 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11(void)
{
    ba18:	b500      	push	{lr}
    ba1a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ba1c:	f7f5 fc5a 	bl	12d4 <Sys_GetCoreID>
    ba20:	4603      	mov	r3, r0
    ba22:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_11[u32CoreId])
    ba24:	4a10      	ldr	r2, [pc, #64]	; (ba68 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11+0x50>)
    ba26:	9b01      	ldr	r3, [sp, #4]
    ba28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ba2c:	2b00      	cmp	r3, #0
    ba2e:	d10d      	bne.n	ba4c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ba30:	f7f5 fb6e 	bl	1110 <Adc_schm_read_msr>
    ba34:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ba36:	9b00      	ldr	r3, [sp, #0]
    ba38:	f003 0301 	and.w	r3, r3, #1
    ba3c:	2b00      	cmp	r3, #0
    ba3e:	d100      	bne.n	ba42 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ba40:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_11[u32CoreId] = msr;
    ba42:	490a      	ldr	r1, [pc, #40]	; (ba6c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11+0x54>)
    ba44:	9b01      	ldr	r3, [sp, #4]
    ba46:	9a00      	ldr	r2, [sp, #0]
    ba48:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_11[u32CoreId]++;
    ba4c:	4a06      	ldr	r2, [pc, #24]	; (ba68 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11+0x50>)
    ba4e:	9b01      	ldr	r3, [sp, #4]
    ba50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ba54:	1c5a      	adds	r2, r3, #1
    ba56:	4904      	ldr	r1, [pc, #16]	; (ba68 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_11+0x50>)
    ba58:	9b01      	ldr	r3, [sp, #4]
    ba5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ba5e:	bf00      	nop
    ba60:	b003      	add	sp, #12
    ba62:	f85d fb04 	ldr.w	pc, [sp], #4
    ba66:	bf00      	nop
    ba68:	1fff8e14 	.word	0x1fff8e14
    ba6c:	1fff8e10 	.word	0x1fff8e10

0000ba70 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11(void)
{
    ba70:	b500      	push	{lr}
    ba72:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ba74:	f7f5 fc2e 	bl	12d4 <Sys_GetCoreID>
    ba78:	4603      	mov	r3, r0
    ba7a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_11[u32CoreId]--;
    ba7c:	4a0d      	ldr	r2, [pc, #52]	; (bab4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11+0x44>)
    ba7e:	9b01      	ldr	r3, [sp, #4]
    ba80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ba84:	1e5a      	subs	r2, r3, #1
    ba86:	490b      	ldr	r1, [pc, #44]	; (bab4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11+0x44>)
    ba88:	9b01      	ldr	r3, [sp, #4]
    ba8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_11[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_11[u32CoreId]))         /*if interrupts were enabled*/
    ba8e:	4a0a      	ldr	r2, [pc, #40]	; (bab8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11+0x48>)
    ba90:	9b01      	ldr	r3, [sp, #4]
    ba92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ba96:	f003 0301 	and.w	r3, r3, #1
    ba9a:	2b00      	cmp	r3, #0
    ba9c:	d106      	bne.n	baac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11+0x3c>
    ba9e:	4a05      	ldr	r2, [pc, #20]	; (bab4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11+0x44>)
    baa0:	9b01      	ldr	r3, [sp, #4]
    baa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    baa6:	2b00      	cmp	r3, #0
    baa8:	d100      	bne.n	baac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_11+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    baaa:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    baac:	bf00      	nop
    baae:	b003      	add	sp, #12
    bab0:	f85d fb04 	ldr.w	pc, [sp], #4
    bab4:	1fff8e14 	.word	0x1fff8e14
    bab8:	1fff8e10 	.word	0x1fff8e10

0000babc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12(void)
{
    babc:	b500      	push	{lr}
    babe:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bac0:	f7f5 fc08 	bl	12d4 <Sys_GetCoreID>
    bac4:	4603      	mov	r3, r0
    bac6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_12[u32CoreId])
    bac8:	4a10      	ldr	r2, [pc, #64]	; (bb0c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12+0x50>)
    baca:	9b01      	ldr	r3, [sp, #4]
    bacc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bad0:	2b00      	cmp	r3, #0
    bad2:	d10d      	bne.n	baf0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bad4:	f7f5 fb1c 	bl	1110 <Adc_schm_read_msr>
    bad8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bada:	9b00      	ldr	r3, [sp, #0]
    badc:	f003 0301 	and.w	r3, r3, #1
    bae0:	2b00      	cmp	r3, #0
    bae2:	d100      	bne.n	bae6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bae4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_12[u32CoreId] = msr;
    bae6:	490a      	ldr	r1, [pc, #40]	; (bb10 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12+0x54>)
    bae8:	9b01      	ldr	r3, [sp, #4]
    baea:	9a00      	ldr	r2, [sp, #0]
    baec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_12[u32CoreId]++;
    baf0:	4a06      	ldr	r2, [pc, #24]	; (bb0c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12+0x50>)
    baf2:	9b01      	ldr	r3, [sp, #4]
    baf4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    baf8:	1c5a      	adds	r2, r3, #1
    bafa:	4904      	ldr	r1, [pc, #16]	; (bb0c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_12+0x50>)
    bafc:	9b01      	ldr	r3, [sp, #4]
    bafe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bb02:	bf00      	nop
    bb04:	b003      	add	sp, #12
    bb06:	f85d fb04 	ldr.w	pc, [sp], #4
    bb0a:	bf00      	nop
    bb0c:	1fff8e1c 	.word	0x1fff8e1c
    bb10:	1fff8e18 	.word	0x1fff8e18

0000bb14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12(void)
{
    bb14:	b500      	push	{lr}
    bb16:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bb18:	f7f5 fbdc 	bl	12d4 <Sys_GetCoreID>
    bb1c:	4603      	mov	r3, r0
    bb1e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_12[u32CoreId]--;
    bb20:	4a0d      	ldr	r2, [pc, #52]	; (bb58 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12+0x44>)
    bb22:	9b01      	ldr	r3, [sp, #4]
    bb24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bb28:	1e5a      	subs	r2, r3, #1
    bb2a:	490b      	ldr	r1, [pc, #44]	; (bb58 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12+0x44>)
    bb2c:	9b01      	ldr	r3, [sp, #4]
    bb2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_12[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_12[u32CoreId]))         /*if interrupts were enabled*/
    bb32:	4a0a      	ldr	r2, [pc, #40]	; (bb5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12+0x48>)
    bb34:	9b01      	ldr	r3, [sp, #4]
    bb36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bb3a:	f003 0301 	and.w	r3, r3, #1
    bb3e:	2b00      	cmp	r3, #0
    bb40:	d106      	bne.n	bb50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12+0x3c>
    bb42:	4a05      	ldr	r2, [pc, #20]	; (bb58 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12+0x44>)
    bb44:	9b01      	ldr	r3, [sp, #4]
    bb46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bb4a:	2b00      	cmp	r3, #0
    bb4c:	d100      	bne.n	bb50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_12+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bb4e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bb50:	bf00      	nop
    bb52:	b003      	add	sp, #12
    bb54:	f85d fb04 	ldr.w	pc, [sp], #4
    bb58:	1fff8e1c 	.word	0x1fff8e1c
    bb5c:	1fff8e18 	.word	0x1fff8e18

0000bb60 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13(void)
{
    bb60:	b500      	push	{lr}
    bb62:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bb64:	f7f5 fbb6 	bl	12d4 <Sys_GetCoreID>
    bb68:	4603      	mov	r3, r0
    bb6a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_13[u32CoreId])
    bb6c:	4a10      	ldr	r2, [pc, #64]	; (bbb0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13+0x50>)
    bb6e:	9b01      	ldr	r3, [sp, #4]
    bb70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bb74:	2b00      	cmp	r3, #0
    bb76:	d10d      	bne.n	bb94 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bb78:	f7f5 faca 	bl	1110 <Adc_schm_read_msr>
    bb7c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bb7e:	9b00      	ldr	r3, [sp, #0]
    bb80:	f003 0301 	and.w	r3, r3, #1
    bb84:	2b00      	cmp	r3, #0
    bb86:	d100      	bne.n	bb8a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bb88:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_13[u32CoreId] = msr;
    bb8a:	490a      	ldr	r1, [pc, #40]	; (bbb4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13+0x54>)
    bb8c:	9b01      	ldr	r3, [sp, #4]
    bb8e:	9a00      	ldr	r2, [sp, #0]
    bb90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_13[u32CoreId]++;
    bb94:	4a06      	ldr	r2, [pc, #24]	; (bbb0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13+0x50>)
    bb96:	9b01      	ldr	r3, [sp, #4]
    bb98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bb9c:	1c5a      	adds	r2, r3, #1
    bb9e:	4904      	ldr	r1, [pc, #16]	; (bbb0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_13+0x50>)
    bba0:	9b01      	ldr	r3, [sp, #4]
    bba2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bba6:	bf00      	nop
    bba8:	b003      	add	sp, #12
    bbaa:	f85d fb04 	ldr.w	pc, [sp], #4
    bbae:	bf00      	nop
    bbb0:	1fff8e24 	.word	0x1fff8e24
    bbb4:	1fff8e20 	.word	0x1fff8e20

0000bbb8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13(void)
{
    bbb8:	b500      	push	{lr}
    bbba:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bbbc:	f7f5 fb8a 	bl	12d4 <Sys_GetCoreID>
    bbc0:	4603      	mov	r3, r0
    bbc2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_13[u32CoreId]--;
    bbc4:	4a0d      	ldr	r2, [pc, #52]	; (bbfc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13+0x44>)
    bbc6:	9b01      	ldr	r3, [sp, #4]
    bbc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bbcc:	1e5a      	subs	r2, r3, #1
    bbce:	490b      	ldr	r1, [pc, #44]	; (bbfc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13+0x44>)
    bbd0:	9b01      	ldr	r3, [sp, #4]
    bbd2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_13[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_13[u32CoreId]))         /*if interrupts were enabled*/
    bbd6:	4a0a      	ldr	r2, [pc, #40]	; (bc00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13+0x48>)
    bbd8:	9b01      	ldr	r3, [sp, #4]
    bbda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bbde:	f003 0301 	and.w	r3, r3, #1
    bbe2:	2b00      	cmp	r3, #0
    bbe4:	d106      	bne.n	bbf4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13+0x3c>
    bbe6:	4a05      	ldr	r2, [pc, #20]	; (bbfc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13+0x44>)
    bbe8:	9b01      	ldr	r3, [sp, #4]
    bbea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bbee:	2b00      	cmp	r3, #0
    bbf0:	d100      	bne.n	bbf4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_13+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bbf2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bbf4:	bf00      	nop
    bbf6:	b003      	add	sp, #12
    bbf8:	f85d fb04 	ldr.w	pc, [sp], #4
    bbfc:	1fff8e24 	.word	0x1fff8e24
    bc00:	1fff8e20 	.word	0x1fff8e20

0000bc04 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14(void)
{
    bc04:	b500      	push	{lr}
    bc06:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bc08:	f7f5 fb64 	bl	12d4 <Sys_GetCoreID>
    bc0c:	4603      	mov	r3, r0
    bc0e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_14[u32CoreId])
    bc10:	4a10      	ldr	r2, [pc, #64]	; (bc54 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14+0x50>)
    bc12:	9b01      	ldr	r3, [sp, #4]
    bc14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc18:	2b00      	cmp	r3, #0
    bc1a:	d10d      	bne.n	bc38 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bc1c:	f7f5 fa78 	bl	1110 <Adc_schm_read_msr>
    bc20:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bc22:	9b00      	ldr	r3, [sp, #0]
    bc24:	f003 0301 	and.w	r3, r3, #1
    bc28:	2b00      	cmp	r3, #0
    bc2a:	d100      	bne.n	bc2e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bc2c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_14[u32CoreId] = msr;
    bc2e:	490a      	ldr	r1, [pc, #40]	; (bc58 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14+0x54>)
    bc30:	9b01      	ldr	r3, [sp, #4]
    bc32:	9a00      	ldr	r2, [sp, #0]
    bc34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_14[u32CoreId]++;
    bc38:	4a06      	ldr	r2, [pc, #24]	; (bc54 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14+0x50>)
    bc3a:	9b01      	ldr	r3, [sp, #4]
    bc3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc40:	1c5a      	adds	r2, r3, #1
    bc42:	4904      	ldr	r1, [pc, #16]	; (bc54 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_14+0x50>)
    bc44:	9b01      	ldr	r3, [sp, #4]
    bc46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bc4a:	bf00      	nop
    bc4c:	b003      	add	sp, #12
    bc4e:	f85d fb04 	ldr.w	pc, [sp], #4
    bc52:	bf00      	nop
    bc54:	1fff8e2c 	.word	0x1fff8e2c
    bc58:	1fff8e28 	.word	0x1fff8e28

0000bc5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14(void)
{
    bc5c:	b500      	push	{lr}
    bc5e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bc60:	f7f5 fb38 	bl	12d4 <Sys_GetCoreID>
    bc64:	4603      	mov	r3, r0
    bc66:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_14[u32CoreId]--;
    bc68:	4a0d      	ldr	r2, [pc, #52]	; (bca0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14+0x44>)
    bc6a:	9b01      	ldr	r3, [sp, #4]
    bc6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc70:	1e5a      	subs	r2, r3, #1
    bc72:	490b      	ldr	r1, [pc, #44]	; (bca0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14+0x44>)
    bc74:	9b01      	ldr	r3, [sp, #4]
    bc76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_14[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_14[u32CoreId]))         /*if interrupts were enabled*/
    bc7a:	4a0a      	ldr	r2, [pc, #40]	; (bca4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14+0x48>)
    bc7c:	9b01      	ldr	r3, [sp, #4]
    bc7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc82:	f003 0301 	and.w	r3, r3, #1
    bc86:	2b00      	cmp	r3, #0
    bc88:	d106      	bne.n	bc98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14+0x3c>
    bc8a:	4a05      	ldr	r2, [pc, #20]	; (bca0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14+0x44>)
    bc8c:	9b01      	ldr	r3, [sp, #4]
    bc8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bc92:	2b00      	cmp	r3, #0
    bc94:	d100      	bne.n	bc98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_14+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bc96:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bc98:	bf00      	nop
    bc9a:	b003      	add	sp, #12
    bc9c:	f85d fb04 	ldr.w	pc, [sp], #4
    bca0:	1fff8e2c 	.word	0x1fff8e2c
    bca4:	1fff8e28 	.word	0x1fff8e28

0000bca8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15(void)
{
    bca8:	b500      	push	{lr}
    bcaa:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bcac:	f7f5 fb12 	bl	12d4 <Sys_GetCoreID>
    bcb0:	4603      	mov	r3, r0
    bcb2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_15[u32CoreId])
    bcb4:	4a10      	ldr	r2, [pc, #64]	; (bcf8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15+0x50>)
    bcb6:	9b01      	ldr	r3, [sp, #4]
    bcb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bcbc:	2b00      	cmp	r3, #0
    bcbe:	d10d      	bne.n	bcdc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bcc0:	f7f5 fa26 	bl	1110 <Adc_schm_read_msr>
    bcc4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bcc6:	9b00      	ldr	r3, [sp, #0]
    bcc8:	f003 0301 	and.w	r3, r3, #1
    bccc:	2b00      	cmp	r3, #0
    bcce:	d100      	bne.n	bcd2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bcd0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_15[u32CoreId] = msr;
    bcd2:	490a      	ldr	r1, [pc, #40]	; (bcfc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15+0x54>)
    bcd4:	9b01      	ldr	r3, [sp, #4]
    bcd6:	9a00      	ldr	r2, [sp, #0]
    bcd8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_15[u32CoreId]++;
    bcdc:	4a06      	ldr	r2, [pc, #24]	; (bcf8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15+0x50>)
    bcde:	9b01      	ldr	r3, [sp, #4]
    bce0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bce4:	1c5a      	adds	r2, r3, #1
    bce6:	4904      	ldr	r1, [pc, #16]	; (bcf8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_15+0x50>)
    bce8:	9b01      	ldr	r3, [sp, #4]
    bcea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bcee:	bf00      	nop
    bcf0:	b003      	add	sp, #12
    bcf2:	f85d fb04 	ldr.w	pc, [sp], #4
    bcf6:	bf00      	nop
    bcf8:	1fff8e34 	.word	0x1fff8e34
    bcfc:	1fff8e30 	.word	0x1fff8e30

0000bd00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15(void)
{
    bd00:	b500      	push	{lr}
    bd02:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bd04:	f7f5 fae6 	bl	12d4 <Sys_GetCoreID>
    bd08:	4603      	mov	r3, r0
    bd0a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_15[u32CoreId]--;
    bd0c:	4a0d      	ldr	r2, [pc, #52]	; (bd44 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15+0x44>)
    bd0e:	9b01      	ldr	r3, [sp, #4]
    bd10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bd14:	1e5a      	subs	r2, r3, #1
    bd16:	490b      	ldr	r1, [pc, #44]	; (bd44 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15+0x44>)
    bd18:	9b01      	ldr	r3, [sp, #4]
    bd1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_15[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_15[u32CoreId]))         /*if interrupts were enabled*/
    bd1e:	4a0a      	ldr	r2, [pc, #40]	; (bd48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15+0x48>)
    bd20:	9b01      	ldr	r3, [sp, #4]
    bd22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bd26:	f003 0301 	and.w	r3, r3, #1
    bd2a:	2b00      	cmp	r3, #0
    bd2c:	d106      	bne.n	bd3c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15+0x3c>
    bd2e:	4a05      	ldr	r2, [pc, #20]	; (bd44 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15+0x44>)
    bd30:	9b01      	ldr	r3, [sp, #4]
    bd32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bd36:	2b00      	cmp	r3, #0
    bd38:	d100      	bne.n	bd3c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_15+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bd3a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bd3c:	bf00      	nop
    bd3e:	b003      	add	sp, #12
    bd40:	f85d fb04 	ldr.w	pc, [sp], #4
    bd44:	1fff8e34 	.word	0x1fff8e34
    bd48:	1fff8e30 	.word	0x1fff8e30

0000bd4c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16(void)
{
    bd4c:	b500      	push	{lr}
    bd4e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bd50:	f7f5 fac0 	bl	12d4 <Sys_GetCoreID>
    bd54:	4603      	mov	r3, r0
    bd56:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_16[u32CoreId])
    bd58:	4a10      	ldr	r2, [pc, #64]	; (bd9c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16+0x50>)
    bd5a:	9b01      	ldr	r3, [sp, #4]
    bd5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bd60:	2b00      	cmp	r3, #0
    bd62:	d10d      	bne.n	bd80 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bd64:	f7f5 f9d4 	bl	1110 <Adc_schm_read_msr>
    bd68:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bd6a:	9b00      	ldr	r3, [sp, #0]
    bd6c:	f003 0301 	and.w	r3, r3, #1
    bd70:	2b00      	cmp	r3, #0
    bd72:	d100      	bne.n	bd76 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bd74:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_16[u32CoreId] = msr;
    bd76:	490a      	ldr	r1, [pc, #40]	; (bda0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16+0x54>)
    bd78:	9b01      	ldr	r3, [sp, #4]
    bd7a:	9a00      	ldr	r2, [sp, #0]
    bd7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_16[u32CoreId]++;
    bd80:	4a06      	ldr	r2, [pc, #24]	; (bd9c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16+0x50>)
    bd82:	9b01      	ldr	r3, [sp, #4]
    bd84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bd88:	1c5a      	adds	r2, r3, #1
    bd8a:	4904      	ldr	r1, [pc, #16]	; (bd9c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_16+0x50>)
    bd8c:	9b01      	ldr	r3, [sp, #4]
    bd8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bd92:	bf00      	nop
    bd94:	b003      	add	sp, #12
    bd96:	f85d fb04 	ldr.w	pc, [sp], #4
    bd9a:	bf00      	nop
    bd9c:	1fff8e3c 	.word	0x1fff8e3c
    bda0:	1fff8e38 	.word	0x1fff8e38

0000bda4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16(void)
{
    bda4:	b500      	push	{lr}
    bda6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bda8:	f7f5 fa94 	bl	12d4 <Sys_GetCoreID>
    bdac:	4603      	mov	r3, r0
    bdae:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_16[u32CoreId]--;
    bdb0:	4a0d      	ldr	r2, [pc, #52]	; (bde8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16+0x44>)
    bdb2:	9b01      	ldr	r3, [sp, #4]
    bdb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bdb8:	1e5a      	subs	r2, r3, #1
    bdba:	490b      	ldr	r1, [pc, #44]	; (bde8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16+0x44>)
    bdbc:	9b01      	ldr	r3, [sp, #4]
    bdbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_16[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_16[u32CoreId]))         /*if interrupts were enabled*/
    bdc2:	4a0a      	ldr	r2, [pc, #40]	; (bdec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16+0x48>)
    bdc4:	9b01      	ldr	r3, [sp, #4]
    bdc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bdca:	f003 0301 	and.w	r3, r3, #1
    bdce:	2b00      	cmp	r3, #0
    bdd0:	d106      	bne.n	bde0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16+0x3c>
    bdd2:	4a05      	ldr	r2, [pc, #20]	; (bde8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16+0x44>)
    bdd4:	9b01      	ldr	r3, [sp, #4]
    bdd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bdda:	2b00      	cmp	r3, #0
    bddc:	d100      	bne.n	bde0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_16+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bdde:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bde0:	bf00      	nop
    bde2:	b003      	add	sp, #12
    bde4:	f85d fb04 	ldr.w	pc, [sp], #4
    bde8:	1fff8e3c 	.word	0x1fff8e3c
    bdec:	1fff8e38 	.word	0x1fff8e38

0000bdf0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17(void)
{
    bdf0:	b500      	push	{lr}
    bdf2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bdf4:	f7f5 fa6e 	bl	12d4 <Sys_GetCoreID>
    bdf8:	4603      	mov	r3, r0
    bdfa:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_17[u32CoreId])
    bdfc:	4a10      	ldr	r2, [pc, #64]	; (be40 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17+0x50>)
    bdfe:	9b01      	ldr	r3, [sp, #4]
    be00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    be04:	2b00      	cmp	r3, #0
    be06:	d10d      	bne.n	be24 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    be08:	f7f5 f982 	bl	1110 <Adc_schm_read_msr>
    be0c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    be0e:	9b00      	ldr	r3, [sp, #0]
    be10:	f003 0301 	and.w	r3, r3, #1
    be14:	2b00      	cmp	r3, #0
    be16:	d100      	bne.n	be1a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    be18:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_17[u32CoreId] = msr;
    be1a:	490a      	ldr	r1, [pc, #40]	; (be44 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17+0x54>)
    be1c:	9b01      	ldr	r3, [sp, #4]
    be1e:	9a00      	ldr	r2, [sp, #0]
    be20:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_17[u32CoreId]++;
    be24:	4a06      	ldr	r2, [pc, #24]	; (be40 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17+0x50>)
    be26:	9b01      	ldr	r3, [sp, #4]
    be28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    be2c:	1c5a      	adds	r2, r3, #1
    be2e:	4904      	ldr	r1, [pc, #16]	; (be40 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_17+0x50>)
    be30:	9b01      	ldr	r3, [sp, #4]
    be32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    be36:	bf00      	nop
    be38:	b003      	add	sp, #12
    be3a:	f85d fb04 	ldr.w	pc, [sp], #4
    be3e:	bf00      	nop
    be40:	1fff8e44 	.word	0x1fff8e44
    be44:	1fff8e40 	.word	0x1fff8e40

0000be48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17(void)
{
    be48:	b500      	push	{lr}
    be4a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    be4c:	f7f5 fa42 	bl	12d4 <Sys_GetCoreID>
    be50:	4603      	mov	r3, r0
    be52:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_17[u32CoreId]--;
    be54:	4a0d      	ldr	r2, [pc, #52]	; (be8c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17+0x44>)
    be56:	9b01      	ldr	r3, [sp, #4]
    be58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    be5c:	1e5a      	subs	r2, r3, #1
    be5e:	490b      	ldr	r1, [pc, #44]	; (be8c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17+0x44>)
    be60:	9b01      	ldr	r3, [sp, #4]
    be62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_17[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_17[u32CoreId]))         /*if interrupts were enabled*/
    be66:	4a0a      	ldr	r2, [pc, #40]	; (be90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17+0x48>)
    be68:	9b01      	ldr	r3, [sp, #4]
    be6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    be6e:	f003 0301 	and.w	r3, r3, #1
    be72:	2b00      	cmp	r3, #0
    be74:	d106      	bne.n	be84 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17+0x3c>
    be76:	4a05      	ldr	r2, [pc, #20]	; (be8c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17+0x44>)
    be78:	9b01      	ldr	r3, [sp, #4]
    be7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    be7e:	2b00      	cmp	r3, #0
    be80:	d100      	bne.n	be84 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_17+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    be82:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    be84:	bf00      	nop
    be86:	b003      	add	sp, #12
    be88:	f85d fb04 	ldr.w	pc, [sp], #4
    be8c:	1fff8e44 	.word	0x1fff8e44
    be90:	1fff8e40 	.word	0x1fff8e40

0000be94 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18(void)
{
    be94:	b500      	push	{lr}
    be96:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    be98:	f7f5 fa1c 	bl	12d4 <Sys_GetCoreID>
    be9c:	4603      	mov	r3, r0
    be9e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_18[u32CoreId])
    bea0:	4a10      	ldr	r2, [pc, #64]	; (bee4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18+0x50>)
    bea2:	9b01      	ldr	r3, [sp, #4]
    bea4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bea8:	2b00      	cmp	r3, #0
    beaa:	d10d      	bne.n	bec8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    beac:	f7f5 f930 	bl	1110 <Adc_schm_read_msr>
    beb0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    beb2:	9b00      	ldr	r3, [sp, #0]
    beb4:	f003 0301 	and.w	r3, r3, #1
    beb8:	2b00      	cmp	r3, #0
    beba:	d100      	bne.n	bebe <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bebc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_18[u32CoreId] = msr;
    bebe:	490a      	ldr	r1, [pc, #40]	; (bee8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18+0x54>)
    bec0:	9b01      	ldr	r3, [sp, #4]
    bec2:	9a00      	ldr	r2, [sp, #0]
    bec4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_18[u32CoreId]++;
    bec8:	4a06      	ldr	r2, [pc, #24]	; (bee4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18+0x50>)
    beca:	9b01      	ldr	r3, [sp, #4]
    becc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bed0:	1c5a      	adds	r2, r3, #1
    bed2:	4904      	ldr	r1, [pc, #16]	; (bee4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_18+0x50>)
    bed4:	9b01      	ldr	r3, [sp, #4]
    bed6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    beda:	bf00      	nop
    bedc:	b003      	add	sp, #12
    bede:	f85d fb04 	ldr.w	pc, [sp], #4
    bee2:	bf00      	nop
    bee4:	1fff8e4c 	.word	0x1fff8e4c
    bee8:	1fff8e48 	.word	0x1fff8e48

0000beec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18(void)
{
    beec:	b500      	push	{lr}
    beee:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bef0:	f7f5 f9f0 	bl	12d4 <Sys_GetCoreID>
    bef4:	4603      	mov	r3, r0
    bef6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_18[u32CoreId]--;
    bef8:	4a0d      	ldr	r2, [pc, #52]	; (bf30 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18+0x44>)
    befa:	9b01      	ldr	r3, [sp, #4]
    befc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bf00:	1e5a      	subs	r2, r3, #1
    bf02:	490b      	ldr	r1, [pc, #44]	; (bf30 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18+0x44>)
    bf04:	9b01      	ldr	r3, [sp, #4]
    bf06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_18[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_18[u32CoreId]))         /*if interrupts were enabled*/
    bf0a:	4a0a      	ldr	r2, [pc, #40]	; (bf34 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18+0x48>)
    bf0c:	9b01      	ldr	r3, [sp, #4]
    bf0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bf12:	f003 0301 	and.w	r3, r3, #1
    bf16:	2b00      	cmp	r3, #0
    bf18:	d106      	bne.n	bf28 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18+0x3c>
    bf1a:	4a05      	ldr	r2, [pc, #20]	; (bf30 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18+0x44>)
    bf1c:	9b01      	ldr	r3, [sp, #4]
    bf1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bf22:	2b00      	cmp	r3, #0
    bf24:	d100      	bne.n	bf28 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_18+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bf26:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bf28:	bf00      	nop
    bf2a:	b003      	add	sp, #12
    bf2c:	f85d fb04 	ldr.w	pc, [sp], #4
    bf30:	1fff8e4c 	.word	0x1fff8e4c
    bf34:	1fff8e48 	.word	0x1fff8e48

0000bf38 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19(void)
{
    bf38:	b500      	push	{lr}
    bf3a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bf3c:	f7f5 f9ca 	bl	12d4 <Sys_GetCoreID>
    bf40:	4603      	mov	r3, r0
    bf42:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_19[u32CoreId])
    bf44:	4a10      	ldr	r2, [pc, #64]	; (bf88 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19+0x50>)
    bf46:	9b01      	ldr	r3, [sp, #4]
    bf48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bf4c:	2b00      	cmp	r3, #0
    bf4e:	d10d      	bne.n	bf6c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bf50:	f7f5 f8de 	bl	1110 <Adc_schm_read_msr>
    bf54:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bf56:	9b00      	ldr	r3, [sp, #0]
    bf58:	f003 0301 	and.w	r3, r3, #1
    bf5c:	2b00      	cmp	r3, #0
    bf5e:	d100      	bne.n	bf62 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    bf60:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_19[u32CoreId] = msr;
    bf62:	490a      	ldr	r1, [pc, #40]	; (bf8c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19+0x54>)
    bf64:	9b01      	ldr	r3, [sp, #4]
    bf66:	9a00      	ldr	r2, [sp, #0]
    bf68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_19[u32CoreId]++;
    bf6c:	4a06      	ldr	r2, [pc, #24]	; (bf88 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19+0x50>)
    bf6e:	9b01      	ldr	r3, [sp, #4]
    bf70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bf74:	1c5a      	adds	r2, r3, #1
    bf76:	4904      	ldr	r1, [pc, #16]	; (bf88 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_19+0x50>)
    bf78:	9b01      	ldr	r3, [sp, #4]
    bf7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    bf7e:	bf00      	nop
    bf80:	b003      	add	sp, #12
    bf82:	f85d fb04 	ldr.w	pc, [sp], #4
    bf86:	bf00      	nop
    bf88:	1fff8e54 	.word	0x1fff8e54
    bf8c:	1fff8e50 	.word	0x1fff8e50

0000bf90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19(void)
{
    bf90:	b500      	push	{lr}
    bf92:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bf94:	f7f5 f99e 	bl	12d4 <Sys_GetCoreID>
    bf98:	4603      	mov	r3, r0
    bf9a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_19[u32CoreId]--;
    bf9c:	4a0d      	ldr	r2, [pc, #52]	; (bfd4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19+0x44>)
    bf9e:	9b01      	ldr	r3, [sp, #4]
    bfa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bfa4:	1e5a      	subs	r2, r3, #1
    bfa6:	490b      	ldr	r1, [pc, #44]	; (bfd4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19+0x44>)
    bfa8:	9b01      	ldr	r3, [sp, #4]
    bfaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_19[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_19[u32CoreId]))         /*if interrupts were enabled*/
    bfae:	4a0a      	ldr	r2, [pc, #40]	; (bfd8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19+0x48>)
    bfb0:	9b01      	ldr	r3, [sp, #4]
    bfb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bfb6:	f003 0301 	and.w	r3, r3, #1
    bfba:	2b00      	cmp	r3, #0
    bfbc:	d106      	bne.n	bfcc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19+0x3c>
    bfbe:	4a05      	ldr	r2, [pc, #20]	; (bfd4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19+0x44>)
    bfc0:	9b01      	ldr	r3, [sp, #4]
    bfc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bfc6:	2b00      	cmp	r3, #0
    bfc8:	d100      	bne.n	bfcc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_19+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    bfca:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    bfcc:	bf00      	nop
    bfce:	b003      	add	sp, #12
    bfd0:	f85d fb04 	ldr.w	pc, [sp], #4
    bfd4:	1fff8e54 	.word	0x1fff8e54
    bfd8:	1fff8e50 	.word	0x1fff8e50

0000bfdc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20(void)
{
    bfdc:	b500      	push	{lr}
    bfde:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    bfe0:	f7f5 f978 	bl	12d4 <Sys_GetCoreID>
    bfe4:	4603      	mov	r3, r0
    bfe6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_20[u32CoreId])
    bfe8:	4a10      	ldr	r2, [pc, #64]	; (c02c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20+0x50>)
    bfea:	9b01      	ldr	r3, [sp, #4]
    bfec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    bff0:	2b00      	cmp	r3, #0
    bff2:	d10d      	bne.n	c010 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    bff4:	f7f5 f88c 	bl	1110 <Adc_schm_read_msr>
    bff8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    bffa:	9b00      	ldr	r3, [sp, #0]
    bffc:	f003 0301 	and.w	r3, r3, #1
    c000:	2b00      	cmp	r3, #0
    c002:	d100      	bne.n	c006 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c004:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_20[u32CoreId] = msr;
    c006:	490a      	ldr	r1, [pc, #40]	; (c030 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20+0x54>)
    c008:	9b01      	ldr	r3, [sp, #4]
    c00a:	9a00      	ldr	r2, [sp, #0]
    c00c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_20[u32CoreId]++;
    c010:	4a06      	ldr	r2, [pc, #24]	; (c02c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20+0x50>)
    c012:	9b01      	ldr	r3, [sp, #4]
    c014:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c018:	1c5a      	adds	r2, r3, #1
    c01a:	4904      	ldr	r1, [pc, #16]	; (c02c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_20+0x50>)
    c01c:	9b01      	ldr	r3, [sp, #4]
    c01e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c022:	bf00      	nop
    c024:	b003      	add	sp, #12
    c026:	f85d fb04 	ldr.w	pc, [sp], #4
    c02a:	bf00      	nop
    c02c:	1fff8e5c 	.word	0x1fff8e5c
    c030:	1fff8e58 	.word	0x1fff8e58

0000c034 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20(void)
{
    c034:	b500      	push	{lr}
    c036:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c038:	f7f5 f94c 	bl	12d4 <Sys_GetCoreID>
    c03c:	4603      	mov	r3, r0
    c03e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_20[u32CoreId]--;
    c040:	4a0d      	ldr	r2, [pc, #52]	; (c078 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20+0x44>)
    c042:	9b01      	ldr	r3, [sp, #4]
    c044:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c048:	1e5a      	subs	r2, r3, #1
    c04a:	490b      	ldr	r1, [pc, #44]	; (c078 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20+0x44>)
    c04c:	9b01      	ldr	r3, [sp, #4]
    c04e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_20[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_20[u32CoreId]))         /*if interrupts were enabled*/
    c052:	4a0a      	ldr	r2, [pc, #40]	; (c07c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20+0x48>)
    c054:	9b01      	ldr	r3, [sp, #4]
    c056:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c05a:	f003 0301 	and.w	r3, r3, #1
    c05e:	2b00      	cmp	r3, #0
    c060:	d106      	bne.n	c070 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20+0x3c>
    c062:	4a05      	ldr	r2, [pc, #20]	; (c078 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20+0x44>)
    c064:	9b01      	ldr	r3, [sp, #4]
    c066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c06a:	2b00      	cmp	r3, #0
    c06c:	d100      	bne.n	c070 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_20+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c06e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c070:	bf00      	nop
    c072:	b003      	add	sp, #12
    c074:	f85d fb04 	ldr.w	pc, [sp], #4
    c078:	1fff8e5c 	.word	0x1fff8e5c
    c07c:	1fff8e58 	.word	0x1fff8e58

0000c080 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21(void)
{
    c080:	b500      	push	{lr}
    c082:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c084:	f7f5 f926 	bl	12d4 <Sys_GetCoreID>
    c088:	4603      	mov	r3, r0
    c08a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_21[u32CoreId])
    c08c:	4a10      	ldr	r2, [pc, #64]	; (c0d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21+0x50>)
    c08e:	9b01      	ldr	r3, [sp, #4]
    c090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c094:	2b00      	cmp	r3, #0
    c096:	d10d      	bne.n	c0b4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c098:	f7f5 f83a 	bl	1110 <Adc_schm_read_msr>
    c09c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c09e:	9b00      	ldr	r3, [sp, #0]
    c0a0:	f003 0301 	and.w	r3, r3, #1
    c0a4:	2b00      	cmp	r3, #0
    c0a6:	d100      	bne.n	c0aa <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c0a8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_21[u32CoreId] = msr;
    c0aa:	490a      	ldr	r1, [pc, #40]	; (c0d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21+0x54>)
    c0ac:	9b01      	ldr	r3, [sp, #4]
    c0ae:	9a00      	ldr	r2, [sp, #0]
    c0b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_21[u32CoreId]++;
    c0b4:	4a06      	ldr	r2, [pc, #24]	; (c0d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21+0x50>)
    c0b6:	9b01      	ldr	r3, [sp, #4]
    c0b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c0bc:	1c5a      	adds	r2, r3, #1
    c0be:	4904      	ldr	r1, [pc, #16]	; (c0d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_21+0x50>)
    c0c0:	9b01      	ldr	r3, [sp, #4]
    c0c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c0c6:	bf00      	nop
    c0c8:	b003      	add	sp, #12
    c0ca:	f85d fb04 	ldr.w	pc, [sp], #4
    c0ce:	bf00      	nop
    c0d0:	1fff8e64 	.word	0x1fff8e64
    c0d4:	1fff8e60 	.word	0x1fff8e60

0000c0d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21(void)
{
    c0d8:	b500      	push	{lr}
    c0da:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c0dc:	f7f5 f8fa 	bl	12d4 <Sys_GetCoreID>
    c0e0:	4603      	mov	r3, r0
    c0e2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_21[u32CoreId]--;
    c0e4:	4a0d      	ldr	r2, [pc, #52]	; (c11c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21+0x44>)
    c0e6:	9b01      	ldr	r3, [sp, #4]
    c0e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c0ec:	1e5a      	subs	r2, r3, #1
    c0ee:	490b      	ldr	r1, [pc, #44]	; (c11c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21+0x44>)
    c0f0:	9b01      	ldr	r3, [sp, #4]
    c0f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_21[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_21[u32CoreId]))         /*if interrupts were enabled*/
    c0f6:	4a0a      	ldr	r2, [pc, #40]	; (c120 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21+0x48>)
    c0f8:	9b01      	ldr	r3, [sp, #4]
    c0fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c0fe:	f003 0301 	and.w	r3, r3, #1
    c102:	2b00      	cmp	r3, #0
    c104:	d106      	bne.n	c114 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21+0x3c>
    c106:	4a05      	ldr	r2, [pc, #20]	; (c11c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21+0x44>)
    c108:	9b01      	ldr	r3, [sp, #4]
    c10a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c10e:	2b00      	cmp	r3, #0
    c110:	d100      	bne.n	c114 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_21+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c112:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c114:	bf00      	nop
    c116:	b003      	add	sp, #12
    c118:	f85d fb04 	ldr.w	pc, [sp], #4
    c11c:	1fff8e64 	.word	0x1fff8e64
    c120:	1fff8e60 	.word	0x1fff8e60

0000c124 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22(void)
{
    c124:	b500      	push	{lr}
    c126:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c128:	f7f5 f8d4 	bl	12d4 <Sys_GetCoreID>
    c12c:	4603      	mov	r3, r0
    c12e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_22[u32CoreId])
    c130:	4a10      	ldr	r2, [pc, #64]	; (c174 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22+0x50>)
    c132:	9b01      	ldr	r3, [sp, #4]
    c134:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c138:	2b00      	cmp	r3, #0
    c13a:	d10d      	bne.n	c158 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c13c:	f7f4 ffe8 	bl	1110 <Adc_schm_read_msr>
    c140:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c142:	9b00      	ldr	r3, [sp, #0]
    c144:	f003 0301 	and.w	r3, r3, #1
    c148:	2b00      	cmp	r3, #0
    c14a:	d100      	bne.n	c14e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c14c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_22[u32CoreId] = msr;
    c14e:	490a      	ldr	r1, [pc, #40]	; (c178 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22+0x54>)
    c150:	9b01      	ldr	r3, [sp, #4]
    c152:	9a00      	ldr	r2, [sp, #0]
    c154:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_22[u32CoreId]++;
    c158:	4a06      	ldr	r2, [pc, #24]	; (c174 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22+0x50>)
    c15a:	9b01      	ldr	r3, [sp, #4]
    c15c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c160:	1c5a      	adds	r2, r3, #1
    c162:	4904      	ldr	r1, [pc, #16]	; (c174 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_22+0x50>)
    c164:	9b01      	ldr	r3, [sp, #4]
    c166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c16a:	bf00      	nop
    c16c:	b003      	add	sp, #12
    c16e:	f85d fb04 	ldr.w	pc, [sp], #4
    c172:	bf00      	nop
    c174:	1fff8e6c 	.word	0x1fff8e6c
    c178:	1fff8e68 	.word	0x1fff8e68

0000c17c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22(void)
{
    c17c:	b500      	push	{lr}
    c17e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c180:	f7f5 f8a8 	bl	12d4 <Sys_GetCoreID>
    c184:	4603      	mov	r3, r0
    c186:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_22[u32CoreId]--;
    c188:	4a0d      	ldr	r2, [pc, #52]	; (c1c0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22+0x44>)
    c18a:	9b01      	ldr	r3, [sp, #4]
    c18c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c190:	1e5a      	subs	r2, r3, #1
    c192:	490b      	ldr	r1, [pc, #44]	; (c1c0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22+0x44>)
    c194:	9b01      	ldr	r3, [sp, #4]
    c196:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_22[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_22[u32CoreId]))         /*if interrupts were enabled*/
    c19a:	4a0a      	ldr	r2, [pc, #40]	; (c1c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22+0x48>)
    c19c:	9b01      	ldr	r3, [sp, #4]
    c19e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c1a2:	f003 0301 	and.w	r3, r3, #1
    c1a6:	2b00      	cmp	r3, #0
    c1a8:	d106      	bne.n	c1b8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22+0x3c>
    c1aa:	4a05      	ldr	r2, [pc, #20]	; (c1c0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22+0x44>)
    c1ac:	9b01      	ldr	r3, [sp, #4]
    c1ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c1b2:	2b00      	cmp	r3, #0
    c1b4:	d100      	bne.n	c1b8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_22+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c1b6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c1b8:	bf00      	nop
    c1ba:	b003      	add	sp, #12
    c1bc:	f85d fb04 	ldr.w	pc, [sp], #4
    c1c0:	1fff8e6c 	.word	0x1fff8e6c
    c1c4:	1fff8e68 	.word	0x1fff8e68

0000c1c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23(void)
{
    c1c8:	b500      	push	{lr}
    c1ca:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c1cc:	f7f5 f882 	bl	12d4 <Sys_GetCoreID>
    c1d0:	4603      	mov	r3, r0
    c1d2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_23[u32CoreId])
    c1d4:	4a10      	ldr	r2, [pc, #64]	; (c218 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23+0x50>)
    c1d6:	9b01      	ldr	r3, [sp, #4]
    c1d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c1dc:	2b00      	cmp	r3, #0
    c1de:	d10d      	bne.n	c1fc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c1e0:	f7f4 ff96 	bl	1110 <Adc_schm_read_msr>
    c1e4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c1e6:	9b00      	ldr	r3, [sp, #0]
    c1e8:	f003 0301 	and.w	r3, r3, #1
    c1ec:	2b00      	cmp	r3, #0
    c1ee:	d100      	bne.n	c1f2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c1f0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_23[u32CoreId] = msr;
    c1f2:	490a      	ldr	r1, [pc, #40]	; (c21c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23+0x54>)
    c1f4:	9b01      	ldr	r3, [sp, #4]
    c1f6:	9a00      	ldr	r2, [sp, #0]
    c1f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_23[u32CoreId]++;
    c1fc:	4a06      	ldr	r2, [pc, #24]	; (c218 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23+0x50>)
    c1fe:	9b01      	ldr	r3, [sp, #4]
    c200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c204:	1c5a      	adds	r2, r3, #1
    c206:	4904      	ldr	r1, [pc, #16]	; (c218 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_23+0x50>)
    c208:	9b01      	ldr	r3, [sp, #4]
    c20a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c20e:	bf00      	nop
    c210:	b003      	add	sp, #12
    c212:	f85d fb04 	ldr.w	pc, [sp], #4
    c216:	bf00      	nop
    c218:	1fff8e74 	.word	0x1fff8e74
    c21c:	1fff8e70 	.word	0x1fff8e70

0000c220 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23(void)
{
    c220:	b500      	push	{lr}
    c222:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c224:	f7f5 f856 	bl	12d4 <Sys_GetCoreID>
    c228:	4603      	mov	r3, r0
    c22a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_23[u32CoreId]--;
    c22c:	4a0d      	ldr	r2, [pc, #52]	; (c264 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23+0x44>)
    c22e:	9b01      	ldr	r3, [sp, #4]
    c230:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c234:	1e5a      	subs	r2, r3, #1
    c236:	490b      	ldr	r1, [pc, #44]	; (c264 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23+0x44>)
    c238:	9b01      	ldr	r3, [sp, #4]
    c23a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_23[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_23[u32CoreId]))         /*if interrupts were enabled*/
    c23e:	4a0a      	ldr	r2, [pc, #40]	; (c268 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23+0x48>)
    c240:	9b01      	ldr	r3, [sp, #4]
    c242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c246:	f003 0301 	and.w	r3, r3, #1
    c24a:	2b00      	cmp	r3, #0
    c24c:	d106      	bne.n	c25c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23+0x3c>
    c24e:	4a05      	ldr	r2, [pc, #20]	; (c264 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23+0x44>)
    c250:	9b01      	ldr	r3, [sp, #4]
    c252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c256:	2b00      	cmp	r3, #0
    c258:	d100      	bne.n	c25c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_23+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c25a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c25c:	bf00      	nop
    c25e:	b003      	add	sp, #12
    c260:	f85d fb04 	ldr.w	pc, [sp], #4
    c264:	1fff8e74 	.word	0x1fff8e74
    c268:	1fff8e70 	.word	0x1fff8e70

0000c26c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24(void)
{
    c26c:	b500      	push	{lr}
    c26e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c270:	f7f5 f830 	bl	12d4 <Sys_GetCoreID>
    c274:	4603      	mov	r3, r0
    c276:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_24[u32CoreId])
    c278:	4a10      	ldr	r2, [pc, #64]	; (c2bc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24+0x50>)
    c27a:	9b01      	ldr	r3, [sp, #4]
    c27c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c280:	2b00      	cmp	r3, #0
    c282:	d10d      	bne.n	c2a0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c284:	f7f4 ff44 	bl	1110 <Adc_schm_read_msr>
    c288:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c28a:	9b00      	ldr	r3, [sp, #0]
    c28c:	f003 0301 	and.w	r3, r3, #1
    c290:	2b00      	cmp	r3, #0
    c292:	d100      	bne.n	c296 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c294:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_24[u32CoreId] = msr;
    c296:	490a      	ldr	r1, [pc, #40]	; (c2c0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24+0x54>)
    c298:	9b01      	ldr	r3, [sp, #4]
    c29a:	9a00      	ldr	r2, [sp, #0]
    c29c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_24[u32CoreId]++;
    c2a0:	4a06      	ldr	r2, [pc, #24]	; (c2bc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24+0x50>)
    c2a2:	9b01      	ldr	r3, [sp, #4]
    c2a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c2a8:	1c5a      	adds	r2, r3, #1
    c2aa:	4904      	ldr	r1, [pc, #16]	; (c2bc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_24+0x50>)
    c2ac:	9b01      	ldr	r3, [sp, #4]
    c2ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c2b2:	bf00      	nop
    c2b4:	b003      	add	sp, #12
    c2b6:	f85d fb04 	ldr.w	pc, [sp], #4
    c2ba:	bf00      	nop
    c2bc:	1fff8e7c 	.word	0x1fff8e7c
    c2c0:	1fff8e78 	.word	0x1fff8e78

0000c2c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24(void)
{
    c2c4:	b500      	push	{lr}
    c2c6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c2c8:	f7f5 f804 	bl	12d4 <Sys_GetCoreID>
    c2cc:	4603      	mov	r3, r0
    c2ce:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_24[u32CoreId]--;
    c2d0:	4a0d      	ldr	r2, [pc, #52]	; (c308 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24+0x44>)
    c2d2:	9b01      	ldr	r3, [sp, #4]
    c2d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c2d8:	1e5a      	subs	r2, r3, #1
    c2da:	490b      	ldr	r1, [pc, #44]	; (c308 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24+0x44>)
    c2dc:	9b01      	ldr	r3, [sp, #4]
    c2de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_24[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_24[u32CoreId]))         /*if interrupts were enabled*/
    c2e2:	4a0a      	ldr	r2, [pc, #40]	; (c30c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24+0x48>)
    c2e4:	9b01      	ldr	r3, [sp, #4]
    c2e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c2ea:	f003 0301 	and.w	r3, r3, #1
    c2ee:	2b00      	cmp	r3, #0
    c2f0:	d106      	bne.n	c300 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24+0x3c>
    c2f2:	4a05      	ldr	r2, [pc, #20]	; (c308 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24+0x44>)
    c2f4:	9b01      	ldr	r3, [sp, #4]
    c2f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c2fa:	2b00      	cmp	r3, #0
    c2fc:	d100      	bne.n	c300 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_24+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c2fe:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c300:	bf00      	nop
    c302:	b003      	add	sp, #12
    c304:	f85d fb04 	ldr.w	pc, [sp], #4
    c308:	1fff8e7c 	.word	0x1fff8e7c
    c30c:	1fff8e78 	.word	0x1fff8e78

0000c310 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25(void)
{
    c310:	b500      	push	{lr}
    c312:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c314:	f7f4 ffde 	bl	12d4 <Sys_GetCoreID>
    c318:	4603      	mov	r3, r0
    c31a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_25[u32CoreId])
    c31c:	4a10      	ldr	r2, [pc, #64]	; (c360 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25+0x50>)
    c31e:	9b01      	ldr	r3, [sp, #4]
    c320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c324:	2b00      	cmp	r3, #0
    c326:	d10d      	bne.n	c344 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c328:	f7f4 fef2 	bl	1110 <Adc_schm_read_msr>
    c32c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c32e:	9b00      	ldr	r3, [sp, #0]
    c330:	f003 0301 	and.w	r3, r3, #1
    c334:	2b00      	cmp	r3, #0
    c336:	d100      	bne.n	c33a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c338:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_25[u32CoreId] = msr;
    c33a:	490a      	ldr	r1, [pc, #40]	; (c364 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25+0x54>)
    c33c:	9b01      	ldr	r3, [sp, #4]
    c33e:	9a00      	ldr	r2, [sp, #0]
    c340:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_25[u32CoreId]++;
    c344:	4a06      	ldr	r2, [pc, #24]	; (c360 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25+0x50>)
    c346:	9b01      	ldr	r3, [sp, #4]
    c348:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c34c:	1c5a      	adds	r2, r3, #1
    c34e:	4904      	ldr	r1, [pc, #16]	; (c360 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_25+0x50>)
    c350:	9b01      	ldr	r3, [sp, #4]
    c352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c356:	bf00      	nop
    c358:	b003      	add	sp, #12
    c35a:	f85d fb04 	ldr.w	pc, [sp], #4
    c35e:	bf00      	nop
    c360:	1fff8e84 	.word	0x1fff8e84
    c364:	1fff8e80 	.word	0x1fff8e80

0000c368 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25(void)
{
    c368:	b500      	push	{lr}
    c36a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c36c:	f7f4 ffb2 	bl	12d4 <Sys_GetCoreID>
    c370:	4603      	mov	r3, r0
    c372:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_25[u32CoreId]--;
    c374:	4a0d      	ldr	r2, [pc, #52]	; (c3ac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25+0x44>)
    c376:	9b01      	ldr	r3, [sp, #4]
    c378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c37c:	1e5a      	subs	r2, r3, #1
    c37e:	490b      	ldr	r1, [pc, #44]	; (c3ac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25+0x44>)
    c380:	9b01      	ldr	r3, [sp, #4]
    c382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_25[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_25[u32CoreId]))         /*if interrupts were enabled*/
    c386:	4a0a      	ldr	r2, [pc, #40]	; (c3b0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25+0x48>)
    c388:	9b01      	ldr	r3, [sp, #4]
    c38a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c38e:	f003 0301 	and.w	r3, r3, #1
    c392:	2b00      	cmp	r3, #0
    c394:	d106      	bne.n	c3a4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25+0x3c>
    c396:	4a05      	ldr	r2, [pc, #20]	; (c3ac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25+0x44>)
    c398:	9b01      	ldr	r3, [sp, #4]
    c39a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c39e:	2b00      	cmp	r3, #0
    c3a0:	d100      	bne.n	c3a4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_25+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c3a2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c3a4:	bf00      	nop
    c3a6:	b003      	add	sp, #12
    c3a8:	f85d fb04 	ldr.w	pc, [sp], #4
    c3ac:	1fff8e84 	.word	0x1fff8e84
    c3b0:	1fff8e80 	.word	0x1fff8e80

0000c3b4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26(void)
{
    c3b4:	b500      	push	{lr}
    c3b6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c3b8:	f7f4 ff8c 	bl	12d4 <Sys_GetCoreID>
    c3bc:	4603      	mov	r3, r0
    c3be:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_26[u32CoreId])
    c3c0:	4a10      	ldr	r2, [pc, #64]	; (c404 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26+0x50>)
    c3c2:	9b01      	ldr	r3, [sp, #4]
    c3c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c3c8:	2b00      	cmp	r3, #0
    c3ca:	d10d      	bne.n	c3e8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c3cc:	f7f4 fea0 	bl	1110 <Adc_schm_read_msr>
    c3d0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c3d2:	9b00      	ldr	r3, [sp, #0]
    c3d4:	f003 0301 	and.w	r3, r3, #1
    c3d8:	2b00      	cmp	r3, #0
    c3da:	d100      	bne.n	c3de <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c3dc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_26[u32CoreId] = msr;
    c3de:	490a      	ldr	r1, [pc, #40]	; (c408 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26+0x54>)
    c3e0:	9b01      	ldr	r3, [sp, #4]
    c3e2:	9a00      	ldr	r2, [sp, #0]
    c3e4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_26[u32CoreId]++;
    c3e8:	4a06      	ldr	r2, [pc, #24]	; (c404 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26+0x50>)
    c3ea:	9b01      	ldr	r3, [sp, #4]
    c3ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c3f0:	1c5a      	adds	r2, r3, #1
    c3f2:	4904      	ldr	r1, [pc, #16]	; (c404 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_26+0x50>)
    c3f4:	9b01      	ldr	r3, [sp, #4]
    c3f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c3fa:	bf00      	nop
    c3fc:	b003      	add	sp, #12
    c3fe:	f85d fb04 	ldr.w	pc, [sp], #4
    c402:	bf00      	nop
    c404:	1fff8e8c 	.word	0x1fff8e8c
    c408:	1fff8e88 	.word	0x1fff8e88

0000c40c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26(void)
{
    c40c:	b500      	push	{lr}
    c40e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c410:	f7f4 ff60 	bl	12d4 <Sys_GetCoreID>
    c414:	4603      	mov	r3, r0
    c416:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_26[u32CoreId]--;
    c418:	4a0d      	ldr	r2, [pc, #52]	; (c450 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26+0x44>)
    c41a:	9b01      	ldr	r3, [sp, #4]
    c41c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c420:	1e5a      	subs	r2, r3, #1
    c422:	490b      	ldr	r1, [pc, #44]	; (c450 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26+0x44>)
    c424:	9b01      	ldr	r3, [sp, #4]
    c426:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_26[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_26[u32CoreId]))         /*if interrupts were enabled*/
    c42a:	4a0a      	ldr	r2, [pc, #40]	; (c454 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26+0x48>)
    c42c:	9b01      	ldr	r3, [sp, #4]
    c42e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c432:	f003 0301 	and.w	r3, r3, #1
    c436:	2b00      	cmp	r3, #0
    c438:	d106      	bne.n	c448 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26+0x3c>
    c43a:	4a05      	ldr	r2, [pc, #20]	; (c450 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26+0x44>)
    c43c:	9b01      	ldr	r3, [sp, #4]
    c43e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c442:	2b00      	cmp	r3, #0
    c444:	d100      	bne.n	c448 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_26+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c446:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c448:	bf00      	nop
    c44a:	b003      	add	sp, #12
    c44c:	f85d fb04 	ldr.w	pc, [sp], #4
    c450:	1fff8e8c 	.word	0x1fff8e8c
    c454:	1fff8e88 	.word	0x1fff8e88

0000c458 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27(void)
{
    c458:	b500      	push	{lr}
    c45a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c45c:	f7f4 ff3a 	bl	12d4 <Sys_GetCoreID>
    c460:	4603      	mov	r3, r0
    c462:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_27[u32CoreId])
    c464:	4a10      	ldr	r2, [pc, #64]	; (c4a8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27+0x50>)
    c466:	9b01      	ldr	r3, [sp, #4]
    c468:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c46c:	2b00      	cmp	r3, #0
    c46e:	d10d      	bne.n	c48c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c470:	f7f4 fe4e 	bl	1110 <Adc_schm_read_msr>
    c474:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c476:	9b00      	ldr	r3, [sp, #0]
    c478:	f003 0301 	and.w	r3, r3, #1
    c47c:	2b00      	cmp	r3, #0
    c47e:	d100      	bne.n	c482 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c480:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_27[u32CoreId] = msr;
    c482:	490a      	ldr	r1, [pc, #40]	; (c4ac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27+0x54>)
    c484:	9b01      	ldr	r3, [sp, #4]
    c486:	9a00      	ldr	r2, [sp, #0]
    c488:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_27[u32CoreId]++;
    c48c:	4a06      	ldr	r2, [pc, #24]	; (c4a8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27+0x50>)
    c48e:	9b01      	ldr	r3, [sp, #4]
    c490:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c494:	1c5a      	adds	r2, r3, #1
    c496:	4904      	ldr	r1, [pc, #16]	; (c4a8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_27+0x50>)
    c498:	9b01      	ldr	r3, [sp, #4]
    c49a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c49e:	bf00      	nop
    c4a0:	b003      	add	sp, #12
    c4a2:	f85d fb04 	ldr.w	pc, [sp], #4
    c4a6:	bf00      	nop
    c4a8:	1fff8e94 	.word	0x1fff8e94
    c4ac:	1fff8e90 	.word	0x1fff8e90

0000c4b0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27(void)
{
    c4b0:	b500      	push	{lr}
    c4b2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c4b4:	f7f4 ff0e 	bl	12d4 <Sys_GetCoreID>
    c4b8:	4603      	mov	r3, r0
    c4ba:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_27[u32CoreId]--;
    c4bc:	4a0d      	ldr	r2, [pc, #52]	; (c4f4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27+0x44>)
    c4be:	9b01      	ldr	r3, [sp, #4]
    c4c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c4c4:	1e5a      	subs	r2, r3, #1
    c4c6:	490b      	ldr	r1, [pc, #44]	; (c4f4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27+0x44>)
    c4c8:	9b01      	ldr	r3, [sp, #4]
    c4ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_27[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_27[u32CoreId]))         /*if interrupts were enabled*/
    c4ce:	4a0a      	ldr	r2, [pc, #40]	; (c4f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27+0x48>)
    c4d0:	9b01      	ldr	r3, [sp, #4]
    c4d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c4d6:	f003 0301 	and.w	r3, r3, #1
    c4da:	2b00      	cmp	r3, #0
    c4dc:	d106      	bne.n	c4ec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27+0x3c>
    c4de:	4a05      	ldr	r2, [pc, #20]	; (c4f4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27+0x44>)
    c4e0:	9b01      	ldr	r3, [sp, #4]
    c4e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c4e6:	2b00      	cmp	r3, #0
    c4e8:	d100      	bne.n	c4ec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_27+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c4ea:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c4ec:	bf00      	nop
    c4ee:	b003      	add	sp, #12
    c4f0:	f85d fb04 	ldr.w	pc, [sp], #4
    c4f4:	1fff8e94 	.word	0x1fff8e94
    c4f8:	1fff8e90 	.word	0x1fff8e90

0000c4fc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28(void)
{
    c4fc:	b500      	push	{lr}
    c4fe:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c500:	f7f4 fee8 	bl	12d4 <Sys_GetCoreID>
    c504:	4603      	mov	r3, r0
    c506:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_28[u32CoreId])
    c508:	4a10      	ldr	r2, [pc, #64]	; (c54c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28+0x50>)
    c50a:	9b01      	ldr	r3, [sp, #4]
    c50c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c510:	2b00      	cmp	r3, #0
    c512:	d10d      	bne.n	c530 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c514:	f7f4 fdfc 	bl	1110 <Adc_schm_read_msr>
    c518:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c51a:	9b00      	ldr	r3, [sp, #0]
    c51c:	f003 0301 	and.w	r3, r3, #1
    c520:	2b00      	cmp	r3, #0
    c522:	d100      	bne.n	c526 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c524:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_28[u32CoreId] = msr;
    c526:	490a      	ldr	r1, [pc, #40]	; (c550 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28+0x54>)
    c528:	9b01      	ldr	r3, [sp, #4]
    c52a:	9a00      	ldr	r2, [sp, #0]
    c52c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_28[u32CoreId]++;
    c530:	4a06      	ldr	r2, [pc, #24]	; (c54c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28+0x50>)
    c532:	9b01      	ldr	r3, [sp, #4]
    c534:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c538:	1c5a      	adds	r2, r3, #1
    c53a:	4904      	ldr	r1, [pc, #16]	; (c54c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_28+0x50>)
    c53c:	9b01      	ldr	r3, [sp, #4]
    c53e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c542:	bf00      	nop
    c544:	b003      	add	sp, #12
    c546:	f85d fb04 	ldr.w	pc, [sp], #4
    c54a:	bf00      	nop
    c54c:	1fff8e9c 	.word	0x1fff8e9c
    c550:	1fff8e98 	.word	0x1fff8e98

0000c554 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28(void)
{
    c554:	b500      	push	{lr}
    c556:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c558:	f7f4 febc 	bl	12d4 <Sys_GetCoreID>
    c55c:	4603      	mov	r3, r0
    c55e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_28[u32CoreId]--;
    c560:	4a0d      	ldr	r2, [pc, #52]	; (c598 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28+0x44>)
    c562:	9b01      	ldr	r3, [sp, #4]
    c564:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c568:	1e5a      	subs	r2, r3, #1
    c56a:	490b      	ldr	r1, [pc, #44]	; (c598 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28+0x44>)
    c56c:	9b01      	ldr	r3, [sp, #4]
    c56e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_28[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_28[u32CoreId]))         /*if interrupts were enabled*/
    c572:	4a0a      	ldr	r2, [pc, #40]	; (c59c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28+0x48>)
    c574:	9b01      	ldr	r3, [sp, #4]
    c576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c57a:	f003 0301 	and.w	r3, r3, #1
    c57e:	2b00      	cmp	r3, #0
    c580:	d106      	bne.n	c590 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28+0x3c>
    c582:	4a05      	ldr	r2, [pc, #20]	; (c598 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28+0x44>)
    c584:	9b01      	ldr	r3, [sp, #4]
    c586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c58a:	2b00      	cmp	r3, #0
    c58c:	d100      	bne.n	c590 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_28+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c58e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c590:	bf00      	nop
    c592:	b003      	add	sp, #12
    c594:	f85d fb04 	ldr.w	pc, [sp], #4
    c598:	1fff8e9c 	.word	0x1fff8e9c
    c59c:	1fff8e98 	.word	0x1fff8e98

0000c5a0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29(void)
{
    c5a0:	b500      	push	{lr}
    c5a2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c5a4:	f7f4 fe96 	bl	12d4 <Sys_GetCoreID>
    c5a8:	4603      	mov	r3, r0
    c5aa:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_29[u32CoreId])
    c5ac:	4a10      	ldr	r2, [pc, #64]	; (c5f0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29+0x50>)
    c5ae:	9b01      	ldr	r3, [sp, #4]
    c5b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c5b4:	2b00      	cmp	r3, #0
    c5b6:	d10d      	bne.n	c5d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c5b8:	f7f4 fdaa 	bl	1110 <Adc_schm_read_msr>
    c5bc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c5be:	9b00      	ldr	r3, [sp, #0]
    c5c0:	f003 0301 	and.w	r3, r3, #1
    c5c4:	2b00      	cmp	r3, #0
    c5c6:	d100      	bne.n	c5ca <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c5c8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_29[u32CoreId] = msr;
    c5ca:	490a      	ldr	r1, [pc, #40]	; (c5f4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29+0x54>)
    c5cc:	9b01      	ldr	r3, [sp, #4]
    c5ce:	9a00      	ldr	r2, [sp, #0]
    c5d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_29[u32CoreId]++;
    c5d4:	4a06      	ldr	r2, [pc, #24]	; (c5f0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29+0x50>)
    c5d6:	9b01      	ldr	r3, [sp, #4]
    c5d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c5dc:	1c5a      	adds	r2, r3, #1
    c5de:	4904      	ldr	r1, [pc, #16]	; (c5f0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_29+0x50>)
    c5e0:	9b01      	ldr	r3, [sp, #4]
    c5e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c5e6:	bf00      	nop
    c5e8:	b003      	add	sp, #12
    c5ea:	f85d fb04 	ldr.w	pc, [sp], #4
    c5ee:	bf00      	nop
    c5f0:	1fff8ea4 	.word	0x1fff8ea4
    c5f4:	1fff8ea0 	.word	0x1fff8ea0

0000c5f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29(void)
{
    c5f8:	b500      	push	{lr}
    c5fa:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c5fc:	f7f4 fe6a 	bl	12d4 <Sys_GetCoreID>
    c600:	4603      	mov	r3, r0
    c602:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_29[u32CoreId]--;
    c604:	4a0d      	ldr	r2, [pc, #52]	; (c63c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29+0x44>)
    c606:	9b01      	ldr	r3, [sp, #4]
    c608:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c60c:	1e5a      	subs	r2, r3, #1
    c60e:	490b      	ldr	r1, [pc, #44]	; (c63c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29+0x44>)
    c610:	9b01      	ldr	r3, [sp, #4]
    c612:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_29[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_29[u32CoreId]))         /*if interrupts were enabled*/
    c616:	4a0a      	ldr	r2, [pc, #40]	; (c640 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29+0x48>)
    c618:	9b01      	ldr	r3, [sp, #4]
    c61a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c61e:	f003 0301 	and.w	r3, r3, #1
    c622:	2b00      	cmp	r3, #0
    c624:	d106      	bne.n	c634 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29+0x3c>
    c626:	4a05      	ldr	r2, [pc, #20]	; (c63c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29+0x44>)
    c628:	9b01      	ldr	r3, [sp, #4]
    c62a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c62e:	2b00      	cmp	r3, #0
    c630:	d100      	bne.n	c634 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_29+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c632:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c634:	bf00      	nop
    c636:	b003      	add	sp, #12
    c638:	f85d fb04 	ldr.w	pc, [sp], #4
    c63c:	1fff8ea4 	.word	0x1fff8ea4
    c640:	1fff8ea0 	.word	0x1fff8ea0

0000c644 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30(void)
{
    c644:	b500      	push	{lr}
    c646:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c648:	f7f4 fe44 	bl	12d4 <Sys_GetCoreID>
    c64c:	4603      	mov	r3, r0
    c64e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_30[u32CoreId])
    c650:	4a10      	ldr	r2, [pc, #64]	; (c694 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30+0x50>)
    c652:	9b01      	ldr	r3, [sp, #4]
    c654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c658:	2b00      	cmp	r3, #0
    c65a:	d10d      	bne.n	c678 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c65c:	f7f4 fd58 	bl	1110 <Adc_schm_read_msr>
    c660:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c662:	9b00      	ldr	r3, [sp, #0]
    c664:	f003 0301 	and.w	r3, r3, #1
    c668:	2b00      	cmp	r3, #0
    c66a:	d100      	bne.n	c66e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c66c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_30[u32CoreId] = msr;
    c66e:	490a      	ldr	r1, [pc, #40]	; (c698 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30+0x54>)
    c670:	9b01      	ldr	r3, [sp, #4]
    c672:	9a00      	ldr	r2, [sp, #0]
    c674:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_30[u32CoreId]++;
    c678:	4a06      	ldr	r2, [pc, #24]	; (c694 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30+0x50>)
    c67a:	9b01      	ldr	r3, [sp, #4]
    c67c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c680:	1c5a      	adds	r2, r3, #1
    c682:	4904      	ldr	r1, [pc, #16]	; (c694 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_30+0x50>)
    c684:	9b01      	ldr	r3, [sp, #4]
    c686:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c68a:	bf00      	nop
    c68c:	b003      	add	sp, #12
    c68e:	f85d fb04 	ldr.w	pc, [sp], #4
    c692:	bf00      	nop
    c694:	1fff8eac 	.word	0x1fff8eac
    c698:	1fff8ea8 	.word	0x1fff8ea8

0000c69c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30(void)
{
    c69c:	b500      	push	{lr}
    c69e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c6a0:	f7f4 fe18 	bl	12d4 <Sys_GetCoreID>
    c6a4:	4603      	mov	r3, r0
    c6a6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_30[u32CoreId]--;
    c6a8:	4a0d      	ldr	r2, [pc, #52]	; (c6e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30+0x44>)
    c6aa:	9b01      	ldr	r3, [sp, #4]
    c6ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c6b0:	1e5a      	subs	r2, r3, #1
    c6b2:	490b      	ldr	r1, [pc, #44]	; (c6e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30+0x44>)
    c6b4:	9b01      	ldr	r3, [sp, #4]
    c6b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_30[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_30[u32CoreId]))         /*if interrupts were enabled*/
    c6ba:	4a0a      	ldr	r2, [pc, #40]	; (c6e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30+0x48>)
    c6bc:	9b01      	ldr	r3, [sp, #4]
    c6be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c6c2:	f003 0301 	and.w	r3, r3, #1
    c6c6:	2b00      	cmp	r3, #0
    c6c8:	d106      	bne.n	c6d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30+0x3c>
    c6ca:	4a05      	ldr	r2, [pc, #20]	; (c6e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30+0x44>)
    c6cc:	9b01      	ldr	r3, [sp, #4]
    c6ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c6d2:	2b00      	cmp	r3, #0
    c6d4:	d100      	bne.n	c6d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_30+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c6d6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c6d8:	bf00      	nop
    c6da:	b003      	add	sp, #12
    c6dc:	f85d fb04 	ldr.w	pc, [sp], #4
    c6e0:	1fff8eac 	.word	0x1fff8eac
    c6e4:	1fff8ea8 	.word	0x1fff8ea8

0000c6e8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31(void)
{
    c6e8:	b500      	push	{lr}
    c6ea:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c6ec:	f7f4 fdf2 	bl	12d4 <Sys_GetCoreID>
    c6f0:	4603      	mov	r3, r0
    c6f2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_31[u32CoreId])
    c6f4:	4a10      	ldr	r2, [pc, #64]	; (c738 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31+0x50>)
    c6f6:	9b01      	ldr	r3, [sp, #4]
    c6f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c6fc:	2b00      	cmp	r3, #0
    c6fe:	d10d      	bne.n	c71c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c700:	f7f4 fd06 	bl	1110 <Adc_schm_read_msr>
    c704:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c706:	9b00      	ldr	r3, [sp, #0]
    c708:	f003 0301 	and.w	r3, r3, #1
    c70c:	2b00      	cmp	r3, #0
    c70e:	d100      	bne.n	c712 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c710:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_31[u32CoreId] = msr;
    c712:	490a      	ldr	r1, [pc, #40]	; (c73c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31+0x54>)
    c714:	9b01      	ldr	r3, [sp, #4]
    c716:	9a00      	ldr	r2, [sp, #0]
    c718:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_31[u32CoreId]++;
    c71c:	4a06      	ldr	r2, [pc, #24]	; (c738 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31+0x50>)
    c71e:	9b01      	ldr	r3, [sp, #4]
    c720:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c724:	1c5a      	adds	r2, r3, #1
    c726:	4904      	ldr	r1, [pc, #16]	; (c738 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_31+0x50>)
    c728:	9b01      	ldr	r3, [sp, #4]
    c72a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c72e:	bf00      	nop
    c730:	b003      	add	sp, #12
    c732:	f85d fb04 	ldr.w	pc, [sp], #4
    c736:	bf00      	nop
    c738:	1fff8eb4 	.word	0x1fff8eb4
    c73c:	1fff8eb0 	.word	0x1fff8eb0

0000c740 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31(void)
{
    c740:	b500      	push	{lr}
    c742:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c744:	f7f4 fdc6 	bl	12d4 <Sys_GetCoreID>
    c748:	4603      	mov	r3, r0
    c74a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_31[u32CoreId]--;
    c74c:	4a0d      	ldr	r2, [pc, #52]	; (c784 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31+0x44>)
    c74e:	9b01      	ldr	r3, [sp, #4]
    c750:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c754:	1e5a      	subs	r2, r3, #1
    c756:	490b      	ldr	r1, [pc, #44]	; (c784 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31+0x44>)
    c758:	9b01      	ldr	r3, [sp, #4]
    c75a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_31[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_31[u32CoreId]))         /*if interrupts were enabled*/
    c75e:	4a0a      	ldr	r2, [pc, #40]	; (c788 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31+0x48>)
    c760:	9b01      	ldr	r3, [sp, #4]
    c762:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c766:	f003 0301 	and.w	r3, r3, #1
    c76a:	2b00      	cmp	r3, #0
    c76c:	d106      	bne.n	c77c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31+0x3c>
    c76e:	4a05      	ldr	r2, [pc, #20]	; (c784 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31+0x44>)
    c770:	9b01      	ldr	r3, [sp, #4]
    c772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c776:	2b00      	cmp	r3, #0
    c778:	d100      	bne.n	c77c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_31+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c77a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c77c:	bf00      	nop
    c77e:	b003      	add	sp, #12
    c780:	f85d fb04 	ldr.w	pc, [sp], #4
    c784:	1fff8eb4 	.word	0x1fff8eb4
    c788:	1fff8eb0 	.word	0x1fff8eb0

0000c78c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32(void)
{
    c78c:	b500      	push	{lr}
    c78e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c790:	f7f4 fda0 	bl	12d4 <Sys_GetCoreID>
    c794:	4603      	mov	r3, r0
    c796:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_32[u32CoreId])
    c798:	4a10      	ldr	r2, [pc, #64]	; (c7dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32+0x50>)
    c79a:	9b01      	ldr	r3, [sp, #4]
    c79c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c7a0:	2b00      	cmp	r3, #0
    c7a2:	d10d      	bne.n	c7c0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c7a4:	f7f4 fcb4 	bl	1110 <Adc_schm_read_msr>
    c7a8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c7aa:	9b00      	ldr	r3, [sp, #0]
    c7ac:	f003 0301 	and.w	r3, r3, #1
    c7b0:	2b00      	cmp	r3, #0
    c7b2:	d100      	bne.n	c7b6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c7b4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_32[u32CoreId] = msr;
    c7b6:	490a      	ldr	r1, [pc, #40]	; (c7e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32+0x54>)
    c7b8:	9b01      	ldr	r3, [sp, #4]
    c7ba:	9a00      	ldr	r2, [sp, #0]
    c7bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_32[u32CoreId]++;
    c7c0:	4a06      	ldr	r2, [pc, #24]	; (c7dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32+0x50>)
    c7c2:	9b01      	ldr	r3, [sp, #4]
    c7c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c7c8:	1c5a      	adds	r2, r3, #1
    c7ca:	4904      	ldr	r1, [pc, #16]	; (c7dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_32+0x50>)
    c7cc:	9b01      	ldr	r3, [sp, #4]
    c7ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c7d2:	bf00      	nop
    c7d4:	b003      	add	sp, #12
    c7d6:	f85d fb04 	ldr.w	pc, [sp], #4
    c7da:	bf00      	nop
    c7dc:	1fff8ebc 	.word	0x1fff8ebc
    c7e0:	1fff8eb8 	.word	0x1fff8eb8

0000c7e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32(void)
{
    c7e4:	b500      	push	{lr}
    c7e6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c7e8:	f7f4 fd74 	bl	12d4 <Sys_GetCoreID>
    c7ec:	4603      	mov	r3, r0
    c7ee:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_32[u32CoreId]--;
    c7f0:	4a0d      	ldr	r2, [pc, #52]	; (c828 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32+0x44>)
    c7f2:	9b01      	ldr	r3, [sp, #4]
    c7f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c7f8:	1e5a      	subs	r2, r3, #1
    c7fa:	490b      	ldr	r1, [pc, #44]	; (c828 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32+0x44>)
    c7fc:	9b01      	ldr	r3, [sp, #4]
    c7fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_32[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_32[u32CoreId]))         /*if interrupts were enabled*/
    c802:	4a0a      	ldr	r2, [pc, #40]	; (c82c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32+0x48>)
    c804:	9b01      	ldr	r3, [sp, #4]
    c806:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c80a:	f003 0301 	and.w	r3, r3, #1
    c80e:	2b00      	cmp	r3, #0
    c810:	d106      	bne.n	c820 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32+0x3c>
    c812:	4a05      	ldr	r2, [pc, #20]	; (c828 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32+0x44>)
    c814:	9b01      	ldr	r3, [sp, #4]
    c816:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c81a:	2b00      	cmp	r3, #0
    c81c:	d100      	bne.n	c820 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_32+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c81e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c820:	bf00      	nop
    c822:	b003      	add	sp, #12
    c824:	f85d fb04 	ldr.w	pc, [sp], #4
    c828:	1fff8ebc 	.word	0x1fff8ebc
    c82c:	1fff8eb8 	.word	0x1fff8eb8

0000c830 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33(void)
{
    c830:	b500      	push	{lr}
    c832:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c834:	f7f4 fd4e 	bl	12d4 <Sys_GetCoreID>
    c838:	4603      	mov	r3, r0
    c83a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_33[u32CoreId])
    c83c:	4a10      	ldr	r2, [pc, #64]	; (c880 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33+0x50>)
    c83e:	9b01      	ldr	r3, [sp, #4]
    c840:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c844:	2b00      	cmp	r3, #0
    c846:	d10d      	bne.n	c864 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c848:	f7f4 fc62 	bl	1110 <Adc_schm_read_msr>
    c84c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c84e:	9b00      	ldr	r3, [sp, #0]
    c850:	f003 0301 	and.w	r3, r3, #1
    c854:	2b00      	cmp	r3, #0
    c856:	d100      	bne.n	c85a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c858:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_33[u32CoreId] = msr;
    c85a:	490a      	ldr	r1, [pc, #40]	; (c884 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33+0x54>)
    c85c:	9b01      	ldr	r3, [sp, #4]
    c85e:	9a00      	ldr	r2, [sp, #0]
    c860:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_33[u32CoreId]++;
    c864:	4a06      	ldr	r2, [pc, #24]	; (c880 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33+0x50>)
    c866:	9b01      	ldr	r3, [sp, #4]
    c868:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c86c:	1c5a      	adds	r2, r3, #1
    c86e:	4904      	ldr	r1, [pc, #16]	; (c880 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_33+0x50>)
    c870:	9b01      	ldr	r3, [sp, #4]
    c872:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c876:	bf00      	nop
    c878:	b003      	add	sp, #12
    c87a:	f85d fb04 	ldr.w	pc, [sp], #4
    c87e:	bf00      	nop
    c880:	1fff8ec4 	.word	0x1fff8ec4
    c884:	1fff8ec0 	.word	0x1fff8ec0

0000c888 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33(void)
{
    c888:	b500      	push	{lr}
    c88a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c88c:	f7f4 fd22 	bl	12d4 <Sys_GetCoreID>
    c890:	4603      	mov	r3, r0
    c892:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_33[u32CoreId]--;
    c894:	4a0d      	ldr	r2, [pc, #52]	; (c8cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33+0x44>)
    c896:	9b01      	ldr	r3, [sp, #4]
    c898:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c89c:	1e5a      	subs	r2, r3, #1
    c89e:	490b      	ldr	r1, [pc, #44]	; (c8cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33+0x44>)
    c8a0:	9b01      	ldr	r3, [sp, #4]
    c8a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_33[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_33[u32CoreId]))         /*if interrupts were enabled*/
    c8a6:	4a0a      	ldr	r2, [pc, #40]	; (c8d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33+0x48>)
    c8a8:	9b01      	ldr	r3, [sp, #4]
    c8aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c8ae:	f003 0301 	and.w	r3, r3, #1
    c8b2:	2b00      	cmp	r3, #0
    c8b4:	d106      	bne.n	c8c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33+0x3c>
    c8b6:	4a05      	ldr	r2, [pc, #20]	; (c8cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33+0x44>)
    c8b8:	9b01      	ldr	r3, [sp, #4]
    c8ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c8be:	2b00      	cmp	r3, #0
    c8c0:	d100      	bne.n	c8c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_33+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c8c2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c8c4:	bf00      	nop
    c8c6:	b003      	add	sp, #12
    c8c8:	f85d fb04 	ldr.w	pc, [sp], #4
    c8cc:	1fff8ec4 	.word	0x1fff8ec4
    c8d0:	1fff8ec0 	.word	0x1fff8ec0

0000c8d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34(void)
{
    c8d4:	b500      	push	{lr}
    c8d6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c8d8:	f7f4 fcfc 	bl	12d4 <Sys_GetCoreID>
    c8dc:	4603      	mov	r3, r0
    c8de:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_34[u32CoreId])
    c8e0:	4a10      	ldr	r2, [pc, #64]	; (c924 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34+0x50>)
    c8e2:	9b01      	ldr	r3, [sp, #4]
    c8e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c8e8:	2b00      	cmp	r3, #0
    c8ea:	d10d      	bne.n	c908 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c8ec:	f7f4 fc10 	bl	1110 <Adc_schm_read_msr>
    c8f0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c8f2:	9b00      	ldr	r3, [sp, #0]
    c8f4:	f003 0301 	and.w	r3, r3, #1
    c8f8:	2b00      	cmp	r3, #0
    c8fa:	d100      	bne.n	c8fe <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c8fc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_34[u32CoreId] = msr;
    c8fe:	490a      	ldr	r1, [pc, #40]	; (c928 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34+0x54>)
    c900:	9b01      	ldr	r3, [sp, #4]
    c902:	9a00      	ldr	r2, [sp, #0]
    c904:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_34[u32CoreId]++;
    c908:	4a06      	ldr	r2, [pc, #24]	; (c924 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34+0x50>)
    c90a:	9b01      	ldr	r3, [sp, #4]
    c90c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c910:	1c5a      	adds	r2, r3, #1
    c912:	4904      	ldr	r1, [pc, #16]	; (c924 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_34+0x50>)
    c914:	9b01      	ldr	r3, [sp, #4]
    c916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c91a:	bf00      	nop
    c91c:	b003      	add	sp, #12
    c91e:	f85d fb04 	ldr.w	pc, [sp], #4
    c922:	bf00      	nop
    c924:	1fff8ecc 	.word	0x1fff8ecc
    c928:	1fff8ec8 	.word	0x1fff8ec8

0000c92c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34(void)
{
    c92c:	b500      	push	{lr}
    c92e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c930:	f7f4 fcd0 	bl	12d4 <Sys_GetCoreID>
    c934:	4603      	mov	r3, r0
    c936:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_34[u32CoreId]--;
    c938:	4a0d      	ldr	r2, [pc, #52]	; (c970 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34+0x44>)
    c93a:	9b01      	ldr	r3, [sp, #4]
    c93c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c940:	1e5a      	subs	r2, r3, #1
    c942:	490b      	ldr	r1, [pc, #44]	; (c970 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34+0x44>)
    c944:	9b01      	ldr	r3, [sp, #4]
    c946:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_34[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_34[u32CoreId]))         /*if interrupts were enabled*/
    c94a:	4a0a      	ldr	r2, [pc, #40]	; (c974 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34+0x48>)
    c94c:	9b01      	ldr	r3, [sp, #4]
    c94e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c952:	f003 0301 	and.w	r3, r3, #1
    c956:	2b00      	cmp	r3, #0
    c958:	d106      	bne.n	c968 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34+0x3c>
    c95a:	4a05      	ldr	r2, [pc, #20]	; (c970 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34+0x44>)
    c95c:	9b01      	ldr	r3, [sp, #4]
    c95e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c962:	2b00      	cmp	r3, #0
    c964:	d100      	bne.n	c968 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_34+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    c966:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    c968:	bf00      	nop
    c96a:	b003      	add	sp, #12
    c96c:	f85d fb04 	ldr.w	pc, [sp], #4
    c970:	1fff8ecc 	.word	0x1fff8ecc
    c974:	1fff8ec8 	.word	0x1fff8ec8

0000c978 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35(void)
{
    c978:	b500      	push	{lr}
    c97a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c97c:	f7f4 fcaa 	bl	12d4 <Sys_GetCoreID>
    c980:	4603      	mov	r3, r0
    c982:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_35[u32CoreId])
    c984:	4a10      	ldr	r2, [pc, #64]	; (c9c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35+0x50>)
    c986:	9b01      	ldr	r3, [sp, #4]
    c988:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c98c:	2b00      	cmp	r3, #0
    c98e:	d10d      	bne.n	c9ac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    c990:	f7f4 fbbe 	bl	1110 <Adc_schm_read_msr>
    c994:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    c996:	9b00      	ldr	r3, [sp, #0]
    c998:	f003 0301 	and.w	r3, r3, #1
    c99c:	2b00      	cmp	r3, #0
    c99e:	d100      	bne.n	c9a2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    c9a0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_35[u32CoreId] = msr;
    c9a2:	490a      	ldr	r1, [pc, #40]	; (c9cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35+0x54>)
    c9a4:	9b01      	ldr	r3, [sp, #4]
    c9a6:	9a00      	ldr	r2, [sp, #0]
    c9a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_35[u32CoreId]++;
    c9ac:	4a06      	ldr	r2, [pc, #24]	; (c9c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35+0x50>)
    c9ae:	9b01      	ldr	r3, [sp, #4]
    c9b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c9b4:	1c5a      	adds	r2, r3, #1
    c9b6:	4904      	ldr	r1, [pc, #16]	; (c9c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_35+0x50>)
    c9b8:	9b01      	ldr	r3, [sp, #4]
    c9ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    c9be:	bf00      	nop
    c9c0:	b003      	add	sp, #12
    c9c2:	f85d fb04 	ldr.w	pc, [sp], #4
    c9c6:	bf00      	nop
    c9c8:	1fff8ed4 	.word	0x1fff8ed4
    c9cc:	1fff8ed0 	.word	0x1fff8ed0

0000c9d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35(void)
{
    c9d0:	b500      	push	{lr}
    c9d2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    c9d4:	f7f4 fc7e 	bl	12d4 <Sys_GetCoreID>
    c9d8:	4603      	mov	r3, r0
    c9da:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_35[u32CoreId]--;
    c9dc:	4a0d      	ldr	r2, [pc, #52]	; (ca14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35+0x44>)
    c9de:	9b01      	ldr	r3, [sp, #4]
    c9e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c9e4:	1e5a      	subs	r2, r3, #1
    c9e6:	490b      	ldr	r1, [pc, #44]	; (ca14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35+0x44>)
    c9e8:	9b01      	ldr	r3, [sp, #4]
    c9ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_35[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_35[u32CoreId]))         /*if interrupts were enabled*/
    c9ee:	4a0a      	ldr	r2, [pc, #40]	; (ca18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35+0x48>)
    c9f0:	9b01      	ldr	r3, [sp, #4]
    c9f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    c9f6:	f003 0301 	and.w	r3, r3, #1
    c9fa:	2b00      	cmp	r3, #0
    c9fc:	d106      	bne.n	ca0c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35+0x3c>
    c9fe:	4a05      	ldr	r2, [pc, #20]	; (ca14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35+0x44>)
    ca00:	9b01      	ldr	r3, [sp, #4]
    ca02:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ca06:	2b00      	cmp	r3, #0
    ca08:	d100      	bne.n	ca0c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_35+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ca0a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ca0c:	bf00      	nop
    ca0e:	b003      	add	sp, #12
    ca10:	f85d fb04 	ldr.w	pc, [sp], #4
    ca14:	1fff8ed4 	.word	0x1fff8ed4
    ca18:	1fff8ed0 	.word	0x1fff8ed0

0000ca1c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36(void)
{
    ca1c:	b500      	push	{lr}
    ca1e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ca20:	f7f4 fc58 	bl	12d4 <Sys_GetCoreID>
    ca24:	4603      	mov	r3, r0
    ca26:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_36[u32CoreId])
    ca28:	4a10      	ldr	r2, [pc, #64]	; (ca6c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36+0x50>)
    ca2a:	9b01      	ldr	r3, [sp, #4]
    ca2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ca30:	2b00      	cmp	r3, #0
    ca32:	d10d      	bne.n	ca50 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ca34:	f7f4 fb6c 	bl	1110 <Adc_schm_read_msr>
    ca38:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ca3a:	9b00      	ldr	r3, [sp, #0]
    ca3c:	f003 0301 	and.w	r3, r3, #1
    ca40:	2b00      	cmp	r3, #0
    ca42:	d100      	bne.n	ca46 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ca44:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_36[u32CoreId] = msr;
    ca46:	490a      	ldr	r1, [pc, #40]	; (ca70 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36+0x54>)
    ca48:	9b01      	ldr	r3, [sp, #4]
    ca4a:	9a00      	ldr	r2, [sp, #0]
    ca4c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_36[u32CoreId]++;
    ca50:	4a06      	ldr	r2, [pc, #24]	; (ca6c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36+0x50>)
    ca52:	9b01      	ldr	r3, [sp, #4]
    ca54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ca58:	1c5a      	adds	r2, r3, #1
    ca5a:	4904      	ldr	r1, [pc, #16]	; (ca6c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_36+0x50>)
    ca5c:	9b01      	ldr	r3, [sp, #4]
    ca5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ca62:	bf00      	nop
    ca64:	b003      	add	sp, #12
    ca66:	f85d fb04 	ldr.w	pc, [sp], #4
    ca6a:	bf00      	nop
    ca6c:	1fff8edc 	.word	0x1fff8edc
    ca70:	1fff8ed8 	.word	0x1fff8ed8

0000ca74 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36(void)
{
    ca74:	b500      	push	{lr}
    ca76:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ca78:	f7f4 fc2c 	bl	12d4 <Sys_GetCoreID>
    ca7c:	4603      	mov	r3, r0
    ca7e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_36[u32CoreId]--;
    ca80:	4a0d      	ldr	r2, [pc, #52]	; (cab8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36+0x44>)
    ca82:	9b01      	ldr	r3, [sp, #4]
    ca84:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ca88:	1e5a      	subs	r2, r3, #1
    ca8a:	490b      	ldr	r1, [pc, #44]	; (cab8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36+0x44>)
    ca8c:	9b01      	ldr	r3, [sp, #4]
    ca8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_36[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_36[u32CoreId]))         /*if interrupts were enabled*/
    ca92:	4a0a      	ldr	r2, [pc, #40]	; (cabc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36+0x48>)
    ca94:	9b01      	ldr	r3, [sp, #4]
    ca96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ca9a:	f003 0301 	and.w	r3, r3, #1
    ca9e:	2b00      	cmp	r3, #0
    caa0:	d106      	bne.n	cab0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36+0x3c>
    caa2:	4a05      	ldr	r2, [pc, #20]	; (cab8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36+0x44>)
    caa4:	9b01      	ldr	r3, [sp, #4]
    caa6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    caaa:	2b00      	cmp	r3, #0
    caac:	d100      	bne.n	cab0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_36+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    caae:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cab0:	bf00      	nop
    cab2:	b003      	add	sp, #12
    cab4:	f85d fb04 	ldr.w	pc, [sp], #4
    cab8:	1fff8edc 	.word	0x1fff8edc
    cabc:	1fff8ed8 	.word	0x1fff8ed8

0000cac0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37(void)
{
    cac0:	b500      	push	{lr}
    cac2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cac4:	f7f4 fc06 	bl	12d4 <Sys_GetCoreID>
    cac8:	4603      	mov	r3, r0
    caca:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_37[u32CoreId])
    cacc:	4a10      	ldr	r2, [pc, #64]	; (cb10 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37+0x50>)
    cace:	9b01      	ldr	r3, [sp, #4]
    cad0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cad4:	2b00      	cmp	r3, #0
    cad6:	d10d      	bne.n	caf4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cad8:	f7f4 fb1a 	bl	1110 <Adc_schm_read_msr>
    cadc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cade:	9b00      	ldr	r3, [sp, #0]
    cae0:	f003 0301 	and.w	r3, r3, #1
    cae4:	2b00      	cmp	r3, #0
    cae6:	d100      	bne.n	caea <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cae8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_37[u32CoreId] = msr;
    caea:	490a      	ldr	r1, [pc, #40]	; (cb14 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37+0x54>)
    caec:	9b01      	ldr	r3, [sp, #4]
    caee:	9a00      	ldr	r2, [sp, #0]
    caf0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_37[u32CoreId]++;
    caf4:	4a06      	ldr	r2, [pc, #24]	; (cb10 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37+0x50>)
    caf6:	9b01      	ldr	r3, [sp, #4]
    caf8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cafc:	1c5a      	adds	r2, r3, #1
    cafe:	4904      	ldr	r1, [pc, #16]	; (cb10 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_37+0x50>)
    cb00:	9b01      	ldr	r3, [sp, #4]
    cb02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cb06:	bf00      	nop
    cb08:	b003      	add	sp, #12
    cb0a:	f85d fb04 	ldr.w	pc, [sp], #4
    cb0e:	bf00      	nop
    cb10:	1fff8ee4 	.word	0x1fff8ee4
    cb14:	1fff8ee0 	.word	0x1fff8ee0

0000cb18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37(void)
{
    cb18:	b500      	push	{lr}
    cb1a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cb1c:	f7f4 fbda 	bl	12d4 <Sys_GetCoreID>
    cb20:	4603      	mov	r3, r0
    cb22:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_37[u32CoreId]--;
    cb24:	4a0d      	ldr	r2, [pc, #52]	; (cb5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37+0x44>)
    cb26:	9b01      	ldr	r3, [sp, #4]
    cb28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cb2c:	1e5a      	subs	r2, r3, #1
    cb2e:	490b      	ldr	r1, [pc, #44]	; (cb5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37+0x44>)
    cb30:	9b01      	ldr	r3, [sp, #4]
    cb32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_37[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_37[u32CoreId]))         /*if interrupts were enabled*/
    cb36:	4a0a      	ldr	r2, [pc, #40]	; (cb60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37+0x48>)
    cb38:	9b01      	ldr	r3, [sp, #4]
    cb3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cb3e:	f003 0301 	and.w	r3, r3, #1
    cb42:	2b00      	cmp	r3, #0
    cb44:	d106      	bne.n	cb54 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37+0x3c>
    cb46:	4a05      	ldr	r2, [pc, #20]	; (cb5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37+0x44>)
    cb48:	9b01      	ldr	r3, [sp, #4]
    cb4a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cb4e:	2b00      	cmp	r3, #0
    cb50:	d100      	bne.n	cb54 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_37+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    cb52:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cb54:	bf00      	nop
    cb56:	b003      	add	sp, #12
    cb58:	f85d fb04 	ldr.w	pc, [sp], #4
    cb5c:	1fff8ee4 	.word	0x1fff8ee4
    cb60:	1fff8ee0 	.word	0x1fff8ee0

0000cb64 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38(void)
{
    cb64:	b500      	push	{lr}
    cb66:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cb68:	f7f4 fbb4 	bl	12d4 <Sys_GetCoreID>
    cb6c:	4603      	mov	r3, r0
    cb6e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_38[u32CoreId])
    cb70:	4a10      	ldr	r2, [pc, #64]	; (cbb4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38+0x50>)
    cb72:	9b01      	ldr	r3, [sp, #4]
    cb74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cb78:	2b00      	cmp	r3, #0
    cb7a:	d10d      	bne.n	cb98 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cb7c:	f7f4 fac8 	bl	1110 <Adc_schm_read_msr>
    cb80:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cb82:	9b00      	ldr	r3, [sp, #0]
    cb84:	f003 0301 	and.w	r3, r3, #1
    cb88:	2b00      	cmp	r3, #0
    cb8a:	d100      	bne.n	cb8e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cb8c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_38[u32CoreId] = msr;
    cb8e:	490a      	ldr	r1, [pc, #40]	; (cbb8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38+0x54>)
    cb90:	9b01      	ldr	r3, [sp, #4]
    cb92:	9a00      	ldr	r2, [sp, #0]
    cb94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_38[u32CoreId]++;
    cb98:	4a06      	ldr	r2, [pc, #24]	; (cbb4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38+0x50>)
    cb9a:	9b01      	ldr	r3, [sp, #4]
    cb9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cba0:	1c5a      	adds	r2, r3, #1
    cba2:	4904      	ldr	r1, [pc, #16]	; (cbb4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_38+0x50>)
    cba4:	9b01      	ldr	r3, [sp, #4]
    cba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cbaa:	bf00      	nop
    cbac:	b003      	add	sp, #12
    cbae:	f85d fb04 	ldr.w	pc, [sp], #4
    cbb2:	bf00      	nop
    cbb4:	1fff8eec 	.word	0x1fff8eec
    cbb8:	1fff8ee8 	.word	0x1fff8ee8

0000cbbc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38(void)
{
    cbbc:	b500      	push	{lr}
    cbbe:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cbc0:	f7f4 fb88 	bl	12d4 <Sys_GetCoreID>
    cbc4:	4603      	mov	r3, r0
    cbc6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_38[u32CoreId]--;
    cbc8:	4a0d      	ldr	r2, [pc, #52]	; (cc00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38+0x44>)
    cbca:	9b01      	ldr	r3, [sp, #4]
    cbcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cbd0:	1e5a      	subs	r2, r3, #1
    cbd2:	490b      	ldr	r1, [pc, #44]	; (cc00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38+0x44>)
    cbd4:	9b01      	ldr	r3, [sp, #4]
    cbd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_38[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_38[u32CoreId]))         /*if interrupts were enabled*/
    cbda:	4a0a      	ldr	r2, [pc, #40]	; (cc04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38+0x48>)
    cbdc:	9b01      	ldr	r3, [sp, #4]
    cbde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cbe2:	f003 0301 	and.w	r3, r3, #1
    cbe6:	2b00      	cmp	r3, #0
    cbe8:	d106      	bne.n	cbf8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38+0x3c>
    cbea:	4a05      	ldr	r2, [pc, #20]	; (cc00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38+0x44>)
    cbec:	9b01      	ldr	r3, [sp, #4]
    cbee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cbf2:	2b00      	cmp	r3, #0
    cbf4:	d100      	bne.n	cbf8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_38+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    cbf6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cbf8:	bf00      	nop
    cbfa:	b003      	add	sp, #12
    cbfc:	f85d fb04 	ldr.w	pc, [sp], #4
    cc00:	1fff8eec 	.word	0x1fff8eec
    cc04:	1fff8ee8 	.word	0x1fff8ee8

0000cc08 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39(void)
{
    cc08:	b500      	push	{lr}
    cc0a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cc0c:	f7f4 fb62 	bl	12d4 <Sys_GetCoreID>
    cc10:	4603      	mov	r3, r0
    cc12:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_39[u32CoreId])
    cc14:	4a10      	ldr	r2, [pc, #64]	; (cc58 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39+0x50>)
    cc16:	9b01      	ldr	r3, [sp, #4]
    cc18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cc1c:	2b00      	cmp	r3, #0
    cc1e:	d10d      	bne.n	cc3c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cc20:	f7f4 fa76 	bl	1110 <Adc_schm_read_msr>
    cc24:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cc26:	9b00      	ldr	r3, [sp, #0]
    cc28:	f003 0301 	and.w	r3, r3, #1
    cc2c:	2b00      	cmp	r3, #0
    cc2e:	d100      	bne.n	cc32 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cc30:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_39[u32CoreId] = msr;
    cc32:	490a      	ldr	r1, [pc, #40]	; (cc5c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39+0x54>)
    cc34:	9b01      	ldr	r3, [sp, #4]
    cc36:	9a00      	ldr	r2, [sp, #0]
    cc38:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_39[u32CoreId]++;
    cc3c:	4a06      	ldr	r2, [pc, #24]	; (cc58 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39+0x50>)
    cc3e:	9b01      	ldr	r3, [sp, #4]
    cc40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cc44:	1c5a      	adds	r2, r3, #1
    cc46:	4904      	ldr	r1, [pc, #16]	; (cc58 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_39+0x50>)
    cc48:	9b01      	ldr	r3, [sp, #4]
    cc4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cc4e:	bf00      	nop
    cc50:	b003      	add	sp, #12
    cc52:	f85d fb04 	ldr.w	pc, [sp], #4
    cc56:	bf00      	nop
    cc58:	1fff8ef4 	.word	0x1fff8ef4
    cc5c:	1fff8ef0 	.word	0x1fff8ef0

0000cc60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39(void)
{
    cc60:	b500      	push	{lr}
    cc62:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cc64:	f7f4 fb36 	bl	12d4 <Sys_GetCoreID>
    cc68:	4603      	mov	r3, r0
    cc6a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_39[u32CoreId]--;
    cc6c:	4a0d      	ldr	r2, [pc, #52]	; (cca4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39+0x44>)
    cc6e:	9b01      	ldr	r3, [sp, #4]
    cc70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cc74:	1e5a      	subs	r2, r3, #1
    cc76:	490b      	ldr	r1, [pc, #44]	; (cca4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39+0x44>)
    cc78:	9b01      	ldr	r3, [sp, #4]
    cc7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_39[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_39[u32CoreId]))         /*if interrupts were enabled*/
    cc7e:	4a0a      	ldr	r2, [pc, #40]	; (cca8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39+0x48>)
    cc80:	9b01      	ldr	r3, [sp, #4]
    cc82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cc86:	f003 0301 	and.w	r3, r3, #1
    cc8a:	2b00      	cmp	r3, #0
    cc8c:	d106      	bne.n	cc9c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39+0x3c>
    cc8e:	4a05      	ldr	r2, [pc, #20]	; (cca4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39+0x44>)
    cc90:	9b01      	ldr	r3, [sp, #4]
    cc92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cc96:	2b00      	cmp	r3, #0
    cc98:	d100      	bne.n	cc9c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_39+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    cc9a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cc9c:	bf00      	nop
    cc9e:	b003      	add	sp, #12
    cca0:	f85d fb04 	ldr.w	pc, [sp], #4
    cca4:	1fff8ef4 	.word	0x1fff8ef4
    cca8:	1fff8ef0 	.word	0x1fff8ef0

0000ccac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40(void)
{
    ccac:	b500      	push	{lr}
    ccae:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ccb0:	f7f4 fb10 	bl	12d4 <Sys_GetCoreID>
    ccb4:	4603      	mov	r3, r0
    ccb6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_40[u32CoreId])
    ccb8:	4a10      	ldr	r2, [pc, #64]	; (ccfc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40+0x50>)
    ccba:	9b01      	ldr	r3, [sp, #4]
    ccbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ccc0:	2b00      	cmp	r3, #0
    ccc2:	d10d      	bne.n	cce0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ccc4:	f7f4 fa24 	bl	1110 <Adc_schm_read_msr>
    ccc8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ccca:	9b00      	ldr	r3, [sp, #0]
    cccc:	f003 0301 	and.w	r3, r3, #1
    ccd0:	2b00      	cmp	r3, #0
    ccd2:	d100      	bne.n	ccd6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ccd4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_40[u32CoreId] = msr;
    ccd6:	490a      	ldr	r1, [pc, #40]	; (cd00 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40+0x54>)
    ccd8:	9b01      	ldr	r3, [sp, #4]
    ccda:	9a00      	ldr	r2, [sp, #0]
    ccdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_40[u32CoreId]++;
    cce0:	4a06      	ldr	r2, [pc, #24]	; (ccfc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40+0x50>)
    cce2:	9b01      	ldr	r3, [sp, #4]
    cce4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cce8:	1c5a      	adds	r2, r3, #1
    ccea:	4904      	ldr	r1, [pc, #16]	; (ccfc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_40+0x50>)
    ccec:	9b01      	ldr	r3, [sp, #4]
    ccee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ccf2:	bf00      	nop
    ccf4:	b003      	add	sp, #12
    ccf6:	f85d fb04 	ldr.w	pc, [sp], #4
    ccfa:	bf00      	nop
    ccfc:	1fff8efc 	.word	0x1fff8efc
    cd00:	1fff8ef8 	.word	0x1fff8ef8

0000cd04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40(void)
{
    cd04:	b500      	push	{lr}
    cd06:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cd08:	f7f4 fae4 	bl	12d4 <Sys_GetCoreID>
    cd0c:	4603      	mov	r3, r0
    cd0e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_40[u32CoreId]--;
    cd10:	4a0d      	ldr	r2, [pc, #52]	; (cd48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40+0x44>)
    cd12:	9b01      	ldr	r3, [sp, #4]
    cd14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cd18:	1e5a      	subs	r2, r3, #1
    cd1a:	490b      	ldr	r1, [pc, #44]	; (cd48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40+0x44>)
    cd1c:	9b01      	ldr	r3, [sp, #4]
    cd1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_40[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_40[u32CoreId]))         /*if interrupts were enabled*/
    cd22:	4a0a      	ldr	r2, [pc, #40]	; (cd4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40+0x48>)
    cd24:	9b01      	ldr	r3, [sp, #4]
    cd26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cd2a:	f003 0301 	and.w	r3, r3, #1
    cd2e:	2b00      	cmp	r3, #0
    cd30:	d106      	bne.n	cd40 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40+0x3c>
    cd32:	4a05      	ldr	r2, [pc, #20]	; (cd48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40+0x44>)
    cd34:	9b01      	ldr	r3, [sp, #4]
    cd36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cd3a:	2b00      	cmp	r3, #0
    cd3c:	d100      	bne.n	cd40 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_40+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    cd3e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cd40:	bf00      	nop
    cd42:	b003      	add	sp, #12
    cd44:	f85d fb04 	ldr.w	pc, [sp], #4
    cd48:	1fff8efc 	.word	0x1fff8efc
    cd4c:	1fff8ef8 	.word	0x1fff8ef8

0000cd50 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41(void)
{
    cd50:	b500      	push	{lr}
    cd52:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cd54:	f7f4 fabe 	bl	12d4 <Sys_GetCoreID>
    cd58:	4603      	mov	r3, r0
    cd5a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_41[u32CoreId])
    cd5c:	4a10      	ldr	r2, [pc, #64]	; (cda0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41+0x50>)
    cd5e:	9b01      	ldr	r3, [sp, #4]
    cd60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cd64:	2b00      	cmp	r3, #0
    cd66:	d10d      	bne.n	cd84 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cd68:	f7f4 f9d2 	bl	1110 <Adc_schm_read_msr>
    cd6c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cd6e:	9b00      	ldr	r3, [sp, #0]
    cd70:	f003 0301 	and.w	r3, r3, #1
    cd74:	2b00      	cmp	r3, #0
    cd76:	d100      	bne.n	cd7a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cd78:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_41[u32CoreId] = msr;
    cd7a:	490a      	ldr	r1, [pc, #40]	; (cda4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41+0x54>)
    cd7c:	9b01      	ldr	r3, [sp, #4]
    cd7e:	9a00      	ldr	r2, [sp, #0]
    cd80:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_41[u32CoreId]++;
    cd84:	4a06      	ldr	r2, [pc, #24]	; (cda0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41+0x50>)
    cd86:	9b01      	ldr	r3, [sp, #4]
    cd88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cd8c:	1c5a      	adds	r2, r3, #1
    cd8e:	4904      	ldr	r1, [pc, #16]	; (cda0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_41+0x50>)
    cd90:	9b01      	ldr	r3, [sp, #4]
    cd92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cd96:	bf00      	nop
    cd98:	b003      	add	sp, #12
    cd9a:	f85d fb04 	ldr.w	pc, [sp], #4
    cd9e:	bf00      	nop
    cda0:	1fff8f04 	.word	0x1fff8f04
    cda4:	1fff8f00 	.word	0x1fff8f00

0000cda8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41(void)
{
    cda8:	b500      	push	{lr}
    cdaa:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cdac:	f7f4 fa92 	bl	12d4 <Sys_GetCoreID>
    cdb0:	4603      	mov	r3, r0
    cdb2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_41[u32CoreId]--;
    cdb4:	4a0d      	ldr	r2, [pc, #52]	; (cdec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41+0x44>)
    cdb6:	9b01      	ldr	r3, [sp, #4]
    cdb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cdbc:	1e5a      	subs	r2, r3, #1
    cdbe:	490b      	ldr	r1, [pc, #44]	; (cdec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41+0x44>)
    cdc0:	9b01      	ldr	r3, [sp, #4]
    cdc2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_41[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_41[u32CoreId]))         /*if interrupts were enabled*/
    cdc6:	4a0a      	ldr	r2, [pc, #40]	; (cdf0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41+0x48>)
    cdc8:	9b01      	ldr	r3, [sp, #4]
    cdca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cdce:	f003 0301 	and.w	r3, r3, #1
    cdd2:	2b00      	cmp	r3, #0
    cdd4:	d106      	bne.n	cde4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41+0x3c>
    cdd6:	4a05      	ldr	r2, [pc, #20]	; (cdec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41+0x44>)
    cdd8:	9b01      	ldr	r3, [sp, #4]
    cdda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cdde:	2b00      	cmp	r3, #0
    cde0:	d100      	bne.n	cde4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_41+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    cde2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cde4:	bf00      	nop
    cde6:	b003      	add	sp, #12
    cde8:	f85d fb04 	ldr.w	pc, [sp], #4
    cdec:	1fff8f04 	.word	0x1fff8f04
    cdf0:	1fff8f00 	.word	0x1fff8f00

0000cdf4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42(void)
{
    cdf4:	b500      	push	{lr}
    cdf6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cdf8:	f7f4 fa6c 	bl	12d4 <Sys_GetCoreID>
    cdfc:	4603      	mov	r3, r0
    cdfe:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_42[u32CoreId])
    ce00:	4a10      	ldr	r2, [pc, #64]	; (ce44 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42+0x50>)
    ce02:	9b01      	ldr	r3, [sp, #4]
    ce04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce08:	2b00      	cmp	r3, #0
    ce0a:	d10d      	bne.n	ce28 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ce0c:	f7f4 f980 	bl	1110 <Adc_schm_read_msr>
    ce10:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ce12:	9b00      	ldr	r3, [sp, #0]
    ce14:	f003 0301 	and.w	r3, r3, #1
    ce18:	2b00      	cmp	r3, #0
    ce1a:	d100      	bne.n	ce1e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ce1c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_42[u32CoreId] = msr;
    ce1e:	490a      	ldr	r1, [pc, #40]	; (ce48 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42+0x54>)
    ce20:	9b01      	ldr	r3, [sp, #4]
    ce22:	9a00      	ldr	r2, [sp, #0]
    ce24:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_42[u32CoreId]++;
    ce28:	4a06      	ldr	r2, [pc, #24]	; (ce44 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42+0x50>)
    ce2a:	9b01      	ldr	r3, [sp, #4]
    ce2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce30:	1c5a      	adds	r2, r3, #1
    ce32:	4904      	ldr	r1, [pc, #16]	; (ce44 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_42+0x50>)
    ce34:	9b01      	ldr	r3, [sp, #4]
    ce36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ce3a:	bf00      	nop
    ce3c:	b003      	add	sp, #12
    ce3e:	f85d fb04 	ldr.w	pc, [sp], #4
    ce42:	bf00      	nop
    ce44:	1fff8f0c 	.word	0x1fff8f0c
    ce48:	1fff8f08 	.word	0x1fff8f08

0000ce4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42(void)
{
    ce4c:	b500      	push	{lr}
    ce4e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ce50:	f7f4 fa40 	bl	12d4 <Sys_GetCoreID>
    ce54:	4603      	mov	r3, r0
    ce56:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_42[u32CoreId]--;
    ce58:	4a0d      	ldr	r2, [pc, #52]	; (ce90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42+0x44>)
    ce5a:	9b01      	ldr	r3, [sp, #4]
    ce5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce60:	1e5a      	subs	r2, r3, #1
    ce62:	490b      	ldr	r1, [pc, #44]	; (ce90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42+0x44>)
    ce64:	9b01      	ldr	r3, [sp, #4]
    ce66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_42[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_42[u32CoreId]))         /*if interrupts were enabled*/
    ce6a:	4a0a      	ldr	r2, [pc, #40]	; (ce94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42+0x48>)
    ce6c:	9b01      	ldr	r3, [sp, #4]
    ce6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce72:	f003 0301 	and.w	r3, r3, #1
    ce76:	2b00      	cmp	r3, #0
    ce78:	d106      	bne.n	ce88 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42+0x3c>
    ce7a:	4a05      	ldr	r2, [pc, #20]	; (ce90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42+0x44>)
    ce7c:	9b01      	ldr	r3, [sp, #4]
    ce7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ce82:	2b00      	cmp	r3, #0
    ce84:	d100      	bne.n	ce88 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_42+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ce86:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ce88:	bf00      	nop
    ce8a:	b003      	add	sp, #12
    ce8c:	f85d fb04 	ldr.w	pc, [sp], #4
    ce90:	1fff8f0c 	.word	0x1fff8f0c
    ce94:	1fff8f08 	.word	0x1fff8f08

0000ce98 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43(void)
{
    ce98:	b500      	push	{lr}
    ce9a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ce9c:	f7f4 fa1a 	bl	12d4 <Sys_GetCoreID>
    cea0:	4603      	mov	r3, r0
    cea2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_43[u32CoreId])
    cea4:	4a10      	ldr	r2, [pc, #64]	; (cee8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43+0x50>)
    cea6:	9b01      	ldr	r3, [sp, #4]
    cea8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ceac:	2b00      	cmp	r3, #0
    ceae:	d10d      	bne.n	cecc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ceb0:	f7f4 f92e 	bl	1110 <Adc_schm_read_msr>
    ceb4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ceb6:	9b00      	ldr	r3, [sp, #0]
    ceb8:	f003 0301 	and.w	r3, r3, #1
    cebc:	2b00      	cmp	r3, #0
    cebe:	d100      	bne.n	cec2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cec0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_43[u32CoreId] = msr;
    cec2:	490a      	ldr	r1, [pc, #40]	; (ceec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43+0x54>)
    cec4:	9b01      	ldr	r3, [sp, #4]
    cec6:	9a00      	ldr	r2, [sp, #0]
    cec8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_43[u32CoreId]++;
    cecc:	4a06      	ldr	r2, [pc, #24]	; (cee8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43+0x50>)
    cece:	9b01      	ldr	r3, [sp, #4]
    ced0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ced4:	1c5a      	adds	r2, r3, #1
    ced6:	4904      	ldr	r1, [pc, #16]	; (cee8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_43+0x50>)
    ced8:	9b01      	ldr	r3, [sp, #4]
    ceda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cede:	bf00      	nop
    cee0:	b003      	add	sp, #12
    cee2:	f85d fb04 	ldr.w	pc, [sp], #4
    cee6:	bf00      	nop
    cee8:	1fff8f14 	.word	0x1fff8f14
    ceec:	1fff8f10 	.word	0x1fff8f10

0000cef0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43(void)
{
    cef0:	b500      	push	{lr}
    cef2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cef4:	f7f4 f9ee 	bl	12d4 <Sys_GetCoreID>
    cef8:	4603      	mov	r3, r0
    cefa:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_43[u32CoreId]--;
    cefc:	4a0d      	ldr	r2, [pc, #52]	; (cf34 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43+0x44>)
    cefe:	9b01      	ldr	r3, [sp, #4]
    cf00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf04:	1e5a      	subs	r2, r3, #1
    cf06:	490b      	ldr	r1, [pc, #44]	; (cf34 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43+0x44>)
    cf08:	9b01      	ldr	r3, [sp, #4]
    cf0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_43[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_43[u32CoreId]))         /*if interrupts were enabled*/
    cf0e:	4a0a      	ldr	r2, [pc, #40]	; (cf38 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43+0x48>)
    cf10:	9b01      	ldr	r3, [sp, #4]
    cf12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf16:	f003 0301 	and.w	r3, r3, #1
    cf1a:	2b00      	cmp	r3, #0
    cf1c:	d106      	bne.n	cf2c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43+0x3c>
    cf1e:	4a05      	ldr	r2, [pc, #20]	; (cf34 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43+0x44>)
    cf20:	9b01      	ldr	r3, [sp, #4]
    cf22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf26:	2b00      	cmp	r3, #0
    cf28:	d100      	bne.n	cf2c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_43+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    cf2a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cf2c:	bf00      	nop
    cf2e:	b003      	add	sp, #12
    cf30:	f85d fb04 	ldr.w	pc, [sp], #4
    cf34:	1fff8f14 	.word	0x1fff8f14
    cf38:	1fff8f10 	.word	0x1fff8f10

0000cf3c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44(void)
{
    cf3c:	b500      	push	{lr}
    cf3e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cf40:	f7f4 f9c8 	bl	12d4 <Sys_GetCoreID>
    cf44:	4603      	mov	r3, r0
    cf46:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_44[u32CoreId])
    cf48:	4a10      	ldr	r2, [pc, #64]	; (cf8c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44+0x50>)
    cf4a:	9b01      	ldr	r3, [sp, #4]
    cf4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf50:	2b00      	cmp	r3, #0
    cf52:	d10d      	bne.n	cf70 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cf54:	f7f4 f8dc 	bl	1110 <Adc_schm_read_msr>
    cf58:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cf5a:	9b00      	ldr	r3, [sp, #0]
    cf5c:	f003 0301 	and.w	r3, r3, #1
    cf60:	2b00      	cmp	r3, #0
    cf62:	d100      	bne.n	cf66 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    cf64:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_44[u32CoreId] = msr;
    cf66:	490a      	ldr	r1, [pc, #40]	; (cf90 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44+0x54>)
    cf68:	9b01      	ldr	r3, [sp, #4]
    cf6a:	9a00      	ldr	r2, [sp, #0]
    cf6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_44[u32CoreId]++;
    cf70:	4a06      	ldr	r2, [pc, #24]	; (cf8c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44+0x50>)
    cf72:	9b01      	ldr	r3, [sp, #4]
    cf74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cf78:	1c5a      	adds	r2, r3, #1
    cf7a:	4904      	ldr	r1, [pc, #16]	; (cf8c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_44+0x50>)
    cf7c:	9b01      	ldr	r3, [sp, #4]
    cf7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    cf82:	bf00      	nop
    cf84:	b003      	add	sp, #12
    cf86:	f85d fb04 	ldr.w	pc, [sp], #4
    cf8a:	bf00      	nop
    cf8c:	1fff8f1c 	.word	0x1fff8f1c
    cf90:	1fff8f18 	.word	0x1fff8f18

0000cf94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44(void)
{
    cf94:	b500      	push	{lr}
    cf96:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cf98:	f7f4 f99c 	bl	12d4 <Sys_GetCoreID>
    cf9c:	4603      	mov	r3, r0
    cf9e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_44[u32CoreId]--;
    cfa0:	4a0d      	ldr	r2, [pc, #52]	; (cfd8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44+0x44>)
    cfa2:	9b01      	ldr	r3, [sp, #4]
    cfa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cfa8:	1e5a      	subs	r2, r3, #1
    cfaa:	490b      	ldr	r1, [pc, #44]	; (cfd8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44+0x44>)
    cfac:	9b01      	ldr	r3, [sp, #4]
    cfae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_44[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_44[u32CoreId]))         /*if interrupts were enabled*/
    cfb2:	4a0a      	ldr	r2, [pc, #40]	; (cfdc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44+0x48>)
    cfb4:	9b01      	ldr	r3, [sp, #4]
    cfb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cfba:	f003 0301 	and.w	r3, r3, #1
    cfbe:	2b00      	cmp	r3, #0
    cfc0:	d106      	bne.n	cfd0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44+0x3c>
    cfc2:	4a05      	ldr	r2, [pc, #20]	; (cfd8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44+0x44>)
    cfc4:	9b01      	ldr	r3, [sp, #4]
    cfc6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cfca:	2b00      	cmp	r3, #0
    cfcc:	d100      	bne.n	cfd0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_44+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    cfce:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    cfd0:	bf00      	nop
    cfd2:	b003      	add	sp, #12
    cfd4:	f85d fb04 	ldr.w	pc, [sp], #4
    cfd8:	1fff8f1c 	.word	0x1fff8f1c
    cfdc:	1fff8f18 	.word	0x1fff8f18

0000cfe0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45(void)
{
    cfe0:	b500      	push	{lr}
    cfe2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    cfe4:	f7f4 f976 	bl	12d4 <Sys_GetCoreID>
    cfe8:	4603      	mov	r3, r0
    cfea:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_45[u32CoreId])
    cfec:	4a10      	ldr	r2, [pc, #64]	; (d030 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45+0x50>)
    cfee:	9b01      	ldr	r3, [sp, #4]
    cff0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    cff4:	2b00      	cmp	r3, #0
    cff6:	d10d      	bne.n	d014 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    cff8:	f7f4 f88a 	bl	1110 <Adc_schm_read_msr>
    cffc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    cffe:	9b00      	ldr	r3, [sp, #0]
    d000:	f003 0301 	and.w	r3, r3, #1
    d004:	2b00      	cmp	r3, #0
    d006:	d100      	bne.n	d00a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d008:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_45[u32CoreId] = msr;
    d00a:	490a      	ldr	r1, [pc, #40]	; (d034 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45+0x54>)
    d00c:	9b01      	ldr	r3, [sp, #4]
    d00e:	9a00      	ldr	r2, [sp, #0]
    d010:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_45[u32CoreId]++;
    d014:	4a06      	ldr	r2, [pc, #24]	; (d030 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45+0x50>)
    d016:	9b01      	ldr	r3, [sp, #4]
    d018:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d01c:	1c5a      	adds	r2, r3, #1
    d01e:	4904      	ldr	r1, [pc, #16]	; (d030 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_45+0x50>)
    d020:	9b01      	ldr	r3, [sp, #4]
    d022:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d026:	bf00      	nop
    d028:	b003      	add	sp, #12
    d02a:	f85d fb04 	ldr.w	pc, [sp], #4
    d02e:	bf00      	nop
    d030:	1fff8f24 	.word	0x1fff8f24
    d034:	1fff8f20 	.word	0x1fff8f20

0000d038 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45(void)
{
    d038:	b500      	push	{lr}
    d03a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d03c:	f7f4 f94a 	bl	12d4 <Sys_GetCoreID>
    d040:	4603      	mov	r3, r0
    d042:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_45[u32CoreId]--;
    d044:	4a0d      	ldr	r2, [pc, #52]	; (d07c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45+0x44>)
    d046:	9b01      	ldr	r3, [sp, #4]
    d048:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d04c:	1e5a      	subs	r2, r3, #1
    d04e:	490b      	ldr	r1, [pc, #44]	; (d07c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45+0x44>)
    d050:	9b01      	ldr	r3, [sp, #4]
    d052:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_45[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_45[u32CoreId]))         /*if interrupts were enabled*/
    d056:	4a0a      	ldr	r2, [pc, #40]	; (d080 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45+0x48>)
    d058:	9b01      	ldr	r3, [sp, #4]
    d05a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d05e:	f003 0301 	and.w	r3, r3, #1
    d062:	2b00      	cmp	r3, #0
    d064:	d106      	bne.n	d074 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45+0x3c>
    d066:	4a05      	ldr	r2, [pc, #20]	; (d07c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45+0x44>)
    d068:	9b01      	ldr	r3, [sp, #4]
    d06a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d06e:	2b00      	cmp	r3, #0
    d070:	d100      	bne.n	d074 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_45+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d072:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d074:	bf00      	nop
    d076:	b003      	add	sp, #12
    d078:	f85d fb04 	ldr.w	pc, [sp], #4
    d07c:	1fff8f24 	.word	0x1fff8f24
    d080:	1fff8f20 	.word	0x1fff8f20

0000d084 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46(void)
{
    d084:	b500      	push	{lr}
    d086:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d088:	f7f4 f924 	bl	12d4 <Sys_GetCoreID>
    d08c:	4603      	mov	r3, r0
    d08e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_46[u32CoreId])
    d090:	4a10      	ldr	r2, [pc, #64]	; (d0d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46+0x50>)
    d092:	9b01      	ldr	r3, [sp, #4]
    d094:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d098:	2b00      	cmp	r3, #0
    d09a:	d10d      	bne.n	d0b8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d09c:	f7f4 f838 	bl	1110 <Adc_schm_read_msr>
    d0a0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d0a2:	9b00      	ldr	r3, [sp, #0]
    d0a4:	f003 0301 	and.w	r3, r3, #1
    d0a8:	2b00      	cmp	r3, #0
    d0aa:	d100      	bne.n	d0ae <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d0ac:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_46[u32CoreId] = msr;
    d0ae:	490a      	ldr	r1, [pc, #40]	; (d0d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46+0x54>)
    d0b0:	9b01      	ldr	r3, [sp, #4]
    d0b2:	9a00      	ldr	r2, [sp, #0]
    d0b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_46[u32CoreId]++;
    d0b8:	4a06      	ldr	r2, [pc, #24]	; (d0d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46+0x50>)
    d0ba:	9b01      	ldr	r3, [sp, #4]
    d0bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d0c0:	1c5a      	adds	r2, r3, #1
    d0c2:	4904      	ldr	r1, [pc, #16]	; (d0d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_46+0x50>)
    d0c4:	9b01      	ldr	r3, [sp, #4]
    d0c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d0ca:	bf00      	nop
    d0cc:	b003      	add	sp, #12
    d0ce:	f85d fb04 	ldr.w	pc, [sp], #4
    d0d2:	bf00      	nop
    d0d4:	1fff8f2c 	.word	0x1fff8f2c
    d0d8:	1fff8f28 	.word	0x1fff8f28

0000d0dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46(void)
{
    d0dc:	b500      	push	{lr}
    d0de:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d0e0:	f7f4 f8f8 	bl	12d4 <Sys_GetCoreID>
    d0e4:	4603      	mov	r3, r0
    d0e6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_46[u32CoreId]--;
    d0e8:	4a0d      	ldr	r2, [pc, #52]	; (d120 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46+0x44>)
    d0ea:	9b01      	ldr	r3, [sp, #4]
    d0ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d0f0:	1e5a      	subs	r2, r3, #1
    d0f2:	490b      	ldr	r1, [pc, #44]	; (d120 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46+0x44>)
    d0f4:	9b01      	ldr	r3, [sp, #4]
    d0f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_46[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_46[u32CoreId]))         /*if interrupts were enabled*/
    d0fa:	4a0a      	ldr	r2, [pc, #40]	; (d124 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46+0x48>)
    d0fc:	9b01      	ldr	r3, [sp, #4]
    d0fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d102:	f003 0301 	and.w	r3, r3, #1
    d106:	2b00      	cmp	r3, #0
    d108:	d106      	bne.n	d118 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46+0x3c>
    d10a:	4a05      	ldr	r2, [pc, #20]	; (d120 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46+0x44>)
    d10c:	9b01      	ldr	r3, [sp, #4]
    d10e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d112:	2b00      	cmp	r3, #0
    d114:	d100      	bne.n	d118 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_46+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d116:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d118:	bf00      	nop
    d11a:	b003      	add	sp, #12
    d11c:	f85d fb04 	ldr.w	pc, [sp], #4
    d120:	1fff8f2c 	.word	0x1fff8f2c
    d124:	1fff8f28 	.word	0x1fff8f28

0000d128 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47(void)
{
    d128:	b500      	push	{lr}
    d12a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d12c:	f7f4 f8d2 	bl	12d4 <Sys_GetCoreID>
    d130:	4603      	mov	r3, r0
    d132:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_47[u32CoreId])
    d134:	4a10      	ldr	r2, [pc, #64]	; (d178 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47+0x50>)
    d136:	9b01      	ldr	r3, [sp, #4]
    d138:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d13c:	2b00      	cmp	r3, #0
    d13e:	d10d      	bne.n	d15c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d140:	f7f3 ffe6 	bl	1110 <Adc_schm_read_msr>
    d144:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d146:	9b00      	ldr	r3, [sp, #0]
    d148:	f003 0301 	and.w	r3, r3, #1
    d14c:	2b00      	cmp	r3, #0
    d14e:	d100      	bne.n	d152 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d150:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_47[u32CoreId] = msr;
    d152:	490a      	ldr	r1, [pc, #40]	; (d17c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47+0x54>)
    d154:	9b01      	ldr	r3, [sp, #4]
    d156:	9a00      	ldr	r2, [sp, #0]
    d158:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_47[u32CoreId]++;
    d15c:	4a06      	ldr	r2, [pc, #24]	; (d178 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47+0x50>)
    d15e:	9b01      	ldr	r3, [sp, #4]
    d160:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d164:	1c5a      	adds	r2, r3, #1
    d166:	4904      	ldr	r1, [pc, #16]	; (d178 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_47+0x50>)
    d168:	9b01      	ldr	r3, [sp, #4]
    d16a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d16e:	bf00      	nop
    d170:	b003      	add	sp, #12
    d172:	f85d fb04 	ldr.w	pc, [sp], #4
    d176:	bf00      	nop
    d178:	1fff8f34 	.word	0x1fff8f34
    d17c:	1fff8f30 	.word	0x1fff8f30

0000d180 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47(void)
{
    d180:	b500      	push	{lr}
    d182:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d184:	f7f4 f8a6 	bl	12d4 <Sys_GetCoreID>
    d188:	4603      	mov	r3, r0
    d18a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_47[u32CoreId]--;
    d18c:	4a0d      	ldr	r2, [pc, #52]	; (d1c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47+0x44>)
    d18e:	9b01      	ldr	r3, [sp, #4]
    d190:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d194:	1e5a      	subs	r2, r3, #1
    d196:	490b      	ldr	r1, [pc, #44]	; (d1c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47+0x44>)
    d198:	9b01      	ldr	r3, [sp, #4]
    d19a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_47[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_47[u32CoreId]))         /*if interrupts were enabled*/
    d19e:	4a0a      	ldr	r2, [pc, #40]	; (d1c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47+0x48>)
    d1a0:	9b01      	ldr	r3, [sp, #4]
    d1a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d1a6:	f003 0301 	and.w	r3, r3, #1
    d1aa:	2b00      	cmp	r3, #0
    d1ac:	d106      	bne.n	d1bc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47+0x3c>
    d1ae:	4a05      	ldr	r2, [pc, #20]	; (d1c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47+0x44>)
    d1b0:	9b01      	ldr	r3, [sp, #4]
    d1b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d1b6:	2b00      	cmp	r3, #0
    d1b8:	d100      	bne.n	d1bc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_47+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d1ba:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d1bc:	bf00      	nop
    d1be:	b003      	add	sp, #12
    d1c0:	f85d fb04 	ldr.w	pc, [sp], #4
    d1c4:	1fff8f34 	.word	0x1fff8f34
    d1c8:	1fff8f30 	.word	0x1fff8f30

0000d1cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48(void)
{
    d1cc:	b500      	push	{lr}
    d1ce:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d1d0:	f7f4 f880 	bl	12d4 <Sys_GetCoreID>
    d1d4:	4603      	mov	r3, r0
    d1d6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_48[u32CoreId])
    d1d8:	4a10      	ldr	r2, [pc, #64]	; (d21c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48+0x50>)
    d1da:	9b01      	ldr	r3, [sp, #4]
    d1dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d1e0:	2b00      	cmp	r3, #0
    d1e2:	d10d      	bne.n	d200 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d1e4:	f7f3 ff94 	bl	1110 <Adc_schm_read_msr>
    d1e8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d1ea:	9b00      	ldr	r3, [sp, #0]
    d1ec:	f003 0301 	and.w	r3, r3, #1
    d1f0:	2b00      	cmp	r3, #0
    d1f2:	d100      	bne.n	d1f6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d1f4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_48[u32CoreId] = msr;
    d1f6:	490a      	ldr	r1, [pc, #40]	; (d220 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48+0x54>)
    d1f8:	9b01      	ldr	r3, [sp, #4]
    d1fa:	9a00      	ldr	r2, [sp, #0]
    d1fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_48[u32CoreId]++;
    d200:	4a06      	ldr	r2, [pc, #24]	; (d21c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48+0x50>)
    d202:	9b01      	ldr	r3, [sp, #4]
    d204:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d208:	1c5a      	adds	r2, r3, #1
    d20a:	4904      	ldr	r1, [pc, #16]	; (d21c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_48+0x50>)
    d20c:	9b01      	ldr	r3, [sp, #4]
    d20e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d212:	bf00      	nop
    d214:	b003      	add	sp, #12
    d216:	f85d fb04 	ldr.w	pc, [sp], #4
    d21a:	bf00      	nop
    d21c:	1fff8f3c 	.word	0x1fff8f3c
    d220:	1fff8f38 	.word	0x1fff8f38

0000d224 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48(void)
{
    d224:	b500      	push	{lr}
    d226:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d228:	f7f4 f854 	bl	12d4 <Sys_GetCoreID>
    d22c:	4603      	mov	r3, r0
    d22e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_48[u32CoreId]--;
    d230:	4a0d      	ldr	r2, [pc, #52]	; (d268 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48+0x44>)
    d232:	9b01      	ldr	r3, [sp, #4]
    d234:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d238:	1e5a      	subs	r2, r3, #1
    d23a:	490b      	ldr	r1, [pc, #44]	; (d268 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48+0x44>)
    d23c:	9b01      	ldr	r3, [sp, #4]
    d23e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_48[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_48[u32CoreId]))         /*if interrupts were enabled*/
    d242:	4a0a      	ldr	r2, [pc, #40]	; (d26c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48+0x48>)
    d244:	9b01      	ldr	r3, [sp, #4]
    d246:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d24a:	f003 0301 	and.w	r3, r3, #1
    d24e:	2b00      	cmp	r3, #0
    d250:	d106      	bne.n	d260 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48+0x3c>
    d252:	4a05      	ldr	r2, [pc, #20]	; (d268 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48+0x44>)
    d254:	9b01      	ldr	r3, [sp, #4]
    d256:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d25a:	2b00      	cmp	r3, #0
    d25c:	d100      	bne.n	d260 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_48+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d25e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d260:	bf00      	nop
    d262:	b003      	add	sp, #12
    d264:	f85d fb04 	ldr.w	pc, [sp], #4
    d268:	1fff8f3c 	.word	0x1fff8f3c
    d26c:	1fff8f38 	.word	0x1fff8f38

0000d270 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49(void)
{
    d270:	b500      	push	{lr}
    d272:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d274:	f7f4 f82e 	bl	12d4 <Sys_GetCoreID>
    d278:	4603      	mov	r3, r0
    d27a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_49[u32CoreId])
    d27c:	4a10      	ldr	r2, [pc, #64]	; (d2c0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49+0x50>)
    d27e:	9b01      	ldr	r3, [sp, #4]
    d280:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d284:	2b00      	cmp	r3, #0
    d286:	d10d      	bne.n	d2a4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d288:	f7f3 ff42 	bl	1110 <Adc_schm_read_msr>
    d28c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d28e:	9b00      	ldr	r3, [sp, #0]
    d290:	f003 0301 	and.w	r3, r3, #1
    d294:	2b00      	cmp	r3, #0
    d296:	d100      	bne.n	d29a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d298:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_49[u32CoreId] = msr;
    d29a:	490a      	ldr	r1, [pc, #40]	; (d2c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49+0x54>)
    d29c:	9b01      	ldr	r3, [sp, #4]
    d29e:	9a00      	ldr	r2, [sp, #0]
    d2a0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_49[u32CoreId]++;
    d2a4:	4a06      	ldr	r2, [pc, #24]	; (d2c0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49+0x50>)
    d2a6:	9b01      	ldr	r3, [sp, #4]
    d2a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d2ac:	1c5a      	adds	r2, r3, #1
    d2ae:	4904      	ldr	r1, [pc, #16]	; (d2c0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_49+0x50>)
    d2b0:	9b01      	ldr	r3, [sp, #4]
    d2b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d2b6:	bf00      	nop
    d2b8:	b003      	add	sp, #12
    d2ba:	f85d fb04 	ldr.w	pc, [sp], #4
    d2be:	bf00      	nop
    d2c0:	1fff8f44 	.word	0x1fff8f44
    d2c4:	1fff8f40 	.word	0x1fff8f40

0000d2c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49(void)
{
    d2c8:	b500      	push	{lr}
    d2ca:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d2cc:	f7f4 f802 	bl	12d4 <Sys_GetCoreID>
    d2d0:	4603      	mov	r3, r0
    d2d2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_49[u32CoreId]--;
    d2d4:	4a0d      	ldr	r2, [pc, #52]	; (d30c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49+0x44>)
    d2d6:	9b01      	ldr	r3, [sp, #4]
    d2d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d2dc:	1e5a      	subs	r2, r3, #1
    d2de:	490b      	ldr	r1, [pc, #44]	; (d30c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49+0x44>)
    d2e0:	9b01      	ldr	r3, [sp, #4]
    d2e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_49[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_49[u32CoreId]))         /*if interrupts were enabled*/
    d2e6:	4a0a      	ldr	r2, [pc, #40]	; (d310 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49+0x48>)
    d2e8:	9b01      	ldr	r3, [sp, #4]
    d2ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d2ee:	f003 0301 	and.w	r3, r3, #1
    d2f2:	2b00      	cmp	r3, #0
    d2f4:	d106      	bne.n	d304 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49+0x3c>
    d2f6:	4a05      	ldr	r2, [pc, #20]	; (d30c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49+0x44>)
    d2f8:	9b01      	ldr	r3, [sp, #4]
    d2fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d2fe:	2b00      	cmp	r3, #0
    d300:	d100      	bne.n	d304 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_49+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d302:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d304:	bf00      	nop
    d306:	b003      	add	sp, #12
    d308:	f85d fb04 	ldr.w	pc, [sp], #4
    d30c:	1fff8f44 	.word	0x1fff8f44
    d310:	1fff8f40 	.word	0x1fff8f40

0000d314 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50(void)
{
    d314:	b500      	push	{lr}
    d316:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d318:	f7f3 ffdc 	bl	12d4 <Sys_GetCoreID>
    d31c:	4603      	mov	r3, r0
    d31e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_50[u32CoreId])
    d320:	4a10      	ldr	r2, [pc, #64]	; (d364 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50+0x50>)
    d322:	9b01      	ldr	r3, [sp, #4]
    d324:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d328:	2b00      	cmp	r3, #0
    d32a:	d10d      	bne.n	d348 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d32c:	f7f3 fef0 	bl	1110 <Adc_schm_read_msr>
    d330:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d332:	9b00      	ldr	r3, [sp, #0]
    d334:	f003 0301 	and.w	r3, r3, #1
    d338:	2b00      	cmp	r3, #0
    d33a:	d100      	bne.n	d33e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d33c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_50[u32CoreId] = msr;
    d33e:	490a      	ldr	r1, [pc, #40]	; (d368 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50+0x54>)
    d340:	9b01      	ldr	r3, [sp, #4]
    d342:	9a00      	ldr	r2, [sp, #0]
    d344:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_50[u32CoreId]++;
    d348:	4a06      	ldr	r2, [pc, #24]	; (d364 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50+0x50>)
    d34a:	9b01      	ldr	r3, [sp, #4]
    d34c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d350:	1c5a      	adds	r2, r3, #1
    d352:	4904      	ldr	r1, [pc, #16]	; (d364 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_50+0x50>)
    d354:	9b01      	ldr	r3, [sp, #4]
    d356:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d35a:	bf00      	nop
    d35c:	b003      	add	sp, #12
    d35e:	f85d fb04 	ldr.w	pc, [sp], #4
    d362:	bf00      	nop
    d364:	1fff8f4c 	.word	0x1fff8f4c
    d368:	1fff8f48 	.word	0x1fff8f48

0000d36c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50(void)
{
    d36c:	b500      	push	{lr}
    d36e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d370:	f7f3 ffb0 	bl	12d4 <Sys_GetCoreID>
    d374:	4603      	mov	r3, r0
    d376:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_50[u32CoreId]--;
    d378:	4a0d      	ldr	r2, [pc, #52]	; (d3b0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50+0x44>)
    d37a:	9b01      	ldr	r3, [sp, #4]
    d37c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d380:	1e5a      	subs	r2, r3, #1
    d382:	490b      	ldr	r1, [pc, #44]	; (d3b0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50+0x44>)
    d384:	9b01      	ldr	r3, [sp, #4]
    d386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_50[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_50[u32CoreId]))         /*if interrupts were enabled*/
    d38a:	4a0a      	ldr	r2, [pc, #40]	; (d3b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50+0x48>)
    d38c:	9b01      	ldr	r3, [sp, #4]
    d38e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d392:	f003 0301 	and.w	r3, r3, #1
    d396:	2b00      	cmp	r3, #0
    d398:	d106      	bne.n	d3a8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50+0x3c>
    d39a:	4a05      	ldr	r2, [pc, #20]	; (d3b0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50+0x44>)
    d39c:	9b01      	ldr	r3, [sp, #4]
    d39e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d3a2:	2b00      	cmp	r3, #0
    d3a4:	d100      	bne.n	d3a8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_50+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d3a6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d3a8:	bf00      	nop
    d3aa:	b003      	add	sp, #12
    d3ac:	f85d fb04 	ldr.w	pc, [sp], #4
    d3b0:	1fff8f4c 	.word	0x1fff8f4c
    d3b4:	1fff8f48 	.word	0x1fff8f48

0000d3b8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51(void)
{
    d3b8:	b500      	push	{lr}
    d3ba:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d3bc:	f7f3 ff8a 	bl	12d4 <Sys_GetCoreID>
    d3c0:	4603      	mov	r3, r0
    d3c2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_51[u32CoreId])
    d3c4:	4a10      	ldr	r2, [pc, #64]	; (d408 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51+0x50>)
    d3c6:	9b01      	ldr	r3, [sp, #4]
    d3c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d3cc:	2b00      	cmp	r3, #0
    d3ce:	d10d      	bne.n	d3ec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d3d0:	f7f3 fe9e 	bl	1110 <Adc_schm_read_msr>
    d3d4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d3d6:	9b00      	ldr	r3, [sp, #0]
    d3d8:	f003 0301 	and.w	r3, r3, #1
    d3dc:	2b00      	cmp	r3, #0
    d3de:	d100      	bne.n	d3e2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d3e0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_51[u32CoreId] = msr;
    d3e2:	490a      	ldr	r1, [pc, #40]	; (d40c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51+0x54>)
    d3e4:	9b01      	ldr	r3, [sp, #4]
    d3e6:	9a00      	ldr	r2, [sp, #0]
    d3e8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_51[u32CoreId]++;
    d3ec:	4a06      	ldr	r2, [pc, #24]	; (d408 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51+0x50>)
    d3ee:	9b01      	ldr	r3, [sp, #4]
    d3f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d3f4:	1c5a      	adds	r2, r3, #1
    d3f6:	4904      	ldr	r1, [pc, #16]	; (d408 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_51+0x50>)
    d3f8:	9b01      	ldr	r3, [sp, #4]
    d3fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d3fe:	bf00      	nop
    d400:	b003      	add	sp, #12
    d402:	f85d fb04 	ldr.w	pc, [sp], #4
    d406:	bf00      	nop
    d408:	1fff8f54 	.word	0x1fff8f54
    d40c:	1fff8f50 	.word	0x1fff8f50

0000d410 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51(void)
{
    d410:	b500      	push	{lr}
    d412:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d414:	f7f3 ff5e 	bl	12d4 <Sys_GetCoreID>
    d418:	4603      	mov	r3, r0
    d41a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_51[u32CoreId]--;
    d41c:	4a0d      	ldr	r2, [pc, #52]	; (d454 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51+0x44>)
    d41e:	9b01      	ldr	r3, [sp, #4]
    d420:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d424:	1e5a      	subs	r2, r3, #1
    d426:	490b      	ldr	r1, [pc, #44]	; (d454 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51+0x44>)
    d428:	9b01      	ldr	r3, [sp, #4]
    d42a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_51[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_51[u32CoreId]))         /*if interrupts were enabled*/
    d42e:	4a0a      	ldr	r2, [pc, #40]	; (d458 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51+0x48>)
    d430:	9b01      	ldr	r3, [sp, #4]
    d432:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d436:	f003 0301 	and.w	r3, r3, #1
    d43a:	2b00      	cmp	r3, #0
    d43c:	d106      	bne.n	d44c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51+0x3c>
    d43e:	4a05      	ldr	r2, [pc, #20]	; (d454 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51+0x44>)
    d440:	9b01      	ldr	r3, [sp, #4]
    d442:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d446:	2b00      	cmp	r3, #0
    d448:	d100      	bne.n	d44c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_51+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d44a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d44c:	bf00      	nop
    d44e:	b003      	add	sp, #12
    d450:	f85d fb04 	ldr.w	pc, [sp], #4
    d454:	1fff8f54 	.word	0x1fff8f54
    d458:	1fff8f50 	.word	0x1fff8f50

0000d45c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54(void)
{
    d45c:	b500      	push	{lr}
    d45e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d460:	f7f3 ff38 	bl	12d4 <Sys_GetCoreID>
    d464:	4603      	mov	r3, r0
    d466:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_54[u32CoreId])
    d468:	4a10      	ldr	r2, [pc, #64]	; (d4ac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54+0x50>)
    d46a:	9b01      	ldr	r3, [sp, #4]
    d46c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d470:	2b00      	cmp	r3, #0
    d472:	d10d      	bne.n	d490 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d474:	f7f3 fe4c 	bl	1110 <Adc_schm_read_msr>
    d478:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d47a:	9b00      	ldr	r3, [sp, #0]
    d47c:	f003 0301 	and.w	r3, r3, #1
    d480:	2b00      	cmp	r3, #0
    d482:	d100      	bne.n	d486 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d484:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_54[u32CoreId] = msr;
    d486:	490a      	ldr	r1, [pc, #40]	; (d4b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54+0x54>)
    d488:	9b01      	ldr	r3, [sp, #4]
    d48a:	9a00      	ldr	r2, [sp, #0]
    d48c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_54[u32CoreId]++;
    d490:	4a06      	ldr	r2, [pc, #24]	; (d4ac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54+0x50>)
    d492:	9b01      	ldr	r3, [sp, #4]
    d494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d498:	1c5a      	adds	r2, r3, #1
    d49a:	4904      	ldr	r1, [pc, #16]	; (d4ac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_54+0x50>)
    d49c:	9b01      	ldr	r3, [sp, #4]
    d49e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d4a2:	bf00      	nop
    d4a4:	b003      	add	sp, #12
    d4a6:	f85d fb04 	ldr.w	pc, [sp], #4
    d4aa:	bf00      	nop
    d4ac:	1fff8f5c 	.word	0x1fff8f5c
    d4b0:	1fff8f58 	.word	0x1fff8f58

0000d4b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54(void)
{
    d4b4:	b500      	push	{lr}
    d4b6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d4b8:	f7f3 ff0c 	bl	12d4 <Sys_GetCoreID>
    d4bc:	4603      	mov	r3, r0
    d4be:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_54[u32CoreId]--;
    d4c0:	4a0d      	ldr	r2, [pc, #52]	; (d4f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54+0x44>)
    d4c2:	9b01      	ldr	r3, [sp, #4]
    d4c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d4c8:	1e5a      	subs	r2, r3, #1
    d4ca:	490b      	ldr	r1, [pc, #44]	; (d4f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54+0x44>)
    d4cc:	9b01      	ldr	r3, [sp, #4]
    d4ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_54[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_54[u32CoreId]))         /*if interrupts were enabled*/
    d4d2:	4a0a      	ldr	r2, [pc, #40]	; (d4fc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54+0x48>)
    d4d4:	9b01      	ldr	r3, [sp, #4]
    d4d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d4da:	f003 0301 	and.w	r3, r3, #1
    d4de:	2b00      	cmp	r3, #0
    d4e0:	d106      	bne.n	d4f0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54+0x3c>
    d4e2:	4a05      	ldr	r2, [pc, #20]	; (d4f8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54+0x44>)
    d4e4:	9b01      	ldr	r3, [sp, #4]
    d4e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d4ea:	2b00      	cmp	r3, #0
    d4ec:	d100      	bne.n	d4f0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_54+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d4ee:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d4f0:	bf00      	nop
    d4f2:	b003      	add	sp, #12
    d4f4:	f85d fb04 	ldr.w	pc, [sp], #4
    d4f8:	1fff8f5c 	.word	0x1fff8f5c
    d4fc:	1fff8f58 	.word	0x1fff8f58

0000d500 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55(void)
{
    d500:	b500      	push	{lr}
    d502:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d504:	f7f3 fee6 	bl	12d4 <Sys_GetCoreID>
    d508:	4603      	mov	r3, r0
    d50a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_55[u32CoreId])
    d50c:	4a10      	ldr	r2, [pc, #64]	; (d550 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55+0x50>)
    d50e:	9b01      	ldr	r3, [sp, #4]
    d510:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d514:	2b00      	cmp	r3, #0
    d516:	d10d      	bne.n	d534 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d518:	f7f3 fdfa 	bl	1110 <Adc_schm_read_msr>
    d51c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d51e:	9b00      	ldr	r3, [sp, #0]
    d520:	f003 0301 	and.w	r3, r3, #1
    d524:	2b00      	cmp	r3, #0
    d526:	d100      	bne.n	d52a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d528:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_55[u32CoreId] = msr;
    d52a:	490a      	ldr	r1, [pc, #40]	; (d554 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55+0x54>)
    d52c:	9b01      	ldr	r3, [sp, #4]
    d52e:	9a00      	ldr	r2, [sp, #0]
    d530:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_55[u32CoreId]++;
    d534:	4a06      	ldr	r2, [pc, #24]	; (d550 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55+0x50>)
    d536:	9b01      	ldr	r3, [sp, #4]
    d538:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d53c:	1c5a      	adds	r2, r3, #1
    d53e:	4904      	ldr	r1, [pc, #16]	; (d550 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_55+0x50>)
    d540:	9b01      	ldr	r3, [sp, #4]
    d542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d546:	bf00      	nop
    d548:	b003      	add	sp, #12
    d54a:	f85d fb04 	ldr.w	pc, [sp], #4
    d54e:	bf00      	nop
    d550:	1fff8f64 	.word	0x1fff8f64
    d554:	1fff8f60 	.word	0x1fff8f60

0000d558 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55(void)
{
    d558:	b500      	push	{lr}
    d55a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d55c:	f7f3 feba 	bl	12d4 <Sys_GetCoreID>
    d560:	4603      	mov	r3, r0
    d562:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_55[u32CoreId]--;
    d564:	4a0d      	ldr	r2, [pc, #52]	; (d59c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55+0x44>)
    d566:	9b01      	ldr	r3, [sp, #4]
    d568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d56c:	1e5a      	subs	r2, r3, #1
    d56e:	490b      	ldr	r1, [pc, #44]	; (d59c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55+0x44>)
    d570:	9b01      	ldr	r3, [sp, #4]
    d572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_55[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_55[u32CoreId]))         /*if interrupts were enabled*/
    d576:	4a0a      	ldr	r2, [pc, #40]	; (d5a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55+0x48>)
    d578:	9b01      	ldr	r3, [sp, #4]
    d57a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d57e:	f003 0301 	and.w	r3, r3, #1
    d582:	2b00      	cmp	r3, #0
    d584:	d106      	bne.n	d594 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55+0x3c>
    d586:	4a05      	ldr	r2, [pc, #20]	; (d59c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55+0x44>)
    d588:	9b01      	ldr	r3, [sp, #4]
    d58a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d58e:	2b00      	cmp	r3, #0
    d590:	d100      	bne.n	d594 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_55+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d592:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d594:	bf00      	nop
    d596:	b003      	add	sp, #12
    d598:	f85d fb04 	ldr.w	pc, [sp], #4
    d59c:	1fff8f64 	.word	0x1fff8f64
    d5a0:	1fff8f60 	.word	0x1fff8f60

0000d5a4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56(void)
{
    d5a4:	b500      	push	{lr}
    d5a6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d5a8:	f7f3 fe94 	bl	12d4 <Sys_GetCoreID>
    d5ac:	4603      	mov	r3, r0
    d5ae:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_56[u32CoreId])
    d5b0:	4a10      	ldr	r2, [pc, #64]	; (d5f4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56+0x50>)
    d5b2:	9b01      	ldr	r3, [sp, #4]
    d5b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d5b8:	2b00      	cmp	r3, #0
    d5ba:	d10d      	bne.n	d5d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d5bc:	f7f3 fda8 	bl	1110 <Adc_schm_read_msr>
    d5c0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d5c2:	9b00      	ldr	r3, [sp, #0]
    d5c4:	f003 0301 	and.w	r3, r3, #1
    d5c8:	2b00      	cmp	r3, #0
    d5ca:	d100      	bne.n	d5ce <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d5cc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_56[u32CoreId] = msr;
    d5ce:	490a      	ldr	r1, [pc, #40]	; (d5f8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56+0x54>)
    d5d0:	9b01      	ldr	r3, [sp, #4]
    d5d2:	9a00      	ldr	r2, [sp, #0]
    d5d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_56[u32CoreId]++;
    d5d8:	4a06      	ldr	r2, [pc, #24]	; (d5f4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56+0x50>)
    d5da:	9b01      	ldr	r3, [sp, #4]
    d5dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d5e0:	1c5a      	adds	r2, r3, #1
    d5e2:	4904      	ldr	r1, [pc, #16]	; (d5f4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_56+0x50>)
    d5e4:	9b01      	ldr	r3, [sp, #4]
    d5e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d5ea:	bf00      	nop
    d5ec:	b003      	add	sp, #12
    d5ee:	f85d fb04 	ldr.w	pc, [sp], #4
    d5f2:	bf00      	nop
    d5f4:	1fff8f6c 	.word	0x1fff8f6c
    d5f8:	1fff8f68 	.word	0x1fff8f68

0000d5fc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56(void)
{
    d5fc:	b500      	push	{lr}
    d5fe:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d600:	f7f3 fe68 	bl	12d4 <Sys_GetCoreID>
    d604:	4603      	mov	r3, r0
    d606:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_56[u32CoreId]--;
    d608:	4a0d      	ldr	r2, [pc, #52]	; (d640 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56+0x44>)
    d60a:	9b01      	ldr	r3, [sp, #4]
    d60c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d610:	1e5a      	subs	r2, r3, #1
    d612:	490b      	ldr	r1, [pc, #44]	; (d640 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56+0x44>)
    d614:	9b01      	ldr	r3, [sp, #4]
    d616:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_56[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_56[u32CoreId]))         /*if interrupts were enabled*/
    d61a:	4a0a      	ldr	r2, [pc, #40]	; (d644 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56+0x48>)
    d61c:	9b01      	ldr	r3, [sp, #4]
    d61e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d622:	f003 0301 	and.w	r3, r3, #1
    d626:	2b00      	cmp	r3, #0
    d628:	d106      	bne.n	d638 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56+0x3c>
    d62a:	4a05      	ldr	r2, [pc, #20]	; (d640 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56+0x44>)
    d62c:	9b01      	ldr	r3, [sp, #4]
    d62e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d632:	2b00      	cmp	r3, #0
    d634:	d100      	bne.n	d638 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_56+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d636:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d638:	bf00      	nop
    d63a:	b003      	add	sp, #12
    d63c:	f85d fb04 	ldr.w	pc, [sp], #4
    d640:	1fff8f6c 	.word	0x1fff8f6c
    d644:	1fff8f68 	.word	0x1fff8f68

0000d648 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57(void)
{
    d648:	b500      	push	{lr}
    d64a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d64c:	f7f3 fe42 	bl	12d4 <Sys_GetCoreID>
    d650:	4603      	mov	r3, r0
    d652:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_57[u32CoreId])
    d654:	4a10      	ldr	r2, [pc, #64]	; (d698 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57+0x50>)
    d656:	9b01      	ldr	r3, [sp, #4]
    d658:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d65c:	2b00      	cmp	r3, #0
    d65e:	d10d      	bne.n	d67c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d660:	f7f3 fd56 	bl	1110 <Adc_schm_read_msr>
    d664:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d666:	9b00      	ldr	r3, [sp, #0]
    d668:	f003 0301 	and.w	r3, r3, #1
    d66c:	2b00      	cmp	r3, #0
    d66e:	d100      	bne.n	d672 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d670:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_57[u32CoreId] = msr;
    d672:	490a      	ldr	r1, [pc, #40]	; (d69c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57+0x54>)
    d674:	9b01      	ldr	r3, [sp, #4]
    d676:	9a00      	ldr	r2, [sp, #0]
    d678:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_57[u32CoreId]++;
    d67c:	4a06      	ldr	r2, [pc, #24]	; (d698 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57+0x50>)
    d67e:	9b01      	ldr	r3, [sp, #4]
    d680:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d684:	1c5a      	adds	r2, r3, #1
    d686:	4904      	ldr	r1, [pc, #16]	; (d698 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_57+0x50>)
    d688:	9b01      	ldr	r3, [sp, #4]
    d68a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d68e:	bf00      	nop
    d690:	b003      	add	sp, #12
    d692:	f85d fb04 	ldr.w	pc, [sp], #4
    d696:	bf00      	nop
    d698:	1fff8f74 	.word	0x1fff8f74
    d69c:	1fff8f70 	.word	0x1fff8f70

0000d6a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57(void)
{
    d6a0:	b500      	push	{lr}
    d6a2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d6a4:	f7f3 fe16 	bl	12d4 <Sys_GetCoreID>
    d6a8:	4603      	mov	r3, r0
    d6aa:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_57[u32CoreId]--;
    d6ac:	4a0d      	ldr	r2, [pc, #52]	; (d6e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57+0x44>)
    d6ae:	9b01      	ldr	r3, [sp, #4]
    d6b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d6b4:	1e5a      	subs	r2, r3, #1
    d6b6:	490b      	ldr	r1, [pc, #44]	; (d6e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57+0x44>)
    d6b8:	9b01      	ldr	r3, [sp, #4]
    d6ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_57[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_57[u32CoreId]))         /*if interrupts were enabled*/
    d6be:	4a0a      	ldr	r2, [pc, #40]	; (d6e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57+0x48>)
    d6c0:	9b01      	ldr	r3, [sp, #4]
    d6c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d6c6:	f003 0301 	and.w	r3, r3, #1
    d6ca:	2b00      	cmp	r3, #0
    d6cc:	d106      	bne.n	d6dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57+0x3c>
    d6ce:	4a05      	ldr	r2, [pc, #20]	; (d6e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57+0x44>)
    d6d0:	9b01      	ldr	r3, [sp, #4]
    d6d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d6d6:	2b00      	cmp	r3, #0
    d6d8:	d100      	bne.n	d6dc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_57+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d6da:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d6dc:	bf00      	nop
    d6de:	b003      	add	sp, #12
    d6e0:	f85d fb04 	ldr.w	pc, [sp], #4
    d6e4:	1fff8f74 	.word	0x1fff8f74
    d6e8:	1fff8f70 	.word	0x1fff8f70

0000d6ec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58(void)
{
    d6ec:	b500      	push	{lr}
    d6ee:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d6f0:	f7f3 fdf0 	bl	12d4 <Sys_GetCoreID>
    d6f4:	4603      	mov	r3, r0
    d6f6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_58[u32CoreId])
    d6f8:	4a10      	ldr	r2, [pc, #64]	; (d73c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58+0x50>)
    d6fa:	9b01      	ldr	r3, [sp, #4]
    d6fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d700:	2b00      	cmp	r3, #0
    d702:	d10d      	bne.n	d720 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d704:	f7f3 fd04 	bl	1110 <Adc_schm_read_msr>
    d708:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d70a:	9b00      	ldr	r3, [sp, #0]
    d70c:	f003 0301 	and.w	r3, r3, #1
    d710:	2b00      	cmp	r3, #0
    d712:	d100      	bne.n	d716 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d714:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_58[u32CoreId] = msr;
    d716:	490a      	ldr	r1, [pc, #40]	; (d740 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58+0x54>)
    d718:	9b01      	ldr	r3, [sp, #4]
    d71a:	9a00      	ldr	r2, [sp, #0]
    d71c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_58[u32CoreId]++;
    d720:	4a06      	ldr	r2, [pc, #24]	; (d73c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58+0x50>)
    d722:	9b01      	ldr	r3, [sp, #4]
    d724:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d728:	1c5a      	adds	r2, r3, #1
    d72a:	4904      	ldr	r1, [pc, #16]	; (d73c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_58+0x50>)
    d72c:	9b01      	ldr	r3, [sp, #4]
    d72e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d732:	bf00      	nop
    d734:	b003      	add	sp, #12
    d736:	f85d fb04 	ldr.w	pc, [sp], #4
    d73a:	bf00      	nop
    d73c:	1fff8f7c 	.word	0x1fff8f7c
    d740:	1fff8f78 	.word	0x1fff8f78

0000d744 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58(void)
{
    d744:	b500      	push	{lr}
    d746:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d748:	f7f3 fdc4 	bl	12d4 <Sys_GetCoreID>
    d74c:	4603      	mov	r3, r0
    d74e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_58[u32CoreId]--;
    d750:	4a0d      	ldr	r2, [pc, #52]	; (d788 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58+0x44>)
    d752:	9b01      	ldr	r3, [sp, #4]
    d754:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d758:	1e5a      	subs	r2, r3, #1
    d75a:	490b      	ldr	r1, [pc, #44]	; (d788 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58+0x44>)
    d75c:	9b01      	ldr	r3, [sp, #4]
    d75e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_58[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_58[u32CoreId]))         /*if interrupts were enabled*/
    d762:	4a0a      	ldr	r2, [pc, #40]	; (d78c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58+0x48>)
    d764:	9b01      	ldr	r3, [sp, #4]
    d766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d76a:	f003 0301 	and.w	r3, r3, #1
    d76e:	2b00      	cmp	r3, #0
    d770:	d106      	bne.n	d780 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58+0x3c>
    d772:	4a05      	ldr	r2, [pc, #20]	; (d788 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58+0x44>)
    d774:	9b01      	ldr	r3, [sp, #4]
    d776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d77a:	2b00      	cmp	r3, #0
    d77c:	d100      	bne.n	d780 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_58+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d77e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d780:	bf00      	nop
    d782:	b003      	add	sp, #12
    d784:	f85d fb04 	ldr.w	pc, [sp], #4
    d788:	1fff8f7c 	.word	0x1fff8f7c
    d78c:	1fff8f78 	.word	0x1fff8f78

0000d790 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59(void)
{
    d790:	b500      	push	{lr}
    d792:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d794:	f7f3 fd9e 	bl	12d4 <Sys_GetCoreID>
    d798:	4603      	mov	r3, r0
    d79a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_59[u32CoreId])
    d79c:	4a10      	ldr	r2, [pc, #64]	; (d7e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59+0x50>)
    d79e:	9b01      	ldr	r3, [sp, #4]
    d7a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d7a4:	2b00      	cmp	r3, #0
    d7a6:	d10d      	bne.n	d7c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d7a8:	f7f3 fcb2 	bl	1110 <Adc_schm_read_msr>
    d7ac:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d7ae:	9b00      	ldr	r3, [sp, #0]
    d7b0:	f003 0301 	and.w	r3, r3, #1
    d7b4:	2b00      	cmp	r3, #0
    d7b6:	d100      	bne.n	d7ba <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d7b8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_59[u32CoreId] = msr;
    d7ba:	490a      	ldr	r1, [pc, #40]	; (d7e4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59+0x54>)
    d7bc:	9b01      	ldr	r3, [sp, #4]
    d7be:	9a00      	ldr	r2, [sp, #0]
    d7c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_59[u32CoreId]++;
    d7c4:	4a06      	ldr	r2, [pc, #24]	; (d7e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59+0x50>)
    d7c6:	9b01      	ldr	r3, [sp, #4]
    d7c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d7cc:	1c5a      	adds	r2, r3, #1
    d7ce:	4904      	ldr	r1, [pc, #16]	; (d7e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_59+0x50>)
    d7d0:	9b01      	ldr	r3, [sp, #4]
    d7d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d7d6:	bf00      	nop
    d7d8:	b003      	add	sp, #12
    d7da:	f85d fb04 	ldr.w	pc, [sp], #4
    d7de:	bf00      	nop
    d7e0:	1fff8f84 	.word	0x1fff8f84
    d7e4:	1fff8f80 	.word	0x1fff8f80

0000d7e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59(void)
{
    d7e8:	b500      	push	{lr}
    d7ea:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d7ec:	f7f3 fd72 	bl	12d4 <Sys_GetCoreID>
    d7f0:	4603      	mov	r3, r0
    d7f2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_59[u32CoreId]--;
    d7f4:	4a0d      	ldr	r2, [pc, #52]	; (d82c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59+0x44>)
    d7f6:	9b01      	ldr	r3, [sp, #4]
    d7f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d7fc:	1e5a      	subs	r2, r3, #1
    d7fe:	490b      	ldr	r1, [pc, #44]	; (d82c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59+0x44>)
    d800:	9b01      	ldr	r3, [sp, #4]
    d802:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_59[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_59[u32CoreId]))         /*if interrupts were enabled*/
    d806:	4a0a      	ldr	r2, [pc, #40]	; (d830 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59+0x48>)
    d808:	9b01      	ldr	r3, [sp, #4]
    d80a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d80e:	f003 0301 	and.w	r3, r3, #1
    d812:	2b00      	cmp	r3, #0
    d814:	d106      	bne.n	d824 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59+0x3c>
    d816:	4a05      	ldr	r2, [pc, #20]	; (d82c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59+0x44>)
    d818:	9b01      	ldr	r3, [sp, #4]
    d81a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d81e:	2b00      	cmp	r3, #0
    d820:	d100      	bne.n	d824 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_59+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d822:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d824:	bf00      	nop
    d826:	b003      	add	sp, #12
    d828:	f85d fb04 	ldr.w	pc, [sp], #4
    d82c:	1fff8f84 	.word	0x1fff8f84
    d830:	1fff8f80 	.word	0x1fff8f80

0000d834 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60(void)
{
    d834:	b500      	push	{lr}
    d836:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d838:	f7f3 fd4c 	bl	12d4 <Sys_GetCoreID>
    d83c:	4603      	mov	r3, r0
    d83e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_60[u32CoreId])
    d840:	4a10      	ldr	r2, [pc, #64]	; (d884 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60+0x50>)
    d842:	9b01      	ldr	r3, [sp, #4]
    d844:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d848:	2b00      	cmp	r3, #0
    d84a:	d10d      	bne.n	d868 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d84c:	f7f3 fc60 	bl	1110 <Adc_schm_read_msr>
    d850:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d852:	9b00      	ldr	r3, [sp, #0]
    d854:	f003 0301 	and.w	r3, r3, #1
    d858:	2b00      	cmp	r3, #0
    d85a:	d100      	bne.n	d85e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d85c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_60[u32CoreId] = msr;
    d85e:	490a      	ldr	r1, [pc, #40]	; (d888 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60+0x54>)
    d860:	9b01      	ldr	r3, [sp, #4]
    d862:	9a00      	ldr	r2, [sp, #0]
    d864:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_60[u32CoreId]++;
    d868:	4a06      	ldr	r2, [pc, #24]	; (d884 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60+0x50>)
    d86a:	9b01      	ldr	r3, [sp, #4]
    d86c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d870:	1c5a      	adds	r2, r3, #1
    d872:	4904      	ldr	r1, [pc, #16]	; (d884 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_60+0x50>)
    d874:	9b01      	ldr	r3, [sp, #4]
    d876:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d87a:	bf00      	nop
    d87c:	b003      	add	sp, #12
    d87e:	f85d fb04 	ldr.w	pc, [sp], #4
    d882:	bf00      	nop
    d884:	1fff8f8c 	.word	0x1fff8f8c
    d888:	1fff8f88 	.word	0x1fff8f88

0000d88c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60(void)
{
    d88c:	b500      	push	{lr}
    d88e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d890:	f7f3 fd20 	bl	12d4 <Sys_GetCoreID>
    d894:	4603      	mov	r3, r0
    d896:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_60[u32CoreId]--;
    d898:	4a0d      	ldr	r2, [pc, #52]	; (d8d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60+0x44>)
    d89a:	9b01      	ldr	r3, [sp, #4]
    d89c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d8a0:	1e5a      	subs	r2, r3, #1
    d8a2:	490b      	ldr	r1, [pc, #44]	; (d8d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60+0x44>)
    d8a4:	9b01      	ldr	r3, [sp, #4]
    d8a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_60[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_60[u32CoreId]))         /*if interrupts were enabled*/
    d8aa:	4a0a      	ldr	r2, [pc, #40]	; (d8d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60+0x48>)
    d8ac:	9b01      	ldr	r3, [sp, #4]
    d8ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d8b2:	f003 0301 	and.w	r3, r3, #1
    d8b6:	2b00      	cmp	r3, #0
    d8b8:	d106      	bne.n	d8c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60+0x3c>
    d8ba:	4a05      	ldr	r2, [pc, #20]	; (d8d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60+0x44>)
    d8bc:	9b01      	ldr	r3, [sp, #4]
    d8be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d8c2:	2b00      	cmp	r3, #0
    d8c4:	d100      	bne.n	d8c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_60+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d8c6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d8c8:	bf00      	nop
    d8ca:	b003      	add	sp, #12
    d8cc:	f85d fb04 	ldr.w	pc, [sp], #4
    d8d0:	1fff8f8c 	.word	0x1fff8f8c
    d8d4:	1fff8f88 	.word	0x1fff8f88

0000d8d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61(void)
{
    d8d8:	b500      	push	{lr}
    d8da:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d8dc:	f7f3 fcfa 	bl	12d4 <Sys_GetCoreID>
    d8e0:	4603      	mov	r3, r0
    d8e2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_61[u32CoreId])
    d8e4:	4a10      	ldr	r2, [pc, #64]	; (d928 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61+0x50>)
    d8e6:	9b01      	ldr	r3, [sp, #4]
    d8e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d8ec:	2b00      	cmp	r3, #0
    d8ee:	d10d      	bne.n	d90c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d8f0:	f7f3 fc0e 	bl	1110 <Adc_schm_read_msr>
    d8f4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d8f6:	9b00      	ldr	r3, [sp, #0]
    d8f8:	f003 0301 	and.w	r3, r3, #1
    d8fc:	2b00      	cmp	r3, #0
    d8fe:	d100      	bne.n	d902 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d900:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_61[u32CoreId] = msr;
    d902:	490a      	ldr	r1, [pc, #40]	; (d92c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61+0x54>)
    d904:	9b01      	ldr	r3, [sp, #4]
    d906:	9a00      	ldr	r2, [sp, #0]
    d908:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_61[u32CoreId]++;
    d90c:	4a06      	ldr	r2, [pc, #24]	; (d928 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61+0x50>)
    d90e:	9b01      	ldr	r3, [sp, #4]
    d910:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d914:	1c5a      	adds	r2, r3, #1
    d916:	4904      	ldr	r1, [pc, #16]	; (d928 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_61+0x50>)
    d918:	9b01      	ldr	r3, [sp, #4]
    d91a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d91e:	bf00      	nop
    d920:	b003      	add	sp, #12
    d922:	f85d fb04 	ldr.w	pc, [sp], #4
    d926:	bf00      	nop
    d928:	1fff8f94 	.word	0x1fff8f94
    d92c:	1fff8f90 	.word	0x1fff8f90

0000d930 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61(void)
{
    d930:	b500      	push	{lr}
    d932:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d934:	f7f3 fcce 	bl	12d4 <Sys_GetCoreID>
    d938:	4603      	mov	r3, r0
    d93a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_61[u32CoreId]--;
    d93c:	4a0d      	ldr	r2, [pc, #52]	; (d974 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61+0x44>)
    d93e:	9b01      	ldr	r3, [sp, #4]
    d940:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d944:	1e5a      	subs	r2, r3, #1
    d946:	490b      	ldr	r1, [pc, #44]	; (d974 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61+0x44>)
    d948:	9b01      	ldr	r3, [sp, #4]
    d94a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_61[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_61[u32CoreId]))         /*if interrupts were enabled*/
    d94e:	4a0a      	ldr	r2, [pc, #40]	; (d978 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61+0x48>)
    d950:	9b01      	ldr	r3, [sp, #4]
    d952:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d956:	f003 0301 	and.w	r3, r3, #1
    d95a:	2b00      	cmp	r3, #0
    d95c:	d106      	bne.n	d96c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61+0x3c>
    d95e:	4a05      	ldr	r2, [pc, #20]	; (d974 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61+0x44>)
    d960:	9b01      	ldr	r3, [sp, #4]
    d962:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d966:	2b00      	cmp	r3, #0
    d968:	d100      	bne.n	d96c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_61+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    d96a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    d96c:	bf00      	nop
    d96e:	b003      	add	sp, #12
    d970:	f85d fb04 	ldr.w	pc, [sp], #4
    d974:	1fff8f94 	.word	0x1fff8f94
    d978:	1fff8f90 	.word	0x1fff8f90

0000d97c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62(void)
{
    d97c:	b500      	push	{lr}
    d97e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d980:	f7f3 fca8 	bl	12d4 <Sys_GetCoreID>
    d984:	4603      	mov	r3, r0
    d986:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_62[u32CoreId])
    d988:	4a10      	ldr	r2, [pc, #64]	; (d9cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62+0x50>)
    d98a:	9b01      	ldr	r3, [sp, #4]
    d98c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d990:	2b00      	cmp	r3, #0
    d992:	d10d      	bne.n	d9b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    d994:	f7f3 fbbc 	bl	1110 <Adc_schm_read_msr>
    d998:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    d99a:	9b00      	ldr	r3, [sp, #0]
    d99c:	f003 0301 	and.w	r3, r3, #1
    d9a0:	2b00      	cmp	r3, #0
    d9a2:	d100      	bne.n	d9a6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    d9a4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_62[u32CoreId] = msr;
    d9a6:	490a      	ldr	r1, [pc, #40]	; (d9d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62+0x54>)
    d9a8:	9b01      	ldr	r3, [sp, #4]
    d9aa:	9a00      	ldr	r2, [sp, #0]
    d9ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_62[u32CoreId]++;
    d9b0:	4a06      	ldr	r2, [pc, #24]	; (d9cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62+0x50>)
    d9b2:	9b01      	ldr	r3, [sp, #4]
    d9b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d9b8:	1c5a      	adds	r2, r3, #1
    d9ba:	4904      	ldr	r1, [pc, #16]	; (d9cc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_62+0x50>)
    d9bc:	9b01      	ldr	r3, [sp, #4]
    d9be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    d9c2:	bf00      	nop
    d9c4:	b003      	add	sp, #12
    d9c6:	f85d fb04 	ldr.w	pc, [sp], #4
    d9ca:	bf00      	nop
    d9cc:	1fff8f9c 	.word	0x1fff8f9c
    d9d0:	1fff8f98 	.word	0x1fff8f98

0000d9d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62(void)
{
    d9d4:	b500      	push	{lr}
    d9d6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    d9d8:	f7f3 fc7c 	bl	12d4 <Sys_GetCoreID>
    d9dc:	4603      	mov	r3, r0
    d9de:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_62[u32CoreId]--;
    d9e0:	4a0d      	ldr	r2, [pc, #52]	; (da18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62+0x44>)
    d9e2:	9b01      	ldr	r3, [sp, #4]
    d9e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d9e8:	1e5a      	subs	r2, r3, #1
    d9ea:	490b      	ldr	r1, [pc, #44]	; (da18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62+0x44>)
    d9ec:	9b01      	ldr	r3, [sp, #4]
    d9ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_62[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_62[u32CoreId]))         /*if interrupts were enabled*/
    d9f2:	4a0a      	ldr	r2, [pc, #40]	; (da1c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62+0x48>)
    d9f4:	9b01      	ldr	r3, [sp, #4]
    d9f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    d9fa:	f003 0301 	and.w	r3, r3, #1
    d9fe:	2b00      	cmp	r3, #0
    da00:	d106      	bne.n	da10 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62+0x3c>
    da02:	4a05      	ldr	r2, [pc, #20]	; (da18 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62+0x44>)
    da04:	9b01      	ldr	r3, [sp, #4]
    da06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    da0a:	2b00      	cmp	r3, #0
    da0c:	d100      	bne.n	da10 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_62+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    da0e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    da10:	bf00      	nop
    da12:	b003      	add	sp, #12
    da14:	f85d fb04 	ldr.w	pc, [sp], #4
    da18:	1fff8f9c 	.word	0x1fff8f9c
    da1c:	1fff8f98 	.word	0x1fff8f98

0000da20 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63(void)
{
    da20:	b500      	push	{lr}
    da22:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    da24:	f7f3 fc56 	bl	12d4 <Sys_GetCoreID>
    da28:	4603      	mov	r3, r0
    da2a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_63[u32CoreId])
    da2c:	4a10      	ldr	r2, [pc, #64]	; (da70 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63+0x50>)
    da2e:	9b01      	ldr	r3, [sp, #4]
    da30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    da34:	2b00      	cmp	r3, #0
    da36:	d10d      	bne.n	da54 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    da38:	f7f3 fb6a 	bl	1110 <Adc_schm_read_msr>
    da3c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    da3e:	9b00      	ldr	r3, [sp, #0]
    da40:	f003 0301 	and.w	r3, r3, #1
    da44:	2b00      	cmp	r3, #0
    da46:	d100      	bne.n	da4a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    da48:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_63[u32CoreId] = msr;
    da4a:	490a      	ldr	r1, [pc, #40]	; (da74 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63+0x54>)
    da4c:	9b01      	ldr	r3, [sp, #4]
    da4e:	9a00      	ldr	r2, [sp, #0]
    da50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_63[u32CoreId]++;
    da54:	4a06      	ldr	r2, [pc, #24]	; (da70 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63+0x50>)
    da56:	9b01      	ldr	r3, [sp, #4]
    da58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    da5c:	1c5a      	adds	r2, r3, #1
    da5e:	4904      	ldr	r1, [pc, #16]	; (da70 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_63+0x50>)
    da60:	9b01      	ldr	r3, [sp, #4]
    da62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    da66:	bf00      	nop
    da68:	b003      	add	sp, #12
    da6a:	f85d fb04 	ldr.w	pc, [sp], #4
    da6e:	bf00      	nop
    da70:	1fff8fa4 	.word	0x1fff8fa4
    da74:	1fff8fa0 	.word	0x1fff8fa0

0000da78 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63(void)
{
    da78:	b500      	push	{lr}
    da7a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    da7c:	f7f3 fc2a 	bl	12d4 <Sys_GetCoreID>
    da80:	4603      	mov	r3, r0
    da82:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_63[u32CoreId]--;
    da84:	4a0d      	ldr	r2, [pc, #52]	; (dabc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63+0x44>)
    da86:	9b01      	ldr	r3, [sp, #4]
    da88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    da8c:	1e5a      	subs	r2, r3, #1
    da8e:	490b      	ldr	r1, [pc, #44]	; (dabc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63+0x44>)
    da90:	9b01      	ldr	r3, [sp, #4]
    da92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_63[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_63[u32CoreId]))         /*if interrupts were enabled*/
    da96:	4a0a      	ldr	r2, [pc, #40]	; (dac0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63+0x48>)
    da98:	9b01      	ldr	r3, [sp, #4]
    da9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    da9e:	f003 0301 	and.w	r3, r3, #1
    daa2:	2b00      	cmp	r3, #0
    daa4:	d106      	bne.n	dab4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63+0x3c>
    daa6:	4a05      	ldr	r2, [pc, #20]	; (dabc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63+0x44>)
    daa8:	9b01      	ldr	r3, [sp, #4]
    daaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    daae:	2b00      	cmp	r3, #0
    dab0:	d100      	bne.n	dab4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_63+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    dab2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    dab4:	bf00      	nop
    dab6:	b003      	add	sp, #12
    dab8:	f85d fb04 	ldr.w	pc, [sp], #4
    dabc:	1fff8fa4 	.word	0x1fff8fa4
    dac0:	1fff8fa0 	.word	0x1fff8fa0

0000dac4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64(void)
{
    dac4:	b500      	push	{lr}
    dac6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dac8:	f7f3 fc04 	bl	12d4 <Sys_GetCoreID>
    dacc:	4603      	mov	r3, r0
    dace:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_64[u32CoreId])
    dad0:	4a10      	ldr	r2, [pc, #64]	; (db14 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64+0x50>)
    dad2:	9b01      	ldr	r3, [sp, #4]
    dad4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dad8:	2b00      	cmp	r3, #0
    dada:	d10d      	bne.n	daf8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    dadc:	f7f3 fb18 	bl	1110 <Adc_schm_read_msr>
    dae0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    dae2:	9b00      	ldr	r3, [sp, #0]
    dae4:	f003 0301 	and.w	r3, r3, #1
    dae8:	2b00      	cmp	r3, #0
    daea:	d100      	bne.n	daee <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    daec:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_64[u32CoreId] = msr;
    daee:	490a      	ldr	r1, [pc, #40]	; (db18 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64+0x54>)
    daf0:	9b01      	ldr	r3, [sp, #4]
    daf2:	9a00      	ldr	r2, [sp, #0]
    daf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_64[u32CoreId]++;
    daf8:	4a06      	ldr	r2, [pc, #24]	; (db14 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64+0x50>)
    dafa:	9b01      	ldr	r3, [sp, #4]
    dafc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    db00:	1c5a      	adds	r2, r3, #1
    db02:	4904      	ldr	r1, [pc, #16]	; (db14 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_64+0x50>)
    db04:	9b01      	ldr	r3, [sp, #4]
    db06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    db0a:	bf00      	nop
    db0c:	b003      	add	sp, #12
    db0e:	f85d fb04 	ldr.w	pc, [sp], #4
    db12:	bf00      	nop
    db14:	1fff8fac 	.word	0x1fff8fac
    db18:	1fff8fa8 	.word	0x1fff8fa8

0000db1c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64(void)
{
    db1c:	b500      	push	{lr}
    db1e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    db20:	f7f3 fbd8 	bl	12d4 <Sys_GetCoreID>
    db24:	4603      	mov	r3, r0
    db26:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_64[u32CoreId]--;
    db28:	4a0d      	ldr	r2, [pc, #52]	; (db60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64+0x44>)
    db2a:	9b01      	ldr	r3, [sp, #4]
    db2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    db30:	1e5a      	subs	r2, r3, #1
    db32:	490b      	ldr	r1, [pc, #44]	; (db60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64+0x44>)
    db34:	9b01      	ldr	r3, [sp, #4]
    db36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_64[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_64[u32CoreId]))         /*if interrupts were enabled*/
    db3a:	4a0a      	ldr	r2, [pc, #40]	; (db64 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64+0x48>)
    db3c:	9b01      	ldr	r3, [sp, #4]
    db3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    db42:	f003 0301 	and.w	r3, r3, #1
    db46:	2b00      	cmp	r3, #0
    db48:	d106      	bne.n	db58 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64+0x3c>
    db4a:	4a05      	ldr	r2, [pc, #20]	; (db60 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64+0x44>)
    db4c:	9b01      	ldr	r3, [sp, #4]
    db4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    db52:	2b00      	cmp	r3, #0
    db54:	d100      	bne.n	db58 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_64+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    db56:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    db58:	bf00      	nop
    db5a:	b003      	add	sp, #12
    db5c:	f85d fb04 	ldr.w	pc, [sp], #4
    db60:	1fff8fac 	.word	0x1fff8fac
    db64:	1fff8fa8 	.word	0x1fff8fa8

0000db68 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65(void)
{
    db68:	b500      	push	{lr}
    db6a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    db6c:	f7f3 fbb2 	bl	12d4 <Sys_GetCoreID>
    db70:	4603      	mov	r3, r0
    db72:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_65[u32CoreId])
    db74:	4a10      	ldr	r2, [pc, #64]	; (dbb8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65+0x50>)
    db76:	9b01      	ldr	r3, [sp, #4]
    db78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    db7c:	2b00      	cmp	r3, #0
    db7e:	d10d      	bne.n	db9c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    db80:	f7f3 fac6 	bl	1110 <Adc_schm_read_msr>
    db84:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    db86:	9b00      	ldr	r3, [sp, #0]
    db88:	f003 0301 	and.w	r3, r3, #1
    db8c:	2b00      	cmp	r3, #0
    db8e:	d100      	bne.n	db92 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    db90:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_65[u32CoreId] = msr;
    db92:	490a      	ldr	r1, [pc, #40]	; (dbbc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65+0x54>)
    db94:	9b01      	ldr	r3, [sp, #4]
    db96:	9a00      	ldr	r2, [sp, #0]
    db98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_65[u32CoreId]++;
    db9c:	4a06      	ldr	r2, [pc, #24]	; (dbb8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65+0x50>)
    db9e:	9b01      	ldr	r3, [sp, #4]
    dba0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dba4:	1c5a      	adds	r2, r3, #1
    dba6:	4904      	ldr	r1, [pc, #16]	; (dbb8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_65+0x50>)
    dba8:	9b01      	ldr	r3, [sp, #4]
    dbaa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    dbae:	bf00      	nop
    dbb0:	b003      	add	sp, #12
    dbb2:	f85d fb04 	ldr.w	pc, [sp], #4
    dbb6:	bf00      	nop
    dbb8:	1fff8fb4 	.word	0x1fff8fb4
    dbbc:	1fff8fb0 	.word	0x1fff8fb0

0000dbc0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65(void)
{
    dbc0:	b500      	push	{lr}
    dbc2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dbc4:	f7f3 fb86 	bl	12d4 <Sys_GetCoreID>
    dbc8:	4603      	mov	r3, r0
    dbca:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_65[u32CoreId]--;
    dbcc:	4a0d      	ldr	r2, [pc, #52]	; (dc04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65+0x44>)
    dbce:	9b01      	ldr	r3, [sp, #4]
    dbd0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dbd4:	1e5a      	subs	r2, r3, #1
    dbd6:	490b      	ldr	r1, [pc, #44]	; (dc04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65+0x44>)
    dbd8:	9b01      	ldr	r3, [sp, #4]
    dbda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_65[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_65[u32CoreId]))         /*if interrupts were enabled*/
    dbde:	4a0a      	ldr	r2, [pc, #40]	; (dc08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65+0x48>)
    dbe0:	9b01      	ldr	r3, [sp, #4]
    dbe2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dbe6:	f003 0301 	and.w	r3, r3, #1
    dbea:	2b00      	cmp	r3, #0
    dbec:	d106      	bne.n	dbfc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65+0x3c>
    dbee:	4a05      	ldr	r2, [pc, #20]	; (dc04 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65+0x44>)
    dbf0:	9b01      	ldr	r3, [sp, #4]
    dbf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dbf6:	2b00      	cmp	r3, #0
    dbf8:	d100      	bne.n	dbfc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_65+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    dbfa:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    dbfc:	bf00      	nop
    dbfe:	b003      	add	sp, #12
    dc00:	f85d fb04 	ldr.w	pc, [sp], #4
    dc04:	1fff8fb4 	.word	0x1fff8fb4
    dc08:	1fff8fb0 	.word	0x1fff8fb0

0000dc0c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66(void)
{
    dc0c:	b500      	push	{lr}
    dc0e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dc10:	f7f3 fb60 	bl	12d4 <Sys_GetCoreID>
    dc14:	4603      	mov	r3, r0
    dc16:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_66[u32CoreId])
    dc18:	4a10      	ldr	r2, [pc, #64]	; (dc5c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66+0x50>)
    dc1a:	9b01      	ldr	r3, [sp, #4]
    dc1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dc20:	2b00      	cmp	r3, #0
    dc22:	d10d      	bne.n	dc40 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    dc24:	f7f3 fa74 	bl	1110 <Adc_schm_read_msr>
    dc28:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    dc2a:	9b00      	ldr	r3, [sp, #0]
    dc2c:	f003 0301 	and.w	r3, r3, #1
    dc30:	2b00      	cmp	r3, #0
    dc32:	d100      	bne.n	dc36 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    dc34:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_66[u32CoreId] = msr;
    dc36:	490a      	ldr	r1, [pc, #40]	; (dc60 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66+0x54>)
    dc38:	9b01      	ldr	r3, [sp, #4]
    dc3a:	9a00      	ldr	r2, [sp, #0]
    dc3c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_66[u32CoreId]++;
    dc40:	4a06      	ldr	r2, [pc, #24]	; (dc5c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66+0x50>)
    dc42:	9b01      	ldr	r3, [sp, #4]
    dc44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dc48:	1c5a      	adds	r2, r3, #1
    dc4a:	4904      	ldr	r1, [pc, #16]	; (dc5c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_66+0x50>)
    dc4c:	9b01      	ldr	r3, [sp, #4]
    dc4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    dc52:	bf00      	nop
    dc54:	b003      	add	sp, #12
    dc56:	f85d fb04 	ldr.w	pc, [sp], #4
    dc5a:	bf00      	nop
    dc5c:	1fff8fbc 	.word	0x1fff8fbc
    dc60:	1fff8fb8 	.word	0x1fff8fb8

0000dc64 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66(void)
{
    dc64:	b500      	push	{lr}
    dc66:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dc68:	f7f3 fb34 	bl	12d4 <Sys_GetCoreID>
    dc6c:	4603      	mov	r3, r0
    dc6e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_66[u32CoreId]--;
    dc70:	4a0d      	ldr	r2, [pc, #52]	; (dca8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66+0x44>)
    dc72:	9b01      	ldr	r3, [sp, #4]
    dc74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dc78:	1e5a      	subs	r2, r3, #1
    dc7a:	490b      	ldr	r1, [pc, #44]	; (dca8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66+0x44>)
    dc7c:	9b01      	ldr	r3, [sp, #4]
    dc7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_66[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_66[u32CoreId]))         /*if interrupts were enabled*/
    dc82:	4a0a      	ldr	r2, [pc, #40]	; (dcac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66+0x48>)
    dc84:	9b01      	ldr	r3, [sp, #4]
    dc86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dc8a:	f003 0301 	and.w	r3, r3, #1
    dc8e:	2b00      	cmp	r3, #0
    dc90:	d106      	bne.n	dca0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66+0x3c>
    dc92:	4a05      	ldr	r2, [pc, #20]	; (dca8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66+0x44>)
    dc94:	9b01      	ldr	r3, [sp, #4]
    dc96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dc9a:	2b00      	cmp	r3, #0
    dc9c:	d100      	bne.n	dca0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_66+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    dc9e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    dca0:	bf00      	nop
    dca2:	b003      	add	sp, #12
    dca4:	f85d fb04 	ldr.w	pc, [sp], #4
    dca8:	1fff8fbc 	.word	0x1fff8fbc
    dcac:	1fff8fb8 	.word	0x1fff8fb8

0000dcb0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67(void)
{
    dcb0:	b500      	push	{lr}
    dcb2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dcb4:	f7f3 fb0e 	bl	12d4 <Sys_GetCoreID>
    dcb8:	4603      	mov	r3, r0
    dcba:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_67[u32CoreId])
    dcbc:	4a10      	ldr	r2, [pc, #64]	; (dd00 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67+0x50>)
    dcbe:	9b01      	ldr	r3, [sp, #4]
    dcc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dcc4:	2b00      	cmp	r3, #0
    dcc6:	d10d      	bne.n	dce4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    dcc8:	f7f3 fa22 	bl	1110 <Adc_schm_read_msr>
    dccc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    dcce:	9b00      	ldr	r3, [sp, #0]
    dcd0:	f003 0301 	and.w	r3, r3, #1
    dcd4:	2b00      	cmp	r3, #0
    dcd6:	d100      	bne.n	dcda <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    dcd8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_67[u32CoreId] = msr;
    dcda:	490a      	ldr	r1, [pc, #40]	; (dd04 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67+0x54>)
    dcdc:	9b01      	ldr	r3, [sp, #4]
    dcde:	9a00      	ldr	r2, [sp, #0]
    dce0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_67[u32CoreId]++;
    dce4:	4a06      	ldr	r2, [pc, #24]	; (dd00 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67+0x50>)
    dce6:	9b01      	ldr	r3, [sp, #4]
    dce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dcec:	1c5a      	adds	r2, r3, #1
    dcee:	4904      	ldr	r1, [pc, #16]	; (dd00 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_67+0x50>)
    dcf0:	9b01      	ldr	r3, [sp, #4]
    dcf2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    dcf6:	bf00      	nop
    dcf8:	b003      	add	sp, #12
    dcfa:	f85d fb04 	ldr.w	pc, [sp], #4
    dcfe:	bf00      	nop
    dd00:	1fff8fc4 	.word	0x1fff8fc4
    dd04:	1fff8fc0 	.word	0x1fff8fc0

0000dd08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67(void)
{
    dd08:	b500      	push	{lr}
    dd0a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dd0c:	f7f3 fae2 	bl	12d4 <Sys_GetCoreID>
    dd10:	4603      	mov	r3, r0
    dd12:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_67[u32CoreId]--;
    dd14:	4a0d      	ldr	r2, [pc, #52]	; (dd4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67+0x44>)
    dd16:	9b01      	ldr	r3, [sp, #4]
    dd18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dd1c:	1e5a      	subs	r2, r3, #1
    dd1e:	490b      	ldr	r1, [pc, #44]	; (dd4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67+0x44>)
    dd20:	9b01      	ldr	r3, [sp, #4]
    dd22:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_67[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_67[u32CoreId]))         /*if interrupts were enabled*/
    dd26:	4a0a      	ldr	r2, [pc, #40]	; (dd50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67+0x48>)
    dd28:	9b01      	ldr	r3, [sp, #4]
    dd2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dd2e:	f003 0301 	and.w	r3, r3, #1
    dd32:	2b00      	cmp	r3, #0
    dd34:	d106      	bne.n	dd44 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67+0x3c>
    dd36:	4a05      	ldr	r2, [pc, #20]	; (dd4c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67+0x44>)
    dd38:	9b01      	ldr	r3, [sp, #4]
    dd3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dd3e:	2b00      	cmp	r3, #0
    dd40:	d100      	bne.n	dd44 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_67+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    dd42:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    dd44:	bf00      	nop
    dd46:	b003      	add	sp, #12
    dd48:	f85d fb04 	ldr.w	pc, [sp], #4
    dd4c:	1fff8fc4 	.word	0x1fff8fc4
    dd50:	1fff8fc0 	.word	0x1fff8fc0

0000dd54 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68(void)
{
    dd54:	b500      	push	{lr}
    dd56:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dd58:	f7f3 fabc 	bl	12d4 <Sys_GetCoreID>
    dd5c:	4603      	mov	r3, r0
    dd5e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_68[u32CoreId])
    dd60:	4a10      	ldr	r2, [pc, #64]	; (dda4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68+0x50>)
    dd62:	9b01      	ldr	r3, [sp, #4]
    dd64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dd68:	2b00      	cmp	r3, #0
    dd6a:	d10d      	bne.n	dd88 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    dd6c:	f7f3 f9d0 	bl	1110 <Adc_schm_read_msr>
    dd70:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    dd72:	9b00      	ldr	r3, [sp, #0]
    dd74:	f003 0301 	and.w	r3, r3, #1
    dd78:	2b00      	cmp	r3, #0
    dd7a:	d100      	bne.n	dd7e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    dd7c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_68[u32CoreId] = msr;
    dd7e:	490a      	ldr	r1, [pc, #40]	; (dda8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68+0x54>)
    dd80:	9b01      	ldr	r3, [sp, #4]
    dd82:	9a00      	ldr	r2, [sp, #0]
    dd84:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_68[u32CoreId]++;
    dd88:	4a06      	ldr	r2, [pc, #24]	; (dda4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68+0x50>)
    dd8a:	9b01      	ldr	r3, [sp, #4]
    dd8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dd90:	1c5a      	adds	r2, r3, #1
    dd92:	4904      	ldr	r1, [pc, #16]	; (dda4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_68+0x50>)
    dd94:	9b01      	ldr	r3, [sp, #4]
    dd96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    dd9a:	bf00      	nop
    dd9c:	b003      	add	sp, #12
    dd9e:	f85d fb04 	ldr.w	pc, [sp], #4
    dda2:	bf00      	nop
    dda4:	1fff8fcc 	.word	0x1fff8fcc
    dda8:	1fff8fc8 	.word	0x1fff8fc8

0000ddac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68(void)
{
    ddac:	b500      	push	{lr}
    ddae:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ddb0:	f7f3 fa90 	bl	12d4 <Sys_GetCoreID>
    ddb4:	4603      	mov	r3, r0
    ddb6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_68[u32CoreId]--;
    ddb8:	4a0d      	ldr	r2, [pc, #52]	; (ddf0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68+0x44>)
    ddba:	9b01      	ldr	r3, [sp, #4]
    ddbc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ddc0:	1e5a      	subs	r2, r3, #1
    ddc2:	490b      	ldr	r1, [pc, #44]	; (ddf0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68+0x44>)
    ddc4:	9b01      	ldr	r3, [sp, #4]
    ddc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_68[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_68[u32CoreId]))         /*if interrupts were enabled*/
    ddca:	4a0a      	ldr	r2, [pc, #40]	; (ddf4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68+0x48>)
    ddcc:	9b01      	ldr	r3, [sp, #4]
    ddce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ddd2:	f003 0301 	and.w	r3, r3, #1
    ddd6:	2b00      	cmp	r3, #0
    ddd8:	d106      	bne.n	dde8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68+0x3c>
    ddda:	4a05      	ldr	r2, [pc, #20]	; (ddf0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68+0x44>)
    dddc:	9b01      	ldr	r3, [sp, #4]
    ddde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dde2:	2b00      	cmp	r3, #0
    dde4:	d100      	bne.n	dde8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_68+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    dde6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    dde8:	bf00      	nop
    ddea:	b003      	add	sp, #12
    ddec:	f85d fb04 	ldr.w	pc, [sp], #4
    ddf0:	1fff8fcc 	.word	0x1fff8fcc
    ddf4:	1fff8fc8 	.word	0x1fff8fc8

0000ddf8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69(void)
{
    ddf8:	b500      	push	{lr}
    ddfa:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ddfc:	f7f3 fa6a 	bl	12d4 <Sys_GetCoreID>
    de00:	4603      	mov	r3, r0
    de02:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_69[u32CoreId])
    de04:	4a10      	ldr	r2, [pc, #64]	; (de48 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69+0x50>)
    de06:	9b01      	ldr	r3, [sp, #4]
    de08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    de0c:	2b00      	cmp	r3, #0
    de0e:	d10d      	bne.n	de2c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    de10:	f7f3 f97e 	bl	1110 <Adc_schm_read_msr>
    de14:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    de16:	9b00      	ldr	r3, [sp, #0]
    de18:	f003 0301 	and.w	r3, r3, #1
    de1c:	2b00      	cmp	r3, #0
    de1e:	d100      	bne.n	de22 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    de20:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_69[u32CoreId] = msr;
    de22:	490a      	ldr	r1, [pc, #40]	; (de4c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69+0x54>)
    de24:	9b01      	ldr	r3, [sp, #4]
    de26:	9a00      	ldr	r2, [sp, #0]
    de28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_69[u32CoreId]++;
    de2c:	4a06      	ldr	r2, [pc, #24]	; (de48 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69+0x50>)
    de2e:	9b01      	ldr	r3, [sp, #4]
    de30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    de34:	1c5a      	adds	r2, r3, #1
    de36:	4904      	ldr	r1, [pc, #16]	; (de48 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_69+0x50>)
    de38:	9b01      	ldr	r3, [sp, #4]
    de3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    de3e:	bf00      	nop
    de40:	b003      	add	sp, #12
    de42:	f85d fb04 	ldr.w	pc, [sp], #4
    de46:	bf00      	nop
    de48:	1fff8fd4 	.word	0x1fff8fd4
    de4c:	1fff8fd0 	.word	0x1fff8fd0

0000de50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69(void)
{
    de50:	b500      	push	{lr}
    de52:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    de54:	f7f3 fa3e 	bl	12d4 <Sys_GetCoreID>
    de58:	4603      	mov	r3, r0
    de5a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_69[u32CoreId]--;
    de5c:	4a0d      	ldr	r2, [pc, #52]	; (de94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69+0x44>)
    de5e:	9b01      	ldr	r3, [sp, #4]
    de60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    de64:	1e5a      	subs	r2, r3, #1
    de66:	490b      	ldr	r1, [pc, #44]	; (de94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69+0x44>)
    de68:	9b01      	ldr	r3, [sp, #4]
    de6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_69[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_69[u32CoreId]))         /*if interrupts were enabled*/
    de6e:	4a0a      	ldr	r2, [pc, #40]	; (de98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69+0x48>)
    de70:	9b01      	ldr	r3, [sp, #4]
    de72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    de76:	f003 0301 	and.w	r3, r3, #1
    de7a:	2b00      	cmp	r3, #0
    de7c:	d106      	bne.n	de8c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69+0x3c>
    de7e:	4a05      	ldr	r2, [pc, #20]	; (de94 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69+0x44>)
    de80:	9b01      	ldr	r3, [sp, #4]
    de82:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    de86:	2b00      	cmp	r3, #0
    de88:	d100      	bne.n	de8c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_69+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    de8a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    de8c:	bf00      	nop
    de8e:	b003      	add	sp, #12
    de90:	f85d fb04 	ldr.w	pc, [sp], #4
    de94:	1fff8fd4 	.word	0x1fff8fd4
    de98:	1fff8fd0 	.word	0x1fff8fd0

0000de9c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70(void)
{
    de9c:	b500      	push	{lr}
    de9e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dea0:	f7f3 fa18 	bl	12d4 <Sys_GetCoreID>
    dea4:	4603      	mov	r3, r0
    dea6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_70[u32CoreId])
    dea8:	4a10      	ldr	r2, [pc, #64]	; (deec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70+0x50>)
    deaa:	9b01      	ldr	r3, [sp, #4]
    deac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    deb0:	2b00      	cmp	r3, #0
    deb2:	d10d      	bne.n	ded0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    deb4:	f7f3 f92c 	bl	1110 <Adc_schm_read_msr>
    deb8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    deba:	9b00      	ldr	r3, [sp, #0]
    debc:	f003 0301 	and.w	r3, r3, #1
    dec0:	2b00      	cmp	r3, #0
    dec2:	d100      	bne.n	dec6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    dec4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_70[u32CoreId] = msr;
    dec6:	490a      	ldr	r1, [pc, #40]	; (def0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70+0x54>)
    dec8:	9b01      	ldr	r3, [sp, #4]
    deca:	9a00      	ldr	r2, [sp, #0]
    decc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_70[u32CoreId]++;
    ded0:	4a06      	ldr	r2, [pc, #24]	; (deec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70+0x50>)
    ded2:	9b01      	ldr	r3, [sp, #4]
    ded4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ded8:	1c5a      	adds	r2, r3, #1
    deda:	4904      	ldr	r1, [pc, #16]	; (deec <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_70+0x50>)
    dedc:	9b01      	ldr	r3, [sp, #4]
    dede:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    dee2:	bf00      	nop
    dee4:	b003      	add	sp, #12
    dee6:	f85d fb04 	ldr.w	pc, [sp], #4
    deea:	bf00      	nop
    deec:	1fff8fdc 	.word	0x1fff8fdc
    def0:	1fff8fd8 	.word	0x1fff8fd8

0000def4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70(void)
{
    def4:	b500      	push	{lr}
    def6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    def8:	f7f3 f9ec 	bl	12d4 <Sys_GetCoreID>
    defc:	4603      	mov	r3, r0
    defe:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_70[u32CoreId]--;
    df00:	4a0d      	ldr	r2, [pc, #52]	; (df38 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70+0x44>)
    df02:	9b01      	ldr	r3, [sp, #4]
    df04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    df08:	1e5a      	subs	r2, r3, #1
    df0a:	490b      	ldr	r1, [pc, #44]	; (df38 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70+0x44>)
    df0c:	9b01      	ldr	r3, [sp, #4]
    df0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_70[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_70[u32CoreId]))         /*if interrupts were enabled*/
    df12:	4a0a      	ldr	r2, [pc, #40]	; (df3c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70+0x48>)
    df14:	9b01      	ldr	r3, [sp, #4]
    df16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    df1a:	f003 0301 	and.w	r3, r3, #1
    df1e:	2b00      	cmp	r3, #0
    df20:	d106      	bne.n	df30 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70+0x3c>
    df22:	4a05      	ldr	r2, [pc, #20]	; (df38 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70+0x44>)
    df24:	9b01      	ldr	r3, [sp, #4]
    df26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    df2a:	2b00      	cmp	r3, #0
    df2c:	d100      	bne.n	df30 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_70+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    df2e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    df30:	bf00      	nop
    df32:	b003      	add	sp, #12
    df34:	f85d fb04 	ldr.w	pc, [sp], #4
    df38:	1fff8fdc 	.word	0x1fff8fdc
    df3c:	1fff8fd8 	.word	0x1fff8fd8

0000df40 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71(void)
{
    df40:	b500      	push	{lr}
    df42:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    df44:	f7f3 f9c6 	bl	12d4 <Sys_GetCoreID>
    df48:	4603      	mov	r3, r0
    df4a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_71[u32CoreId])
    df4c:	4a10      	ldr	r2, [pc, #64]	; (df90 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71+0x50>)
    df4e:	9b01      	ldr	r3, [sp, #4]
    df50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    df54:	2b00      	cmp	r3, #0
    df56:	d10d      	bne.n	df74 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    df58:	f7f3 f8da 	bl	1110 <Adc_schm_read_msr>
    df5c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    df5e:	9b00      	ldr	r3, [sp, #0]
    df60:	f003 0301 	and.w	r3, r3, #1
    df64:	2b00      	cmp	r3, #0
    df66:	d100      	bne.n	df6a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    df68:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_71[u32CoreId] = msr;
    df6a:	490a      	ldr	r1, [pc, #40]	; (df94 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71+0x54>)
    df6c:	9b01      	ldr	r3, [sp, #4]
    df6e:	9a00      	ldr	r2, [sp, #0]
    df70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_71[u32CoreId]++;
    df74:	4a06      	ldr	r2, [pc, #24]	; (df90 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71+0x50>)
    df76:	9b01      	ldr	r3, [sp, #4]
    df78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    df7c:	1c5a      	adds	r2, r3, #1
    df7e:	4904      	ldr	r1, [pc, #16]	; (df90 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_71+0x50>)
    df80:	9b01      	ldr	r3, [sp, #4]
    df82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    df86:	bf00      	nop
    df88:	b003      	add	sp, #12
    df8a:	f85d fb04 	ldr.w	pc, [sp], #4
    df8e:	bf00      	nop
    df90:	1fff8fe4 	.word	0x1fff8fe4
    df94:	1fff8fe0 	.word	0x1fff8fe0

0000df98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71(void)
{
    df98:	b500      	push	{lr}
    df9a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    df9c:	f7f3 f99a 	bl	12d4 <Sys_GetCoreID>
    dfa0:	4603      	mov	r3, r0
    dfa2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_71[u32CoreId]--;
    dfa4:	4a0d      	ldr	r2, [pc, #52]	; (dfdc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71+0x44>)
    dfa6:	9b01      	ldr	r3, [sp, #4]
    dfa8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dfac:	1e5a      	subs	r2, r3, #1
    dfae:	490b      	ldr	r1, [pc, #44]	; (dfdc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71+0x44>)
    dfb0:	9b01      	ldr	r3, [sp, #4]
    dfb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_71[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_71[u32CoreId]))         /*if interrupts were enabled*/
    dfb6:	4a0a      	ldr	r2, [pc, #40]	; (dfe0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71+0x48>)
    dfb8:	9b01      	ldr	r3, [sp, #4]
    dfba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dfbe:	f003 0301 	and.w	r3, r3, #1
    dfc2:	2b00      	cmp	r3, #0
    dfc4:	d106      	bne.n	dfd4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71+0x3c>
    dfc6:	4a05      	ldr	r2, [pc, #20]	; (dfdc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71+0x44>)
    dfc8:	9b01      	ldr	r3, [sp, #4]
    dfca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dfce:	2b00      	cmp	r3, #0
    dfd0:	d100      	bne.n	dfd4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_71+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    dfd2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    dfd4:	bf00      	nop
    dfd6:	b003      	add	sp, #12
    dfd8:	f85d fb04 	ldr.w	pc, [sp], #4
    dfdc:	1fff8fe4 	.word	0x1fff8fe4
    dfe0:	1fff8fe0 	.word	0x1fff8fe0

0000dfe4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72(void)
{
    dfe4:	b500      	push	{lr}
    dfe6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    dfe8:	f7f3 f974 	bl	12d4 <Sys_GetCoreID>
    dfec:	4603      	mov	r3, r0
    dfee:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_72[u32CoreId])
    dff0:	4a10      	ldr	r2, [pc, #64]	; (e034 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72+0x50>)
    dff2:	9b01      	ldr	r3, [sp, #4]
    dff4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    dff8:	2b00      	cmp	r3, #0
    dffa:	d10d      	bne.n	e018 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    dffc:	f7f3 f888 	bl	1110 <Adc_schm_read_msr>
    e000:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e002:	9b00      	ldr	r3, [sp, #0]
    e004:	f003 0301 	and.w	r3, r3, #1
    e008:	2b00      	cmp	r3, #0
    e00a:	d100      	bne.n	e00e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e00c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_72[u32CoreId] = msr;
    e00e:	490a      	ldr	r1, [pc, #40]	; (e038 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72+0x54>)
    e010:	9b01      	ldr	r3, [sp, #4]
    e012:	9a00      	ldr	r2, [sp, #0]
    e014:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_72[u32CoreId]++;
    e018:	4a06      	ldr	r2, [pc, #24]	; (e034 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72+0x50>)
    e01a:	9b01      	ldr	r3, [sp, #4]
    e01c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e020:	1c5a      	adds	r2, r3, #1
    e022:	4904      	ldr	r1, [pc, #16]	; (e034 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_72+0x50>)
    e024:	9b01      	ldr	r3, [sp, #4]
    e026:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e02a:	bf00      	nop
    e02c:	b003      	add	sp, #12
    e02e:	f85d fb04 	ldr.w	pc, [sp], #4
    e032:	bf00      	nop
    e034:	1fff8fec 	.word	0x1fff8fec
    e038:	1fff8fe8 	.word	0x1fff8fe8

0000e03c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72(void)
{
    e03c:	b500      	push	{lr}
    e03e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e040:	f7f3 f948 	bl	12d4 <Sys_GetCoreID>
    e044:	4603      	mov	r3, r0
    e046:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_72[u32CoreId]--;
    e048:	4a0d      	ldr	r2, [pc, #52]	; (e080 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72+0x44>)
    e04a:	9b01      	ldr	r3, [sp, #4]
    e04c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e050:	1e5a      	subs	r2, r3, #1
    e052:	490b      	ldr	r1, [pc, #44]	; (e080 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72+0x44>)
    e054:	9b01      	ldr	r3, [sp, #4]
    e056:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_72[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_72[u32CoreId]))         /*if interrupts were enabled*/
    e05a:	4a0a      	ldr	r2, [pc, #40]	; (e084 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72+0x48>)
    e05c:	9b01      	ldr	r3, [sp, #4]
    e05e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e062:	f003 0301 	and.w	r3, r3, #1
    e066:	2b00      	cmp	r3, #0
    e068:	d106      	bne.n	e078 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72+0x3c>
    e06a:	4a05      	ldr	r2, [pc, #20]	; (e080 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72+0x44>)
    e06c:	9b01      	ldr	r3, [sp, #4]
    e06e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e072:	2b00      	cmp	r3, #0
    e074:	d100      	bne.n	e078 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_72+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e076:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e078:	bf00      	nop
    e07a:	b003      	add	sp, #12
    e07c:	f85d fb04 	ldr.w	pc, [sp], #4
    e080:	1fff8fec 	.word	0x1fff8fec
    e084:	1fff8fe8 	.word	0x1fff8fe8

0000e088 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73(void)
{
    e088:	b500      	push	{lr}
    e08a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e08c:	f7f3 f922 	bl	12d4 <Sys_GetCoreID>
    e090:	4603      	mov	r3, r0
    e092:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_73[u32CoreId])
    e094:	4a10      	ldr	r2, [pc, #64]	; (e0d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73+0x50>)
    e096:	9b01      	ldr	r3, [sp, #4]
    e098:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e09c:	2b00      	cmp	r3, #0
    e09e:	d10d      	bne.n	e0bc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e0a0:	f7f3 f836 	bl	1110 <Adc_schm_read_msr>
    e0a4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e0a6:	9b00      	ldr	r3, [sp, #0]
    e0a8:	f003 0301 	and.w	r3, r3, #1
    e0ac:	2b00      	cmp	r3, #0
    e0ae:	d100      	bne.n	e0b2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e0b0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_73[u32CoreId] = msr;
    e0b2:	490a      	ldr	r1, [pc, #40]	; (e0dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73+0x54>)
    e0b4:	9b01      	ldr	r3, [sp, #4]
    e0b6:	9a00      	ldr	r2, [sp, #0]
    e0b8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_73[u32CoreId]++;
    e0bc:	4a06      	ldr	r2, [pc, #24]	; (e0d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73+0x50>)
    e0be:	9b01      	ldr	r3, [sp, #4]
    e0c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e0c4:	1c5a      	adds	r2, r3, #1
    e0c6:	4904      	ldr	r1, [pc, #16]	; (e0d8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_73+0x50>)
    e0c8:	9b01      	ldr	r3, [sp, #4]
    e0ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e0ce:	bf00      	nop
    e0d0:	b003      	add	sp, #12
    e0d2:	f85d fb04 	ldr.w	pc, [sp], #4
    e0d6:	bf00      	nop
    e0d8:	1fff8ff4 	.word	0x1fff8ff4
    e0dc:	1fff8ff0 	.word	0x1fff8ff0

0000e0e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73(void)
{
    e0e0:	b500      	push	{lr}
    e0e2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e0e4:	f7f3 f8f6 	bl	12d4 <Sys_GetCoreID>
    e0e8:	4603      	mov	r3, r0
    e0ea:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_73[u32CoreId]--;
    e0ec:	4a0d      	ldr	r2, [pc, #52]	; (e124 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73+0x44>)
    e0ee:	9b01      	ldr	r3, [sp, #4]
    e0f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e0f4:	1e5a      	subs	r2, r3, #1
    e0f6:	490b      	ldr	r1, [pc, #44]	; (e124 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73+0x44>)
    e0f8:	9b01      	ldr	r3, [sp, #4]
    e0fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_73[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_73[u32CoreId]))         /*if interrupts were enabled*/
    e0fe:	4a0a      	ldr	r2, [pc, #40]	; (e128 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73+0x48>)
    e100:	9b01      	ldr	r3, [sp, #4]
    e102:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e106:	f003 0301 	and.w	r3, r3, #1
    e10a:	2b00      	cmp	r3, #0
    e10c:	d106      	bne.n	e11c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73+0x3c>
    e10e:	4a05      	ldr	r2, [pc, #20]	; (e124 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73+0x44>)
    e110:	9b01      	ldr	r3, [sp, #4]
    e112:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e116:	2b00      	cmp	r3, #0
    e118:	d100      	bne.n	e11c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_73+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e11a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e11c:	bf00      	nop
    e11e:	b003      	add	sp, #12
    e120:	f85d fb04 	ldr.w	pc, [sp], #4
    e124:	1fff8ff4 	.word	0x1fff8ff4
    e128:	1fff8ff0 	.word	0x1fff8ff0

0000e12c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74(void)
{
    e12c:	b500      	push	{lr}
    e12e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e130:	f7f3 f8d0 	bl	12d4 <Sys_GetCoreID>
    e134:	4603      	mov	r3, r0
    e136:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_74[u32CoreId])
    e138:	4a10      	ldr	r2, [pc, #64]	; (e17c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74+0x50>)
    e13a:	9b01      	ldr	r3, [sp, #4]
    e13c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e140:	2b00      	cmp	r3, #0
    e142:	d10d      	bne.n	e160 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e144:	f7f2 ffe4 	bl	1110 <Adc_schm_read_msr>
    e148:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e14a:	9b00      	ldr	r3, [sp, #0]
    e14c:	f003 0301 	and.w	r3, r3, #1
    e150:	2b00      	cmp	r3, #0
    e152:	d100      	bne.n	e156 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e154:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_74[u32CoreId] = msr;
    e156:	490a      	ldr	r1, [pc, #40]	; (e180 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74+0x54>)
    e158:	9b01      	ldr	r3, [sp, #4]
    e15a:	9a00      	ldr	r2, [sp, #0]
    e15c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_74[u32CoreId]++;
    e160:	4a06      	ldr	r2, [pc, #24]	; (e17c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74+0x50>)
    e162:	9b01      	ldr	r3, [sp, #4]
    e164:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e168:	1c5a      	adds	r2, r3, #1
    e16a:	4904      	ldr	r1, [pc, #16]	; (e17c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_74+0x50>)
    e16c:	9b01      	ldr	r3, [sp, #4]
    e16e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e172:	bf00      	nop
    e174:	b003      	add	sp, #12
    e176:	f85d fb04 	ldr.w	pc, [sp], #4
    e17a:	bf00      	nop
    e17c:	1fff8ffc 	.word	0x1fff8ffc
    e180:	1fff8ff8 	.word	0x1fff8ff8

0000e184 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74(void)
{
    e184:	b500      	push	{lr}
    e186:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e188:	f7f3 f8a4 	bl	12d4 <Sys_GetCoreID>
    e18c:	4603      	mov	r3, r0
    e18e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_74[u32CoreId]--;
    e190:	4a0d      	ldr	r2, [pc, #52]	; (e1c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74+0x44>)
    e192:	9b01      	ldr	r3, [sp, #4]
    e194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e198:	1e5a      	subs	r2, r3, #1
    e19a:	490b      	ldr	r1, [pc, #44]	; (e1c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74+0x44>)
    e19c:	9b01      	ldr	r3, [sp, #4]
    e19e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_74[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_74[u32CoreId]))         /*if interrupts were enabled*/
    e1a2:	4a0a      	ldr	r2, [pc, #40]	; (e1cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74+0x48>)
    e1a4:	9b01      	ldr	r3, [sp, #4]
    e1a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e1aa:	f003 0301 	and.w	r3, r3, #1
    e1ae:	2b00      	cmp	r3, #0
    e1b0:	d106      	bne.n	e1c0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74+0x3c>
    e1b2:	4a05      	ldr	r2, [pc, #20]	; (e1c8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74+0x44>)
    e1b4:	9b01      	ldr	r3, [sp, #4]
    e1b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e1ba:	2b00      	cmp	r3, #0
    e1bc:	d100      	bne.n	e1c0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_74+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e1be:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e1c0:	bf00      	nop
    e1c2:	b003      	add	sp, #12
    e1c4:	f85d fb04 	ldr.w	pc, [sp], #4
    e1c8:	1fff8ffc 	.word	0x1fff8ffc
    e1cc:	1fff8ff8 	.word	0x1fff8ff8

0000e1d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75(void)
{
    e1d0:	b500      	push	{lr}
    e1d2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e1d4:	f7f3 f87e 	bl	12d4 <Sys_GetCoreID>
    e1d8:	4603      	mov	r3, r0
    e1da:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_75[u32CoreId])
    e1dc:	4a10      	ldr	r2, [pc, #64]	; (e220 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75+0x50>)
    e1de:	9b01      	ldr	r3, [sp, #4]
    e1e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e1e4:	2b00      	cmp	r3, #0
    e1e6:	d10d      	bne.n	e204 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e1e8:	f7f2 ff92 	bl	1110 <Adc_schm_read_msr>
    e1ec:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e1ee:	9b00      	ldr	r3, [sp, #0]
    e1f0:	f003 0301 	and.w	r3, r3, #1
    e1f4:	2b00      	cmp	r3, #0
    e1f6:	d100      	bne.n	e1fa <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e1f8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_75[u32CoreId] = msr;
    e1fa:	490a      	ldr	r1, [pc, #40]	; (e224 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75+0x54>)
    e1fc:	9b01      	ldr	r3, [sp, #4]
    e1fe:	9a00      	ldr	r2, [sp, #0]
    e200:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_75[u32CoreId]++;
    e204:	4a06      	ldr	r2, [pc, #24]	; (e220 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75+0x50>)
    e206:	9b01      	ldr	r3, [sp, #4]
    e208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e20c:	1c5a      	adds	r2, r3, #1
    e20e:	4904      	ldr	r1, [pc, #16]	; (e220 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_75+0x50>)
    e210:	9b01      	ldr	r3, [sp, #4]
    e212:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e216:	bf00      	nop
    e218:	b003      	add	sp, #12
    e21a:	f85d fb04 	ldr.w	pc, [sp], #4
    e21e:	bf00      	nop
    e220:	1fff9004 	.word	0x1fff9004
    e224:	1fff9000 	.word	0x1fff9000

0000e228 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75(void)
{
    e228:	b500      	push	{lr}
    e22a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e22c:	f7f3 f852 	bl	12d4 <Sys_GetCoreID>
    e230:	4603      	mov	r3, r0
    e232:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_75[u32CoreId]--;
    e234:	4a0d      	ldr	r2, [pc, #52]	; (e26c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75+0x44>)
    e236:	9b01      	ldr	r3, [sp, #4]
    e238:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e23c:	1e5a      	subs	r2, r3, #1
    e23e:	490b      	ldr	r1, [pc, #44]	; (e26c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75+0x44>)
    e240:	9b01      	ldr	r3, [sp, #4]
    e242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_75[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_75[u32CoreId]))         /*if interrupts were enabled*/
    e246:	4a0a      	ldr	r2, [pc, #40]	; (e270 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75+0x48>)
    e248:	9b01      	ldr	r3, [sp, #4]
    e24a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e24e:	f003 0301 	and.w	r3, r3, #1
    e252:	2b00      	cmp	r3, #0
    e254:	d106      	bne.n	e264 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75+0x3c>
    e256:	4a05      	ldr	r2, [pc, #20]	; (e26c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75+0x44>)
    e258:	9b01      	ldr	r3, [sp, #4]
    e25a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e25e:	2b00      	cmp	r3, #0
    e260:	d100      	bne.n	e264 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_75+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e262:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e264:	bf00      	nop
    e266:	b003      	add	sp, #12
    e268:	f85d fb04 	ldr.w	pc, [sp], #4
    e26c:	1fff9004 	.word	0x1fff9004
    e270:	1fff9000 	.word	0x1fff9000

0000e274 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76(void)
{
    e274:	b500      	push	{lr}
    e276:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e278:	f7f3 f82c 	bl	12d4 <Sys_GetCoreID>
    e27c:	4603      	mov	r3, r0
    e27e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_76[u32CoreId])
    e280:	4a10      	ldr	r2, [pc, #64]	; (e2c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76+0x50>)
    e282:	9b01      	ldr	r3, [sp, #4]
    e284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e288:	2b00      	cmp	r3, #0
    e28a:	d10d      	bne.n	e2a8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e28c:	f7f2 ff40 	bl	1110 <Adc_schm_read_msr>
    e290:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e292:	9b00      	ldr	r3, [sp, #0]
    e294:	f003 0301 	and.w	r3, r3, #1
    e298:	2b00      	cmp	r3, #0
    e29a:	d100      	bne.n	e29e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e29c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_76[u32CoreId] = msr;
    e29e:	490a      	ldr	r1, [pc, #40]	; (e2c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76+0x54>)
    e2a0:	9b01      	ldr	r3, [sp, #4]
    e2a2:	9a00      	ldr	r2, [sp, #0]
    e2a4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_76[u32CoreId]++;
    e2a8:	4a06      	ldr	r2, [pc, #24]	; (e2c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76+0x50>)
    e2aa:	9b01      	ldr	r3, [sp, #4]
    e2ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e2b0:	1c5a      	adds	r2, r3, #1
    e2b2:	4904      	ldr	r1, [pc, #16]	; (e2c4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_76+0x50>)
    e2b4:	9b01      	ldr	r3, [sp, #4]
    e2b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e2ba:	bf00      	nop
    e2bc:	b003      	add	sp, #12
    e2be:	f85d fb04 	ldr.w	pc, [sp], #4
    e2c2:	bf00      	nop
    e2c4:	1fff900c 	.word	0x1fff900c
    e2c8:	1fff9008 	.word	0x1fff9008

0000e2cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76(void)
{
    e2cc:	b500      	push	{lr}
    e2ce:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e2d0:	f7f3 f800 	bl	12d4 <Sys_GetCoreID>
    e2d4:	4603      	mov	r3, r0
    e2d6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_76[u32CoreId]--;
    e2d8:	4a0d      	ldr	r2, [pc, #52]	; (e310 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76+0x44>)
    e2da:	9b01      	ldr	r3, [sp, #4]
    e2dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e2e0:	1e5a      	subs	r2, r3, #1
    e2e2:	490b      	ldr	r1, [pc, #44]	; (e310 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76+0x44>)
    e2e4:	9b01      	ldr	r3, [sp, #4]
    e2e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_76[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_76[u32CoreId]))         /*if interrupts were enabled*/
    e2ea:	4a0a      	ldr	r2, [pc, #40]	; (e314 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76+0x48>)
    e2ec:	9b01      	ldr	r3, [sp, #4]
    e2ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e2f2:	f003 0301 	and.w	r3, r3, #1
    e2f6:	2b00      	cmp	r3, #0
    e2f8:	d106      	bne.n	e308 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76+0x3c>
    e2fa:	4a05      	ldr	r2, [pc, #20]	; (e310 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76+0x44>)
    e2fc:	9b01      	ldr	r3, [sp, #4]
    e2fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e302:	2b00      	cmp	r3, #0
    e304:	d100      	bne.n	e308 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_76+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e306:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e308:	bf00      	nop
    e30a:	b003      	add	sp, #12
    e30c:	f85d fb04 	ldr.w	pc, [sp], #4
    e310:	1fff900c 	.word	0x1fff900c
    e314:	1fff9008 	.word	0x1fff9008

0000e318 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77(void)
{
    e318:	b500      	push	{lr}
    e31a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e31c:	f7f2 ffda 	bl	12d4 <Sys_GetCoreID>
    e320:	4603      	mov	r3, r0
    e322:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_77[u32CoreId])
    e324:	4a10      	ldr	r2, [pc, #64]	; (e368 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77+0x50>)
    e326:	9b01      	ldr	r3, [sp, #4]
    e328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e32c:	2b00      	cmp	r3, #0
    e32e:	d10d      	bne.n	e34c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e330:	f7f2 feee 	bl	1110 <Adc_schm_read_msr>
    e334:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e336:	9b00      	ldr	r3, [sp, #0]
    e338:	f003 0301 	and.w	r3, r3, #1
    e33c:	2b00      	cmp	r3, #0
    e33e:	d100      	bne.n	e342 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e340:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_77[u32CoreId] = msr;
    e342:	490a      	ldr	r1, [pc, #40]	; (e36c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77+0x54>)
    e344:	9b01      	ldr	r3, [sp, #4]
    e346:	9a00      	ldr	r2, [sp, #0]
    e348:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_77[u32CoreId]++;
    e34c:	4a06      	ldr	r2, [pc, #24]	; (e368 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77+0x50>)
    e34e:	9b01      	ldr	r3, [sp, #4]
    e350:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e354:	1c5a      	adds	r2, r3, #1
    e356:	4904      	ldr	r1, [pc, #16]	; (e368 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_77+0x50>)
    e358:	9b01      	ldr	r3, [sp, #4]
    e35a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e35e:	bf00      	nop
    e360:	b003      	add	sp, #12
    e362:	f85d fb04 	ldr.w	pc, [sp], #4
    e366:	bf00      	nop
    e368:	1fff9014 	.word	0x1fff9014
    e36c:	1fff9010 	.word	0x1fff9010

0000e370 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77(void)
{
    e370:	b500      	push	{lr}
    e372:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e374:	f7f2 ffae 	bl	12d4 <Sys_GetCoreID>
    e378:	4603      	mov	r3, r0
    e37a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_77[u32CoreId]--;
    e37c:	4a0d      	ldr	r2, [pc, #52]	; (e3b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77+0x44>)
    e37e:	9b01      	ldr	r3, [sp, #4]
    e380:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e384:	1e5a      	subs	r2, r3, #1
    e386:	490b      	ldr	r1, [pc, #44]	; (e3b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77+0x44>)
    e388:	9b01      	ldr	r3, [sp, #4]
    e38a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_77[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_77[u32CoreId]))         /*if interrupts were enabled*/
    e38e:	4a0a      	ldr	r2, [pc, #40]	; (e3b8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77+0x48>)
    e390:	9b01      	ldr	r3, [sp, #4]
    e392:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e396:	f003 0301 	and.w	r3, r3, #1
    e39a:	2b00      	cmp	r3, #0
    e39c:	d106      	bne.n	e3ac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77+0x3c>
    e39e:	4a05      	ldr	r2, [pc, #20]	; (e3b4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77+0x44>)
    e3a0:	9b01      	ldr	r3, [sp, #4]
    e3a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e3a6:	2b00      	cmp	r3, #0
    e3a8:	d100      	bne.n	e3ac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_77+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e3aa:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e3ac:	bf00      	nop
    e3ae:	b003      	add	sp, #12
    e3b0:	f85d fb04 	ldr.w	pc, [sp], #4
    e3b4:	1fff9014 	.word	0x1fff9014
    e3b8:	1fff9010 	.word	0x1fff9010

0000e3bc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78(void)
{
    e3bc:	b500      	push	{lr}
    e3be:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e3c0:	f7f2 ff88 	bl	12d4 <Sys_GetCoreID>
    e3c4:	4603      	mov	r3, r0
    e3c6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_78[u32CoreId])
    e3c8:	4a10      	ldr	r2, [pc, #64]	; (e40c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78+0x50>)
    e3ca:	9b01      	ldr	r3, [sp, #4]
    e3cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e3d0:	2b00      	cmp	r3, #0
    e3d2:	d10d      	bne.n	e3f0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e3d4:	f7f2 fe9c 	bl	1110 <Adc_schm_read_msr>
    e3d8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e3da:	9b00      	ldr	r3, [sp, #0]
    e3dc:	f003 0301 	and.w	r3, r3, #1
    e3e0:	2b00      	cmp	r3, #0
    e3e2:	d100      	bne.n	e3e6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e3e4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_78[u32CoreId] = msr;
    e3e6:	490a      	ldr	r1, [pc, #40]	; (e410 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78+0x54>)
    e3e8:	9b01      	ldr	r3, [sp, #4]
    e3ea:	9a00      	ldr	r2, [sp, #0]
    e3ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_78[u32CoreId]++;
    e3f0:	4a06      	ldr	r2, [pc, #24]	; (e40c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78+0x50>)
    e3f2:	9b01      	ldr	r3, [sp, #4]
    e3f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e3f8:	1c5a      	adds	r2, r3, #1
    e3fa:	4904      	ldr	r1, [pc, #16]	; (e40c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_78+0x50>)
    e3fc:	9b01      	ldr	r3, [sp, #4]
    e3fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e402:	bf00      	nop
    e404:	b003      	add	sp, #12
    e406:	f85d fb04 	ldr.w	pc, [sp], #4
    e40a:	bf00      	nop
    e40c:	1fff901c 	.word	0x1fff901c
    e410:	1fff9018 	.word	0x1fff9018

0000e414 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78(void)
{
    e414:	b500      	push	{lr}
    e416:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e418:	f7f2 ff5c 	bl	12d4 <Sys_GetCoreID>
    e41c:	4603      	mov	r3, r0
    e41e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_78[u32CoreId]--;
    e420:	4a0d      	ldr	r2, [pc, #52]	; (e458 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78+0x44>)
    e422:	9b01      	ldr	r3, [sp, #4]
    e424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e428:	1e5a      	subs	r2, r3, #1
    e42a:	490b      	ldr	r1, [pc, #44]	; (e458 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78+0x44>)
    e42c:	9b01      	ldr	r3, [sp, #4]
    e42e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_78[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_78[u32CoreId]))         /*if interrupts were enabled*/
    e432:	4a0a      	ldr	r2, [pc, #40]	; (e45c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78+0x48>)
    e434:	9b01      	ldr	r3, [sp, #4]
    e436:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e43a:	f003 0301 	and.w	r3, r3, #1
    e43e:	2b00      	cmp	r3, #0
    e440:	d106      	bne.n	e450 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78+0x3c>
    e442:	4a05      	ldr	r2, [pc, #20]	; (e458 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78+0x44>)
    e444:	9b01      	ldr	r3, [sp, #4]
    e446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e44a:	2b00      	cmp	r3, #0
    e44c:	d100      	bne.n	e450 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_78+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e44e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e450:	bf00      	nop
    e452:	b003      	add	sp, #12
    e454:	f85d fb04 	ldr.w	pc, [sp], #4
    e458:	1fff901c 	.word	0x1fff901c
    e45c:	1fff9018 	.word	0x1fff9018

0000e460 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79(void)
{
    e460:	b500      	push	{lr}
    e462:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e464:	f7f2 ff36 	bl	12d4 <Sys_GetCoreID>
    e468:	4603      	mov	r3, r0
    e46a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_79[u32CoreId])
    e46c:	4a10      	ldr	r2, [pc, #64]	; (e4b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79+0x50>)
    e46e:	9b01      	ldr	r3, [sp, #4]
    e470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e474:	2b00      	cmp	r3, #0
    e476:	d10d      	bne.n	e494 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e478:	f7f2 fe4a 	bl	1110 <Adc_schm_read_msr>
    e47c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e47e:	9b00      	ldr	r3, [sp, #0]
    e480:	f003 0301 	and.w	r3, r3, #1
    e484:	2b00      	cmp	r3, #0
    e486:	d100      	bne.n	e48a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e488:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_79[u32CoreId] = msr;
    e48a:	490a      	ldr	r1, [pc, #40]	; (e4b4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79+0x54>)
    e48c:	9b01      	ldr	r3, [sp, #4]
    e48e:	9a00      	ldr	r2, [sp, #0]
    e490:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_79[u32CoreId]++;
    e494:	4a06      	ldr	r2, [pc, #24]	; (e4b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79+0x50>)
    e496:	9b01      	ldr	r3, [sp, #4]
    e498:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e49c:	1c5a      	adds	r2, r3, #1
    e49e:	4904      	ldr	r1, [pc, #16]	; (e4b0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_79+0x50>)
    e4a0:	9b01      	ldr	r3, [sp, #4]
    e4a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e4a6:	bf00      	nop
    e4a8:	b003      	add	sp, #12
    e4aa:	f85d fb04 	ldr.w	pc, [sp], #4
    e4ae:	bf00      	nop
    e4b0:	1fff9024 	.word	0x1fff9024
    e4b4:	1fff9020 	.word	0x1fff9020

0000e4b8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79(void)
{
    e4b8:	b500      	push	{lr}
    e4ba:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e4bc:	f7f2 ff0a 	bl	12d4 <Sys_GetCoreID>
    e4c0:	4603      	mov	r3, r0
    e4c2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_79[u32CoreId]--;
    e4c4:	4a0d      	ldr	r2, [pc, #52]	; (e4fc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79+0x44>)
    e4c6:	9b01      	ldr	r3, [sp, #4]
    e4c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e4cc:	1e5a      	subs	r2, r3, #1
    e4ce:	490b      	ldr	r1, [pc, #44]	; (e4fc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79+0x44>)
    e4d0:	9b01      	ldr	r3, [sp, #4]
    e4d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_79[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_79[u32CoreId]))         /*if interrupts were enabled*/
    e4d6:	4a0a      	ldr	r2, [pc, #40]	; (e500 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79+0x48>)
    e4d8:	9b01      	ldr	r3, [sp, #4]
    e4da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e4de:	f003 0301 	and.w	r3, r3, #1
    e4e2:	2b00      	cmp	r3, #0
    e4e4:	d106      	bne.n	e4f4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79+0x3c>
    e4e6:	4a05      	ldr	r2, [pc, #20]	; (e4fc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79+0x44>)
    e4e8:	9b01      	ldr	r3, [sp, #4]
    e4ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e4ee:	2b00      	cmp	r3, #0
    e4f0:	d100      	bne.n	e4f4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_79+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e4f2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e4f4:	bf00      	nop
    e4f6:	b003      	add	sp, #12
    e4f8:	f85d fb04 	ldr.w	pc, [sp], #4
    e4fc:	1fff9024 	.word	0x1fff9024
    e500:	1fff9020 	.word	0x1fff9020

0000e504 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80(void)
{
    e504:	b500      	push	{lr}
    e506:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e508:	f7f2 fee4 	bl	12d4 <Sys_GetCoreID>
    e50c:	4603      	mov	r3, r0
    e50e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_80[u32CoreId])
    e510:	4a10      	ldr	r2, [pc, #64]	; (e554 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80+0x50>)
    e512:	9b01      	ldr	r3, [sp, #4]
    e514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e518:	2b00      	cmp	r3, #0
    e51a:	d10d      	bne.n	e538 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e51c:	f7f2 fdf8 	bl	1110 <Adc_schm_read_msr>
    e520:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e522:	9b00      	ldr	r3, [sp, #0]
    e524:	f003 0301 	and.w	r3, r3, #1
    e528:	2b00      	cmp	r3, #0
    e52a:	d100      	bne.n	e52e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e52c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_80[u32CoreId] = msr;
    e52e:	490a      	ldr	r1, [pc, #40]	; (e558 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80+0x54>)
    e530:	9b01      	ldr	r3, [sp, #4]
    e532:	9a00      	ldr	r2, [sp, #0]
    e534:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_80[u32CoreId]++;
    e538:	4a06      	ldr	r2, [pc, #24]	; (e554 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80+0x50>)
    e53a:	9b01      	ldr	r3, [sp, #4]
    e53c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e540:	1c5a      	adds	r2, r3, #1
    e542:	4904      	ldr	r1, [pc, #16]	; (e554 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_80+0x50>)
    e544:	9b01      	ldr	r3, [sp, #4]
    e546:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e54a:	bf00      	nop
    e54c:	b003      	add	sp, #12
    e54e:	f85d fb04 	ldr.w	pc, [sp], #4
    e552:	bf00      	nop
    e554:	1fff902c 	.word	0x1fff902c
    e558:	1fff9028 	.word	0x1fff9028

0000e55c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80(void)
{
    e55c:	b500      	push	{lr}
    e55e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e560:	f7f2 feb8 	bl	12d4 <Sys_GetCoreID>
    e564:	4603      	mov	r3, r0
    e566:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_80[u32CoreId]--;
    e568:	4a0d      	ldr	r2, [pc, #52]	; (e5a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80+0x44>)
    e56a:	9b01      	ldr	r3, [sp, #4]
    e56c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e570:	1e5a      	subs	r2, r3, #1
    e572:	490b      	ldr	r1, [pc, #44]	; (e5a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80+0x44>)
    e574:	9b01      	ldr	r3, [sp, #4]
    e576:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_80[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_80[u32CoreId]))         /*if interrupts were enabled*/
    e57a:	4a0a      	ldr	r2, [pc, #40]	; (e5a4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80+0x48>)
    e57c:	9b01      	ldr	r3, [sp, #4]
    e57e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e582:	f003 0301 	and.w	r3, r3, #1
    e586:	2b00      	cmp	r3, #0
    e588:	d106      	bne.n	e598 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80+0x3c>
    e58a:	4a05      	ldr	r2, [pc, #20]	; (e5a0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80+0x44>)
    e58c:	9b01      	ldr	r3, [sp, #4]
    e58e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e592:	2b00      	cmp	r3, #0
    e594:	d100      	bne.n	e598 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_80+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e596:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e598:	bf00      	nop
    e59a:	b003      	add	sp, #12
    e59c:	f85d fb04 	ldr.w	pc, [sp], #4
    e5a0:	1fff902c 	.word	0x1fff902c
    e5a4:	1fff9028 	.word	0x1fff9028

0000e5a8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81(void)
{
    e5a8:	b500      	push	{lr}
    e5aa:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e5ac:	f7f2 fe92 	bl	12d4 <Sys_GetCoreID>
    e5b0:	4603      	mov	r3, r0
    e5b2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_81[u32CoreId])
    e5b4:	4a10      	ldr	r2, [pc, #64]	; (e5f8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81+0x50>)
    e5b6:	9b01      	ldr	r3, [sp, #4]
    e5b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e5bc:	2b00      	cmp	r3, #0
    e5be:	d10d      	bne.n	e5dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e5c0:	f7f2 fda6 	bl	1110 <Adc_schm_read_msr>
    e5c4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e5c6:	9b00      	ldr	r3, [sp, #0]
    e5c8:	f003 0301 	and.w	r3, r3, #1
    e5cc:	2b00      	cmp	r3, #0
    e5ce:	d100      	bne.n	e5d2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e5d0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_81[u32CoreId] = msr;
    e5d2:	490a      	ldr	r1, [pc, #40]	; (e5fc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81+0x54>)
    e5d4:	9b01      	ldr	r3, [sp, #4]
    e5d6:	9a00      	ldr	r2, [sp, #0]
    e5d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_81[u32CoreId]++;
    e5dc:	4a06      	ldr	r2, [pc, #24]	; (e5f8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81+0x50>)
    e5de:	9b01      	ldr	r3, [sp, #4]
    e5e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e5e4:	1c5a      	adds	r2, r3, #1
    e5e6:	4904      	ldr	r1, [pc, #16]	; (e5f8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_81+0x50>)
    e5e8:	9b01      	ldr	r3, [sp, #4]
    e5ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e5ee:	bf00      	nop
    e5f0:	b003      	add	sp, #12
    e5f2:	f85d fb04 	ldr.w	pc, [sp], #4
    e5f6:	bf00      	nop
    e5f8:	1fff9034 	.word	0x1fff9034
    e5fc:	1fff9030 	.word	0x1fff9030

0000e600 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81(void)
{
    e600:	b500      	push	{lr}
    e602:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e604:	f7f2 fe66 	bl	12d4 <Sys_GetCoreID>
    e608:	4603      	mov	r3, r0
    e60a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_81[u32CoreId]--;
    e60c:	4a0d      	ldr	r2, [pc, #52]	; (e644 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81+0x44>)
    e60e:	9b01      	ldr	r3, [sp, #4]
    e610:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e614:	1e5a      	subs	r2, r3, #1
    e616:	490b      	ldr	r1, [pc, #44]	; (e644 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81+0x44>)
    e618:	9b01      	ldr	r3, [sp, #4]
    e61a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_81[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_81[u32CoreId]))         /*if interrupts were enabled*/
    e61e:	4a0a      	ldr	r2, [pc, #40]	; (e648 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81+0x48>)
    e620:	9b01      	ldr	r3, [sp, #4]
    e622:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e626:	f003 0301 	and.w	r3, r3, #1
    e62a:	2b00      	cmp	r3, #0
    e62c:	d106      	bne.n	e63c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81+0x3c>
    e62e:	4a05      	ldr	r2, [pc, #20]	; (e644 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81+0x44>)
    e630:	9b01      	ldr	r3, [sp, #4]
    e632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e636:	2b00      	cmp	r3, #0
    e638:	d100      	bne.n	e63c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_81+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e63a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e63c:	bf00      	nop
    e63e:	b003      	add	sp, #12
    e640:	f85d fb04 	ldr.w	pc, [sp], #4
    e644:	1fff9034 	.word	0x1fff9034
    e648:	1fff9030 	.word	0x1fff9030

0000e64c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82(void)
{
    e64c:	b500      	push	{lr}
    e64e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e650:	f7f2 fe40 	bl	12d4 <Sys_GetCoreID>
    e654:	4603      	mov	r3, r0
    e656:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_82[u32CoreId])
    e658:	4a10      	ldr	r2, [pc, #64]	; (e69c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82+0x50>)
    e65a:	9b01      	ldr	r3, [sp, #4]
    e65c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e660:	2b00      	cmp	r3, #0
    e662:	d10d      	bne.n	e680 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e664:	f7f2 fd54 	bl	1110 <Adc_schm_read_msr>
    e668:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e66a:	9b00      	ldr	r3, [sp, #0]
    e66c:	f003 0301 	and.w	r3, r3, #1
    e670:	2b00      	cmp	r3, #0
    e672:	d100      	bne.n	e676 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e674:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_82[u32CoreId] = msr;
    e676:	490a      	ldr	r1, [pc, #40]	; (e6a0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82+0x54>)
    e678:	9b01      	ldr	r3, [sp, #4]
    e67a:	9a00      	ldr	r2, [sp, #0]
    e67c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_82[u32CoreId]++;
    e680:	4a06      	ldr	r2, [pc, #24]	; (e69c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82+0x50>)
    e682:	9b01      	ldr	r3, [sp, #4]
    e684:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e688:	1c5a      	adds	r2, r3, #1
    e68a:	4904      	ldr	r1, [pc, #16]	; (e69c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_82+0x50>)
    e68c:	9b01      	ldr	r3, [sp, #4]
    e68e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e692:	bf00      	nop
    e694:	b003      	add	sp, #12
    e696:	f85d fb04 	ldr.w	pc, [sp], #4
    e69a:	bf00      	nop
    e69c:	1fff903c 	.word	0x1fff903c
    e6a0:	1fff9038 	.word	0x1fff9038

0000e6a4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82(void)
{
    e6a4:	b500      	push	{lr}
    e6a6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e6a8:	f7f2 fe14 	bl	12d4 <Sys_GetCoreID>
    e6ac:	4603      	mov	r3, r0
    e6ae:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_82[u32CoreId]--;
    e6b0:	4a0d      	ldr	r2, [pc, #52]	; (e6e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82+0x44>)
    e6b2:	9b01      	ldr	r3, [sp, #4]
    e6b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e6b8:	1e5a      	subs	r2, r3, #1
    e6ba:	490b      	ldr	r1, [pc, #44]	; (e6e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82+0x44>)
    e6bc:	9b01      	ldr	r3, [sp, #4]
    e6be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_82[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_82[u32CoreId]))         /*if interrupts were enabled*/
    e6c2:	4a0a      	ldr	r2, [pc, #40]	; (e6ec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82+0x48>)
    e6c4:	9b01      	ldr	r3, [sp, #4]
    e6c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e6ca:	f003 0301 	and.w	r3, r3, #1
    e6ce:	2b00      	cmp	r3, #0
    e6d0:	d106      	bne.n	e6e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82+0x3c>
    e6d2:	4a05      	ldr	r2, [pc, #20]	; (e6e8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82+0x44>)
    e6d4:	9b01      	ldr	r3, [sp, #4]
    e6d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e6da:	2b00      	cmp	r3, #0
    e6dc:	d100      	bne.n	e6e0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_82+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e6de:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e6e0:	bf00      	nop
    e6e2:	b003      	add	sp, #12
    e6e4:	f85d fb04 	ldr.w	pc, [sp], #4
    e6e8:	1fff903c 	.word	0x1fff903c
    e6ec:	1fff9038 	.word	0x1fff9038

0000e6f0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83(void)
{
    e6f0:	b500      	push	{lr}
    e6f2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e6f4:	f7f2 fdee 	bl	12d4 <Sys_GetCoreID>
    e6f8:	4603      	mov	r3, r0
    e6fa:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_83[u32CoreId])
    e6fc:	4a10      	ldr	r2, [pc, #64]	; (e740 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83+0x50>)
    e6fe:	9b01      	ldr	r3, [sp, #4]
    e700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e704:	2b00      	cmp	r3, #0
    e706:	d10d      	bne.n	e724 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e708:	f7f2 fd02 	bl	1110 <Adc_schm_read_msr>
    e70c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e70e:	9b00      	ldr	r3, [sp, #0]
    e710:	f003 0301 	and.w	r3, r3, #1
    e714:	2b00      	cmp	r3, #0
    e716:	d100      	bne.n	e71a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e718:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_83[u32CoreId] = msr;
    e71a:	490a      	ldr	r1, [pc, #40]	; (e744 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83+0x54>)
    e71c:	9b01      	ldr	r3, [sp, #4]
    e71e:	9a00      	ldr	r2, [sp, #0]
    e720:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_83[u32CoreId]++;
    e724:	4a06      	ldr	r2, [pc, #24]	; (e740 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83+0x50>)
    e726:	9b01      	ldr	r3, [sp, #4]
    e728:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e72c:	1c5a      	adds	r2, r3, #1
    e72e:	4904      	ldr	r1, [pc, #16]	; (e740 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_83+0x50>)
    e730:	9b01      	ldr	r3, [sp, #4]
    e732:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e736:	bf00      	nop
    e738:	b003      	add	sp, #12
    e73a:	f85d fb04 	ldr.w	pc, [sp], #4
    e73e:	bf00      	nop
    e740:	1fff9044 	.word	0x1fff9044
    e744:	1fff9040 	.word	0x1fff9040

0000e748 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83(void)
{
    e748:	b500      	push	{lr}
    e74a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e74c:	f7f2 fdc2 	bl	12d4 <Sys_GetCoreID>
    e750:	4603      	mov	r3, r0
    e752:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_83[u32CoreId]--;
    e754:	4a0d      	ldr	r2, [pc, #52]	; (e78c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83+0x44>)
    e756:	9b01      	ldr	r3, [sp, #4]
    e758:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e75c:	1e5a      	subs	r2, r3, #1
    e75e:	490b      	ldr	r1, [pc, #44]	; (e78c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83+0x44>)
    e760:	9b01      	ldr	r3, [sp, #4]
    e762:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_83[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_83[u32CoreId]))         /*if interrupts were enabled*/
    e766:	4a0a      	ldr	r2, [pc, #40]	; (e790 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83+0x48>)
    e768:	9b01      	ldr	r3, [sp, #4]
    e76a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e76e:	f003 0301 	and.w	r3, r3, #1
    e772:	2b00      	cmp	r3, #0
    e774:	d106      	bne.n	e784 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83+0x3c>
    e776:	4a05      	ldr	r2, [pc, #20]	; (e78c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83+0x44>)
    e778:	9b01      	ldr	r3, [sp, #4]
    e77a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e77e:	2b00      	cmp	r3, #0
    e780:	d100      	bne.n	e784 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_83+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e782:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e784:	bf00      	nop
    e786:	b003      	add	sp, #12
    e788:	f85d fb04 	ldr.w	pc, [sp], #4
    e78c:	1fff9044 	.word	0x1fff9044
    e790:	1fff9040 	.word	0x1fff9040

0000e794 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84(void)
{
    e794:	b500      	push	{lr}
    e796:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e798:	f7f2 fd9c 	bl	12d4 <Sys_GetCoreID>
    e79c:	4603      	mov	r3, r0
    e79e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_84[u32CoreId])
    e7a0:	4a10      	ldr	r2, [pc, #64]	; (e7e4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84+0x50>)
    e7a2:	9b01      	ldr	r3, [sp, #4]
    e7a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e7a8:	2b00      	cmp	r3, #0
    e7aa:	d10d      	bne.n	e7c8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e7ac:	f7f2 fcb0 	bl	1110 <Adc_schm_read_msr>
    e7b0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e7b2:	9b00      	ldr	r3, [sp, #0]
    e7b4:	f003 0301 	and.w	r3, r3, #1
    e7b8:	2b00      	cmp	r3, #0
    e7ba:	d100      	bne.n	e7be <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e7bc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_84[u32CoreId] = msr;
    e7be:	490a      	ldr	r1, [pc, #40]	; (e7e8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84+0x54>)
    e7c0:	9b01      	ldr	r3, [sp, #4]
    e7c2:	9a00      	ldr	r2, [sp, #0]
    e7c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_84[u32CoreId]++;
    e7c8:	4a06      	ldr	r2, [pc, #24]	; (e7e4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84+0x50>)
    e7ca:	9b01      	ldr	r3, [sp, #4]
    e7cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e7d0:	1c5a      	adds	r2, r3, #1
    e7d2:	4904      	ldr	r1, [pc, #16]	; (e7e4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_84+0x50>)
    e7d4:	9b01      	ldr	r3, [sp, #4]
    e7d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e7da:	bf00      	nop
    e7dc:	b003      	add	sp, #12
    e7de:	f85d fb04 	ldr.w	pc, [sp], #4
    e7e2:	bf00      	nop
    e7e4:	1fff904c 	.word	0x1fff904c
    e7e8:	1fff9048 	.word	0x1fff9048

0000e7ec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84(void)
{
    e7ec:	b500      	push	{lr}
    e7ee:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e7f0:	f7f2 fd70 	bl	12d4 <Sys_GetCoreID>
    e7f4:	4603      	mov	r3, r0
    e7f6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_84[u32CoreId]--;
    e7f8:	4a0d      	ldr	r2, [pc, #52]	; (e830 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84+0x44>)
    e7fa:	9b01      	ldr	r3, [sp, #4]
    e7fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e800:	1e5a      	subs	r2, r3, #1
    e802:	490b      	ldr	r1, [pc, #44]	; (e830 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84+0x44>)
    e804:	9b01      	ldr	r3, [sp, #4]
    e806:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_84[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_84[u32CoreId]))         /*if interrupts were enabled*/
    e80a:	4a0a      	ldr	r2, [pc, #40]	; (e834 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84+0x48>)
    e80c:	9b01      	ldr	r3, [sp, #4]
    e80e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e812:	f003 0301 	and.w	r3, r3, #1
    e816:	2b00      	cmp	r3, #0
    e818:	d106      	bne.n	e828 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84+0x3c>
    e81a:	4a05      	ldr	r2, [pc, #20]	; (e830 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84+0x44>)
    e81c:	9b01      	ldr	r3, [sp, #4]
    e81e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e822:	2b00      	cmp	r3, #0
    e824:	d100      	bne.n	e828 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_84+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e826:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e828:	bf00      	nop
    e82a:	b003      	add	sp, #12
    e82c:	f85d fb04 	ldr.w	pc, [sp], #4
    e830:	1fff904c 	.word	0x1fff904c
    e834:	1fff9048 	.word	0x1fff9048

0000e838 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85(void)
{
    e838:	b500      	push	{lr}
    e83a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e83c:	f7f2 fd4a 	bl	12d4 <Sys_GetCoreID>
    e840:	4603      	mov	r3, r0
    e842:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_85[u32CoreId])
    e844:	4a10      	ldr	r2, [pc, #64]	; (e888 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85+0x50>)
    e846:	9b01      	ldr	r3, [sp, #4]
    e848:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e84c:	2b00      	cmp	r3, #0
    e84e:	d10d      	bne.n	e86c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e850:	f7f2 fc5e 	bl	1110 <Adc_schm_read_msr>
    e854:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e856:	9b00      	ldr	r3, [sp, #0]
    e858:	f003 0301 	and.w	r3, r3, #1
    e85c:	2b00      	cmp	r3, #0
    e85e:	d100      	bne.n	e862 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e860:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_85[u32CoreId] = msr;
    e862:	490a      	ldr	r1, [pc, #40]	; (e88c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85+0x54>)
    e864:	9b01      	ldr	r3, [sp, #4]
    e866:	9a00      	ldr	r2, [sp, #0]
    e868:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_85[u32CoreId]++;
    e86c:	4a06      	ldr	r2, [pc, #24]	; (e888 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85+0x50>)
    e86e:	9b01      	ldr	r3, [sp, #4]
    e870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e874:	1c5a      	adds	r2, r3, #1
    e876:	4904      	ldr	r1, [pc, #16]	; (e888 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_85+0x50>)
    e878:	9b01      	ldr	r3, [sp, #4]
    e87a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e87e:	bf00      	nop
    e880:	b003      	add	sp, #12
    e882:	f85d fb04 	ldr.w	pc, [sp], #4
    e886:	bf00      	nop
    e888:	1fff9054 	.word	0x1fff9054
    e88c:	1fff9050 	.word	0x1fff9050

0000e890 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85(void)
{
    e890:	b500      	push	{lr}
    e892:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e894:	f7f2 fd1e 	bl	12d4 <Sys_GetCoreID>
    e898:	4603      	mov	r3, r0
    e89a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_85[u32CoreId]--;
    e89c:	4a0d      	ldr	r2, [pc, #52]	; (e8d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85+0x44>)
    e89e:	9b01      	ldr	r3, [sp, #4]
    e8a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e8a4:	1e5a      	subs	r2, r3, #1
    e8a6:	490b      	ldr	r1, [pc, #44]	; (e8d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85+0x44>)
    e8a8:	9b01      	ldr	r3, [sp, #4]
    e8aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_85[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_85[u32CoreId]))         /*if interrupts were enabled*/
    e8ae:	4a0a      	ldr	r2, [pc, #40]	; (e8d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85+0x48>)
    e8b0:	9b01      	ldr	r3, [sp, #4]
    e8b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e8b6:	f003 0301 	and.w	r3, r3, #1
    e8ba:	2b00      	cmp	r3, #0
    e8bc:	d106      	bne.n	e8cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85+0x3c>
    e8be:	4a05      	ldr	r2, [pc, #20]	; (e8d4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85+0x44>)
    e8c0:	9b01      	ldr	r3, [sp, #4]
    e8c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e8c6:	2b00      	cmp	r3, #0
    e8c8:	d100      	bne.n	e8cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_85+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e8ca:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e8cc:	bf00      	nop
    e8ce:	b003      	add	sp, #12
    e8d0:	f85d fb04 	ldr.w	pc, [sp], #4
    e8d4:	1fff9054 	.word	0x1fff9054
    e8d8:	1fff9050 	.word	0x1fff9050

0000e8dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86(void)
{
    e8dc:	b500      	push	{lr}
    e8de:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e8e0:	f7f2 fcf8 	bl	12d4 <Sys_GetCoreID>
    e8e4:	4603      	mov	r3, r0
    e8e6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_86[u32CoreId])
    e8e8:	4a10      	ldr	r2, [pc, #64]	; (e92c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86+0x50>)
    e8ea:	9b01      	ldr	r3, [sp, #4]
    e8ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e8f0:	2b00      	cmp	r3, #0
    e8f2:	d10d      	bne.n	e910 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e8f4:	f7f2 fc0c 	bl	1110 <Adc_schm_read_msr>
    e8f8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e8fa:	9b00      	ldr	r3, [sp, #0]
    e8fc:	f003 0301 	and.w	r3, r3, #1
    e900:	2b00      	cmp	r3, #0
    e902:	d100      	bne.n	e906 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e904:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_86[u32CoreId] = msr;
    e906:	490a      	ldr	r1, [pc, #40]	; (e930 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86+0x54>)
    e908:	9b01      	ldr	r3, [sp, #4]
    e90a:	9a00      	ldr	r2, [sp, #0]
    e90c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_86[u32CoreId]++;
    e910:	4a06      	ldr	r2, [pc, #24]	; (e92c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86+0x50>)
    e912:	9b01      	ldr	r3, [sp, #4]
    e914:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e918:	1c5a      	adds	r2, r3, #1
    e91a:	4904      	ldr	r1, [pc, #16]	; (e92c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_86+0x50>)
    e91c:	9b01      	ldr	r3, [sp, #4]
    e91e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e922:	bf00      	nop
    e924:	b003      	add	sp, #12
    e926:	f85d fb04 	ldr.w	pc, [sp], #4
    e92a:	bf00      	nop
    e92c:	1fff905c 	.word	0x1fff905c
    e930:	1fff9058 	.word	0x1fff9058

0000e934 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86(void)
{
    e934:	b500      	push	{lr}
    e936:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e938:	f7f2 fccc 	bl	12d4 <Sys_GetCoreID>
    e93c:	4603      	mov	r3, r0
    e93e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_86[u32CoreId]--;
    e940:	4a0d      	ldr	r2, [pc, #52]	; (e978 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86+0x44>)
    e942:	9b01      	ldr	r3, [sp, #4]
    e944:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e948:	1e5a      	subs	r2, r3, #1
    e94a:	490b      	ldr	r1, [pc, #44]	; (e978 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86+0x44>)
    e94c:	9b01      	ldr	r3, [sp, #4]
    e94e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_86[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_86[u32CoreId]))         /*if interrupts were enabled*/
    e952:	4a0a      	ldr	r2, [pc, #40]	; (e97c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86+0x48>)
    e954:	9b01      	ldr	r3, [sp, #4]
    e956:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e95a:	f003 0301 	and.w	r3, r3, #1
    e95e:	2b00      	cmp	r3, #0
    e960:	d106      	bne.n	e970 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86+0x3c>
    e962:	4a05      	ldr	r2, [pc, #20]	; (e978 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86+0x44>)
    e964:	9b01      	ldr	r3, [sp, #4]
    e966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e96a:	2b00      	cmp	r3, #0
    e96c:	d100      	bne.n	e970 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_86+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    e96e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    e970:	bf00      	nop
    e972:	b003      	add	sp, #12
    e974:	f85d fb04 	ldr.w	pc, [sp], #4
    e978:	1fff905c 	.word	0x1fff905c
    e97c:	1fff9058 	.word	0x1fff9058

0000e980 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87(void)
{
    e980:	b500      	push	{lr}
    e982:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e984:	f7f2 fca6 	bl	12d4 <Sys_GetCoreID>
    e988:	4603      	mov	r3, r0
    e98a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_87[u32CoreId])
    e98c:	4a10      	ldr	r2, [pc, #64]	; (e9d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87+0x50>)
    e98e:	9b01      	ldr	r3, [sp, #4]
    e990:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e994:	2b00      	cmp	r3, #0
    e996:	d10d      	bne.n	e9b4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    e998:	f7f2 fbba 	bl	1110 <Adc_schm_read_msr>
    e99c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    e99e:	9b00      	ldr	r3, [sp, #0]
    e9a0:	f003 0301 	and.w	r3, r3, #1
    e9a4:	2b00      	cmp	r3, #0
    e9a6:	d100      	bne.n	e9aa <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    e9a8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_87[u32CoreId] = msr;
    e9aa:	490a      	ldr	r1, [pc, #40]	; (e9d4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87+0x54>)
    e9ac:	9b01      	ldr	r3, [sp, #4]
    e9ae:	9a00      	ldr	r2, [sp, #0]
    e9b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_87[u32CoreId]++;
    e9b4:	4a06      	ldr	r2, [pc, #24]	; (e9d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87+0x50>)
    e9b6:	9b01      	ldr	r3, [sp, #4]
    e9b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e9bc:	1c5a      	adds	r2, r3, #1
    e9be:	4904      	ldr	r1, [pc, #16]	; (e9d0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_87+0x50>)
    e9c0:	9b01      	ldr	r3, [sp, #4]
    e9c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    e9c6:	bf00      	nop
    e9c8:	b003      	add	sp, #12
    e9ca:	f85d fb04 	ldr.w	pc, [sp], #4
    e9ce:	bf00      	nop
    e9d0:	1fff9064 	.word	0x1fff9064
    e9d4:	1fff9060 	.word	0x1fff9060

0000e9d8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87(void)
{
    e9d8:	b500      	push	{lr}
    e9da:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    e9dc:	f7f2 fc7a 	bl	12d4 <Sys_GetCoreID>
    e9e0:	4603      	mov	r3, r0
    e9e2:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_87[u32CoreId]--;
    e9e4:	4a0d      	ldr	r2, [pc, #52]	; (ea1c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87+0x44>)
    e9e6:	9b01      	ldr	r3, [sp, #4]
    e9e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e9ec:	1e5a      	subs	r2, r3, #1
    e9ee:	490b      	ldr	r1, [pc, #44]	; (ea1c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87+0x44>)
    e9f0:	9b01      	ldr	r3, [sp, #4]
    e9f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_87[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_87[u32CoreId]))         /*if interrupts were enabled*/
    e9f6:	4a0a      	ldr	r2, [pc, #40]	; (ea20 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87+0x48>)
    e9f8:	9b01      	ldr	r3, [sp, #4]
    e9fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    e9fe:	f003 0301 	and.w	r3, r3, #1
    ea02:	2b00      	cmp	r3, #0
    ea04:	d106      	bne.n	ea14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87+0x3c>
    ea06:	4a05      	ldr	r2, [pc, #20]	; (ea1c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87+0x44>)
    ea08:	9b01      	ldr	r3, [sp, #4]
    ea0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ea0e:	2b00      	cmp	r3, #0
    ea10:	d100      	bne.n	ea14 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_87+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ea12:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ea14:	bf00      	nop
    ea16:	b003      	add	sp, #12
    ea18:	f85d fb04 	ldr.w	pc, [sp], #4
    ea1c:	1fff9064 	.word	0x1fff9064
    ea20:	1fff9060 	.word	0x1fff9060

0000ea24 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88(void)
{
    ea24:	b500      	push	{lr}
    ea26:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ea28:	f7f2 fc54 	bl	12d4 <Sys_GetCoreID>
    ea2c:	4603      	mov	r3, r0
    ea2e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_88[u32CoreId])
    ea30:	4a10      	ldr	r2, [pc, #64]	; (ea74 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88+0x50>)
    ea32:	9b01      	ldr	r3, [sp, #4]
    ea34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ea38:	2b00      	cmp	r3, #0
    ea3a:	d10d      	bne.n	ea58 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ea3c:	f7f2 fb68 	bl	1110 <Adc_schm_read_msr>
    ea40:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ea42:	9b00      	ldr	r3, [sp, #0]
    ea44:	f003 0301 	and.w	r3, r3, #1
    ea48:	2b00      	cmp	r3, #0
    ea4a:	d100      	bne.n	ea4e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ea4c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_88[u32CoreId] = msr;
    ea4e:	490a      	ldr	r1, [pc, #40]	; (ea78 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88+0x54>)
    ea50:	9b01      	ldr	r3, [sp, #4]
    ea52:	9a00      	ldr	r2, [sp, #0]
    ea54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_88[u32CoreId]++;
    ea58:	4a06      	ldr	r2, [pc, #24]	; (ea74 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88+0x50>)
    ea5a:	9b01      	ldr	r3, [sp, #4]
    ea5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ea60:	1c5a      	adds	r2, r3, #1
    ea62:	4904      	ldr	r1, [pc, #16]	; (ea74 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_88+0x50>)
    ea64:	9b01      	ldr	r3, [sp, #4]
    ea66:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ea6a:	bf00      	nop
    ea6c:	b003      	add	sp, #12
    ea6e:	f85d fb04 	ldr.w	pc, [sp], #4
    ea72:	bf00      	nop
    ea74:	1fff906c 	.word	0x1fff906c
    ea78:	1fff9068 	.word	0x1fff9068

0000ea7c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88(void)
{
    ea7c:	b500      	push	{lr}
    ea7e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ea80:	f7f2 fc28 	bl	12d4 <Sys_GetCoreID>
    ea84:	4603      	mov	r3, r0
    ea86:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_88[u32CoreId]--;
    ea88:	4a0d      	ldr	r2, [pc, #52]	; (eac0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88+0x44>)
    ea8a:	9b01      	ldr	r3, [sp, #4]
    ea8c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ea90:	1e5a      	subs	r2, r3, #1
    ea92:	490b      	ldr	r1, [pc, #44]	; (eac0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88+0x44>)
    ea94:	9b01      	ldr	r3, [sp, #4]
    ea96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_88[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_88[u32CoreId]))         /*if interrupts were enabled*/
    ea9a:	4a0a      	ldr	r2, [pc, #40]	; (eac4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88+0x48>)
    ea9c:	9b01      	ldr	r3, [sp, #4]
    ea9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eaa2:	f003 0301 	and.w	r3, r3, #1
    eaa6:	2b00      	cmp	r3, #0
    eaa8:	d106      	bne.n	eab8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88+0x3c>
    eaaa:	4a05      	ldr	r2, [pc, #20]	; (eac0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88+0x44>)
    eaac:	9b01      	ldr	r3, [sp, #4]
    eaae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eab2:	2b00      	cmp	r3, #0
    eab4:	d100      	bne.n	eab8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_88+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    eab6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    eab8:	bf00      	nop
    eaba:	b003      	add	sp, #12
    eabc:	f85d fb04 	ldr.w	pc, [sp], #4
    eac0:	1fff906c 	.word	0x1fff906c
    eac4:	1fff9068 	.word	0x1fff9068

0000eac8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89(void)
{
    eac8:	b500      	push	{lr}
    eaca:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    eacc:	f7f2 fc02 	bl	12d4 <Sys_GetCoreID>
    ead0:	4603      	mov	r3, r0
    ead2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_89[u32CoreId])
    ead4:	4a10      	ldr	r2, [pc, #64]	; (eb18 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89+0x50>)
    ead6:	9b01      	ldr	r3, [sp, #4]
    ead8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eadc:	2b00      	cmp	r3, #0
    eade:	d10d      	bne.n	eafc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    eae0:	f7f2 fb16 	bl	1110 <Adc_schm_read_msr>
    eae4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    eae6:	9b00      	ldr	r3, [sp, #0]
    eae8:	f003 0301 	and.w	r3, r3, #1
    eaec:	2b00      	cmp	r3, #0
    eaee:	d100      	bne.n	eaf2 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    eaf0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_89[u32CoreId] = msr;
    eaf2:	490a      	ldr	r1, [pc, #40]	; (eb1c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89+0x54>)
    eaf4:	9b01      	ldr	r3, [sp, #4]
    eaf6:	9a00      	ldr	r2, [sp, #0]
    eaf8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_89[u32CoreId]++;
    eafc:	4a06      	ldr	r2, [pc, #24]	; (eb18 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89+0x50>)
    eafe:	9b01      	ldr	r3, [sp, #4]
    eb00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eb04:	1c5a      	adds	r2, r3, #1
    eb06:	4904      	ldr	r1, [pc, #16]	; (eb18 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_89+0x50>)
    eb08:	9b01      	ldr	r3, [sp, #4]
    eb0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    eb0e:	bf00      	nop
    eb10:	b003      	add	sp, #12
    eb12:	f85d fb04 	ldr.w	pc, [sp], #4
    eb16:	bf00      	nop
    eb18:	1fff9074 	.word	0x1fff9074
    eb1c:	1fff9070 	.word	0x1fff9070

0000eb20 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89(void)
{
    eb20:	b500      	push	{lr}
    eb22:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    eb24:	f7f2 fbd6 	bl	12d4 <Sys_GetCoreID>
    eb28:	4603      	mov	r3, r0
    eb2a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_89[u32CoreId]--;
    eb2c:	4a0d      	ldr	r2, [pc, #52]	; (eb64 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89+0x44>)
    eb2e:	9b01      	ldr	r3, [sp, #4]
    eb30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eb34:	1e5a      	subs	r2, r3, #1
    eb36:	490b      	ldr	r1, [pc, #44]	; (eb64 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89+0x44>)
    eb38:	9b01      	ldr	r3, [sp, #4]
    eb3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_89[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_89[u32CoreId]))         /*if interrupts were enabled*/
    eb3e:	4a0a      	ldr	r2, [pc, #40]	; (eb68 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89+0x48>)
    eb40:	9b01      	ldr	r3, [sp, #4]
    eb42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eb46:	f003 0301 	and.w	r3, r3, #1
    eb4a:	2b00      	cmp	r3, #0
    eb4c:	d106      	bne.n	eb5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89+0x3c>
    eb4e:	4a05      	ldr	r2, [pc, #20]	; (eb64 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89+0x44>)
    eb50:	9b01      	ldr	r3, [sp, #4]
    eb52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eb56:	2b00      	cmp	r3, #0
    eb58:	d100      	bne.n	eb5c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_89+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    eb5a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    eb5c:	bf00      	nop
    eb5e:	b003      	add	sp, #12
    eb60:	f85d fb04 	ldr.w	pc, [sp], #4
    eb64:	1fff9074 	.word	0x1fff9074
    eb68:	1fff9070 	.word	0x1fff9070

0000eb6c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90(void)
{
    eb6c:	b500      	push	{lr}
    eb6e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    eb70:	f7f2 fbb0 	bl	12d4 <Sys_GetCoreID>
    eb74:	4603      	mov	r3, r0
    eb76:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_90[u32CoreId])
    eb78:	4a10      	ldr	r2, [pc, #64]	; (ebbc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90+0x50>)
    eb7a:	9b01      	ldr	r3, [sp, #4]
    eb7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eb80:	2b00      	cmp	r3, #0
    eb82:	d10d      	bne.n	eba0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    eb84:	f7f2 fac4 	bl	1110 <Adc_schm_read_msr>
    eb88:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    eb8a:	9b00      	ldr	r3, [sp, #0]
    eb8c:	f003 0301 	and.w	r3, r3, #1
    eb90:	2b00      	cmp	r3, #0
    eb92:	d100      	bne.n	eb96 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    eb94:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_90[u32CoreId] = msr;
    eb96:	490a      	ldr	r1, [pc, #40]	; (ebc0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90+0x54>)
    eb98:	9b01      	ldr	r3, [sp, #4]
    eb9a:	9a00      	ldr	r2, [sp, #0]
    eb9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_90[u32CoreId]++;
    eba0:	4a06      	ldr	r2, [pc, #24]	; (ebbc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90+0x50>)
    eba2:	9b01      	ldr	r3, [sp, #4]
    eba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eba8:	1c5a      	adds	r2, r3, #1
    ebaa:	4904      	ldr	r1, [pc, #16]	; (ebbc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_90+0x50>)
    ebac:	9b01      	ldr	r3, [sp, #4]
    ebae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ebb2:	bf00      	nop
    ebb4:	b003      	add	sp, #12
    ebb6:	f85d fb04 	ldr.w	pc, [sp], #4
    ebba:	bf00      	nop
    ebbc:	1fff907c 	.word	0x1fff907c
    ebc0:	1fff9078 	.word	0x1fff9078

0000ebc4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90(void)
{
    ebc4:	b500      	push	{lr}
    ebc6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ebc8:	f7f2 fb84 	bl	12d4 <Sys_GetCoreID>
    ebcc:	4603      	mov	r3, r0
    ebce:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_90[u32CoreId]--;
    ebd0:	4a0d      	ldr	r2, [pc, #52]	; (ec08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90+0x44>)
    ebd2:	9b01      	ldr	r3, [sp, #4]
    ebd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ebd8:	1e5a      	subs	r2, r3, #1
    ebda:	490b      	ldr	r1, [pc, #44]	; (ec08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90+0x44>)
    ebdc:	9b01      	ldr	r3, [sp, #4]
    ebde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_90[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_90[u32CoreId]))         /*if interrupts were enabled*/
    ebe2:	4a0a      	ldr	r2, [pc, #40]	; (ec0c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90+0x48>)
    ebe4:	9b01      	ldr	r3, [sp, #4]
    ebe6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ebea:	f003 0301 	and.w	r3, r3, #1
    ebee:	2b00      	cmp	r3, #0
    ebf0:	d106      	bne.n	ec00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90+0x3c>
    ebf2:	4a05      	ldr	r2, [pc, #20]	; (ec08 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90+0x44>)
    ebf4:	9b01      	ldr	r3, [sp, #4]
    ebf6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ebfa:	2b00      	cmp	r3, #0
    ebfc:	d100      	bne.n	ec00 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_90+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ebfe:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ec00:	bf00      	nop
    ec02:	b003      	add	sp, #12
    ec04:	f85d fb04 	ldr.w	pc, [sp], #4
    ec08:	1fff907c 	.word	0x1fff907c
    ec0c:	1fff9078 	.word	0x1fff9078

0000ec10 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91(void)
{
    ec10:	b500      	push	{lr}
    ec12:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ec14:	f7f2 fb5e 	bl	12d4 <Sys_GetCoreID>
    ec18:	4603      	mov	r3, r0
    ec1a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_91[u32CoreId])
    ec1c:	4a10      	ldr	r2, [pc, #64]	; (ec60 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91+0x50>)
    ec1e:	9b01      	ldr	r3, [sp, #4]
    ec20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ec24:	2b00      	cmp	r3, #0
    ec26:	d10d      	bne.n	ec44 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ec28:	f7f2 fa72 	bl	1110 <Adc_schm_read_msr>
    ec2c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ec2e:	9b00      	ldr	r3, [sp, #0]
    ec30:	f003 0301 	and.w	r3, r3, #1
    ec34:	2b00      	cmp	r3, #0
    ec36:	d100      	bne.n	ec3a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ec38:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_91[u32CoreId] = msr;
    ec3a:	490a      	ldr	r1, [pc, #40]	; (ec64 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91+0x54>)
    ec3c:	9b01      	ldr	r3, [sp, #4]
    ec3e:	9a00      	ldr	r2, [sp, #0]
    ec40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_91[u32CoreId]++;
    ec44:	4a06      	ldr	r2, [pc, #24]	; (ec60 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91+0x50>)
    ec46:	9b01      	ldr	r3, [sp, #4]
    ec48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ec4c:	1c5a      	adds	r2, r3, #1
    ec4e:	4904      	ldr	r1, [pc, #16]	; (ec60 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_91+0x50>)
    ec50:	9b01      	ldr	r3, [sp, #4]
    ec52:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ec56:	bf00      	nop
    ec58:	b003      	add	sp, #12
    ec5a:	f85d fb04 	ldr.w	pc, [sp], #4
    ec5e:	bf00      	nop
    ec60:	1fff9084 	.word	0x1fff9084
    ec64:	1fff9080 	.word	0x1fff9080

0000ec68 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91(void)
{
    ec68:	b500      	push	{lr}
    ec6a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ec6c:	f7f2 fb32 	bl	12d4 <Sys_GetCoreID>
    ec70:	4603      	mov	r3, r0
    ec72:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_91[u32CoreId]--;
    ec74:	4a0d      	ldr	r2, [pc, #52]	; (ecac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91+0x44>)
    ec76:	9b01      	ldr	r3, [sp, #4]
    ec78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ec7c:	1e5a      	subs	r2, r3, #1
    ec7e:	490b      	ldr	r1, [pc, #44]	; (ecac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91+0x44>)
    ec80:	9b01      	ldr	r3, [sp, #4]
    ec82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_91[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_91[u32CoreId]))         /*if interrupts were enabled*/
    ec86:	4a0a      	ldr	r2, [pc, #40]	; (ecb0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91+0x48>)
    ec88:	9b01      	ldr	r3, [sp, #4]
    ec8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ec8e:	f003 0301 	and.w	r3, r3, #1
    ec92:	2b00      	cmp	r3, #0
    ec94:	d106      	bne.n	eca4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91+0x3c>
    ec96:	4a05      	ldr	r2, [pc, #20]	; (ecac <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91+0x44>)
    ec98:	9b01      	ldr	r3, [sp, #4]
    ec9a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ec9e:	2b00      	cmp	r3, #0
    eca0:	d100      	bne.n	eca4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_91+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    eca2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    eca4:	bf00      	nop
    eca6:	b003      	add	sp, #12
    eca8:	f85d fb04 	ldr.w	pc, [sp], #4
    ecac:	1fff9084 	.word	0x1fff9084
    ecb0:	1fff9080 	.word	0x1fff9080

0000ecb4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92(void)
{
    ecb4:	b500      	push	{lr}
    ecb6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ecb8:	f7f2 fb0c 	bl	12d4 <Sys_GetCoreID>
    ecbc:	4603      	mov	r3, r0
    ecbe:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_92[u32CoreId])
    ecc0:	4a10      	ldr	r2, [pc, #64]	; (ed04 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92+0x50>)
    ecc2:	9b01      	ldr	r3, [sp, #4]
    ecc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ecc8:	2b00      	cmp	r3, #0
    ecca:	d10d      	bne.n	ece8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    eccc:	f7f2 fa20 	bl	1110 <Adc_schm_read_msr>
    ecd0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ecd2:	9b00      	ldr	r3, [sp, #0]
    ecd4:	f003 0301 	and.w	r3, r3, #1
    ecd8:	2b00      	cmp	r3, #0
    ecda:	d100      	bne.n	ecde <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ecdc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_92[u32CoreId] = msr;
    ecde:	490a      	ldr	r1, [pc, #40]	; (ed08 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92+0x54>)
    ece0:	9b01      	ldr	r3, [sp, #4]
    ece2:	9a00      	ldr	r2, [sp, #0]
    ece4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_92[u32CoreId]++;
    ece8:	4a06      	ldr	r2, [pc, #24]	; (ed04 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92+0x50>)
    ecea:	9b01      	ldr	r3, [sp, #4]
    ecec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ecf0:	1c5a      	adds	r2, r3, #1
    ecf2:	4904      	ldr	r1, [pc, #16]	; (ed04 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_92+0x50>)
    ecf4:	9b01      	ldr	r3, [sp, #4]
    ecf6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ecfa:	bf00      	nop
    ecfc:	b003      	add	sp, #12
    ecfe:	f85d fb04 	ldr.w	pc, [sp], #4
    ed02:	bf00      	nop
    ed04:	1fff908c 	.word	0x1fff908c
    ed08:	1fff9088 	.word	0x1fff9088

0000ed0c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92(void)
{
    ed0c:	b500      	push	{lr}
    ed0e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ed10:	f7f2 fae0 	bl	12d4 <Sys_GetCoreID>
    ed14:	4603      	mov	r3, r0
    ed16:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_92[u32CoreId]--;
    ed18:	4a0d      	ldr	r2, [pc, #52]	; (ed50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92+0x44>)
    ed1a:	9b01      	ldr	r3, [sp, #4]
    ed1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ed20:	1e5a      	subs	r2, r3, #1
    ed22:	490b      	ldr	r1, [pc, #44]	; (ed50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92+0x44>)
    ed24:	9b01      	ldr	r3, [sp, #4]
    ed26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_92[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_92[u32CoreId]))         /*if interrupts were enabled*/
    ed2a:	4a0a      	ldr	r2, [pc, #40]	; (ed54 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92+0x48>)
    ed2c:	9b01      	ldr	r3, [sp, #4]
    ed2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ed32:	f003 0301 	and.w	r3, r3, #1
    ed36:	2b00      	cmp	r3, #0
    ed38:	d106      	bne.n	ed48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92+0x3c>
    ed3a:	4a05      	ldr	r2, [pc, #20]	; (ed50 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92+0x44>)
    ed3c:	9b01      	ldr	r3, [sp, #4]
    ed3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ed42:	2b00      	cmp	r3, #0
    ed44:	d100      	bne.n	ed48 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_92+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ed46:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ed48:	bf00      	nop
    ed4a:	b003      	add	sp, #12
    ed4c:	f85d fb04 	ldr.w	pc, [sp], #4
    ed50:	1fff908c 	.word	0x1fff908c
    ed54:	1fff9088 	.word	0x1fff9088

0000ed58 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93(void)
{
    ed58:	b500      	push	{lr}
    ed5a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ed5c:	f7f2 faba 	bl	12d4 <Sys_GetCoreID>
    ed60:	4603      	mov	r3, r0
    ed62:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_93[u32CoreId])
    ed64:	4a10      	ldr	r2, [pc, #64]	; (eda8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93+0x50>)
    ed66:	9b01      	ldr	r3, [sp, #4]
    ed68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ed6c:	2b00      	cmp	r3, #0
    ed6e:	d10d      	bne.n	ed8c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ed70:	f7f2 f9ce 	bl	1110 <Adc_schm_read_msr>
    ed74:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ed76:	9b00      	ldr	r3, [sp, #0]
    ed78:	f003 0301 	and.w	r3, r3, #1
    ed7c:	2b00      	cmp	r3, #0
    ed7e:	d100      	bne.n	ed82 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ed80:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_93[u32CoreId] = msr;
    ed82:	490a      	ldr	r1, [pc, #40]	; (edac <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93+0x54>)
    ed84:	9b01      	ldr	r3, [sp, #4]
    ed86:	9a00      	ldr	r2, [sp, #0]
    ed88:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_93[u32CoreId]++;
    ed8c:	4a06      	ldr	r2, [pc, #24]	; (eda8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93+0x50>)
    ed8e:	9b01      	ldr	r3, [sp, #4]
    ed90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ed94:	1c5a      	adds	r2, r3, #1
    ed96:	4904      	ldr	r1, [pc, #16]	; (eda8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_93+0x50>)
    ed98:	9b01      	ldr	r3, [sp, #4]
    ed9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ed9e:	bf00      	nop
    eda0:	b003      	add	sp, #12
    eda2:	f85d fb04 	ldr.w	pc, [sp], #4
    eda6:	bf00      	nop
    eda8:	1fff9094 	.word	0x1fff9094
    edac:	1fff9090 	.word	0x1fff9090

0000edb0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93(void)
{
    edb0:	b500      	push	{lr}
    edb2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    edb4:	f7f2 fa8e 	bl	12d4 <Sys_GetCoreID>
    edb8:	4603      	mov	r3, r0
    edba:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_93[u32CoreId]--;
    edbc:	4a0d      	ldr	r2, [pc, #52]	; (edf4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93+0x44>)
    edbe:	9b01      	ldr	r3, [sp, #4]
    edc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    edc4:	1e5a      	subs	r2, r3, #1
    edc6:	490b      	ldr	r1, [pc, #44]	; (edf4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93+0x44>)
    edc8:	9b01      	ldr	r3, [sp, #4]
    edca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_93[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_93[u32CoreId]))         /*if interrupts were enabled*/
    edce:	4a0a      	ldr	r2, [pc, #40]	; (edf8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93+0x48>)
    edd0:	9b01      	ldr	r3, [sp, #4]
    edd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    edd6:	f003 0301 	and.w	r3, r3, #1
    edda:	2b00      	cmp	r3, #0
    eddc:	d106      	bne.n	edec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93+0x3c>
    edde:	4a05      	ldr	r2, [pc, #20]	; (edf4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93+0x44>)
    ede0:	9b01      	ldr	r3, [sp, #4]
    ede2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ede6:	2b00      	cmp	r3, #0
    ede8:	d100      	bne.n	edec <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_93+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    edea:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    edec:	bf00      	nop
    edee:	b003      	add	sp, #12
    edf0:	f85d fb04 	ldr.w	pc, [sp], #4
    edf4:	1fff9094 	.word	0x1fff9094
    edf8:	1fff9090 	.word	0x1fff9090

0000edfc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94(void)
{
    edfc:	b500      	push	{lr}
    edfe:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ee00:	f7f2 fa68 	bl	12d4 <Sys_GetCoreID>
    ee04:	4603      	mov	r3, r0
    ee06:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_94[u32CoreId])
    ee08:	4a10      	ldr	r2, [pc, #64]	; (ee4c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94+0x50>)
    ee0a:	9b01      	ldr	r3, [sp, #4]
    ee0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ee10:	2b00      	cmp	r3, #0
    ee12:	d10d      	bne.n	ee30 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ee14:	f7f2 f97c 	bl	1110 <Adc_schm_read_msr>
    ee18:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ee1a:	9b00      	ldr	r3, [sp, #0]
    ee1c:	f003 0301 	and.w	r3, r3, #1
    ee20:	2b00      	cmp	r3, #0
    ee22:	d100      	bne.n	ee26 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ee24:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_94[u32CoreId] = msr;
    ee26:	490a      	ldr	r1, [pc, #40]	; (ee50 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94+0x54>)
    ee28:	9b01      	ldr	r3, [sp, #4]
    ee2a:	9a00      	ldr	r2, [sp, #0]
    ee2c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_94[u32CoreId]++;
    ee30:	4a06      	ldr	r2, [pc, #24]	; (ee4c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94+0x50>)
    ee32:	9b01      	ldr	r3, [sp, #4]
    ee34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ee38:	1c5a      	adds	r2, r3, #1
    ee3a:	4904      	ldr	r1, [pc, #16]	; (ee4c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_94+0x50>)
    ee3c:	9b01      	ldr	r3, [sp, #4]
    ee3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ee42:	bf00      	nop
    ee44:	b003      	add	sp, #12
    ee46:	f85d fb04 	ldr.w	pc, [sp], #4
    ee4a:	bf00      	nop
    ee4c:	1fff909c 	.word	0x1fff909c
    ee50:	1fff9098 	.word	0x1fff9098

0000ee54 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94(void)
{
    ee54:	b500      	push	{lr}
    ee56:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ee58:	f7f2 fa3c 	bl	12d4 <Sys_GetCoreID>
    ee5c:	4603      	mov	r3, r0
    ee5e:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_94[u32CoreId]--;
    ee60:	4a0d      	ldr	r2, [pc, #52]	; (ee98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94+0x44>)
    ee62:	9b01      	ldr	r3, [sp, #4]
    ee64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ee68:	1e5a      	subs	r2, r3, #1
    ee6a:	490b      	ldr	r1, [pc, #44]	; (ee98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94+0x44>)
    ee6c:	9b01      	ldr	r3, [sp, #4]
    ee6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_94[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_94[u32CoreId]))         /*if interrupts were enabled*/
    ee72:	4a0a      	ldr	r2, [pc, #40]	; (ee9c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94+0x48>)
    ee74:	9b01      	ldr	r3, [sp, #4]
    ee76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ee7a:	f003 0301 	and.w	r3, r3, #1
    ee7e:	2b00      	cmp	r3, #0
    ee80:	d106      	bne.n	ee90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94+0x3c>
    ee82:	4a05      	ldr	r2, [pc, #20]	; (ee98 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94+0x44>)
    ee84:	9b01      	ldr	r3, [sp, #4]
    ee86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ee8a:	2b00      	cmp	r3, #0
    ee8c:	d100      	bne.n	ee90 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_94+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ee8e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ee90:	bf00      	nop
    ee92:	b003      	add	sp, #12
    ee94:	f85d fb04 	ldr.w	pc, [sp], #4
    ee98:	1fff909c 	.word	0x1fff909c
    ee9c:	1fff9098 	.word	0x1fff9098

0000eea0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95(void)
{
    eea0:	b500      	push	{lr}
    eea2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    eea4:	f7f2 fa16 	bl	12d4 <Sys_GetCoreID>
    eea8:	4603      	mov	r3, r0
    eeaa:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_95[u32CoreId])
    eeac:	4a10      	ldr	r2, [pc, #64]	; (eef0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95+0x50>)
    eeae:	9b01      	ldr	r3, [sp, #4]
    eeb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eeb4:	2b00      	cmp	r3, #0
    eeb6:	d10d      	bne.n	eed4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    eeb8:	f7f2 f92a 	bl	1110 <Adc_schm_read_msr>
    eebc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    eebe:	9b00      	ldr	r3, [sp, #0]
    eec0:	f003 0301 	and.w	r3, r3, #1
    eec4:	2b00      	cmp	r3, #0
    eec6:	d100      	bne.n	eeca <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    eec8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_95[u32CoreId] = msr;
    eeca:	490a      	ldr	r1, [pc, #40]	; (eef4 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95+0x54>)
    eecc:	9b01      	ldr	r3, [sp, #4]
    eece:	9a00      	ldr	r2, [sp, #0]
    eed0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_95[u32CoreId]++;
    eed4:	4a06      	ldr	r2, [pc, #24]	; (eef0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95+0x50>)
    eed6:	9b01      	ldr	r3, [sp, #4]
    eed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    eedc:	1c5a      	adds	r2, r3, #1
    eede:	4904      	ldr	r1, [pc, #16]	; (eef0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_95+0x50>)
    eee0:	9b01      	ldr	r3, [sp, #4]
    eee2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    eee6:	bf00      	nop
    eee8:	b003      	add	sp, #12
    eeea:	f85d fb04 	ldr.w	pc, [sp], #4
    eeee:	bf00      	nop
    eef0:	1fff90a4 	.word	0x1fff90a4
    eef4:	1fff90a0 	.word	0x1fff90a0

0000eef8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95(void)
{
    eef8:	b500      	push	{lr}
    eefa:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    eefc:	f7f2 f9ea 	bl	12d4 <Sys_GetCoreID>
    ef00:	4603      	mov	r3, r0
    ef02:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_95[u32CoreId]--;
    ef04:	4a0d      	ldr	r2, [pc, #52]	; (ef3c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95+0x44>)
    ef06:	9b01      	ldr	r3, [sp, #4]
    ef08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ef0c:	1e5a      	subs	r2, r3, #1
    ef0e:	490b      	ldr	r1, [pc, #44]	; (ef3c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95+0x44>)
    ef10:	9b01      	ldr	r3, [sp, #4]
    ef12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_95[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_95[u32CoreId]))         /*if interrupts were enabled*/
    ef16:	4a0a      	ldr	r2, [pc, #40]	; (ef40 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95+0x48>)
    ef18:	9b01      	ldr	r3, [sp, #4]
    ef1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ef1e:	f003 0301 	and.w	r3, r3, #1
    ef22:	2b00      	cmp	r3, #0
    ef24:	d106      	bne.n	ef34 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95+0x3c>
    ef26:	4a05      	ldr	r2, [pc, #20]	; (ef3c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95+0x44>)
    ef28:	9b01      	ldr	r3, [sp, #4]
    ef2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ef2e:	2b00      	cmp	r3, #0
    ef30:	d100      	bne.n	ef34 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_95+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ef32:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ef34:	bf00      	nop
    ef36:	b003      	add	sp, #12
    ef38:	f85d fb04 	ldr.w	pc, [sp], #4
    ef3c:	1fff90a4 	.word	0x1fff90a4
    ef40:	1fff90a0 	.word	0x1fff90a0

0000ef44 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96(void)
{
    ef44:	b500      	push	{lr}
    ef46:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ef48:	f7f2 f9c4 	bl	12d4 <Sys_GetCoreID>
    ef4c:	4603      	mov	r3, r0
    ef4e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_96[u32CoreId])
    ef50:	4a10      	ldr	r2, [pc, #64]	; (ef94 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96+0x50>)
    ef52:	9b01      	ldr	r3, [sp, #4]
    ef54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ef58:	2b00      	cmp	r3, #0
    ef5a:	d10d      	bne.n	ef78 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ef5c:	f7f2 f8d8 	bl	1110 <Adc_schm_read_msr>
    ef60:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ef62:	9b00      	ldr	r3, [sp, #0]
    ef64:	f003 0301 	and.w	r3, r3, #1
    ef68:	2b00      	cmp	r3, #0
    ef6a:	d100      	bne.n	ef6e <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ef6c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_96[u32CoreId] = msr;
    ef6e:	490a      	ldr	r1, [pc, #40]	; (ef98 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96+0x54>)
    ef70:	9b01      	ldr	r3, [sp, #4]
    ef72:	9a00      	ldr	r2, [sp, #0]
    ef74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_96[u32CoreId]++;
    ef78:	4a06      	ldr	r2, [pc, #24]	; (ef94 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96+0x50>)
    ef7a:	9b01      	ldr	r3, [sp, #4]
    ef7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ef80:	1c5a      	adds	r2, r3, #1
    ef82:	4904      	ldr	r1, [pc, #16]	; (ef94 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_96+0x50>)
    ef84:	9b01      	ldr	r3, [sp, #4]
    ef86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ef8a:	bf00      	nop
    ef8c:	b003      	add	sp, #12
    ef8e:	f85d fb04 	ldr.w	pc, [sp], #4
    ef92:	bf00      	nop
    ef94:	1fff90ac 	.word	0x1fff90ac
    ef98:	1fff90a8 	.word	0x1fff90a8

0000ef9c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96(void)
{
    ef9c:	b500      	push	{lr}
    ef9e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    efa0:	f7f2 f998 	bl	12d4 <Sys_GetCoreID>
    efa4:	4603      	mov	r3, r0
    efa6:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_96[u32CoreId]--;
    efa8:	4a0d      	ldr	r2, [pc, #52]	; (efe0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96+0x44>)
    efaa:	9b01      	ldr	r3, [sp, #4]
    efac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    efb0:	1e5a      	subs	r2, r3, #1
    efb2:	490b      	ldr	r1, [pc, #44]	; (efe0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96+0x44>)
    efb4:	9b01      	ldr	r3, [sp, #4]
    efb6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_96[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_96[u32CoreId]))         /*if interrupts were enabled*/
    efba:	4a0a      	ldr	r2, [pc, #40]	; (efe4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96+0x48>)
    efbc:	9b01      	ldr	r3, [sp, #4]
    efbe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    efc2:	f003 0301 	and.w	r3, r3, #1
    efc6:	2b00      	cmp	r3, #0
    efc8:	d106      	bne.n	efd8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96+0x3c>
    efca:	4a05      	ldr	r2, [pc, #20]	; (efe0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96+0x44>)
    efcc:	9b01      	ldr	r3, [sp, #4]
    efce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    efd2:	2b00      	cmp	r3, #0
    efd4:	d100      	bne.n	efd8 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_96+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    efd6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    efd8:	bf00      	nop
    efda:	b003      	add	sp, #12
    efdc:	f85d fb04 	ldr.w	pc, [sp], #4
    efe0:	1fff90ac 	.word	0x1fff90ac
    efe4:	1fff90a8 	.word	0x1fff90a8

0000efe8 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97(void)
{
    efe8:	b500      	push	{lr}
    efea:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    efec:	f7f2 f972 	bl	12d4 <Sys_GetCoreID>
    eff0:	4603      	mov	r3, r0
    eff2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_97[u32CoreId])
    eff4:	4a10      	ldr	r2, [pc, #64]	; (f038 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97+0x50>)
    eff6:	9b01      	ldr	r3, [sp, #4]
    eff8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    effc:	2b00      	cmp	r3, #0
    effe:	d10d      	bne.n	f01c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f000:	f7f2 f886 	bl	1110 <Adc_schm_read_msr>
    f004:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f006:	9b00      	ldr	r3, [sp, #0]
    f008:	f003 0301 	and.w	r3, r3, #1
    f00c:	2b00      	cmp	r3, #0
    f00e:	d100      	bne.n	f012 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f010:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_97[u32CoreId] = msr;
    f012:	490a      	ldr	r1, [pc, #40]	; (f03c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97+0x54>)
    f014:	9b01      	ldr	r3, [sp, #4]
    f016:	9a00      	ldr	r2, [sp, #0]
    f018:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_97[u32CoreId]++;
    f01c:	4a06      	ldr	r2, [pc, #24]	; (f038 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97+0x50>)
    f01e:	9b01      	ldr	r3, [sp, #4]
    f020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f024:	1c5a      	adds	r2, r3, #1
    f026:	4904      	ldr	r1, [pc, #16]	; (f038 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_97+0x50>)
    f028:	9b01      	ldr	r3, [sp, #4]
    f02a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f02e:	bf00      	nop
    f030:	b003      	add	sp, #12
    f032:	f85d fb04 	ldr.w	pc, [sp], #4
    f036:	bf00      	nop
    f038:	1fff90b4 	.word	0x1fff90b4
    f03c:	1fff90b0 	.word	0x1fff90b0

0000f040 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97(void)
{
    f040:	b500      	push	{lr}
    f042:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f044:	f7f2 f946 	bl	12d4 <Sys_GetCoreID>
    f048:	4603      	mov	r3, r0
    f04a:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_97[u32CoreId]--;
    f04c:	4a0d      	ldr	r2, [pc, #52]	; (f084 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97+0x44>)
    f04e:	9b01      	ldr	r3, [sp, #4]
    f050:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f054:	1e5a      	subs	r2, r3, #1
    f056:	490b      	ldr	r1, [pc, #44]	; (f084 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97+0x44>)
    f058:	9b01      	ldr	r3, [sp, #4]
    f05a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_97[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_97[u32CoreId]))         /*if interrupts were enabled*/
    f05e:	4a0a      	ldr	r2, [pc, #40]	; (f088 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97+0x48>)
    f060:	9b01      	ldr	r3, [sp, #4]
    f062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f066:	f003 0301 	and.w	r3, r3, #1
    f06a:	2b00      	cmp	r3, #0
    f06c:	d106      	bne.n	f07c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97+0x3c>
    f06e:	4a05      	ldr	r2, [pc, #20]	; (f084 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97+0x44>)
    f070:	9b01      	ldr	r3, [sp, #4]
    f072:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f076:	2b00      	cmp	r3, #0
    f078:	d100      	bne.n	f07c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_97+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f07a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f07c:	bf00      	nop
    f07e:	b003      	add	sp, #12
    f080:	f85d fb04 	ldr.w	pc, [sp], #4
    f084:	1fff90b4 	.word	0x1fff90b4
    f088:	1fff90b0 	.word	0x1fff90b0

0000f08c <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98(void)
{
    f08c:	b500      	push	{lr}
    f08e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f090:	f7f2 f920 	bl	12d4 <Sys_GetCoreID>
    f094:	4603      	mov	r3, r0
    f096:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_98[u32CoreId])
    f098:	4a10      	ldr	r2, [pc, #64]	; (f0dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98+0x50>)
    f09a:	9b01      	ldr	r3, [sp, #4]
    f09c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f0a0:	2b00      	cmp	r3, #0
    f0a2:	d10d      	bne.n	f0c0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f0a4:	f7f2 f834 	bl	1110 <Adc_schm_read_msr>
    f0a8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f0aa:	9b00      	ldr	r3, [sp, #0]
    f0ac:	f003 0301 	and.w	r3, r3, #1
    f0b0:	2b00      	cmp	r3, #0
    f0b2:	d100      	bne.n	f0b6 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f0b4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_98[u32CoreId] = msr;
    f0b6:	490a      	ldr	r1, [pc, #40]	; (f0e0 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98+0x54>)
    f0b8:	9b01      	ldr	r3, [sp, #4]
    f0ba:	9a00      	ldr	r2, [sp, #0]
    f0bc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_98[u32CoreId]++;
    f0c0:	4a06      	ldr	r2, [pc, #24]	; (f0dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98+0x50>)
    f0c2:	9b01      	ldr	r3, [sp, #4]
    f0c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f0c8:	1c5a      	adds	r2, r3, #1
    f0ca:	4904      	ldr	r1, [pc, #16]	; (f0dc <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_98+0x50>)
    f0cc:	9b01      	ldr	r3, [sp, #4]
    f0ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f0d2:	bf00      	nop
    f0d4:	b003      	add	sp, #12
    f0d6:	f85d fb04 	ldr.w	pc, [sp], #4
    f0da:	bf00      	nop
    f0dc:	1fff90bc 	.word	0x1fff90bc
    f0e0:	1fff90b8 	.word	0x1fff90b8

0000f0e4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98(void)
{
    f0e4:	b500      	push	{lr}
    f0e6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f0e8:	f7f2 f8f4 	bl	12d4 <Sys_GetCoreID>
    f0ec:	4603      	mov	r3, r0
    f0ee:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_98[u32CoreId]--;
    f0f0:	4a0d      	ldr	r2, [pc, #52]	; (f128 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98+0x44>)
    f0f2:	9b01      	ldr	r3, [sp, #4]
    f0f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f0f8:	1e5a      	subs	r2, r3, #1
    f0fa:	490b      	ldr	r1, [pc, #44]	; (f128 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98+0x44>)
    f0fc:	9b01      	ldr	r3, [sp, #4]
    f0fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_98[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_98[u32CoreId]))         /*if interrupts were enabled*/
    f102:	4a0a      	ldr	r2, [pc, #40]	; (f12c <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98+0x48>)
    f104:	9b01      	ldr	r3, [sp, #4]
    f106:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f10a:	f003 0301 	and.w	r3, r3, #1
    f10e:	2b00      	cmp	r3, #0
    f110:	d106      	bne.n	f120 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98+0x3c>
    f112:	4a05      	ldr	r2, [pc, #20]	; (f128 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98+0x44>)
    f114:	9b01      	ldr	r3, [sp, #4]
    f116:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f11a:	2b00      	cmp	r3, #0
    f11c:	d100      	bne.n	f120 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_98+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f11e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f120:	bf00      	nop
    f122:	b003      	add	sp, #12
    f124:	f85d fb04 	ldr.w	pc, [sp], #4
    f128:	1fff90bc 	.word	0x1fff90bc
    f12c:	1fff90b8 	.word	0x1fff90b8

0000f130 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99>:

void SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99(void)
{
    f130:	b500      	push	{lr}
    f132:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f134:	f7f2 f8ce 	bl	12d4 <Sys_GetCoreID>
    f138:	4603      	mov	r3, r0
    f13a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_99[u32CoreId])
    f13c:	4a10      	ldr	r2, [pc, #64]	; (f180 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99+0x50>)
    f13e:	9b01      	ldr	r3, [sp, #4]
    f140:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f144:	2b00      	cmp	r3, #0
    f146:	d10d      	bne.n	f164 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Adc_schm_read_msr);
#else
        msr = Adc_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f148:	f7f1 ffe2 	bl	1110 <Adc_schm_read_msr>
    f14c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f14e:	9b00      	ldr	r3, [sp, #0]
    f150:	f003 0301 	and.w	r3, r3, #1
    f154:	2b00      	cmp	r3, #0
    f156:	d100      	bne.n	f15a <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f158:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_ADC_EXCLUSIVE_AREA_99[u32CoreId] = msr;
    f15a:	490a      	ldr	r1, [pc, #40]	; (f184 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99+0x54>)
    f15c:	9b01      	ldr	r3, [sp, #4]
    f15e:	9a00      	ldr	r2, [sp, #0]
    f160:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_ADC_EXCLUSIVE_AREA_99[u32CoreId]++;
    f164:	4a06      	ldr	r2, [pc, #24]	; (f180 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99+0x50>)
    f166:	9b01      	ldr	r3, [sp, #4]
    f168:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f16c:	1c5a      	adds	r2, r3, #1
    f16e:	4904      	ldr	r1, [pc, #16]	; (f180 <SchM_Enter_Adc_ADC_EXCLUSIVE_AREA_99+0x50>)
    f170:	9b01      	ldr	r3, [sp, #4]
    f172:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f176:	bf00      	nop
    f178:	b003      	add	sp, #12
    f17a:	f85d fb04 	ldr.w	pc, [sp], #4
    f17e:	bf00      	nop
    f180:	1fff90c4 	.word	0x1fff90c4
    f184:	1fff90c0 	.word	0x1fff90c0

0000f188 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99>:

void SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99(void)
{
    f188:	b500      	push	{lr}
    f18a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f18c:	f7f2 f8a2 	bl	12d4 <Sys_GetCoreID>
    f190:	4603      	mov	r3, r0
    f192:	9301      	str	r3, [sp, #4]

    reentry_guard_ADC_EXCLUSIVE_AREA_99[u32CoreId]--;
    f194:	4a0d      	ldr	r2, [pc, #52]	; (f1cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99+0x44>)
    f196:	9b01      	ldr	r3, [sp, #4]
    f198:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f19c:	1e5a      	subs	r2, r3, #1
    f19e:	490b      	ldr	r1, [pc, #44]	; (f1cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99+0x44>)
    f1a0:	9b01      	ldr	r3, [sp, #4]
    f1a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_ADC_EXCLUSIVE_AREA_99[u32CoreId]))&&(0UL == reentry_guard_ADC_EXCLUSIVE_AREA_99[u32CoreId]))         /*if interrupts were enabled*/
    f1a6:	4a0a      	ldr	r2, [pc, #40]	; (f1d0 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99+0x48>)
    f1a8:	9b01      	ldr	r3, [sp, #4]
    f1aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f1ae:	f003 0301 	and.w	r3, r3, #1
    f1b2:	2b00      	cmp	r3, #0
    f1b4:	d106      	bne.n	f1c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99+0x3c>
    f1b6:	4a05      	ldr	r2, [pc, #20]	; (f1cc <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99+0x44>)
    f1b8:	9b01      	ldr	r3, [sp, #4]
    f1ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f1be:	2b00      	cmp	r3, #0
    f1c0:	d100      	bne.n	f1c4 <SchM_Exit_Adc_ADC_EXCLUSIVE_AREA_99+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f1c2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f1c4:	bf00      	nop
    f1c6:	b003      	add	sp, #12
    f1c8:	f85d fb04 	ldr.w	pc, [sp], #4
    f1cc:	1fff90c4 	.word	0x1fff90c4
    f1d0:	1fff90c0 	.word	0x1fff90c0

0000f1d4 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00>:
==================================================================================================*/
#define RTE_START_SEC_CODE
#include "Rte_MemMap.h"

void SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00(void)
{
    f1d4:	b500      	push	{lr}
    f1d6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f1d8:	f7f2 f87c 	bl	12d4 <Sys_GetCoreID>
    f1dc:	4603      	mov	r3, r0
    f1de:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_00[u32CoreId])
    f1e0:	4a10      	ldr	r2, [pc, #64]	; (f224 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x50>)
    f1e2:	9b01      	ldr	r3, [sp, #4]
    f1e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f1e8:	2b00      	cmp	r3, #0
    f1ea:	d10d      	bne.n	f208 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Mcu_schm_read_msr);
#else
        msr = Mcu_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f1ec:	f7f1 ff99 	bl	1122 <Mcu_schm_read_msr>
    f1f0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f1f2:	9b00      	ldr	r3, [sp, #0]
    f1f4:	f003 0301 	and.w	r3, r3, #1
    f1f8:	2b00      	cmp	r3, #0
    f1fa:	d100      	bne.n	f1fe <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f1fc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_MCU_EXCLUSIVE_AREA_00[u32CoreId] = msr;
    f1fe:	490a      	ldr	r1, [pc, #40]	; (f228 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x54>)
    f200:	9b01      	ldr	r3, [sp, #4]
    f202:	9a00      	ldr	r2, [sp, #0]
    f204:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_MCU_EXCLUSIVE_AREA_00[u32CoreId]++;
    f208:	4a06      	ldr	r2, [pc, #24]	; (f224 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x50>)
    f20a:	9b01      	ldr	r3, [sp, #4]
    f20c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f210:	1c5a      	adds	r2, r3, #1
    f212:	4904      	ldr	r1, [pc, #16]	; (f224 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_00+0x50>)
    f214:	9b01      	ldr	r3, [sp, #4]
    f216:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f21a:	bf00      	nop
    f21c:	b003      	add	sp, #12
    f21e:	f85d fb04 	ldr.w	pc, [sp], #4
    f222:	bf00      	nop
    f224:	1fff90cc 	.word	0x1fff90cc
    f228:	1fff90c8 	.word	0x1fff90c8

0000f22c <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00>:

void SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00(void)
{
    f22c:	b500      	push	{lr}
    f22e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f230:	f7f2 f850 	bl	12d4 <Sys_GetCoreID>
    f234:	4603      	mov	r3, r0
    f236:	9301      	str	r3, [sp, #4]

    reentry_guard_MCU_EXCLUSIVE_AREA_00[u32CoreId]--;
    f238:	4a0d      	ldr	r2, [pc, #52]	; (f270 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x44>)
    f23a:	9b01      	ldr	r3, [sp, #4]
    f23c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f240:	1e5a      	subs	r2, r3, #1
    f242:	490b      	ldr	r1, [pc, #44]	; (f270 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x44>)
    f244:	9b01      	ldr	r3, [sp, #4]
    f246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_MCU_EXCLUSIVE_AREA_00[u32CoreId]))&&(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_00[u32CoreId]))         /*if interrupts were enabled*/
    f24a:	4a0a      	ldr	r2, [pc, #40]	; (f274 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x48>)
    f24c:	9b01      	ldr	r3, [sp, #4]
    f24e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f252:	f003 0301 	and.w	r3, r3, #1
    f256:	2b00      	cmp	r3, #0
    f258:	d106      	bne.n	f268 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x3c>
    f25a:	4a05      	ldr	r2, [pc, #20]	; (f270 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x44>)
    f25c:	9b01      	ldr	r3, [sp, #4]
    f25e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f262:	2b00      	cmp	r3, #0
    f264:	d100      	bne.n	f268 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_00+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f266:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f268:	bf00      	nop
    f26a:	b003      	add	sp, #12
    f26c:	f85d fb04 	ldr.w	pc, [sp], #4
    f270:	1fff90cc 	.word	0x1fff90cc
    f274:	1fff90c8 	.word	0x1fff90c8

0000f278 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01>:

void SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01(void)
{
    f278:	b500      	push	{lr}
    f27a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f27c:	f7f2 f82a 	bl	12d4 <Sys_GetCoreID>
    f280:	4603      	mov	r3, r0
    f282:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_01[u32CoreId])
    f284:	4a10      	ldr	r2, [pc, #64]	; (f2c8 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x50>)
    f286:	9b01      	ldr	r3, [sp, #4]
    f288:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f28c:	2b00      	cmp	r3, #0
    f28e:	d10d      	bne.n	f2ac <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Mcu_schm_read_msr);
#else
        msr = Mcu_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f290:	f7f1 ff47 	bl	1122 <Mcu_schm_read_msr>
    f294:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f296:	9b00      	ldr	r3, [sp, #0]
    f298:	f003 0301 	and.w	r3, r3, #1
    f29c:	2b00      	cmp	r3, #0
    f29e:	d100      	bne.n	f2a2 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f2a0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_MCU_EXCLUSIVE_AREA_01[u32CoreId] = msr;
    f2a2:	490a      	ldr	r1, [pc, #40]	; (f2cc <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x54>)
    f2a4:	9b01      	ldr	r3, [sp, #4]
    f2a6:	9a00      	ldr	r2, [sp, #0]
    f2a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_MCU_EXCLUSIVE_AREA_01[u32CoreId]++;
    f2ac:	4a06      	ldr	r2, [pc, #24]	; (f2c8 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x50>)
    f2ae:	9b01      	ldr	r3, [sp, #4]
    f2b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f2b4:	1c5a      	adds	r2, r3, #1
    f2b6:	4904      	ldr	r1, [pc, #16]	; (f2c8 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_01+0x50>)
    f2b8:	9b01      	ldr	r3, [sp, #4]
    f2ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f2be:	bf00      	nop
    f2c0:	b003      	add	sp, #12
    f2c2:	f85d fb04 	ldr.w	pc, [sp], #4
    f2c6:	bf00      	nop
    f2c8:	1fff90d4 	.word	0x1fff90d4
    f2cc:	1fff90d0 	.word	0x1fff90d0

0000f2d0 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01>:

void SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01(void)
{
    f2d0:	b500      	push	{lr}
    f2d2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f2d4:	f7f1 fffe 	bl	12d4 <Sys_GetCoreID>
    f2d8:	4603      	mov	r3, r0
    f2da:	9301      	str	r3, [sp, #4]

    reentry_guard_MCU_EXCLUSIVE_AREA_01[u32CoreId]--;
    f2dc:	4a0d      	ldr	r2, [pc, #52]	; (f314 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x44>)
    f2de:	9b01      	ldr	r3, [sp, #4]
    f2e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f2e4:	1e5a      	subs	r2, r3, #1
    f2e6:	490b      	ldr	r1, [pc, #44]	; (f314 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x44>)
    f2e8:	9b01      	ldr	r3, [sp, #4]
    f2ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_MCU_EXCLUSIVE_AREA_01[u32CoreId]))&&(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_01[u32CoreId]))         /*if interrupts were enabled*/
    f2ee:	4a0a      	ldr	r2, [pc, #40]	; (f318 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x48>)
    f2f0:	9b01      	ldr	r3, [sp, #4]
    f2f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f2f6:	f003 0301 	and.w	r3, r3, #1
    f2fa:	2b00      	cmp	r3, #0
    f2fc:	d106      	bne.n	f30c <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x3c>
    f2fe:	4a05      	ldr	r2, [pc, #20]	; (f314 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x44>)
    f300:	9b01      	ldr	r3, [sp, #4]
    f302:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f306:	2b00      	cmp	r3, #0
    f308:	d100      	bne.n	f30c <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_01+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f30a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f30c:	bf00      	nop
    f30e:	b003      	add	sp, #12
    f310:	f85d fb04 	ldr.w	pc, [sp], #4
    f314:	1fff90d4 	.word	0x1fff90d4
    f318:	1fff90d0 	.word	0x1fff90d0

0000f31c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02>:

void SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02(void)
{
    f31c:	b500      	push	{lr}
    f31e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f320:	f7f1 ffd8 	bl	12d4 <Sys_GetCoreID>
    f324:	4603      	mov	r3, r0
    f326:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_02[u32CoreId])
    f328:	4a10      	ldr	r2, [pc, #64]	; (f36c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x50>)
    f32a:	9b01      	ldr	r3, [sp, #4]
    f32c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f330:	2b00      	cmp	r3, #0
    f332:	d10d      	bne.n	f350 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Mcu_schm_read_msr);
#else
        msr = Mcu_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f334:	f7f1 fef5 	bl	1122 <Mcu_schm_read_msr>
    f338:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f33a:	9b00      	ldr	r3, [sp, #0]
    f33c:	f003 0301 	and.w	r3, r3, #1
    f340:	2b00      	cmp	r3, #0
    f342:	d100      	bne.n	f346 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f344:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_MCU_EXCLUSIVE_AREA_02[u32CoreId] = msr;
    f346:	490a      	ldr	r1, [pc, #40]	; (f370 <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x54>)
    f348:	9b01      	ldr	r3, [sp, #4]
    f34a:	9a00      	ldr	r2, [sp, #0]
    f34c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_MCU_EXCLUSIVE_AREA_02[u32CoreId]++;
    f350:	4a06      	ldr	r2, [pc, #24]	; (f36c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x50>)
    f352:	9b01      	ldr	r3, [sp, #4]
    f354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f358:	1c5a      	adds	r2, r3, #1
    f35a:	4904      	ldr	r1, [pc, #16]	; (f36c <SchM_Enter_Mcu_MCU_EXCLUSIVE_AREA_02+0x50>)
    f35c:	9b01      	ldr	r3, [sp, #4]
    f35e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f362:	bf00      	nop
    f364:	b003      	add	sp, #12
    f366:	f85d fb04 	ldr.w	pc, [sp], #4
    f36a:	bf00      	nop
    f36c:	1fff90dc 	.word	0x1fff90dc
    f370:	1fff90d8 	.word	0x1fff90d8

0000f374 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02>:

void SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02(void)
{
    f374:	b500      	push	{lr}
    f376:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f378:	f7f1 ffac 	bl	12d4 <Sys_GetCoreID>
    f37c:	4603      	mov	r3, r0
    f37e:	9301      	str	r3, [sp, #4]

    reentry_guard_MCU_EXCLUSIVE_AREA_02[u32CoreId]--;
    f380:	4a0d      	ldr	r2, [pc, #52]	; (f3b8 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x44>)
    f382:	9b01      	ldr	r3, [sp, #4]
    f384:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f388:	1e5a      	subs	r2, r3, #1
    f38a:	490b      	ldr	r1, [pc, #44]	; (f3b8 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x44>)
    f38c:	9b01      	ldr	r3, [sp, #4]
    f38e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_MCU_EXCLUSIVE_AREA_02[u32CoreId]))&&(0UL == reentry_guard_MCU_EXCLUSIVE_AREA_02[u32CoreId]))         /*if interrupts were enabled*/
    f392:	4a0a      	ldr	r2, [pc, #40]	; (f3bc <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x48>)
    f394:	9b01      	ldr	r3, [sp, #4]
    f396:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f39a:	f003 0301 	and.w	r3, r3, #1
    f39e:	2b00      	cmp	r3, #0
    f3a0:	d106      	bne.n	f3b0 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x3c>
    f3a2:	4a05      	ldr	r2, [pc, #20]	; (f3b8 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x44>)
    f3a4:	9b01      	ldr	r3, [sp, #4]
    f3a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f3aa:	2b00      	cmp	r3, #0
    f3ac:	d100      	bne.n	f3b0 <SchM_Exit_Mcu_MCU_EXCLUSIVE_AREA_02+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f3ae:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f3b0:	bf00      	nop
    f3b2:	b003      	add	sp, #12
    f3b4:	f85d fb04 	ldr.w	pc, [sp], #4
    f3b8:	1fff90dc 	.word	0x1fff90dc
    f3bc:	1fff90d8 	.word	0x1fff90d8

0000f3c0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00>:
==================================================================================================*/
#define RTE_START_SEC_CODE
#include "Rte_MemMap.h"

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00(void)
{
    f3c0:	b500      	push	{lr}
    f3c2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f3c4:	f7f1 ff86 	bl	12d4 <Sys_GetCoreID>
    f3c8:	4603      	mov	r3, r0
    f3ca:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId])
    f3cc:	4a10      	ldr	r2, [pc, #64]	; (f410 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x50>)
    f3ce:	9b01      	ldr	r3, [sp, #4]
    f3d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f3d4:	2b00      	cmp	r3, #0
    f3d6:	d10d      	bne.n	f3f4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f3d8:	f7f1 feac 	bl	1134 <Port_schm_read_msr>
    f3dc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f3de:	9b00      	ldr	r3, [sp, #0]
    f3e0:	f003 0301 	and.w	r3, r3, #1
    f3e4:	2b00      	cmp	r3, #0
    f3e6:	d100      	bne.n	f3ea <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f3e8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_00[u32CoreId] = msr;
    f3ea:	490a      	ldr	r1, [pc, #40]	; (f414 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x54>)
    f3ec:	9b01      	ldr	r3, [sp, #4]
    f3ee:	9a00      	ldr	r2, [sp, #0]
    f3f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId]++;
    f3f4:	4a06      	ldr	r2, [pc, #24]	; (f410 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x50>)
    f3f6:	9b01      	ldr	r3, [sp, #4]
    f3f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f3fc:	1c5a      	adds	r2, r3, #1
    f3fe:	4904      	ldr	r1, [pc, #16]	; (f410 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_00+0x50>)
    f400:	9b01      	ldr	r3, [sp, #4]
    f402:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f406:	bf00      	nop
    f408:	b003      	add	sp, #12
    f40a:	f85d fb04 	ldr.w	pc, [sp], #4
    f40e:	bf00      	nop
    f410:	1fff90e4 	.word	0x1fff90e4
    f414:	1fff90e0 	.word	0x1fff90e0

0000f418 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00(void)
{
    f418:	b500      	push	{lr}
    f41a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f41c:	f7f1 ff5a 	bl	12d4 <Sys_GetCoreID>
    f420:	4603      	mov	r3, r0
    f422:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId]--;
    f424:	4a0d      	ldr	r2, [pc, #52]	; (f45c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x44>)
    f426:	9b01      	ldr	r3, [sp, #4]
    f428:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f42c:	1e5a      	subs	r2, r3, #1
    f42e:	490b      	ldr	r1, [pc, #44]	; (f45c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x44>)
    f430:	9b01      	ldr	r3, [sp, #4]
    f432:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_00[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_00[u32CoreId]))         /*if interrupts were enabled*/
    f436:	4a0a      	ldr	r2, [pc, #40]	; (f460 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x48>)
    f438:	9b01      	ldr	r3, [sp, #4]
    f43a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f43e:	f003 0301 	and.w	r3, r3, #1
    f442:	2b00      	cmp	r3, #0
    f444:	d106      	bne.n	f454 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x3c>
    f446:	4a05      	ldr	r2, [pc, #20]	; (f45c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x44>)
    f448:	9b01      	ldr	r3, [sp, #4]
    f44a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f44e:	2b00      	cmp	r3, #0
    f450:	d100      	bne.n	f454 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_00+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f452:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f454:	bf00      	nop
    f456:	b003      	add	sp, #12
    f458:	f85d fb04 	ldr.w	pc, [sp], #4
    f45c:	1fff90e4 	.word	0x1fff90e4
    f460:	1fff90e0 	.word	0x1fff90e0

0000f464 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01(void)
{
    f464:	b500      	push	{lr}
    f466:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f468:	f7f1 ff34 	bl	12d4 <Sys_GetCoreID>
    f46c:	4603      	mov	r3, r0
    f46e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId])
    f470:	4a10      	ldr	r2, [pc, #64]	; (f4b4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x50>)
    f472:	9b01      	ldr	r3, [sp, #4]
    f474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f478:	2b00      	cmp	r3, #0
    f47a:	d10d      	bne.n	f498 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f47c:	f7f1 fe5a 	bl	1134 <Port_schm_read_msr>
    f480:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f482:	9b00      	ldr	r3, [sp, #0]
    f484:	f003 0301 	and.w	r3, r3, #1
    f488:	2b00      	cmp	r3, #0
    f48a:	d100      	bne.n	f48e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f48c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_01[u32CoreId] = msr;
    f48e:	490a      	ldr	r1, [pc, #40]	; (f4b8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x54>)
    f490:	9b01      	ldr	r3, [sp, #4]
    f492:	9a00      	ldr	r2, [sp, #0]
    f494:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId]++;
    f498:	4a06      	ldr	r2, [pc, #24]	; (f4b4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x50>)
    f49a:	9b01      	ldr	r3, [sp, #4]
    f49c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f4a0:	1c5a      	adds	r2, r3, #1
    f4a2:	4904      	ldr	r1, [pc, #16]	; (f4b4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_01+0x50>)
    f4a4:	9b01      	ldr	r3, [sp, #4]
    f4a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f4aa:	bf00      	nop
    f4ac:	b003      	add	sp, #12
    f4ae:	f85d fb04 	ldr.w	pc, [sp], #4
    f4b2:	bf00      	nop
    f4b4:	1fff90ec 	.word	0x1fff90ec
    f4b8:	1fff90e8 	.word	0x1fff90e8

0000f4bc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01(void)
{
    f4bc:	b500      	push	{lr}
    f4be:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f4c0:	f7f1 ff08 	bl	12d4 <Sys_GetCoreID>
    f4c4:	4603      	mov	r3, r0
    f4c6:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId]--;
    f4c8:	4a0d      	ldr	r2, [pc, #52]	; (f500 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x44>)
    f4ca:	9b01      	ldr	r3, [sp, #4]
    f4cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f4d0:	1e5a      	subs	r2, r3, #1
    f4d2:	490b      	ldr	r1, [pc, #44]	; (f500 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x44>)
    f4d4:	9b01      	ldr	r3, [sp, #4]
    f4d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_01[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_01[u32CoreId]))         /*if interrupts were enabled*/
    f4da:	4a0a      	ldr	r2, [pc, #40]	; (f504 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x48>)
    f4dc:	9b01      	ldr	r3, [sp, #4]
    f4de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f4e2:	f003 0301 	and.w	r3, r3, #1
    f4e6:	2b00      	cmp	r3, #0
    f4e8:	d106      	bne.n	f4f8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x3c>
    f4ea:	4a05      	ldr	r2, [pc, #20]	; (f500 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x44>)
    f4ec:	9b01      	ldr	r3, [sp, #4]
    f4ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f4f2:	2b00      	cmp	r3, #0
    f4f4:	d100      	bne.n	f4f8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_01+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f4f6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f4f8:	bf00      	nop
    f4fa:	b003      	add	sp, #12
    f4fc:	f85d fb04 	ldr.w	pc, [sp], #4
    f500:	1fff90ec 	.word	0x1fff90ec
    f504:	1fff90e8 	.word	0x1fff90e8

0000f508 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02(void)
{
    f508:	b500      	push	{lr}
    f50a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f50c:	f7f1 fee2 	bl	12d4 <Sys_GetCoreID>
    f510:	4603      	mov	r3, r0
    f512:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId])
    f514:	4a10      	ldr	r2, [pc, #64]	; (f558 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x50>)
    f516:	9b01      	ldr	r3, [sp, #4]
    f518:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f51c:	2b00      	cmp	r3, #0
    f51e:	d10d      	bne.n	f53c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f520:	f7f1 fe08 	bl	1134 <Port_schm_read_msr>
    f524:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f526:	9b00      	ldr	r3, [sp, #0]
    f528:	f003 0301 	and.w	r3, r3, #1
    f52c:	2b00      	cmp	r3, #0
    f52e:	d100      	bne.n	f532 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f530:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_02[u32CoreId] = msr;
    f532:	490a      	ldr	r1, [pc, #40]	; (f55c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x54>)
    f534:	9b01      	ldr	r3, [sp, #4]
    f536:	9a00      	ldr	r2, [sp, #0]
    f538:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId]++;
    f53c:	4a06      	ldr	r2, [pc, #24]	; (f558 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x50>)
    f53e:	9b01      	ldr	r3, [sp, #4]
    f540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f544:	1c5a      	adds	r2, r3, #1
    f546:	4904      	ldr	r1, [pc, #16]	; (f558 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_02+0x50>)
    f548:	9b01      	ldr	r3, [sp, #4]
    f54a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f54e:	bf00      	nop
    f550:	b003      	add	sp, #12
    f552:	f85d fb04 	ldr.w	pc, [sp], #4
    f556:	bf00      	nop
    f558:	1fff90f4 	.word	0x1fff90f4
    f55c:	1fff90f0 	.word	0x1fff90f0

0000f560 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02(void)
{
    f560:	b500      	push	{lr}
    f562:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f564:	f7f1 feb6 	bl	12d4 <Sys_GetCoreID>
    f568:	4603      	mov	r3, r0
    f56a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId]--;
    f56c:	4a0d      	ldr	r2, [pc, #52]	; (f5a4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x44>)
    f56e:	9b01      	ldr	r3, [sp, #4]
    f570:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f574:	1e5a      	subs	r2, r3, #1
    f576:	490b      	ldr	r1, [pc, #44]	; (f5a4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x44>)
    f578:	9b01      	ldr	r3, [sp, #4]
    f57a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_02[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_02[u32CoreId]))         /*if interrupts were enabled*/
    f57e:	4a0a      	ldr	r2, [pc, #40]	; (f5a8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x48>)
    f580:	9b01      	ldr	r3, [sp, #4]
    f582:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f586:	f003 0301 	and.w	r3, r3, #1
    f58a:	2b00      	cmp	r3, #0
    f58c:	d106      	bne.n	f59c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x3c>
    f58e:	4a05      	ldr	r2, [pc, #20]	; (f5a4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x44>)
    f590:	9b01      	ldr	r3, [sp, #4]
    f592:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f596:	2b00      	cmp	r3, #0
    f598:	d100      	bne.n	f59c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_02+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f59a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f59c:	bf00      	nop
    f59e:	b003      	add	sp, #12
    f5a0:	f85d fb04 	ldr.w	pc, [sp], #4
    f5a4:	1fff90f4 	.word	0x1fff90f4
    f5a8:	1fff90f0 	.word	0x1fff90f0

0000f5ac <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03(void)
{
    f5ac:	b500      	push	{lr}
    f5ae:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f5b0:	f7f1 fe90 	bl	12d4 <Sys_GetCoreID>
    f5b4:	4603      	mov	r3, r0
    f5b6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId])
    f5b8:	4a10      	ldr	r2, [pc, #64]	; (f5fc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x50>)
    f5ba:	9b01      	ldr	r3, [sp, #4]
    f5bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f5c0:	2b00      	cmp	r3, #0
    f5c2:	d10d      	bne.n	f5e0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f5c4:	f7f1 fdb6 	bl	1134 <Port_schm_read_msr>
    f5c8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f5ca:	9b00      	ldr	r3, [sp, #0]
    f5cc:	f003 0301 	and.w	r3, r3, #1
    f5d0:	2b00      	cmp	r3, #0
    f5d2:	d100      	bne.n	f5d6 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f5d4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_03[u32CoreId] = msr;
    f5d6:	490a      	ldr	r1, [pc, #40]	; (f600 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x54>)
    f5d8:	9b01      	ldr	r3, [sp, #4]
    f5da:	9a00      	ldr	r2, [sp, #0]
    f5dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId]++;
    f5e0:	4a06      	ldr	r2, [pc, #24]	; (f5fc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x50>)
    f5e2:	9b01      	ldr	r3, [sp, #4]
    f5e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f5e8:	1c5a      	adds	r2, r3, #1
    f5ea:	4904      	ldr	r1, [pc, #16]	; (f5fc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_03+0x50>)
    f5ec:	9b01      	ldr	r3, [sp, #4]
    f5ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f5f2:	bf00      	nop
    f5f4:	b003      	add	sp, #12
    f5f6:	f85d fb04 	ldr.w	pc, [sp], #4
    f5fa:	bf00      	nop
    f5fc:	1fff90fc 	.word	0x1fff90fc
    f600:	1fff90f8 	.word	0x1fff90f8

0000f604 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03(void)
{
    f604:	b500      	push	{lr}
    f606:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f608:	f7f1 fe64 	bl	12d4 <Sys_GetCoreID>
    f60c:	4603      	mov	r3, r0
    f60e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId]--;
    f610:	4a0d      	ldr	r2, [pc, #52]	; (f648 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x44>)
    f612:	9b01      	ldr	r3, [sp, #4]
    f614:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f618:	1e5a      	subs	r2, r3, #1
    f61a:	490b      	ldr	r1, [pc, #44]	; (f648 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x44>)
    f61c:	9b01      	ldr	r3, [sp, #4]
    f61e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_03[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_03[u32CoreId]))         /*if interrupts were enabled*/
    f622:	4a0a      	ldr	r2, [pc, #40]	; (f64c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x48>)
    f624:	9b01      	ldr	r3, [sp, #4]
    f626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f62a:	f003 0301 	and.w	r3, r3, #1
    f62e:	2b00      	cmp	r3, #0
    f630:	d106      	bne.n	f640 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x3c>
    f632:	4a05      	ldr	r2, [pc, #20]	; (f648 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x44>)
    f634:	9b01      	ldr	r3, [sp, #4]
    f636:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f63a:	2b00      	cmp	r3, #0
    f63c:	d100      	bne.n	f640 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_03+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f63e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f640:	bf00      	nop
    f642:	b003      	add	sp, #12
    f644:	f85d fb04 	ldr.w	pc, [sp], #4
    f648:	1fff90fc 	.word	0x1fff90fc
    f64c:	1fff90f8 	.word	0x1fff90f8

0000f650 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04(void)
{
    f650:	b500      	push	{lr}
    f652:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f654:	f7f1 fe3e 	bl	12d4 <Sys_GetCoreID>
    f658:	4603      	mov	r3, r0
    f65a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId])
    f65c:	4a10      	ldr	r2, [pc, #64]	; (f6a0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x50>)
    f65e:	9b01      	ldr	r3, [sp, #4]
    f660:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f664:	2b00      	cmp	r3, #0
    f666:	d10d      	bne.n	f684 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f668:	f7f1 fd64 	bl	1134 <Port_schm_read_msr>
    f66c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f66e:	9b00      	ldr	r3, [sp, #0]
    f670:	f003 0301 	and.w	r3, r3, #1
    f674:	2b00      	cmp	r3, #0
    f676:	d100      	bne.n	f67a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f678:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_04[u32CoreId] = msr;
    f67a:	490a      	ldr	r1, [pc, #40]	; (f6a4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x54>)
    f67c:	9b01      	ldr	r3, [sp, #4]
    f67e:	9a00      	ldr	r2, [sp, #0]
    f680:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId]++;
    f684:	4a06      	ldr	r2, [pc, #24]	; (f6a0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x50>)
    f686:	9b01      	ldr	r3, [sp, #4]
    f688:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f68c:	1c5a      	adds	r2, r3, #1
    f68e:	4904      	ldr	r1, [pc, #16]	; (f6a0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_04+0x50>)
    f690:	9b01      	ldr	r3, [sp, #4]
    f692:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f696:	bf00      	nop
    f698:	b003      	add	sp, #12
    f69a:	f85d fb04 	ldr.w	pc, [sp], #4
    f69e:	bf00      	nop
    f6a0:	1fff9104 	.word	0x1fff9104
    f6a4:	1fff9100 	.word	0x1fff9100

0000f6a8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04(void)
{
    f6a8:	b500      	push	{lr}
    f6aa:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f6ac:	f7f1 fe12 	bl	12d4 <Sys_GetCoreID>
    f6b0:	4603      	mov	r3, r0
    f6b2:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId]--;
    f6b4:	4a0d      	ldr	r2, [pc, #52]	; (f6ec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x44>)
    f6b6:	9b01      	ldr	r3, [sp, #4]
    f6b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f6bc:	1e5a      	subs	r2, r3, #1
    f6be:	490b      	ldr	r1, [pc, #44]	; (f6ec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x44>)
    f6c0:	9b01      	ldr	r3, [sp, #4]
    f6c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_04[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_04[u32CoreId]))         /*if interrupts were enabled*/
    f6c6:	4a0a      	ldr	r2, [pc, #40]	; (f6f0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x48>)
    f6c8:	9b01      	ldr	r3, [sp, #4]
    f6ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f6ce:	f003 0301 	and.w	r3, r3, #1
    f6d2:	2b00      	cmp	r3, #0
    f6d4:	d106      	bne.n	f6e4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x3c>
    f6d6:	4a05      	ldr	r2, [pc, #20]	; (f6ec <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x44>)
    f6d8:	9b01      	ldr	r3, [sp, #4]
    f6da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f6de:	2b00      	cmp	r3, #0
    f6e0:	d100      	bne.n	f6e4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_04+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f6e2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f6e4:	bf00      	nop
    f6e6:	b003      	add	sp, #12
    f6e8:	f85d fb04 	ldr.w	pc, [sp], #4
    f6ec:	1fff9104 	.word	0x1fff9104
    f6f0:	1fff9100 	.word	0x1fff9100

0000f6f4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05(void)
{
    f6f4:	b500      	push	{lr}
    f6f6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f6f8:	f7f1 fdec 	bl	12d4 <Sys_GetCoreID>
    f6fc:	4603      	mov	r3, r0
    f6fe:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId])
    f700:	4a10      	ldr	r2, [pc, #64]	; (f744 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x50>)
    f702:	9b01      	ldr	r3, [sp, #4]
    f704:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f708:	2b00      	cmp	r3, #0
    f70a:	d10d      	bne.n	f728 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f70c:	f7f1 fd12 	bl	1134 <Port_schm_read_msr>
    f710:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f712:	9b00      	ldr	r3, [sp, #0]
    f714:	f003 0301 	and.w	r3, r3, #1
    f718:	2b00      	cmp	r3, #0
    f71a:	d100      	bne.n	f71e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f71c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_05[u32CoreId] = msr;
    f71e:	490a      	ldr	r1, [pc, #40]	; (f748 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x54>)
    f720:	9b01      	ldr	r3, [sp, #4]
    f722:	9a00      	ldr	r2, [sp, #0]
    f724:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId]++;
    f728:	4a06      	ldr	r2, [pc, #24]	; (f744 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x50>)
    f72a:	9b01      	ldr	r3, [sp, #4]
    f72c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f730:	1c5a      	adds	r2, r3, #1
    f732:	4904      	ldr	r1, [pc, #16]	; (f744 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_05+0x50>)
    f734:	9b01      	ldr	r3, [sp, #4]
    f736:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f73a:	bf00      	nop
    f73c:	b003      	add	sp, #12
    f73e:	f85d fb04 	ldr.w	pc, [sp], #4
    f742:	bf00      	nop
    f744:	1fff910c 	.word	0x1fff910c
    f748:	1fff9108 	.word	0x1fff9108

0000f74c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05(void)
{
    f74c:	b500      	push	{lr}
    f74e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f750:	f7f1 fdc0 	bl	12d4 <Sys_GetCoreID>
    f754:	4603      	mov	r3, r0
    f756:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId]--;
    f758:	4a0d      	ldr	r2, [pc, #52]	; (f790 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x44>)
    f75a:	9b01      	ldr	r3, [sp, #4]
    f75c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f760:	1e5a      	subs	r2, r3, #1
    f762:	490b      	ldr	r1, [pc, #44]	; (f790 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x44>)
    f764:	9b01      	ldr	r3, [sp, #4]
    f766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_05[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_05[u32CoreId]))         /*if interrupts were enabled*/
    f76a:	4a0a      	ldr	r2, [pc, #40]	; (f794 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x48>)
    f76c:	9b01      	ldr	r3, [sp, #4]
    f76e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f772:	f003 0301 	and.w	r3, r3, #1
    f776:	2b00      	cmp	r3, #0
    f778:	d106      	bne.n	f788 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x3c>
    f77a:	4a05      	ldr	r2, [pc, #20]	; (f790 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x44>)
    f77c:	9b01      	ldr	r3, [sp, #4]
    f77e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f782:	2b00      	cmp	r3, #0
    f784:	d100      	bne.n	f788 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_05+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f786:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f788:	bf00      	nop
    f78a:	b003      	add	sp, #12
    f78c:	f85d fb04 	ldr.w	pc, [sp], #4
    f790:	1fff910c 	.word	0x1fff910c
    f794:	1fff9108 	.word	0x1fff9108

0000f798 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06(void)
{
    f798:	b500      	push	{lr}
    f79a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f79c:	f7f1 fd9a 	bl	12d4 <Sys_GetCoreID>
    f7a0:	4603      	mov	r3, r0
    f7a2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId])
    f7a4:	4a10      	ldr	r2, [pc, #64]	; (f7e8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x50>)
    f7a6:	9b01      	ldr	r3, [sp, #4]
    f7a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f7ac:	2b00      	cmp	r3, #0
    f7ae:	d10d      	bne.n	f7cc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f7b0:	f7f1 fcc0 	bl	1134 <Port_schm_read_msr>
    f7b4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f7b6:	9b00      	ldr	r3, [sp, #0]
    f7b8:	f003 0301 	and.w	r3, r3, #1
    f7bc:	2b00      	cmp	r3, #0
    f7be:	d100      	bne.n	f7c2 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f7c0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_06[u32CoreId] = msr;
    f7c2:	490a      	ldr	r1, [pc, #40]	; (f7ec <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x54>)
    f7c4:	9b01      	ldr	r3, [sp, #4]
    f7c6:	9a00      	ldr	r2, [sp, #0]
    f7c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId]++;
    f7cc:	4a06      	ldr	r2, [pc, #24]	; (f7e8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x50>)
    f7ce:	9b01      	ldr	r3, [sp, #4]
    f7d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f7d4:	1c5a      	adds	r2, r3, #1
    f7d6:	4904      	ldr	r1, [pc, #16]	; (f7e8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_06+0x50>)
    f7d8:	9b01      	ldr	r3, [sp, #4]
    f7da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f7de:	bf00      	nop
    f7e0:	b003      	add	sp, #12
    f7e2:	f85d fb04 	ldr.w	pc, [sp], #4
    f7e6:	bf00      	nop
    f7e8:	1fff9114 	.word	0x1fff9114
    f7ec:	1fff9110 	.word	0x1fff9110

0000f7f0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06(void)
{
    f7f0:	b500      	push	{lr}
    f7f2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f7f4:	f7f1 fd6e 	bl	12d4 <Sys_GetCoreID>
    f7f8:	4603      	mov	r3, r0
    f7fa:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId]--;
    f7fc:	4a0d      	ldr	r2, [pc, #52]	; (f834 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x44>)
    f7fe:	9b01      	ldr	r3, [sp, #4]
    f800:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f804:	1e5a      	subs	r2, r3, #1
    f806:	490b      	ldr	r1, [pc, #44]	; (f834 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x44>)
    f808:	9b01      	ldr	r3, [sp, #4]
    f80a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_06[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_06[u32CoreId]))         /*if interrupts were enabled*/
    f80e:	4a0a      	ldr	r2, [pc, #40]	; (f838 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x48>)
    f810:	9b01      	ldr	r3, [sp, #4]
    f812:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f816:	f003 0301 	and.w	r3, r3, #1
    f81a:	2b00      	cmp	r3, #0
    f81c:	d106      	bne.n	f82c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x3c>
    f81e:	4a05      	ldr	r2, [pc, #20]	; (f834 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x44>)
    f820:	9b01      	ldr	r3, [sp, #4]
    f822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f826:	2b00      	cmp	r3, #0
    f828:	d100      	bne.n	f82c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_06+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f82a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f82c:	bf00      	nop
    f82e:	b003      	add	sp, #12
    f830:	f85d fb04 	ldr.w	pc, [sp], #4
    f834:	1fff9114 	.word	0x1fff9114
    f838:	1fff9110 	.word	0x1fff9110

0000f83c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07(void)
{
    f83c:	b500      	push	{lr}
    f83e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f840:	f7f1 fd48 	bl	12d4 <Sys_GetCoreID>
    f844:	4603      	mov	r3, r0
    f846:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId])
    f848:	4a10      	ldr	r2, [pc, #64]	; (f88c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x50>)
    f84a:	9b01      	ldr	r3, [sp, #4]
    f84c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f850:	2b00      	cmp	r3, #0
    f852:	d10d      	bne.n	f870 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f854:	f7f1 fc6e 	bl	1134 <Port_schm_read_msr>
    f858:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f85a:	9b00      	ldr	r3, [sp, #0]
    f85c:	f003 0301 	and.w	r3, r3, #1
    f860:	2b00      	cmp	r3, #0
    f862:	d100      	bne.n	f866 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f864:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_07[u32CoreId] = msr;
    f866:	490a      	ldr	r1, [pc, #40]	; (f890 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x54>)
    f868:	9b01      	ldr	r3, [sp, #4]
    f86a:	9a00      	ldr	r2, [sp, #0]
    f86c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId]++;
    f870:	4a06      	ldr	r2, [pc, #24]	; (f88c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x50>)
    f872:	9b01      	ldr	r3, [sp, #4]
    f874:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f878:	1c5a      	adds	r2, r3, #1
    f87a:	4904      	ldr	r1, [pc, #16]	; (f88c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_07+0x50>)
    f87c:	9b01      	ldr	r3, [sp, #4]
    f87e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f882:	bf00      	nop
    f884:	b003      	add	sp, #12
    f886:	f85d fb04 	ldr.w	pc, [sp], #4
    f88a:	bf00      	nop
    f88c:	1fff911c 	.word	0x1fff911c
    f890:	1fff9118 	.word	0x1fff9118

0000f894 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07(void)
{
    f894:	b500      	push	{lr}
    f896:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f898:	f7f1 fd1c 	bl	12d4 <Sys_GetCoreID>
    f89c:	4603      	mov	r3, r0
    f89e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId]--;
    f8a0:	4a0d      	ldr	r2, [pc, #52]	; (f8d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x44>)
    f8a2:	9b01      	ldr	r3, [sp, #4]
    f8a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f8a8:	1e5a      	subs	r2, r3, #1
    f8aa:	490b      	ldr	r1, [pc, #44]	; (f8d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x44>)
    f8ac:	9b01      	ldr	r3, [sp, #4]
    f8ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_07[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_07[u32CoreId]))         /*if interrupts were enabled*/
    f8b2:	4a0a      	ldr	r2, [pc, #40]	; (f8dc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x48>)
    f8b4:	9b01      	ldr	r3, [sp, #4]
    f8b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f8ba:	f003 0301 	and.w	r3, r3, #1
    f8be:	2b00      	cmp	r3, #0
    f8c0:	d106      	bne.n	f8d0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x3c>
    f8c2:	4a05      	ldr	r2, [pc, #20]	; (f8d8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x44>)
    f8c4:	9b01      	ldr	r3, [sp, #4]
    f8c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f8ca:	2b00      	cmp	r3, #0
    f8cc:	d100      	bne.n	f8d0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_07+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f8ce:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f8d0:	bf00      	nop
    f8d2:	b003      	add	sp, #12
    f8d4:	f85d fb04 	ldr.w	pc, [sp], #4
    f8d8:	1fff911c 	.word	0x1fff911c
    f8dc:	1fff9118 	.word	0x1fff9118

0000f8e0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08(void)
{
    f8e0:	b500      	push	{lr}
    f8e2:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f8e4:	f7f1 fcf6 	bl	12d4 <Sys_GetCoreID>
    f8e8:	4603      	mov	r3, r0
    f8ea:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId])
    f8ec:	4a10      	ldr	r2, [pc, #64]	; (f930 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x50>)
    f8ee:	9b01      	ldr	r3, [sp, #4]
    f8f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f8f4:	2b00      	cmp	r3, #0
    f8f6:	d10d      	bne.n	f914 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f8f8:	f7f1 fc1c 	bl	1134 <Port_schm_read_msr>
    f8fc:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f8fe:	9b00      	ldr	r3, [sp, #0]
    f900:	f003 0301 	and.w	r3, r3, #1
    f904:	2b00      	cmp	r3, #0
    f906:	d100      	bne.n	f90a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f908:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_08[u32CoreId] = msr;
    f90a:	490a      	ldr	r1, [pc, #40]	; (f934 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x54>)
    f90c:	9b01      	ldr	r3, [sp, #4]
    f90e:	9a00      	ldr	r2, [sp, #0]
    f910:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId]++;
    f914:	4a06      	ldr	r2, [pc, #24]	; (f930 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x50>)
    f916:	9b01      	ldr	r3, [sp, #4]
    f918:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f91c:	1c5a      	adds	r2, r3, #1
    f91e:	4904      	ldr	r1, [pc, #16]	; (f930 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_08+0x50>)
    f920:	9b01      	ldr	r3, [sp, #4]
    f922:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f926:	bf00      	nop
    f928:	b003      	add	sp, #12
    f92a:	f85d fb04 	ldr.w	pc, [sp], #4
    f92e:	bf00      	nop
    f930:	1fff9124 	.word	0x1fff9124
    f934:	1fff9120 	.word	0x1fff9120

0000f938 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08(void)
{
    f938:	b500      	push	{lr}
    f93a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f93c:	f7f1 fcca 	bl	12d4 <Sys_GetCoreID>
    f940:	4603      	mov	r3, r0
    f942:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId]--;
    f944:	4a0d      	ldr	r2, [pc, #52]	; (f97c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x44>)
    f946:	9b01      	ldr	r3, [sp, #4]
    f948:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f94c:	1e5a      	subs	r2, r3, #1
    f94e:	490b      	ldr	r1, [pc, #44]	; (f97c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x44>)
    f950:	9b01      	ldr	r3, [sp, #4]
    f952:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_08[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_08[u32CoreId]))         /*if interrupts were enabled*/
    f956:	4a0a      	ldr	r2, [pc, #40]	; (f980 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x48>)
    f958:	9b01      	ldr	r3, [sp, #4]
    f95a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f95e:	f003 0301 	and.w	r3, r3, #1
    f962:	2b00      	cmp	r3, #0
    f964:	d106      	bne.n	f974 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x3c>
    f966:	4a05      	ldr	r2, [pc, #20]	; (f97c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x44>)
    f968:	9b01      	ldr	r3, [sp, #4]
    f96a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f96e:	2b00      	cmp	r3, #0
    f970:	d100      	bne.n	f974 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_08+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    f972:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    f974:	bf00      	nop
    f976:	b003      	add	sp, #12
    f978:	f85d fb04 	ldr.w	pc, [sp], #4
    f97c:	1fff9124 	.word	0x1fff9124
    f980:	1fff9120 	.word	0x1fff9120

0000f984 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09(void)
{
    f984:	b500      	push	{lr}
    f986:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f988:	f7f1 fca4 	bl	12d4 <Sys_GetCoreID>
    f98c:	4603      	mov	r3, r0
    f98e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId])
    f990:	4a10      	ldr	r2, [pc, #64]	; (f9d4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x50>)
    f992:	9b01      	ldr	r3, [sp, #4]
    f994:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f998:	2b00      	cmp	r3, #0
    f99a:	d10d      	bne.n	f9b8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    f99c:	f7f1 fbca 	bl	1134 <Port_schm_read_msr>
    f9a0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    f9a2:	9b00      	ldr	r3, [sp, #0]
    f9a4:	f003 0301 	and.w	r3, r3, #1
    f9a8:	2b00      	cmp	r3, #0
    f9aa:	d100      	bne.n	f9ae <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    f9ac:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_09[u32CoreId] = msr;
    f9ae:	490a      	ldr	r1, [pc, #40]	; (f9d8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x54>)
    f9b0:	9b01      	ldr	r3, [sp, #4]
    f9b2:	9a00      	ldr	r2, [sp, #0]
    f9b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId]++;
    f9b8:	4a06      	ldr	r2, [pc, #24]	; (f9d4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x50>)
    f9ba:	9b01      	ldr	r3, [sp, #4]
    f9bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f9c0:	1c5a      	adds	r2, r3, #1
    f9c2:	4904      	ldr	r1, [pc, #16]	; (f9d4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_09+0x50>)
    f9c4:	9b01      	ldr	r3, [sp, #4]
    f9c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    f9ca:	bf00      	nop
    f9cc:	b003      	add	sp, #12
    f9ce:	f85d fb04 	ldr.w	pc, [sp], #4
    f9d2:	bf00      	nop
    f9d4:	1fff912c 	.word	0x1fff912c
    f9d8:	1fff9128 	.word	0x1fff9128

0000f9dc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09(void)
{
    f9dc:	b500      	push	{lr}
    f9de:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    f9e0:	f7f1 fc78 	bl	12d4 <Sys_GetCoreID>
    f9e4:	4603      	mov	r3, r0
    f9e6:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId]--;
    f9e8:	4a0d      	ldr	r2, [pc, #52]	; (fa20 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x44>)
    f9ea:	9b01      	ldr	r3, [sp, #4]
    f9ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    f9f0:	1e5a      	subs	r2, r3, #1
    f9f2:	490b      	ldr	r1, [pc, #44]	; (fa20 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x44>)
    f9f4:	9b01      	ldr	r3, [sp, #4]
    f9f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_09[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_09[u32CoreId]))         /*if interrupts were enabled*/
    f9fa:	4a0a      	ldr	r2, [pc, #40]	; (fa24 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x48>)
    f9fc:	9b01      	ldr	r3, [sp, #4]
    f9fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fa02:	f003 0301 	and.w	r3, r3, #1
    fa06:	2b00      	cmp	r3, #0
    fa08:	d106      	bne.n	fa18 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x3c>
    fa0a:	4a05      	ldr	r2, [pc, #20]	; (fa20 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x44>)
    fa0c:	9b01      	ldr	r3, [sp, #4]
    fa0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fa12:	2b00      	cmp	r3, #0
    fa14:	d100      	bne.n	fa18 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_09+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    fa16:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    fa18:	bf00      	nop
    fa1a:	b003      	add	sp, #12
    fa1c:	f85d fb04 	ldr.w	pc, [sp], #4
    fa20:	1fff912c 	.word	0x1fff912c
    fa24:	1fff9128 	.word	0x1fff9128

0000fa28 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10(void)
{
    fa28:	b500      	push	{lr}
    fa2a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fa2c:	f7f1 fc52 	bl	12d4 <Sys_GetCoreID>
    fa30:	4603      	mov	r3, r0
    fa32:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId])
    fa34:	4a10      	ldr	r2, [pc, #64]	; (fa78 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x50>)
    fa36:	9b01      	ldr	r3, [sp, #4]
    fa38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fa3c:	2b00      	cmp	r3, #0
    fa3e:	d10d      	bne.n	fa5c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    fa40:	f7f1 fb78 	bl	1134 <Port_schm_read_msr>
    fa44:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    fa46:	9b00      	ldr	r3, [sp, #0]
    fa48:	f003 0301 	and.w	r3, r3, #1
    fa4c:	2b00      	cmp	r3, #0
    fa4e:	d100      	bne.n	fa52 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    fa50:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_10[u32CoreId] = msr;
    fa52:	490a      	ldr	r1, [pc, #40]	; (fa7c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x54>)
    fa54:	9b01      	ldr	r3, [sp, #4]
    fa56:	9a00      	ldr	r2, [sp, #0]
    fa58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId]++;
    fa5c:	4a06      	ldr	r2, [pc, #24]	; (fa78 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x50>)
    fa5e:	9b01      	ldr	r3, [sp, #4]
    fa60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fa64:	1c5a      	adds	r2, r3, #1
    fa66:	4904      	ldr	r1, [pc, #16]	; (fa78 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_10+0x50>)
    fa68:	9b01      	ldr	r3, [sp, #4]
    fa6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    fa6e:	bf00      	nop
    fa70:	b003      	add	sp, #12
    fa72:	f85d fb04 	ldr.w	pc, [sp], #4
    fa76:	bf00      	nop
    fa78:	1fff9134 	.word	0x1fff9134
    fa7c:	1fff9130 	.word	0x1fff9130

0000fa80 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10(void)
{
    fa80:	b500      	push	{lr}
    fa82:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fa84:	f7f1 fc26 	bl	12d4 <Sys_GetCoreID>
    fa88:	4603      	mov	r3, r0
    fa8a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId]--;
    fa8c:	4a0d      	ldr	r2, [pc, #52]	; (fac4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x44>)
    fa8e:	9b01      	ldr	r3, [sp, #4]
    fa90:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fa94:	1e5a      	subs	r2, r3, #1
    fa96:	490b      	ldr	r1, [pc, #44]	; (fac4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x44>)
    fa98:	9b01      	ldr	r3, [sp, #4]
    fa9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_10[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_10[u32CoreId]))         /*if interrupts were enabled*/
    fa9e:	4a0a      	ldr	r2, [pc, #40]	; (fac8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x48>)
    faa0:	9b01      	ldr	r3, [sp, #4]
    faa2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    faa6:	f003 0301 	and.w	r3, r3, #1
    faaa:	2b00      	cmp	r3, #0
    faac:	d106      	bne.n	fabc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x3c>
    faae:	4a05      	ldr	r2, [pc, #20]	; (fac4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x44>)
    fab0:	9b01      	ldr	r3, [sp, #4]
    fab2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fab6:	2b00      	cmp	r3, #0
    fab8:	d100      	bne.n	fabc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_10+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    faba:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    fabc:	bf00      	nop
    fabe:	b003      	add	sp, #12
    fac0:	f85d fb04 	ldr.w	pc, [sp], #4
    fac4:	1fff9134 	.word	0x1fff9134
    fac8:	1fff9130 	.word	0x1fff9130

0000facc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11(void)
{
    facc:	b500      	push	{lr}
    face:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fad0:	f7f1 fc00 	bl	12d4 <Sys_GetCoreID>
    fad4:	4603      	mov	r3, r0
    fad6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId])
    fad8:	4a10      	ldr	r2, [pc, #64]	; (fb1c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x50>)
    fada:	9b01      	ldr	r3, [sp, #4]
    fadc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fae0:	2b00      	cmp	r3, #0
    fae2:	d10d      	bne.n	fb00 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    fae4:	f7f1 fb26 	bl	1134 <Port_schm_read_msr>
    fae8:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    faea:	9b00      	ldr	r3, [sp, #0]
    faec:	f003 0301 	and.w	r3, r3, #1
    faf0:	2b00      	cmp	r3, #0
    faf2:	d100      	bne.n	faf6 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    faf4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_11[u32CoreId] = msr;
    faf6:	490a      	ldr	r1, [pc, #40]	; (fb20 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x54>)
    faf8:	9b01      	ldr	r3, [sp, #4]
    fafa:	9a00      	ldr	r2, [sp, #0]
    fafc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId]++;
    fb00:	4a06      	ldr	r2, [pc, #24]	; (fb1c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x50>)
    fb02:	9b01      	ldr	r3, [sp, #4]
    fb04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fb08:	1c5a      	adds	r2, r3, #1
    fb0a:	4904      	ldr	r1, [pc, #16]	; (fb1c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_11+0x50>)
    fb0c:	9b01      	ldr	r3, [sp, #4]
    fb0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    fb12:	bf00      	nop
    fb14:	b003      	add	sp, #12
    fb16:	f85d fb04 	ldr.w	pc, [sp], #4
    fb1a:	bf00      	nop
    fb1c:	1fff913c 	.word	0x1fff913c
    fb20:	1fff9138 	.word	0x1fff9138

0000fb24 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11(void)
{
    fb24:	b500      	push	{lr}
    fb26:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fb28:	f7f1 fbd4 	bl	12d4 <Sys_GetCoreID>
    fb2c:	4603      	mov	r3, r0
    fb2e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId]--;
    fb30:	4a0d      	ldr	r2, [pc, #52]	; (fb68 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x44>)
    fb32:	9b01      	ldr	r3, [sp, #4]
    fb34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fb38:	1e5a      	subs	r2, r3, #1
    fb3a:	490b      	ldr	r1, [pc, #44]	; (fb68 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x44>)
    fb3c:	9b01      	ldr	r3, [sp, #4]
    fb3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_11[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_11[u32CoreId]))         /*if interrupts were enabled*/
    fb42:	4a0a      	ldr	r2, [pc, #40]	; (fb6c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x48>)
    fb44:	9b01      	ldr	r3, [sp, #4]
    fb46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fb4a:	f003 0301 	and.w	r3, r3, #1
    fb4e:	2b00      	cmp	r3, #0
    fb50:	d106      	bne.n	fb60 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x3c>
    fb52:	4a05      	ldr	r2, [pc, #20]	; (fb68 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x44>)
    fb54:	9b01      	ldr	r3, [sp, #4]
    fb56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fb5a:	2b00      	cmp	r3, #0
    fb5c:	d100      	bne.n	fb60 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_11+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    fb5e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    fb60:	bf00      	nop
    fb62:	b003      	add	sp, #12
    fb64:	f85d fb04 	ldr.w	pc, [sp], #4
    fb68:	1fff913c 	.word	0x1fff913c
    fb6c:	1fff9138 	.word	0x1fff9138

0000fb70 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12(void)
{
    fb70:	b500      	push	{lr}
    fb72:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fb74:	f7f1 fbae 	bl	12d4 <Sys_GetCoreID>
    fb78:	4603      	mov	r3, r0
    fb7a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId])
    fb7c:	4a10      	ldr	r2, [pc, #64]	; (fbc0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x50>)
    fb7e:	9b01      	ldr	r3, [sp, #4]
    fb80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fb84:	2b00      	cmp	r3, #0
    fb86:	d10d      	bne.n	fba4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    fb88:	f7f1 fad4 	bl	1134 <Port_schm_read_msr>
    fb8c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    fb8e:	9b00      	ldr	r3, [sp, #0]
    fb90:	f003 0301 	and.w	r3, r3, #1
    fb94:	2b00      	cmp	r3, #0
    fb96:	d100      	bne.n	fb9a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    fb98:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_12[u32CoreId] = msr;
    fb9a:	490a      	ldr	r1, [pc, #40]	; (fbc4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x54>)
    fb9c:	9b01      	ldr	r3, [sp, #4]
    fb9e:	9a00      	ldr	r2, [sp, #0]
    fba0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId]++;
    fba4:	4a06      	ldr	r2, [pc, #24]	; (fbc0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x50>)
    fba6:	9b01      	ldr	r3, [sp, #4]
    fba8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fbac:	1c5a      	adds	r2, r3, #1
    fbae:	4904      	ldr	r1, [pc, #16]	; (fbc0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_12+0x50>)
    fbb0:	9b01      	ldr	r3, [sp, #4]
    fbb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    fbb6:	bf00      	nop
    fbb8:	b003      	add	sp, #12
    fbba:	f85d fb04 	ldr.w	pc, [sp], #4
    fbbe:	bf00      	nop
    fbc0:	1fff9144 	.word	0x1fff9144
    fbc4:	1fff9140 	.word	0x1fff9140

0000fbc8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12(void)
{
    fbc8:	b500      	push	{lr}
    fbca:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fbcc:	f7f1 fb82 	bl	12d4 <Sys_GetCoreID>
    fbd0:	4603      	mov	r3, r0
    fbd2:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId]--;
    fbd4:	4a0d      	ldr	r2, [pc, #52]	; (fc0c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x44>)
    fbd6:	9b01      	ldr	r3, [sp, #4]
    fbd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fbdc:	1e5a      	subs	r2, r3, #1
    fbde:	490b      	ldr	r1, [pc, #44]	; (fc0c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x44>)
    fbe0:	9b01      	ldr	r3, [sp, #4]
    fbe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_12[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_12[u32CoreId]))         /*if interrupts were enabled*/
    fbe6:	4a0a      	ldr	r2, [pc, #40]	; (fc10 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x48>)
    fbe8:	9b01      	ldr	r3, [sp, #4]
    fbea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fbee:	f003 0301 	and.w	r3, r3, #1
    fbf2:	2b00      	cmp	r3, #0
    fbf4:	d106      	bne.n	fc04 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x3c>
    fbf6:	4a05      	ldr	r2, [pc, #20]	; (fc0c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x44>)
    fbf8:	9b01      	ldr	r3, [sp, #4]
    fbfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fbfe:	2b00      	cmp	r3, #0
    fc00:	d100      	bne.n	fc04 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_12+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    fc02:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    fc04:	bf00      	nop
    fc06:	b003      	add	sp, #12
    fc08:	f85d fb04 	ldr.w	pc, [sp], #4
    fc0c:	1fff9144 	.word	0x1fff9144
    fc10:	1fff9140 	.word	0x1fff9140

0000fc14 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13(void)
{
    fc14:	b500      	push	{lr}
    fc16:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fc18:	f7f1 fb5c 	bl	12d4 <Sys_GetCoreID>
    fc1c:	4603      	mov	r3, r0
    fc1e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId])
    fc20:	4a10      	ldr	r2, [pc, #64]	; (fc64 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x50>)
    fc22:	9b01      	ldr	r3, [sp, #4]
    fc24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fc28:	2b00      	cmp	r3, #0
    fc2a:	d10d      	bne.n	fc48 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    fc2c:	f7f1 fa82 	bl	1134 <Port_schm_read_msr>
    fc30:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    fc32:	9b00      	ldr	r3, [sp, #0]
    fc34:	f003 0301 	and.w	r3, r3, #1
    fc38:	2b00      	cmp	r3, #0
    fc3a:	d100      	bne.n	fc3e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    fc3c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_13[u32CoreId] = msr;
    fc3e:	490a      	ldr	r1, [pc, #40]	; (fc68 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x54>)
    fc40:	9b01      	ldr	r3, [sp, #4]
    fc42:	9a00      	ldr	r2, [sp, #0]
    fc44:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId]++;
    fc48:	4a06      	ldr	r2, [pc, #24]	; (fc64 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x50>)
    fc4a:	9b01      	ldr	r3, [sp, #4]
    fc4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fc50:	1c5a      	adds	r2, r3, #1
    fc52:	4904      	ldr	r1, [pc, #16]	; (fc64 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_13+0x50>)
    fc54:	9b01      	ldr	r3, [sp, #4]
    fc56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    fc5a:	bf00      	nop
    fc5c:	b003      	add	sp, #12
    fc5e:	f85d fb04 	ldr.w	pc, [sp], #4
    fc62:	bf00      	nop
    fc64:	1fff914c 	.word	0x1fff914c
    fc68:	1fff9148 	.word	0x1fff9148

0000fc6c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13(void)
{
    fc6c:	b500      	push	{lr}
    fc6e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fc70:	f7f1 fb30 	bl	12d4 <Sys_GetCoreID>
    fc74:	4603      	mov	r3, r0
    fc76:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId]--;
    fc78:	4a0d      	ldr	r2, [pc, #52]	; (fcb0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x44>)
    fc7a:	9b01      	ldr	r3, [sp, #4]
    fc7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fc80:	1e5a      	subs	r2, r3, #1
    fc82:	490b      	ldr	r1, [pc, #44]	; (fcb0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x44>)
    fc84:	9b01      	ldr	r3, [sp, #4]
    fc86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_13[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_13[u32CoreId]))         /*if interrupts were enabled*/
    fc8a:	4a0a      	ldr	r2, [pc, #40]	; (fcb4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x48>)
    fc8c:	9b01      	ldr	r3, [sp, #4]
    fc8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fc92:	f003 0301 	and.w	r3, r3, #1
    fc96:	2b00      	cmp	r3, #0
    fc98:	d106      	bne.n	fca8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x3c>
    fc9a:	4a05      	ldr	r2, [pc, #20]	; (fcb0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x44>)
    fc9c:	9b01      	ldr	r3, [sp, #4]
    fc9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fca2:	2b00      	cmp	r3, #0
    fca4:	d100      	bne.n	fca8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_13+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    fca6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    fca8:	bf00      	nop
    fcaa:	b003      	add	sp, #12
    fcac:	f85d fb04 	ldr.w	pc, [sp], #4
    fcb0:	1fff914c 	.word	0x1fff914c
    fcb4:	1fff9148 	.word	0x1fff9148

0000fcb8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14(void)
{
    fcb8:	b500      	push	{lr}
    fcba:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fcbc:	f7f1 fb0a 	bl	12d4 <Sys_GetCoreID>
    fcc0:	4603      	mov	r3, r0
    fcc2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId])
    fcc4:	4a10      	ldr	r2, [pc, #64]	; (fd08 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x50>)
    fcc6:	9b01      	ldr	r3, [sp, #4]
    fcc8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fccc:	2b00      	cmp	r3, #0
    fcce:	d10d      	bne.n	fcec <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    fcd0:	f7f1 fa30 	bl	1134 <Port_schm_read_msr>
    fcd4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    fcd6:	9b00      	ldr	r3, [sp, #0]
    fcd8:	f003 0301 	and.w	r3, r3, #1
    fcdc:	2b00      	cmp	r3, #0
    fcde:	d100      	bne.n	fce2 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    fce0:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_14[u32CoreId] = msr;
    fce2:	490a      	ldr	r1, [pc, #40]	; (fd0c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x54>)
    fce4:	9b01      	ldr	r3, [sp, #4]
    fce6:	9a00      	ldr	r2, [sp, #0]
    fce8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId]++;
    fcec:	4a06      	ldr	r2, [pc, #24]	; (fd08 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x50>)
    fcee:	9b01      	ldr	r3, [sp, #4]
    fcf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fcf4:	1c5a      	adds	r2, r3, #1
    fcf6:	4904      	ldr	r1, [pc, #16]	; (fd08 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_14+0x50>)
    fcf8:	9b01      	ldr	r3, [sp, #4]
    fcfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    fcfe:	bf00      	nop
    fd00:	b003      	add	sp, #12
    fd02:	f85d fb04 	ldr.w	pc, [sp], #4
    fd06:	bf00      	nop
    fd08:	1fff9154 	.word	0x1fff9154
    fd0c:	1fff9150 	.word	0x1fff9150

0000fd10 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14(void)
{
    fd10:	b500      	push	{lr}
    fd12:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fd14:	f7f1 fade 	bl	12d4 <Sys_GetCoreID>
    fd18:	4603      	mov	r3, r0
    fd1a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId]--;
    fd1c:	4a0d      	ldr	r2, [pc, #52]	; (fd54 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x44>)
    fd1e:	9b01      	ldr	r3, [sp, #4]
    fd20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fd24:	1e5a      	subs	r2, r3, #1
    fd26:	490b      	ldr	r1, [pc, #44]	; (fd54 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x44>)
    fd28:	9b01      	ldr	r3, [sp, #4]
    fd2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_14[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_14[u32CoreId]))         /*if interrupts were enabled*/
    fd2e:	4a0a      	ldr	r2, [pc, #40]	; (fd58 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x48>)
    fd30:	9b01      	ldr	r3, [sp, #4]
    fd32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fd36:	f003 0301 	and.w	r3, r3, #1
    fd3a:	2b00      	cmp	r3, #0
    fd3c:	d106      	bne.n	fd4c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x3c>
    fd3e:	4a05      	ldr	r2, [pc, #20]	; (fd54 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x44>)
    fd40:	9b01      	ldr	r3, [sp, #4]
    fd42:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fd46:	2b00      	cmp	r3, #0
    fd48:	d100      	bne.n	fd4c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_14+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    fd4a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    fd4c:	bf00      	nop
    fd4e:	b003      	add	sp, #12
    fd50:	f85d fb04 	ldr.w	pc, [sp], #4
    fd54:	1fff9154 	.word	0x1fff9154
    fd58:	1fff9150 	.word	0x1fff9150

0000fd5c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15(void)
{
    fd5c:	b500      	push	{lr}
    fd5e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fd60:	f7f1 fab8 	bl	12d4 <Sys_GetCoreID>
    fd64:	4603      	mov	r3, r0
    fd66:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId])
    fd68:	4a10      	ldr	r2, [pc, #64]	; (fdac <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x50>)
    fd6a:	9b01      	ldr	r3, [sp, #4]
    fd6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fd70:	2b00      	cmp	r3, #0
    fd72:	d10d      	bne.n	fd90 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    fd74:	f7f1 f9de 	bl	1134 <Port_schm_read_msr>
    fd78:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    fd7a:	9b00      	ldr	r3, [sp, #0]
    fd7c:	f003 0301 	and.w	r3, r3, #1
    fd80:	2b00      	cmp	r3, #0
    fd82:	d100      	bne.n	fd86 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    fd84:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_15[u32CoreId] = msr;
    fd86:	490a      	ldr	r1, [pc, #40]	; (fdb0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x54>)
    fd88:	9b01      	ldr	r3, [sp, #4]
    fd8a:	9a00      	ldr	r2, [sp, #0]
    fd8c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId]++;
    fd90:	4a06      	ldr	r2, [pc, #24]	; (fdac <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x50>)
    fd92:	9b01      	ldr	r3, [sp, #4]
    fd94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fd98:	1c5a      	adds	r2, r3, #1
    fd9a:	4904      	ldr	r1, [pc, #16]	; (fdac <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_15+0x50>)
    fd9c:	9b01      	ldr	r3, [sp, #4]
    fd9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    fda2:	bf00      	nop
    fda4:	b003      	add	sp, #12
    fda6:	f85d fb04 	ldr.w	pc, [sp], #4
    fdaa:	bf00      	nop
    fdac:	1fff915c 	.word	0x1fff915c
    fdb0:	1fff9158 	.word	0x1fff9158

0000fdb4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15(void)
{
    fdb4:	b500      	push	{lr}
    fdb6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fdb8:	f7f1 fa8c 	bl	12d4 <Sys_GetCoreID>
    fdbc:	4603      	mov	r3, r0
    fdbe:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId]--;
    fdc0:	4a0d      	ldr	r2, [pc, #52]	; (fdf8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x44>)
    fdc2:	9b01      	ldr	r3, [sp, #4]
    fdc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fdc8:	1e5a      	subs	r2, r3, #1
    fdca:	490b      	ldr	r1, [pc, #44]	; (fdf8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x44>)
    fdcc:	9b01      	ldr	r3, [sp, #4]
    fdce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_15[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_15[u32CoreId]))         /*if interrupts were enabled*/
    fdd2:	4a0a      	ldr	r2, [pc, #40]	; (fdfc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x48>)
    fdd4:	9b01      	ldr	r3, [sp, #4]
    fdd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fdda:	f003 0301 	and.w	r3, r3, #1
    fdde:	2b00      	cmp	r3, #0
    fde0:	d106      	bne.n	fdf0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x3c>
    fde2:	4a05      	ldr	r2, [pc, #20]	; (fdf8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x44>)
    fde4:	9b01      	ldr	r3, [sp, #4]
    fde6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fdea:	2b00      	cmp	r3, #0
    fdec:	d100      	bne.n	fdf0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_15+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    fdee:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    fdf0:	bf00      	nop
    fdf2:	b003      	add	sp, #12
    fdf4:	f85d fb04 	ldr.w	pc, [sp], #4
    fdf8:	1fff915c 	.word	0x1fff915c
    fdfc:	1fff9158 	.word	0x1fff9158

0000fe00 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16(void)
{
    fe00:	b500      	push	{lr}
    fe02:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fe04:	f7f1 fa66 	bl	12d4 <Sys_GetCoreID>
    fe08:	4603      	mov	r3, r0
    fe0a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId])
    fe0c:	4a10      	ldr	r2, [pc, #64]	; (fe50 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x50>)
    fe0e:	9b01      	ldr	r3, [sp, #4]
    fe10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fe14:	2b00      	cmp	r3, #0
    fe16:	d10d      	bne.n	fe34 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    fe18:	f7f1 f98c 	bl	1134 <Port_schm_read_msr>
    fe1c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    fe1e:	9b00      	ldr	r3, [sp, #0]
    fe20:	f003 0301 	and.w	r3, r3, #1
    fe24:	2b00      	cmp	r3, #0
    fe26:	d100      	bne.n	fe2a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    fe28:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_16[u32CoreId] = msr;
    fe2a:	490a      	ldr	r1, [pc, #40]	; (fe54 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x54>)
    fe2c:	9b01      	ldr	r3, [sp, #4]
    fe2e:	9a00      	ldr	r2, [sp, #0]
    fe30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId]++;
    fe34:	4a06      	ldr	r2, [pc, #24]	; (fe50 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x50>)
    fe36:	9b01      	ldr	r3, [sp, #4]
    fe38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fe3c:	1c5a      	adds	r2, r3, #1
    fe3e:	4904      	ldr	r1, [pc, #16]	; (fe50 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_16+0x50>)
    fe40:	9b01      	ldr	r3, [sp, #4]
    fe42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    fe46:	bf00      	nop
    fe48:	b003      	add	sp, #12
    fe4a:	f85d fb04 	ldr.w	pc, [sp], #4
    fe4e:	bf00      	nop
    fe50:	1fff9164 	.word	0x1fff9164
    fe54:	1fff9160 	.word	0x1fff9160

0000fe58 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16(void)
{
    fe58:	b500      	push	{lr}
    fe5a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fe5c:	f7f1 fa3a 	bl	12d4 <Sys_GetCoreID>
    fe60:	4603      	mov	r3, r0
    fe62:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId]--;
    fe64:	4a0d      	ldr	r2, [pc, #52]	; (fe9c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x44>)
    fe66:	9b01      	ldr	r3, [sp, #4]
    fe68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fe6c:	1e5a      	subs	r2, r3, #1
    fe6e:	490b      	ldr	r1, [pc, #44]	; (fe9c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x44>)
    fe70:	9b01      	ldr	r3, [sp, #4]
    fe72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_16[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_16[u32CoreId]))         /*if interrupts were enabled*/
    fe76:	4a0a      	ldr	r2, [pc, #40]	; (fea0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x48>)
    fe78:	9b01      	ldr	r3, [sp, #4]
    fe7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fe7e:	f003 0301 	and.w	r3, r3, #1
    fe82:	2b00      	cmp	r3, #0
    fe84:	d106      	bne.n	fe94 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x3c>
    fe86:	4a05      	ldr	r2, [pc, #20]	; (fe9c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x44>)
    fe88:	9b01      	ldr	r3, [sp, #4]
    fe8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fe8e:	2b00      	cmp	r3, #0
    fe90:	d100      	bne.n	fe94 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_16+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    fe92:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    fe94:	bf00      	nop
    fe96:	b003      	add	sp, #12
    fe98:	f85d fb04 	ldr.w	pc, [sp], #4
    fe9c:	1fff9164 	.word	0x1fff9164
    fea0:	1fff9160 	.word	0x1fff9160

0000fea4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17(void)
{
    fea4:	b500      	push	{lr}
    fea6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fea8:	f7f1 fa14 	bl	12d4 <Sys_GetCoreID>
    feac:	4603      	mov	r3, r0
    feae:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId])
    feb0:	4a10      	ldr	r2, [pc, #64]	; (fef4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x50>)
    feb2:	9b01      	ldr	r3, [sp, #4]
    feb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    feb8:	2b00      	cmp	r3, #0
    feba:	d10d      	bne.n	fed8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    febc:	f7f1 f93a 	bl	1134 <Port_schm_read_msr>
    fec0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    fec2:	9b00      	ldr	r3, [sp, #0]
    fec4:	f003 0301 	and.w	r3, r3, #1
    fec8:	2b00      	cmp	r3, #0
    feca:	d100      	bne.n	fece <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    fecc:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_17[u32CoreId] = msr;
    fece:	490a      	ldr	r1, [pc, #40]	; (fef8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x54>)
    fed0:	9b01      	ldr	r3, [sp, #4]
    fed2:	9a00      	ldr	r2, [sp, #0]
    fed4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId]++;
    fed8:	4a06      	ldr	r2, [pc, #24]	; (fef4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x50>)
    feda:	9b01      	ldr	r3, [sp, #4]
    fedc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    fee0:	1c5a      	adds	r2, r3, #1
    fee2:	4904      	ldr	r1, [pc, #16]	; (fef4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_17+0x50>)
    fee4:	9b01      	ldr	r3, [sp, #4]
    fee6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    feea:	bf00      	nop
    feec:	b003      	add	sp, #12
    feee:	f85d fb04 	ldr.w	pc, [sp], #4
    fef2:	bf00      	nop
    fef4:	1fff916c 	.word	0x1fff916c
    fef8:	1fff9168 	.word	0x1fff9168

0000fefc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17(void)
{
    fefc:	b500      	push	{lr}
    fefe:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ff00:	f7f1 f9e8 	bl	12d4 <Sys_GetCoreID>
    ff04:	4603      	mov	r3, r0
    ff06:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId]--;
    ff08:	4a0d      	ldr	r2, [pc, #52]	; (ff40 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x44>)
    ff0a:	9b01      	ldr	r3, [sp, #4]
    ff0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ff10:	1e5a      	subs	r2, r3, #1
    ff12:	490b      	ldr	r1, [pc, #44]	; (ff40 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x44>)
    ff14:	9b01      	ldr	r3, [sp, #4]
    ff16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_17[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_17[u32CoreId]))         /*if interrupts were enabled*/
    ff1a:	4a0a      	ldr	r2, [pc, #40]	; (ff44 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x48>)
    ff1c:	9b01      	ldr	r3, [sp, #4]
    ff1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ff22:	f003 0301 	and.w	r3, r3, #1
    ff26:	2b00      	cmp	r3, #0
    ff28:	d106      	bne.n	ff38 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x3c>
    ff2a:	4a05      	ldr	r2, [pc, #20]	; (ff40 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x44>)
    ff2c:	9b01      	ldr	r3, [sp, #4]
    ff2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ff32:	2b00      	cmp	r3, #0
    ff34:	d100      	bne.n	ff38 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_17+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ff36:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ff38:	bf00      	nop
    ff3a:	b003      	add	sp, #12
    ff3c:	f85d fb04 	ldr.w	pc, [sp], #4
    ff40:	1fff916c 	.word	0x1fff916c
    ff44:	1fff9168 	.word	0x1fff9168

0000ff48 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18(void)
{
    ff48:	b500      	push	{lr}
    ff4a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ff4c:	f7f1 f9c2 	bl	12d4 <Sys_GetCoreID>
    ff50:	4603      	mov	r3, r0
    ff52:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId])
    ff54:	4a10      	ldr	r2, [pc, #64]	; (ff98 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x50>)
    ff56:	9b01      	ldr	r3, [sp, #4]
    ff58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ff5c:	2b00      	cmp	r3, #0
    ff5e:	d10d      	bne.n	ff7c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
    ff60:	f7f1 f8e8 	bl	1134 <Port_schm_read_msr>
    ff64:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
    ff66:	9b00      	ldr	r3, [sp, #0]
    ff68:	f003 0301 	and.w	r3, r3, #1
    ff6c:	2b00      	cmp	r3, #0
    ff6e:	d100      	bne.n	ff72 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x2a>
        {
            OsIf_SuspendAllInterrupts();
    ff70:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_18[u32CoreId] = msr;
    ff72:	490a      	ldr	r1, [pc, #40]	; (ff9c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x54>)
    ff74:	9b01      	ldr	r3, [sp, #4]
    ff76:	9a00      	ldr	r2, [sp, #0]
    ff78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId]++;
    ff7c:	4a06      	ldr	r2, [pc, #24]	; (ff98 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x50>)
    ff7e:	9b01      	ldr	r3, [sp, #4]
    ff80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ff84:	1c5a      	adds	r2, r3, #1
    ff86:	4904      	ldr	r1, [pc, #16]	; (ff98 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_18+0x50>)
    ff88:	9b01      	ldr	r3, [sp, #4]
    ff8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
    ff8e:	bf00      	nop
    ff90:	b003      	add	sp, #12
    ff92:	f85d fb04 	ldr.w	pc, [sp], #4
    ff96:	bf00      	nop
    ff98:	1fff9174 	.word	0x1fff9174
    ff9c:	1fff9170 	.word	0x1fff9170

0000ffa0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18(void)
{
    ffa0:	b500      	push	{lr}
    ffa2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    ffa4:	f7f1 f996 	bl	12d4 <Sys_GetCoreID>
    ffa8:	4603      	mov	r3, r0
    ffaa:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId]--;
    ffac:	4a0d      	ldr	r2, [pc, #52]	; (ffe4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x44>)
    ffae:	9b01      	ldr	r3, [sp, #4]
    ffb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ffb4:	1e5a      	subs	r2, r3, #1
    ffb6:	490b      	ldr	r1, [pc, #44]	; (ffe4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x44>)
    ffb8:	9b01      	ldr	r3, [sp, #4]
    ffba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_18[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_18[u32CoreId]))         /*if interrupts were enabled*/
    ffbe:	4a0a      	ldr	r2, [pc, #40]	; (ffe8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x48>)
    ffc0:	9b01      	ldr	r3, [sp, #4]
    ffc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ffc6:	f003 0301 	and.w	r3, r3, #1
    ffca:	2b00      	cmp	r3, #0
    ffcc:	d106      	bne.n	ffdc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x3c>
    ffce:	4a05      	ldr	r2, [pc, #20]	; (ffe4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x44>)
    ffd0:	9b01      	ldr	r3, [sp, #4]
    ffd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    ffd6:	2b00      	cmp	r3, #0
    ffd8:	d100      	bne.n	ffdc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_18+0x3c>
    {
        OsIf_ResumeAllInterrupts();
    ffda:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
    ffdc:	bf00      	nop
    ffde:	b003      	add	sp, #12
    ffe0:	f85d fb04 	ldr.w	pc, [sp], #4
    ffe4:	1fff9174 	.word	0x1fff9174
    ffe8:	1fff9170 	.word	0x1fff9170

0000ffec <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19(void)
{
    ffec:	b500      	push	{lr}
    ffee:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
    fff0:	f7f1 f970 	bl	12d4 <Sys_GetCoreID>
    fff4:	4603      	mov	r3, r0
    fff6:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId])
    fff8:	4a10      	ldr	r2, [pc, #64]	; (1003c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x50>)
    fffa:	9b01      	ldr	r3, [sp, #4]
    fffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10000:	2b00      	cmp	r3, #0
   10002:	d10d      	bne.n	10020 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   10004:	f7f1 f896 	bl	1134 <Port_schm_read_msr>
   10008:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1000a:	9b00      	ldr	r3, [sp, #0]
   1000c:	f003 0301 	and.w	r3, r3, #1
   10010:	2b00      	cmp	r3, #0
   10012:	d100      	bne.n	10016 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   10014:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_19[u32CoreId] = msr;
   10016:	490a      	ldr	r1, [pc, #40]	; (10040 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x54>)
   10018:	9b01      	ldr	r3, [sp, #4]
   1001a:	9a00      	ldr	r2, [sp, #0]
   1001c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId]++;
   10020:	4a06      	ldr	r2, [pc, #24]	; (1003c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x50>)
   10022:	9b01      	ldr	r3, [sp, #4]
   10024:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10028:	1c5a      	adds	r2, r3, #1
   1002a:	4904      	ldr	r1, [pc, #16]	; (1003c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_19+0x50>)
   1002c:	9b01      	ldr	r3, [sp, #4]
   1002e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   10032:	bf00      	nop
   10034:	b003      	add	sp, #12
   10036:	f85d fb04 	ldr.w	pc, [sp], #4
   1003a:	bf00      	nop
   1003c:	1fff917c 	.word	0x1fff917c
   10040:	1fff9178 	.word	0x1fff9178

00010044 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19(void)
{
   10044:	b500      	push	{lr}
   10046:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   10048:	f7f1 f944 	bl	12d4 <Sys_GetCoreID>
   1004c:	4603      	mov	r3, r0
   1004e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId]--;
   10050:	4a0d      	ldr	r2, [pc, #52]	; (10088 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x44>)
   10052:	9b01      	ldr	r3, [sp, #4]
   10054:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10058:	1e5a      	subs	r2, r3, #1
   1005a:	490b      	ldr	r1, [pc, #44]	; (10088 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x44>)
   1005c:	9b01      	ldr	r3, [sp, #4]
   1005e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_19[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_19[u32CoreId]))         /*if interrupts were enabled*/
   10062:	4a0a      	ldr	r2, [pc, #40]	; (1008c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x48>)
   10064:	9b01      	ldr	r3, [sp, #4]
   10066:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1006a:	f003 0301 	and.w	r3, r3, #1
   1006e:	2b00      	cmp	r3, #0
   10070:	d106      	bne.n	10080 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x3c>
   10072:	4a05      	ldr	r2, [pc, #20]	; (10088 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x44>)
   10074:	9b01      	ldr	r3, [sp, #4]
   10076:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1007a:	2b00      	cmp	r3, #0
   1007c:	d100      	bne.n	10080 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_19+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1007e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   10080:	bf00      	nop
   10082:	b003      	add	sp, #12
   10084:	f85d fb04 	ldr.w	pc, [sp], #4
   10088:	1fff917c 	.word	0x1fff917c
   1008c:	1fff9178 	.word	0x1fff9178

00010090 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20(void)
{
   10090:	b500      	push	{lr}
   10092:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   10094:	f7f1 f91e 	bl	12d4 <Sys_GetCoreID>
   10098:	4603      	mov	r3, r0
   1009a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId])
   1009c:	4a10      	ldr	r2, [pc, #64]	; (100e0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x50>)
   1009e:	9b01      	ldr	r3, [sp, #4]
   100a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   100a4:	2b00      	cmp	r3, #0
   100a6:	d10d      	bne.n	100c4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   100a8:	f7f1 f844 	bl	1134 <Port_schm_read_msr>
   100ac:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   100ae:	9b00      	ldr	r3, [sp, #0]
   100b0:	f003 0301 	and.w	r3, r3, #1
   100b4:	2b00      	cmp	r3, #0
   100b6:	d100      	bne.n	100ba <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   100b8:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_20[u32CoreId] = msr;
   100ba:	490a      	ldr	r1, [pc, #40]	; (100e4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x54>)
   100bc:	9b01      	ldr	r3, [sp, #4]
   100be:	9a00      	ldr	r2, [sp, #0]
   100c0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId]++;
   100c4:	4a06      	ldr	r2, [pc, #24]	; (100e0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x50>)
   100c6:	9b01      	ldr	r3, [sp, #4]
   100c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   100cc:	1c5a      	adds	r2, r3, #1
   100ce:	4904      	ldr	r1, [pc, #16]	; (100e0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_20+0x50>)
   100d0:	9b01      	ldr	r3, [sp, #4]
   100d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   100d6:	bf00      	nop
   100d8:	b003      	add	sp, #12
   100da:	f85d fb04 	ldr.w	pc, [sp], #4
   100de:	bf00      	nop
   100e0:	1fff9184 	.word	0x1fff9184
   100e4:	1fff9180 	.word	0x1fff9180

000100e8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20(void)
{
   100e8:	b500      	push	{lr}
   100ea:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   100ec:	f7f1 f8f2 	bl	12d4 <Sys_GetCoreID>
   100f0:	4603      	mov	r3, r0
   100f2:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId]--;
   100f4:	4a0d      	ldr	r2, [pc, #52]	; (1012c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x44>)
   100f6:	9b01      	ldr	r3, [sp, #4]
   100f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   100fc:	1e5a      	subs	r2, r3, #1
   100fe:	490b      	ldr	r1, [pc, #44]	; (1012c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x44>)
   10100:	9b01      	ldr	r3, [sp, #4]
   10102:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_20[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_20[u32CoreId]))         /*if interrupts were enabled*/
   10106:	4a0a      	ldr	r2, [pc, #40]	; (10130 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x48>)
   10108:	9b01      	ldr	r3, [sp, #4]
   1010a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1010e:	f003 0301 	and.w	r3, r3, #1
   10112:	2b00      	cmp	r3, #0
   10114:	d106      	bne.n	10124 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x3c>
   10116:	4a05      	ldr	r2, [pc, #20]	; (1012c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x44>)
   10118:	9b01      	ldr	r3, [sp, #4]
   1011a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1011e:	2b00      	cmp	r3, #0
   10120:	d100      	bne.n	10124 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_20+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   10122:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   10124:	bf00      	nop
   10126:	b003      	add	sp, #12
   10128:	f85d fb04 	ldr.w	pc, [sp], #4
   1012c:	1fff9184 	.word	0x1fff9184
   10130:	1fff9180 	.word	0x1fff9180

00010134 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21(void)
{
   10134:	b500      	push	{lr}
   10136:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   10138:	f7f1 f8cc 	bl	12d4 <Sys_GetCoreID>
   1013c:	4603      	mov	r3, r0
   1013e:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId])
   10140:	4a10      	ldr	r2, [pc, #64]	; (10184 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x50>)
   10142:	9b01      	ldr	r3, [sp, #4]
   10144:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10148:	2b00      	cmp	r3, #0
   1014a:	d10d      	bne.n	10168 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   1014c:	f7f0 fff2 	bl	1134 <Port_schm_read_msr>
   10150:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   10152:	9b00      	ldr	r3, [sp, #0]
   10154:	f003 0301 	and.w	r3, r3, #1
   10158:	2b00      	cmp	r3, #0
   1015a:	d100      	bne.n	1015e <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   1015c:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_21[u32CoreId] = msr;
   1015e:	490a      	ldr	r1, [pc, #40]	; (10188 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x54>)
   10160:	9b01      	ldr	r3, [sp, #4]
   10162:	9a00      	ldr	r2, [sp, #0]
   10164:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId]++;
   10168:	4a06      	ldr	r2, [pc, #24]	; (10184 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x50>)
   1016a:	9b01      	ldr	r3, [sp, #4]
   1016c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10170:	1c5a      	adds	r2, r3, #1
   10172:	4904      	ldr	r1, [pc, #16]	; (10184 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_21+0x50>)
   10174:	9b01      	ldr	r3, [sp, #4]
   10176:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1017a:	bf00      	nop
   1017c:	b003      	add	sp, #12
   1017e:	f85d fb04 	ldr.w	pc, [sp], #4
   10182:	bf00      	nop
   10184:	1fff918c 	.word	0x1fff918c
   10188:	1fff9188 	.word	0x1fff9188

0001018c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21(void)
{
   1018c:	b500      	push	{lr}
   1018e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   10190:	f7f1 f8a0 	bl	12d4 <Sys_GetCoreID>
   10194:	4603      	mov	r3, r0
   10196:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId]--;
   10198:	4a0d      	ldr	r2, [pc, #52]	; (101d0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x44>)
   1019a:	9b01      	ldr	r3, [sp, #4]
   1019c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   101a0:	1e5a      	subs	r2, r3, #1
   101a2:	490b      	ldr	r1, [pc, #44]	; (101d0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x44>)
   101a4:	9b01      	ldr	r3, [sp, #4]
   101a6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_21[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_21[u32CoreId]))         /*if interrupts were enabled*/
   101aa:	4a0a      	ldr	r2, [pc, #40]	; (101d4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x48>)
   101ac:	9b01      	ldr	r3, [sp, #4]
   101ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   101b2:	f003 0301 	and.w	r3, r3, #1
   101b6:	2b00      	cmp	r3, #0
   101b8:	d106      	bne.n	101c8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x3c>
   101ba:	4a05      	ldr	r2, [pc, #20]	; (101d0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x44>)
   101bc:	9b01      	ldr	r3, [sp, #4]
   101be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   101c2:	2b00      	cmp	r3, #0
   101c4:	d100      	bne.n	101c8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_21+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   101c6:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   101c8:	bf00      	nop
   101ca:	b003      	add	sp, #12
   101cc:	f85d fb04 	ldr.w	pc, [sp], #4
   101d0:	1fff918c 	.word	0x1fff918c
   101d4:	1fff9188 	.word	0x1fff9188

000101d8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22(void)
{
   101d8:	b500      	push	{lr}
   101da:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   101dc:	f7f1 f87a 	bl	12d4 <Sys_GetCoreID>
   101e0:	4603      	mov	r3, r0
   101e2:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId])
   101e4:	4a10      	ldr	r2, [pc, #64]	; (10228 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x50>)
   101e6:	9b01      	ldr	r3, [sp, #4]
   101e8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   101ec:	2b00      	cmp	r3, #0
   101ee:	d10d      	bne.n	1020c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   101f0:	f7f0 ffa0 	bl	1134 <Port_schm_read_msr>
   101f4:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   101f6:	9b00      	ldr	r3, [sp, #0]
   101f8:	f003 0301 	and.w	r3, r3, #1
   101fc:	2b00      	cmp	r3, #0
   101fe:	d100      	bne.n	10202 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   10200:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_22[u32CoreId] = msr;
   10202:	490a      	ldr	r1, [pc, #40]	; (1022c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x54>)
   10204:	9b01      	ldr	r3, [sp, #4]
   10206:	9a00      	ldr	r2, [sp, #0]
   10208:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId]++;
   1020c:	4a06      	ldr	r2, [pc, #24]	; (10228 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x50>)
   1020e:	9b01      	ldr	r3, [sp, #4]
   10210:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10214:	1c5a      	adds	r2, r3, #1
   10216:	4904      	ldr	r1, [pc, #16]	; (10228 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_22+0x50>)
   10218:	9b01      	ldr	r3, [sp, #4]
   1021a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1021e:	bf00      	nop
   10220:	b003      	add	sp, #12
   10222:	f85d fb04 	ldr.w	pc, [sp], #4
   10226:	bf00      	nop
   10228:	1fff9194 	.word	0x1fff9194
   1022c:	1fff9190 	.word	0x1fff9190

00010230 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22(void)
{
   10230:	b500      	push	{lr}
   10232:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   10234:	f7f1 f84e 	bl	12d4 <Sys_GetCoreID>
   10238:	4603      	mov	r3, r0
   1023a:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId]--;
   1023c:	4a0d      	ldr	r2, [pc, #52]	; (10274 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x44>)
   1023e:	9b01      	ldr	r3, [sp, #4]
   10240:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10244:	1e5a      	subs	r2, r3, #1
   10246:	490b      	ldr	r1, [pc, #44]	; (10274 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x44>)
   10248:	9b01      	ldr	r3, [sp, #4]
   1024a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_22[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_22[u32CoreId]))         /*if interrupts were enabled*/
   1024e:	4a0a      	ldr	r2, [pc, #40]	; (10278 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x48>)
   10250:	9b01      	ldr	r3, [sp, #4]
   10252:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10256:	f003 0301 	and.w	r3, r3, #1
   1025a:	2b00      	cmp	r3, #0
   1025c:	d106      	bne.n	1026c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x3c>
   1025e:	4a05      	ldr	r2, [pc, #20]	; (10274 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x44>)
   10260:	9b01      	ldr	r3, [sp, #4]
   10262:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10266:	2b00      	cmp	r3, #0
   10268:	d100      	bne.n	1026c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_22+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1026a:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   1026c:	bf00      	nop
   1026e:	b003      	add	sp, #12
   10270:	f85d fb04 	ldr.w	pc, [sp], #4
   10274:	1fff9194 	.word	0x1fff9194
   10278:	1fff9190 	.word	0x1fff9190

0001027c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23(void)
{
   1027c:	b500      	push	{lr}
   1027e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   10280:	f7f1 f828 	bl	12d4 <Sys_GetCoreID>
   10284:	4603      	mov	r3, r0
   10286:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId])
   10288:	4a10      	ldr	r2, [pc, #64]	; (102cc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x50>)
   1028a:	9b01      	ldr	r3, [sp, #4]
   1028c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10290:	2b00      	cmp	r3, #0
   10292:	d10d      	bne.n	102b0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   10294:	f7f0 ff4e 	bl	1134 <Port_schm_read_msr>
   10298:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1029a:	9b00      	ldr	r3, [sp, #0]
   1029c:	f003 0301 	and.w	r3, r3, #1
   102a0:	2b00      	cmp	r3, #0
   102a2:	d100      	bne.n	102a6 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   102a4:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_23[u32CoreId] = msr;
   102a6:	490a      	ldr	r1, [pc, #40]	; (102d0 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x54>)
   102a8:	9b01      	ldr	r3, [sp, #4]
   102aa:	9a00      	ldr	r2, [sp, #0]
   102ac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId]++;
   102b0:	4a06      	ldr	r2, [pc, #24]	; (102cc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x50>)
   102b2:	9b01      	ldr	r3, [sp, #4]
   102b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   102b8:	1c5a      	adds	r2, r3, #1
   102ba:	4904      	ldr	r1, [pc, #16]	; (102cc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_23+0x50>)
   102bc:	9b01      	ldr	r3, [sp, #4]
   102be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   102c2:	bf00      	nop
   102c4:	b003      	add	sp, #12
   102c6:	f85d fb04 	ldr.w	pc, [sp], #4
   102ca:	bf00      	nop
   102cc:	1fff919c 	.word	0x1fff919c
   102d0:	1fff9198 	.word	0x1fff9198

000102d4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23(void)
{
   102d4:	b500      	push	{lr}
   102d6:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   102d8:	f7f0 fffc 	bl	12d4 <Sys_GetCoreID>
   102dc:	4603      	mov	r3, r0
   102de:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId]--;
   102e0:	4a0d      	ldr	r2, [pc, #52]	; (10318 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x44>)
   102e2:	9b01      	ldr	r3, [sp, #4]
   102e4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   102e8:	1e5a      	subs	r2, r3, #1
   102ea:	490b      	ldr	r1, [pc, #44]	; (10318 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x44>)
   102ec:	9b01      	ldr	r3, [sp, #4]
   102ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_23[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_23[u32CoreId]))         /*if interrupts were enabled*/
   102f2:	4a0a      	ldr	r2, [pc, #40]	; (1031c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x48>)
   102f4:	9b01      	ldr	r3, [sp, #4]
   102f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   102fa:	f003 0301 	and.w	r3, r3, #1
   102fe:	2b00      	cmp	r3, #0
   10300:	d106      	bne.n	10310 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x3c>
   10302:	4a05      	ldr	r2, [pc, #20]	; (10318 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x44>)
   10304:	9b01      	ldr	r3, [sp, #4]
   10306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1030a:	2b00      	cmp	r3, #0
   1030c:	d100      	bne.n	10310 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_23+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1030e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   10310:	bf00      	nop
   10312:	b003      	add	sp, #12
   10314:	f85d fb04 	ldr.w	pc, [sp], #4
   10318:	1fff919c 	.word	0x1fff919c
   1031c:	1fff9198 	.word	0x1fff9198

00010320 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24(void)
{
   10320:	b500      	push	{lr}
   10322:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   10324:	f7f0 ffd6 	bl	12d4 <Sys_GetCoreID>
   10328:	4603      	mov	r3, r0
   1032a:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId])
   1032c:	4a10      	ldr	r2, [pc, #64]	; (10370 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x50>)
   1032e:	9b01      	ldr	r3, [sp, #4]
   10330:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10334:	2b00      	cmp	r3, #0
   10336:	d10d      	bne.n	10354 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   10338:	f7f0 fefc 	bl	1134 <Port_schm_read_msr>
   1033c:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1033e:	9b00      	ldr	r3, [sp, #0]
   10340:	f003 0301 	and.w	r3, r3, #1
   10344:	2b00      	cmp	r3, #0
   10346:	d100      	bne.n	1034a <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   10348:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_24[u32CoreId] = msr;
   1034a:	490a      	ldr	r1, [pc, #40]	; (10374 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x54>)
   1034c:	9b01      	ldr	r3, [sp, #4]
   1034e:	9a00      	ldr	r2, [sp, #0]
   10350:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId]++;
   10354:	4a06      	ldr	r2, [pc, #24]	; (10370 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x50>)
   10356:	9b01      	ldr	r3, [sp, #4]
   10358:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1035c:	1c5a      	adds	r2, r3, #1
   1035e:	4904      	ldr	r1, [pc, #16]	; (10370 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_24+0x50>)
   10360:	9b01      	ldr	r3, [sp, #4]
   10362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   10366:	bf00      	nop
   10368:	b003      	add	sp, #12
   1036a:	f85d fb04 	ldr.w	pc, [sp], #4
   1036e:	bf00      	nop
   10370:	1fff91a4 	.word	0x1fff91a4
   10374:	1fff91a0 	.word	0x1fff91a0

00010378 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24(void)
{
   10378:	b500      	push	{lr}
   1037a:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1037c:	f7f0 ffaa 	bl	12d4 <Sys_GetCoreID>
   10380:	4603      	mov	r3, r0
   10382:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId]--;
   10384:	4a0d      	ldr	r2, [pc, #52]	; (103bc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x44>)
   10386:	9b01      	ldr	r3, [sp, #4]
   10388:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1038c:	1e5a      	subs	r2, r3, #1
   1038e:	490b      	ldr	r1, [pc, #44]	; (103bc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x44>)
   10390:	9b01      	ldr	r3, [sp, #4]
   10392:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_24[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_24[u32CoreId]))         /*if interrupts were enabled*/
   10396:	4a0a      	ldr	r2, [pc, #40]	; (103c0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x48>)
   10398:	9b01      	ldr	r3, [sp, #4]
   1039a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1039e:	f003 0301 	and.w	r3, r3, #1
   103a2:	2b00      	cmp	r3, #0
   103a4:	d106      	bne.n	103b4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x3c>
   103a6:	4a05      	ldr	r2, [pc, #20]	; (103bc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x44>)
   103a8:	9b01      	ldr	r3, [sp, #4]
   103aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   103ae:	2b00      	cmp	r3, #0
   103b0:	d100      	bne.n	103b4 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_24+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   103b2:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   103b4:	bf00      	nop
   103b6:	b003      	add	sp, #12
   103b8:	f85d fb04 	ldr.w	pc, [sp], #4
   103bc:	1fff91a4 	.word	0x1fff91a4
   103c0:	1fff91a0 	.word	0x1fff91a0

000103c4 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25(void)
{
   103c4:	b500      	push	{lr}
   103c6:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   103c8:	f7f0 ff84 	bl	12d4 <Sys_GetCoreID>
   103cc:	4603      	mov	r3, r0
   103ce:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId])
   103d0:	4a10      	ldr	r2, [pc, #64]	; (10414 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x50>)
   103d2:	9b01      	ldr	r3, [sp, #4]
   103d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   103d8:	2b00      	cmp	r3, #0
   103da:	d10d      	bne.n	103f8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   103dc:	f7f0 feaa 	bl	1134 <Port_schm_read_msr>
   103e0:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   103e2:	9b00      	ldr	r3, [sp, #0]
   103e4:	f003 0301 	and.w	r3, r3, #1
   103e8:	2b00      	cmp	r3, #0
   103ea:	d100      	bne.n	103ee <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   103ec:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_25[u32CoreId] = msr;
   103ee:	490a      	ldr	r1, [pc, #40]	; (10418 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x54>)
   103f0:	9b01      	ldr	r3, [sp, #4]
   103f2:	9a00      	ldr	r2, [sp, #0]
   103f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId]++;
   103f8:	4a06      	ldr	r2, [pc, #24]	; (10414 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x50>)
   103fa:	9b01      	ldr	r3, [sp, #4]
   103fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10400:	1c5a      	adds	r2, r3, #1
   10402:	4904      	ldr	r1, [pc, #16]	; (10414 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_25+0x50>)
   10404:	9b01      	ldr	r3, [sp, #4]
   10406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   1040a:	bf00      	nop
   1040c:	b003      	add	sp, #12
   1040e:	f85d fb04 	ldr.w	pc, [sp], #4
   10412:	bf00      	nop
   10414:	1fff91ac 	.word	0x1fff91ac
   10418:	1fff91a8 	.word	0x1fff91a8

0001041c <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25(void)
{
   1041c:	b500      	push	{lr}
   1041e:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   10420:	f7f0 ff58 	bl	12d4 <Sys_GetCoreID>
   10424:	4603      	mov	r3, r0
   10426:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId]--;
   10428:	4a0d      	ldr	r2, [pc, #52]	; (10460 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x44>)
   1042a:	9b01      	ldr	r3, [sp, #4]
   1042c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10430:	1e5a      	subs	r2, r3, #1
   10432:	490b      	ldr	r1, [pc, #44]	; (10460 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x44>)
   10434:	9b01      	ldr	r3, [sp, #4]
   10436:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_25[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_25[u32CoreId]))         /*if interrupts were enabled*/
   1043a:	4a0a      	ldr	r2, [pc, #40]	; (10464 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x48>)
   1043c:	9b01      	ldr	r3, [sp, #4]
   1043e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10442:	f003 0301 	and.w	r3, r3, #1
   10446:	2b00      	cmp	r3, #0
   10448:	d106      	bne.n	10458 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x3c>
   1044a:	4a05      	ldr	r2, [pc, #20]	; (10460 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x44>)
   1044c:	9b01      	ldr	r3, [sp, #4]
   1044e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10452:	2b00      	cmp	r3, #0
   10454:	d100      	bne.n	10458 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_25+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   10456:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   10458:	bf00      	nop
   1045a:	b003      	add	sp, #12
   1045c:	f85d fb04 	ldr.w	pc, [sp], #4
   10460:	1fff91ac 	.word	0x1fff91ac
   10464:	1fff91a8 	.word	0x1fff91a8

00010468 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26(void)
{
   10468:	b500      	push	{lr}
   1046a:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1046c:	f7f0 ff32 	bl	12d4 <Sys_GetCoreID>
   10470:	4603      	mov	r3, r0
   10472:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId])
   10474:	4a10      	ldr	r2, [pc, #64]	; (104b8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x50>)
   10476:	9b01      	ldr	r3, [sp, #4]
   10478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1047c:	2b00      	cmp	r3, #0
   1047e:	d10d      	bne.n	1049c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   10480:	f7f0 fe58 	bl	1134 <Port_schm_read_msr>
   10484:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   10486:	9b00      	ldr	r3, [sp, #0]
   10488:	f003 0301 	and.w	r3, r3, #1
   1048c:	2b00      	cmp	r3, #0
   1048e:	d100      	bne.n	10492 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   10490:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_26[u32CoreId] = msr;
   10492:	490a      	ldr	r1, [pc, #40]	; (104bc <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x54>)
   10494:	9b01      	ldr	r3, [sp, #4]
   10496:	9a00      	ldr	r2, [sp, #0]
   10498:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId]++;
   1049c:	4a06      	ldr	r2, [pc, #24]	; (104b8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x50>)
   1049e:	9b01      	ldr	r3, [sp, #4]
   104a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   104a4:	1c5a      	adds	r2, r3, #1
   104a6:	4904      	ldr	r1, [pc, #16]	; (104b8 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_26+0x50>)
   104a8:	9b01      	ldr	r3, [sp, #4]
   104aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   104ae:	bf00      	nop
   104b0:	b003      	add	sp, #12
   104b2:	f85d fb04 	ldr.w	pc, [sp], #4
   104b6:	bf00      	nop
   104b8:	1fff91b4 	.word	0x1fff91b4
   104bc:	1fff91b0 	.word	0x1fff91b0

000104c0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26(void)
{
   104c0:	b500      	push	{lr}
   104c2:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   104c4:	f7f0 ff06 	bl	12d4 <Sys_GetCoreID>
   104c8:	4603      	mov	r3, r0
   104ca:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId]--;
   104cc:	4a0d      	ldr	r2, [pc, #52]	; (10504 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x44>)
   104ce:	9b01      	ldr	r3, [sp, #4]
   104d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   104d4:	1e5a      	subs	r2, r3, #1
   104d6:	490b      	ldr	r1, [pc, #44]	; (10504 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x44>)
   104d8:	9b01      	ldr	r3, [sp, #4]
   104da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_26[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_26[u32CoreId]))         /*if interrupts were enabled*/
   104de:	4a0a      	ldr	r2, [pc, #40]	; (10508 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x48>)
   104e0:	9b01      	ldr	r3, [sp, #4]
   104e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   104e6:	f003 0301 	and.w	r3, r3, #1
   104ea:	2b00      	cmp	r3, #0
   104ec:	d106      	bne.n	104fc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x3c>
   104ee:	4a05      	ldr	r2, [pc, #20]	; (10504 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x44>)
   104f0:	9b01      	ldr	r3, [sp, #4]
   104f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   104f6:	2b00      	cmp	r3, #0
   104f8:	d100      	bne.n	104fc <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_26+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   104fa:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   104fc:	bf00      	nop
   104fe:	b003      	add	sp, #12
   10500:	f85d fb04 	ldr.w	pc, [sp], #4
   10504:	1fff91b4 	.word	0x1fff91b4
   10508:	1fff91b0 	.word	0x1fff91b0

0001050c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27>:

void SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27(void)
{
   1050c:	b500      	push	{lr}
   1050e:	b083      	sub	sp, #12
    uint32 msr;
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   10510:	f7f0 fee0 	bl	12d4 <Sys_GetCoreID>
   10514:	4603      	mov	r3, r0
   10516:	9301      	str	r3, [sp, #4]

    if(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId])
   10518:	4a10      	ldr	r2, [pc, #64]	; (1055c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x50>)
   1051a:	9b01      	ldr	r3, [sp, #4]
   1051c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10520:	2b00      	cmp	r3, #0
   10522:	d10d      	bne.n	10540 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x34>
    {
#if (defined MCAL_ENABLE_USER_MODE_SUPPORT)
        msr = OsIf_Trusted_Call_Return(Port_schm_read_msr);
#else
        msr = Port_schm_read_msr();  /*read MSR (to store interrupts state)*/
   10524:	f7f0 fe06 	bl	1134 <Port_schm_read_msr>
   10528:	9000      	str	r0, [sp, #0]
#endif /* MCAL_ENABLE_USER_MODE_SUPPORT */
        if (ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/
   1052a:	9b00      	ldr	r3, [sp, #0]
   1052c:	f003 0301 	and.w	r3, r3, #1
   10530:	2b00      	cmp	r3, #0
   10532:	d100      	bne.n	10536 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x2a>
        {
            OsIf_SuspendAllInterrupts();
   10534:	b672      	cpsid	i
#ifdef _ARM_DS5_C_S32K1XX_
            ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
        }
        msr_PORT_EXCLUSIVE_AREA_27[u32CoreId] = msr;
   10536:	490a      	ldr	r1, [pc, #40]	; (10560 <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x54>)
   10538:	9b01      	ldr	r3, [sp, #4]
   1053a:	9a00      	ldr	r2, [sp, #0]
   1053c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    }
    reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId]++;
   10540:	4a06      	ldr	r2, [pc, #24]	; (1055c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x50>)
   10542:	9b01      	ldr	r3, [sp, #4]
   10544:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10548:	1c5a      	adds	r2, r3, #1
   1054a:	4904      	ldr	r1, [pc, #16]	; (1055c <SchM_Enter_Port_PORT_EXCLUSIVE_AREA_27+0x50>)
   1054c:	9b01      	ldr	r3, [sp, #4]
   1054e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   10552:	bf00      	nop
   10554:	b003      	add	sp, #12
   10556:	f85d fb04 	ldr.w	pc, [sp], #4
   1055a:	bf00      	nop
   1055c:	1fff91bc 	.word	0x1fff91bc
   10560:	1fff91b8 	.word	0x1fff91b8

00010564 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27>:

void SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27(void)
{
   10564:	b500      	push	{lr}
   10566:	b083      	sub	sp, #12
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   10568:	f7f0 feb4 	bl	12d4 <Sys_GetCoreID>
   1056c:	4603      	mov	r3, r0
   1056e:	9301      	str	r3, [sp, #4]

    reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId]--;
   10570:	4a0d      	ldr	r2, [pc, #52]	; (105a8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x44>)
   10572:	9b01      	ldr	r3, [sp, #4]
   10574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   10578:	1e5a      	subs	r2, r3, #1
   1057a:	490b      	ldr	r1, [pc, #44]	; (105a8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x44>)
   1057c:	9b01      	ldr	r3, [sp, #4]
   1057e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    if ((ISR_ON(msr_PORT_EXCLUSIVE_AREA_27[u32CoreId]))&&(0UL == reentry_guard_PORT_EXCLUSIVE_AREA_27[u32CoreId]))         /*if interrupts were enabled*/
   10582:	4a0a      	ldr	r2, [pc, #40]	; (105ac <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x48>)
   10584:	9b01      	ldr	r3, [sp, #4]
   10586:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1058a:	f003 0301 	and.w	r3, r3, #1
   1058e:	2b00      	cmp	r3, #0
   10590:	d106      	bne.n	105a0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x3c>
   10592:	4a05      	ldr	r2, [pc, #20]	; (105a8 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x44>)
   10594:	9b01      	ldr	r3, [sp, #4]
   10596:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
   1059a:	2b00      	cmp	r3, #0
   1059c:	d100      	bne.n	105a0 <SchM_Exit_Port_PORT_EXCLUSIVE_AREA_27+0x3c>
    {
        OsIf_ResumeAllInterrupts();
   1059e:	b662      	cpsie	i
#ifdef _ARM_DS5_C_S32K1XX_
        ASM_KEYWORD(" nop ");/* Compiler fix - forces the CSPID instruction to be generated with -02, -Ospace are selected*/
#endif
    }
}
   105a0:	bf00      	nop
   105a2:	b003      	add	sp, #12
   105a4:	f85d fb04 	ldr.w	pc, [sp], #4
   105a8:	1fff91bc 	.word	0x1fff91bc
   105ac:	1fff91b8 	.word	0x1fff91b8

000105b0 <Det_Init>:
*
*/
void Det_Init(void)
{
    /* Do nothing */
}
   105b0:	bf00      	nop
   105b2:	4770      	bx	lr

000105b4 <Det_ReportError>:
*/
Std_ReturnType Det_ReportError(uint16 ModuleId,
                               uint8 InstanceId,
                               uint8 ApiId,
                               uint8 ErrorId)
{
   105b4:	b510      	push	{r4, lr}
   105b6:	b084      	sub	sp, #16
   105b8:	4604      	mov	r4, r0
   105ba:	4608      	mov	r0, r1
   105bc:	4611      	mov	r1, r2
   105be:	461a      	mov	r2, r3
   105c0:	4623      	mov	r3, r4
   105c2:	f8ad 3006 	strh.w	r3, [sp, #6]
   105c6:	4603      	mov	r3, r0
   105c8:	f88d 3005 	strb.w	r3, [sp, #5]
   105cc:	460b      	mov	r3, r1
   105ce:	f88d 3004 	strb.w	r3, [sp, #4]
   105d2:	4613      	mov	r3, r2
   105d4:	f88d 3003 	strb.w	r3, [sp, #3]
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   105d8:	f7f0 fe7c 	bl	12d4 <Sys_GetCoreID>
   105dc:	4603      	mov	r3, r0
   105de:	9303      	str	r3, [sp, #12]

    Det_ModuleId[u32CoreId] = ModuleId;
   105e0:	490d      	ldr	r1, [pc, #52]	; (10618 <Det_ReportError+0x64>)
   105e2:	9b03      	ldr	r3, [sp, #12]
   105e4:	f8bd 2006 	ldrh.w	r2, [sp, #6]
   105e8:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    Det_InstanceId[u32CoreId] = InstanceId;
   105ec:	4a0b      	ldr	r2, [pc, #44]	; (1061c <Det_ReportError+0x68>)
   105ee:	9b03      	ldr	r3, [sp, #12]
   105f0:	4413      	add	r3, r2
   105f2:	f89d 2005 	ldrb.w	r2, [sp, #5]
   105f6:	701a      	strb	r2, [r3, #0]
    Det_ApiId[u32CoreId] = ApiId;
   105f8:	4a09      	ldr	r2, [pc, #36]	; (10620 <Det_ReportError+0x6c>)
   105fa:	9b03      	ldr	r3, [sp, #12]
   105fc:	4413      	add	r3, r2
   105fe:	f89d 2004 	ldrb.w	r2, [sp, #4]
   10602:	701a      	strb	r2, [r3, #0]
    Det_ErrorId[u32CoreId] = ErrorId;
   10604:	4a07      	ldr	r2, [pc, #28]	; (10624 <Det_ReportError+0x70>)
   10606:	9b03      	ldr	r3, [sp, #12]
   10608:	4413      	add	r3, r2
   1060a:	f89d 2003 	ldrb.w	r2, [sp, #3]
   1060e:	701a      	strb	r2, [r3, #0]

    return E_OK;
   10610:	2300      	movs	r3, #0
}
   10612:	4618      	mov	r0, r3
   10614:	b004      	add	sp, #16
   10616:	bd10      	pop	{r4, pc}
   10618:	1fff91e8 	.word	0x1fff91e8
   1061c:	1fff91c0 	.word	0x1fff91c0
   10620:	1fff91c4 	.word	0x1fff91c4
   10624:	1fff91c8 	.word	0x1fff91c8

00010628 <Det_ReportRuntimeError>:
*/
Std_ReturnType Det_ReportRuntimeError(uint16 ModuleId,
                                      uint8 InstanceId,
                                      uint8 ApiId,
                                      uint8 ErrorId)
{
   10628:	b510      	push	{r4, lr}
   1062a:	b084      	sub	sp, #16
   1062c:	4604      	mov	r4, r0
   1062e:	4608      	mov	r0, r1
   10630:	4611      	mov	r1, r2
   10632:	461a      	mov	r2, r3
   10634:	4623      	mov	r3, r4
   10636:	f8ad 3006 	strh.w	r3, [sp, #6]
   1063a:	4603      	mov	r3, r0
   1063c:	f88d 3005 	strb.w	r3, [sp, #5]
   10640:	460b      	mov	r3, r1
   10642:	f88d 3004 	strb.w	r3, [sp, #4]
   10646:	4613      	mov	r3, r2
   10648:	f88d 3003 	strb.w	r3, [sp, #3]
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   1064c:	f7f0 fe42 	bl	12d4 <Sys_GetCoreID>
   10650:	4603      	mov	r3, r0
   10652:	9303      	str	r3, [sp, #12]

    Det_RuntimeModuleId[u32CoreId] = ModuleId;
   10654:	490d      	ldr	r1, [pc, #52]	; (1068c <Det_ReportRuntimeError+0x64>)
   10656:	9b03      	ldr	r3, [sp, #12]
   10658:	f8bd 2006 	ldrh.w	r2, [sp, #6]
   1065c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    Det_RuntimeInstanceId[u32CoreId] = InstanceId;
   10660:	4a0b      	ldr	r2, [pc, #44]	; (10690 <Det_ReportRuntimeError+0x68>)
   10662:	9b03      	ldr	r3, [sp, #12]
   10664:	4413      	add	r3, r2
   10666:	f89d 2005 	ldrb.w	r2, [sp, #5]
   1066a:	701a      	strb	r2, [r3, #0]
    Det_RuntimeApiId[u32CoreId] = ApiId;
   1066c:	4a09      	ldr	r2, [pc, #36]	; (10694 <Det_ReportRuntimeError+0x6c>)
   1066e:	9b03      	ldr	r3, [sp, #12]
   10670:	4413      	add	r3, r2
   10672:	f89d 2004 	ldrb.w	r2, [sp, #4]
   10676:	701a      	strb	r2, [r3, #0]
    Det_RuntimeErrorId[u32CoreId] = ErrorId;
   10678:	4a07      	ldr	r2, [pc, #28]	; (10698 <Det_ReportRuntimeError+0x70>)
   1067a:	9b03      	ldr	r3, [sp, #12]
   1067c:	4413      	add	r3, r2
   1067e:	f89d 2003 	ldrb.w	r2, [sp, #3]
   10682:	701a      	strb	r2, [r3, #0]

    return E_OK;
   10684:	2300      	movs	r3, #0
}
   10686:	4618      	mov	r0, r3
   10688:	b004      	add	sp, #16
   1068a:	bd10      	pop	{r4, pc}
   1068c:	1fff91ec 	.word	0x1fff91ec
   10690:	1fff91cc 	.word	0x1fff91cc
   10694:	1fff91d0 	.word	0x1fff91d0
   10698:	1fff91d4 	.word	0x1fff91d4

0001069c <Det_ReportTransientFault>:
*/
Std_ReturnType Det_ReportTransientFault(uint16 ModuleId,
                                        uint8 InstanceId,
                                        uint8 ApiId,
                                        uint8 FaultId)
{
   1069c:	b510      	push	{r4, lr}
   1069e:	b084      	sub	sp, #16
   106a0:	4604      	mov	r4, r0
   106a2:	4608      	mov	r0, r1
   106a4:	4611      	mov	r1, r2
   106a6:	461a      	mov	r2, r3
   106a8:	4623      	mov	r3, r4
   106aa:	f8ad 3006 	strh.w	r3, [sp, #6]
   106ae:	4603      	mov	r3, r0
   106b0:	f88d 3005 	strb.w	r3, [sp, #5]
   106b4:	460b      	mov	r3, r1
   106b6:	f88d 3004 	strb.w	r3, [sp, #4]
   106ba:	4613      	mov	r3, r2
   106bc:	f88d 3003 	strb.w	r3, [sp, #3]
    uint32 u32CoreId = (uint32)OsIf_GetCoreID();
   106c0:	f7f0 fe08 	bl	12d4 <Sys_GetCoreID>
   106c4:	4603      	mov	r3, r0
   106c6:	9303      	str	r3, [sp, #12]

    Det_TransientModuleId[u32CoreId] = ModuleId;
   106c8:	490d      	ldr	r1, [pc, #52]	; (10700 <Det_ReportTransientFault+0x64>)
   106ca:	9b03      	ldr	r3, [sp, #12]
   106cc:	f8bd 2006 	ldrh.w	r2, [sp, #6]
   106d0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    Det_TransientInstanceId[u32CoreId] = InstanceId;
   106d4:	4a0b      	ldr	r2, [pc, #44]	; (10704 <Det_ReportTransientFault+0x68>)
   106d6:	9b03      	ldr	r3, [sp, #12]
   106d8:	4413      	add	r3, r2
   106da:	f89d 2005 	ldrb.w	r2, [sp, #5]
   106de:	701a      	strb	r2, [r3, #0]
    Det_TransientApiId[u32CoreId] = ApiId;
   106e0:	4a09      	ldr	r2, [pc, #36]	; (10708 <Det_ReportTransientFault+0x6c>)
   106e2:	9b03      	ldr	r3, [sp, #12]
   106e4:	4413      	add	r3, r2
   106e6:	f89d 2004 	ldrb.w	r2, [sp, #4]
   106ea:	701a      	strb	r2, [r3, #0]
    Det_TransientFaultId[u32CoreId] = FaultId;
   106ec:	4a07      	ldr	r2, [pc, #28]	; (1070c <Det_ReportTransientFault+0x70>)
   106ee:	9b03      	ldr	r3, [sp, #12]
   106f0:	4413      	add	r3, r2
   106f2:	f89d 2003 	ldrb.w	r2, [sp, #3]
   106f6:	701a      	strb	r2, [r3, #0]

    return E_OK;
   106f8:	2300      	movs	r3, #0
}
   106fa:	4618      	mov	r0, r3
   106fc:	b004      	add	sp, #16
   106fe:	bd10      	pop	{r4, pc}
   10700:	1fff91e4 	.word	0x1fff91e4
   10704:	1fff91d8 	.word	0x1fff91d8
   10708:	1fff91dc 	.word	0x1fff91dc
   1070c:	1fff91e0 	.word	0x1fff91e0

00010710 <Det_Start>:
* @requirement DET010
*/
void Det_Start(void)
{
    /* Do nothing */
}
   10710:	bf00      	nop
   10712:	4770      	bx	lr

00010714 <Fls_ACEraseRomEnd>:
   10714:	31746f50 	.word	0x31746f50
   10718:	6f56203a 	.word	0x6f56203a
   1071c:	6761746c 	.word	0x6761746c
   10720:	203d2065 	.word	0x203d2065
   10724:	56206425 	.word	0x56206425
   10728:	6552202c 	.word	0x6552202c
   1072c:	74736973 	.word	0x74736973
   10730:	65636e61 	.word	0x65636e61
   10734:	25203d20 	.word	0x25203d20
   10738:	684f2064 	.word	0x684f2064
   1073c:	000a736d 	.word	0x000a736d
   10740:	32746f50 	.word	0x32746f50
   10744:	6f56203a 	.word	0x6f56203a
   10748:	6761746c 	.word	0x6761746c
   1074c:	203d2065 	.word	0x203d2065
   10750:	56206425 	.word	0x56206425
   10754:	6552202c 	.word	0x6552202c
   10758:	74736973 	.word	0x74736973
   1075c:	65636e61 	.word	0x65636e61
   10760:	25203d20 	.word	0x25203d20
   10764:	684f2064 	.word	0x684f2064
   10768:	000a736d 	.word	0x000a736d
   1076c:	6d726554 	.word	0x6d726554
   10770:	6c616e69 	.word	0x6c616e69
   10774:	00000000 	.word	0x00000000
   10778:	4c554e28 	.word	0x4c554e28
   1077c:	0000294c 	.word	0x0000294c

00010780 <Clock_Ip_au8DividerCallbackIndex>:
   10780:	0e0d0c00 06030201 0a070409 000b0805     ................

00010790 <Clock_Ip_au8DividerTriggerCallbackIndex>:
	...

000107a0 <Clock_Ip_au8XoscCallbackIndex>:
   107a0:	00000100 00000000 00000000 00000000     ................

000107b0 <Clock_Ip_au8IrcoscCallbackIndex>:
   107b0:	03020100 00000004 00000000 00000000     ................

000107c0 <Clock_Ip_au8GateCallbackIndex>:
   107c0:	06010200 01040301 00000500 00000000     ................

000107d0 <Clock_Ip_au8FractionalDividerCallbackIndex>:
	...

000107e0 <Clock_Ip_au8PllCallbackIndex>:
   107e0:	00000100 00000000 00000000 00000000     ................

000107f0 <Clock_Ip_au8SelectorCallbackIndex>:
   107f0:	0a090800 03020109 07060504 00000000     ................

00010800 <Clock_Ip_au8PcfsCallbackIndex>:
	...

00010810 <Clock_Ip_au8CmuCallbackIndex>:
	...

00010820 <Clock_Ip_au8ClockFeatures>:
	...
   10830:	01000000 00000000 00000000 00000002     ................
   10840:	00000000 00000300 00000000 00040000     ................
   10850:	00000000 05000000 00000000 00000000     ................
   10860:	00000006 00000000 00000100 00000000     ................
   10870:	00010000 00000000 04000000 00000000     ................
   10880:	00000000 00000005 00000001 00000401     ................
   10890:	00000200 00050100 00030000 04020000     ................
   108a0:	04000000 02000000 00000005 00000005     ................
   108b0:	00000403 00000600 00050300 00070000     ................
   108c0:	05000000 00000000 00000000 00000006     ................
	...
   10900:	00050000 00000000 06000000 00000100     ................
   10910:	00000000 00030007 00000000 00000000     ................
   10920:	00000000 00060000 00000000 07000000     ................
   10930:	00000100 00000000 00030008 00000000     ................
	...
   10948:	00090000 00000000 0a000000 00000100     ................
   10958:	00000000 0003000b 00000000 00000000     ................
   10968:	00000000 000c0000 00000000 0d000000     ................
   10978:	00000100 00000000 0003000e 00000000     ................
   10988:	00000800 00000000 00090000 00000000     ................
   10998:	0a000000 00000000 00000000 0000000b     ................
   109a8:	00000000 00000b01 00000000 000b0200     ................
   109b8:	00000000 0b030000 00000000 00000000     ................
	...
   109d0:	00000400 003b003b 00040000 27002700     ....;.;......'.'
   109e0:	01000000 00000000 00000000 00000007     ................
   109f0:	00007300 00000700 00320000 00090000     .s........2.....
   10a00:	02000000 07000000 00000000 00000021     ............!...
   10a10:	00000009 00000400 00000900 00030000     ................
   10a20:	00070000 61000000 07000000 00000000     .......a........
   10a30:	00000024 00000007 00002500 00000700     $........%......
   10a40:	002b0000 00040000 5a005a00 07000000     ..+......Z.Z....
   10a50:	00000000 00000020 38000004 00003800     .... ......8.8..
   10a60:	00000400 00390039 00040000 3a003a00     ....9.9......:.:
   10a70:	04000000 00260000 00000026 66000004     ......&.&......f
   10a80:	00006600 00000400 00370037 00040000     .f......7.7.....
   10a90:	2c002c00 04000000 002d0000 0000002d     .,.,......-.-...
   10aa0:	2e000004 00002e00 00000200 00404040     ............@@@.
   10ab0:	00040000 6a006a00 04000000 006b0000     .....j.j......k.
   10ac0:	0000006b 6c000004 00006c00 00000900     k......l.l......
   10ad0:	00010000 00090000 00000000 07000000     ................
   10ae0:	00000000 00000036 00000007 00003100     ....6........1..
   10af0:	00000700 00490000 00070000 4a000000     ......I........J
   10b00:	07000000 00000000 0000004b 00000007     ........K.......
   10b10:	00004c00 00000700 004d0000 00070000     .L........M.....
   10b20:	3d000000 03000000 00000000 00000000     ...=............

00010b30 <Clock_Ip_au16SelectorEntryHardwareValue>:
   10b30:	01010a03 01010001 04040002 02000603     ................
   10b40:	00010810 02020100 00000000 00000007     ................
   10b50:	00000009 00000000 00000c0e 00000000     ................
	...

00010b88 <Clock_Ip_au8SelectorEntryScsHardwareValue>:
   10b88:	00020000 00000300 00000601 00000000     ................
	...

00010bb8 <Clock_Ip_au8SelectorEntryPcsHardwareValue>:
   10bb8:	00000700 00000000 02020000 01010303     ................
   10bc8:	03020606 00000000 00000000 00000000     ................
	...

00010be8 <Clock_Ip_au8SelectorEntrySIMHardwareValue>:
   10be8:	00000001 00000000 02020000 01010303     ................
   10bf8:	03020606 00000000 00000000 00000000     ................
	...

00010c18 <Clock_Ip_au8DividerValueHardwareValue>:
   10c18:	00020100 00000003 00000004 00000000     ................
   10c28:	00000005 00000000 00000000 00000000     ................
   10c38:	00000006 00000000 00000000 00000000     ................
	...
   10c58:	00000007                                ....

00010c5c <Clock_Ip_apxScgPeriphAsyncDivs>:
   10c5c:	40064204 40064304 40064104 40064604     .B.@.C.@.A.@.F.@

00010c6c <Clock_Ip_aeSourceTypeClockName>:
   10c6c:	00000000 00000001 00000001 00000001     ................
   10c7c:	00000001 00000001 00000001 00000001     ................
   10c8c:	00000002 00000003 00000001 00000001     ................
   10c9c:	00000001 00000001 00000002 00000002     ................
   10cac:	00000003 00000003 00000001 00000001     ................
   10cbc:	00000004 00000004 00000004 00000004     ................
	...

00010d28 <Clock_Ip_aeHwPllName>:
   10d28:	00000009                                ....

00010d2c <Clock_Ip_aeHwDfsName>:
   10d2c:	00000057                                W...

00010d30 <Clock_Ip_axDividerCallbacks>:
   10d30:	00003315 0000331f 00003339 00003353     .3...3..93..S3..
   10d40:	0000336d 00003387 000033a1 000033bb     m3...3...3...3..
   10d50:	000033d5 000033ef 00003409 00003423     .3...3...4..#4..
   10d60:	0000343d 00003457 00003471              =4..W4..q4..

00010d6c <Clock_Ip_axDividerTriggerCallbacks>:
   10d6c:	000037e5 000037e5                       .7...7..

00010d74 <Clock_Ip_axExtOscCallbacks>:
   10d74:	000037f1 000037f1 000037f1 000037fb     .7...7...7...7..
   10d84:	000037f1 00003805 0000381f 00003839     .7...8...8..98..
   10d94:	000038bd 000038d1                       .8...8..

00010d9c <Clock_Ip_axFracDivCallbacks>:
   10d9c:	00003a91 00003a91 00003a9b              .:...:...:..

00010da8 <Clock_Ip_axGateCallbacks>:
   10da8:	00003ab5 00003abf 00003bbf 00003bd9     .:...:...;...;..
   10db8:	00003b6f 00003b89 00003b1f 00003b39     o;...;...;..9;..
   10dc8:	00003acf 00003ae9 00003c0f 00003c29     .:...:...<..)<..
   10dd8:	00003c5f 00003c79                       _<..y<..

00010de0 <Clock_Ip_axIntOscCallbacks>:
   10de0:	00003e25 00003e25 00003e2f 00003e39     %>..%>../>..9>..
   10df0:	00003e53 00003e6d 00003e81 00003e9b     S>..m>...>...>..
   10e00:	00003eb5 00003ec9 00003ee3 00003efd     .>...>...>...>..
   10e10:	00003fa5 00003fbf 00003fd9              .?...?...?..

00010e1c <Clock_Ip_axCmuCallbacks>:
   10e1c:	00004575 0000457f 0000458b 00004575     uE...E...E..uE..

00010e2c <Clock_Ip_axPllCallbacks>:
   10e2c:	00004595 00004595 0000459f 00004595     .E...E...E...E..
   10e3c:	000045ab 000045b5 000045cf 000045e9     .E...E...E...E..
   10e4c:	0000468d 00004679                       .F..yF..

00010e54 <Clock_Ip_axPcfsCallbacks>:
   10e54:	000047e9                                .G..

00010e58 <Clock_Ip_axSelectorCallbacks>:
   10e58:	000047f5 000047f5 000047ff 00004819     .G...G...G...H..
   10e68:	000047f5 00004833 0000484d 00004867     .G..3H..MH..gH..
   10e78:	00004881 0000489b 000048b5 000048cf     .H...H...H...H..
   10e88:	000048e9 00004903 0000491d 00004937     .H...I...I..7I..
   10e98:	00004951 0000496b 00004985 0000499f     QI..kI...I...I..
   10ea8:	000049b9 000049d3                       .I...I..

00010eb0 <ClockSource>:
   10eb0:	00000000 00000008 00000002 00000005     ................
	...
   10ec8:	00000009                                ....

00010ecc <ResetReasonArray>:
   10ecc:	00000000 00000001 00000002 00000003     ................
   10edc:	00000004 00000005 00000006 00000007     ................
   10eec:	00000008 00000009 0000000a 0000000b     ................
   10efc:	0000000c 0000000d 0000000e              ............

00010f08 <Port_au32PortCiPortBaseAddr>:
   10f08:	40049000 4004a000 4004b000 4004c000     ...@...@...@...@
   10f18:	4004d000                                ...@

00010f1c <Port_au32PortCiGpioBaseAddr>:
   10f1c:	400ff000 400ff040 400ff080 400ff0c0     ...@@..@...@...@
   10f2c:	400ff100                                ...@

00010f30 <Adc_Ip_apxBase>:
   10f30:	4003b000 40027000                       ...@.p.@

00010f38 <Pdb_Adc_Ip_apxBase>:
   10f38:	40036000 40031000                       .`.@...@

00010f40 <AdcIpChansConfig_0>:
   10f40:	00000000 0000000f 00000000 00000001     ................
   10f50:	00000008 00000000                       ........

00010f58 <AdcIpConfig_0>:
   10f58:	00000000 00000003 00000000 0000000c     ................
   10f68:	00000000 00000001 00000001 00000000     ................
	...
   10f80:	00ff0000 00000000 00000000 00010f40     ............@...
   10f90:	0000a945                                E...

00010f94 <AdcIpwCfg>:
   10f94:	00010f58 00000000 0001145c 00000000     X.......\.......
   10fa4:	ff01ff01 00000001 00000002 0001ffff     ................
   10fb4:	000000ff                                ....

00010fb8 <AdcIpwGroupConfig_0>:
	...
   10fc0:	000000c8 00010000 00000000              ............

00010fcc <Adc_Group0_Assignment_1>:
   10fcc:	00010000                                ....

00010fd0 <Adc_GroupsCfg>:
	...
   10fec:	00000001 00010fcc 000f0002 00000008     ................
   10ffc:	00000000 00010fb8                       ........

00011004 <Adc_au16GroupIdToIndexMap>:
   11004:	00000000                                ....

00011008 <Adc_Partition_Assignment>:
   11008:	00000000                                ....

0001100c <Adc_Config>:
   1100c:	00010f94 00010fd0 00000001 00011004     ................
   1101c:	00000000 00011008 00000001              ............

00011028 <Mcu_aClockConfigPB>:
	...
   11030:	1c000101 04000010 01000029 00000005     ........).......
   11040:	00000001 00000000 00000057 00000000     ........W.......
   11050:	00000000 00000008 007a1200 00000001     ..........z.....
   11060:	00000001 00000000 00000057 00000000     ........W.......
   11070:	00000057 00000000 00000000 00000000     W...............
	...
   11090:	00000019 00000005 0000001a 00000002     ................
   110a0:	0000001b 00000005 0000002a 00000005     ........*.......
   110b0:	00000028 0000000e 00000029 00000001     (.......).......
   110c0:	00000056 0000001c 00000032 0000002a     V.......2...*...
   110d0:	0000002b 00000014 0000002c 00000014     +.......,.......
   110e0:	0000002d 00000014 0000002e 00000014     -...............
   110f0:	0000003f 00000000 00000040 00000000     ?.......@.......
   11100:	00000041 00000000 00000042 00000000     A.......B.......
   11110:	00000031 0000000d 00000045 00000000     1.......E.......
   11120:	00000046 00000000 00000047 00000000     F.......G.......
   11130:	00000044 00000000 00000030 0000000d     D.......0.......
   11140:	0000003d 00000000 00000043 00000000     =.......C.......
   11150:	00000049 00000000 0000004a 00000000     I.......J.......
   11160:	0000004b 00000000 00000048 00000000     K.......H.......
   11170:	0000000c 00000001 00000000 0000000d     ................
   11180:	00000002 00000000 0000000e 00000001     ................
   11190:	00000000 0000000f 00000001 00000000     ................
   111a0:	0000001d 00000001 00000000 0000001e     ................
   111b0:	00000008 00000000 0000001f 00000001     ................
   111c0:	00000000 00000021 00000001 00000000     ....!...........
   111d0:	00000022 00000002 00000000 00000023     "...........#...
   111e0:	00000001 00000000 00000025 00000003     ........%.......
   111f0:	00000000 00000026 00000004 00000000     ....&...........
   11200:	00000027 00000002 00000000 00000032     '...........2...
   11210:	00000001 00000000 00000048 00000001     ........H.......
   11220:	00000001 00000056 00000001 00000001     ....V...........
   11230:	00000057 00000000 00000000 00000057     W...........W...
	...
   11248:	00000057 00000000 00000000 00000057     W...........W...
	...
   11260:	00000057 00000000 00000057 00000057     W.......W...W...
	...
   1127c:	00000014 00007d00 00000015 00007d00     .....}.......}..
   1128c:	00000016 00007d00 00000017 00008000     .....}..........
   1129c:	00000012 00000001 00000013 00000001     ................
   112ac:	00000030 00000000 00000031 00000001     0.......1.......
   112bc:	00000032 00000000 00000033 00000000     2.......3.......
   112cc:	00000034 00000000 00000035 00000001     4.......5.......
   112dc:	00000036 00000000 00000037 00000001     6.......7.......
   112ec:	00000038 00000001 00000039 00000000     8.......9.......
   112fc:	0000003a 00000000 0000003b 00000000     :.......;.......
   1130c:	0000003c 00000000 0000003d 00000000     <.......=.......
   1131c:	0000003e 00000000 0000003f 00000000     >.......?.......
   1132c:	00000040 00000000 00000041 00000000     @.......A.......
   1133c:	00000042 00000000 00000043 00000000     B.......C.......
   1134c:	00000044 00000000 00000045 00000000     D.......E.......
   1135c:	00000046 00000000 00000047 00000000     F.......G.......
   1136c:	00000048 00000000 00000049 00000000     H.......I.......
   1137c:	0000004a 00000000 0000004b 00000000     J.......K.......
   1138c:	0000004c 00000001 0000004d 00000001     L.......M.......
   1139c:	0000004e 00000000 0000004f 00000001     N.......O.......
   113ac:	00000050 00000001 00000051 00000001     P.......Q.......
   113bc:	00000052 00000001 00000053 00000001     R.......S.......
   113cc:	00000054 00000001 00000055 00000000     T.......U.......
   113dc:	00000056 00000001 00000057 00000000     V.......W.......
   113ec:	00000000 00000057 00000000 00000057     ....W.......W...
	...

00011420 <aIrqConfiguration>:
   11420:	00000028 00000f01 00009299              (...........

0001142c <intCtrlConfig>:
   1142c:	00000001 00011420                       .... ...

00011434 <Mcu_Config>:
   11434:	0000005a 00000000 00000001 00000001     Z...............
   11444:	000115f4 00011028 00011600              ....(.......

00011450 <OsIf_xPredefinedConfig>:
   11450:	00000000 02dc6c00                       .....l..

00011458 <OsIf_apxPredefinedConfig>:
   11458:	00011450                                P...

0001145c <PdbAdcIpConfig_0>:
	...
   11468:	0000000f ffff0000 00000000 00000000     ................
   11478:	00000000                                ....

0001147c <Platform_uConfiguration>:
   1147c:	00011484                                ....

00011480 <Platform_Config>:
   11480:	0001147c                                |...

00011484 <ipwConfig>:
   11484:	0001142c 00000000                       ,.......

0001148c <g_pin_mux_InitConfigArr>:
   1148c:	4004a000 00000000 00000001 00000002     ...@............
   1149c:	00000000 00000002 00000000 00000000     ................
	...
   114b4:	4004a000 00000000 0000000d 00000002     ...@............
   114c4:	00000000 00000002 00000000 00000000     ................
	...

000114dc <au8Port_PartitionList>:
   114dc:	00000001                                ....

000114e0 <au32Port_PinToPartitionMap>:
   114e0:	00000001 00000001                       ........

000114e8 <Port_au16NoUnUsedPadsArrayDefault>:
   114e8:	00010000 00030002 00070006 00090008     ................
   114f8:	000c000b 000e000d 0010000f 00200011     .............. .
   11508:	00230022 00250024 00270026 00290028     ".#.$.%.&.'.(.).
   11518:	002b002a 002e002c 0030002f 00400031     *.+.,.../.0.1.@.
   11528:	00420041 00460043 00480047 004a0049     A.B.C.F.G.H.I.J.
   11538:	004c004b 004e004d 0050004f 00600051     K.L.M.N.O.P.Q.`.
   11548:	00620061 00640063 00660065 00680067     a.b.c.d.e.f.g.h.
   11558:	006a0069 006c006b 006e006d 0070006f     i.j.k.l.m.n.o.p.
   11568:	00800071 00820081 00840083 00860085     q...............
   11578:	00880087 008a0089 008c008b 008e008d     ................
   11588:	0090008f                                ....

0001158c <Port_UnUsedPin>:
   1158c:	00000100 00000001 00000000              ............

00011598 <Port_aPinConfigDefault>:
   11598:	00000021 00000000 00000002 00000000     !...............
   115a8:	00010000 0000002d 00000000 00000002     ....-...........
   115b8:	00000000 00010000                       ........

000115c0 <Port_Config>:
   115c0:	00520002 000114e8 0001158c 00011598     ..R.............
	...
   115d8:	000114e0 000114dc 0001148c              ............

000115e4 <Power_Ip_RCM_ConfigPB>:
	...

000115ec <Power_Ip_PMC_ConfigPB>:
   115ec:	00000000                                ....

000115f0 <Power_Ip_SMC_ConfigPB>:
   115f0:	00000000                                ....

000115f4 <Power_Ip_aModeConfigPB>:
	...

00011600 <Power_Ip_HwIPsConfigPB>:
   11600:	000115e4 000115ec 000115f0              ............

0001160c <_aInitStr.0>:
   1160c:	00000000 54540000 45522052 53454747     ......TTR REGGES
   1161c:	00000000                                ....

00011620 <_aV2C.0>:
   11620:	33323130 37363534 42413938 46454443     0123456789ABCDEF

00011630 <__INIT_TABLE>:
   11630:	00000002 	.word	0x00000002
   11634:	1fff8b10 	.word	0x1fff8b10
   11638:	00011658 	.word	0x00011658
   1163c:	0001166c 	.word	0x0001166c
   11640:	1fff8800 	.word	0x1fff8800
   11644:	00000000 	.word	0x00000000
   11648:	00000310 	.word	0x00000310

0001164c <__ZERO_TABLE>:
   1164c:	00000001 	.word	0x00000001
   11650:	1fff8b30 	.word	0x1fff8b30
   11654:	1fff96b0 	.word	0x1fff96b0
