Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 16 19:38:18 2024
| Host         : LAPTOP-GEPADMVF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-17  Critical Warning  Non-clocked sequential cell                         1000        
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
LUTAR-1    Warning           LUT drives async reset alert                        5420        
TIMING-18  Warning           Missing input or output delay                       12          
TIMING-20  Warning           Non-clocked latch                                   1000        
ULMTCS-2   Warning           Control Sets use limits require reduction           1           
LATCH-1    Advisory          Existing latches in the design                      1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (25113)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20540)
5. checking no_input_delay (6)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (25113)
----------------------------
 There are 8558 register/latch pins with no clock driven by root clock pin: Inst_Clock_Converter/clk_temp_reg/Q (HIGH)

 There are 2944 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[0]/Q (HIGH)

 There are 677 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep__3/Q (HIGH)

 There are 2944 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/Q (HIGH)

 There are 677 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep__3/Q (HIGH)

 There are 3621 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/FSM_sequential_cur_state_reg[2]/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__0/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__1/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__10/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__11/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__2/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__3/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__4/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__5/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__6/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__7/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Down/inited_reg_rep__9/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__0/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__1/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__10/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__11/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__2/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__3/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__4/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__5/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__6/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__8/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Left/inited_reg_rep__9/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__0/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__1/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__10/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__11/Q (HIGH)

 There are 63 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__2/Q (HIGH)

 There are 57 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__3/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__4/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__5/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__6/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__7/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__8/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Right/inited_reg_rep__9/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__0/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__1/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__10/Q (HIGH)

 There are 59 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__11/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__2/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__3/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__4/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__5/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__6/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__8/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/Inst_Move_Up/inited_reg_rep__9/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/food_xy_input_reg_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_length_input_reg_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][25]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][26]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][27]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][28]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][30]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[0][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[10][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[12][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[13][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[14][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[15][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[16][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[17][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[18][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[1][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[2][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[3][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[4][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[5][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[7][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[8][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20540)
----------------------------------------------------
 There are 20540 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.778        0.000                      0                  129        0.185        0.000                      0                  129        2.633        0.000                       0                   117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
Inst_PLL/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk_out1_PLL100to108  {0.000 4.630}        9.259           108.000         
  clkfbout_PLL100to108  {0.000 25.000}       50.000          20.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Inst_PLL/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_PLL100to108        2.778        0.000                      0                   70        0.185        0.000                      0                   70        4.130        0.000                       0                    61  
  clkfbout_PLL100to108                                                                                                                                                    2.633        0.000                       0                     3  
sys_clk_pin                   5.478        0.000                      0                   59        0.185        0.000                      0                   59        4.500        0.000                       0                    52  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_PLL100to108                        
(none)                clkfbout_PLL100to108                        
(none)                sys_clk_pin                                 
(none)                                      sys_clk_pin           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Inst_PLL/inst/clk_in1
  To Clock:  Inst_PLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Inst_PLL/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Inst_PLL/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_PLL100to108
  To Clock:  clk_out1_PLL100to108

Setup :            0  Failing Endpoints,  Worst Slack        2.778ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.778ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.139ns  (logic 1.946ns (31.696%)  route 4.193ns (68.304%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 5.903 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.896ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X69Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDRE (Prop_fdre_C_Q)         0.456    -3.440 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=7, routed)           0.997    -2.443    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.153    -2.290 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.692    -1.598    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X73Y59         LUT5 (Prop_lut5_I3_O)        0.325    -1.273 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.761    -0.512    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X74Y57         LUT2 (Prop_lut2_I0_O)        0.352    -0.160 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.601     0.441    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X76Y57         LUT4 (Prop_lut4_I0_O)        0.340     0.781 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.633     1.414    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X76Y58         LUT5 (Prop_lut5_I3_O)        0.320     1.734 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.509     2.243    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_1
    SLICE_X73Y59         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.593     5.903    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y59         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]/C
                         clock pessimism             -0.500     5.403    
                         clock uncertainty           -0.116     5.287    
    SLICE_X73Y59         FDRE (Setup_fdre_C_D)       -0.266     5.021    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[7]
  -------------------------------------------------------------------
                         required time                          5.021    
                         arrival time                          -2.243    
  -------------------------------------------------------------------
                         slack                                  2.778    

Slack (MET) :             2.925ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 1.946ns (32.279%)  route 4.083ns (67.721%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.353ns = ( 5.906 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.896ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X69Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDRE (Prop_fdre_C_Q)         0.456    -3.440 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=7, routed)           0.997    -2.443    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.153    -2.290 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.692    -1.598    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X73Y59         LUT5 (Prop_lut5_I3_O)        0.325    -1.273 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.761    -0.512    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X74Y57         LUT2 (Prop_lut2_I0_O)        0.352    -0.160 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.601     0.441    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X76Y57         LUT4 (Prop_lut4_I0_O)        0.340     0.781 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.633     1.414    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X76Y58         LUT5 (Prop_lut5_I3_O)        0.320     1.734 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1/O
                         net (fo=2, routed)           0.398     2.132    Inst_VGA_Manager/Inst_VGA_Sync/v_count[7]_i_1_n_1
    SLICE_X76Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.596     5.906    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X76Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]/C
                         clock pessimism             -0.500     5.406    
                         clock uncertainty           -0.116     5.290    
    SLICE_X76Y58         FDRE (Setup_fdre_C_D)       -0.232     5.058    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[7]
  -------------------------------------------------------------------
                         required time                          5.058    
                         arrival time                          -2.132    
  -------------------------------------------------------------------
                         slack                                  2.925    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 1.954ns (31.642%)  route 4.221ns (68.358%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.352ns = ( 5.907 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.896ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X69Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDRE (Prop_fdre_C_Q)         0.456    -3.440 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=7, routed)           0.997    -2.443    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.153    -2.290 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.692    -1.598    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X73Y59         LUT5 (Prop_lut5_I3_O)        0.325    -1.273 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.761    -0.512    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X74Y57         LUT2 (Prop_lut2_I0_O)        0.352    -0.160 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.601     0.441    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X76Y57         LUT4 (Prop_lut4_I0_O)        0.340     0.781 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.541     1.322    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X76Y58         LUT6 (Prop_lut6_I0_O)        0.328     1.650 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1/O
                         net (fo=2, routed)           0.629     2.279    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1_n_1
    SLICE_X77Y54         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.597     5.907    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X77Y54         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]/C
                         clock pessimism             -0.500     5.407    
                         clock uncertainty           -0.116     5.291    
    SLICE_X77Y54         FDRE (Setup_fdre_C_D)       -0.067     5.224    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[9]
  -------------------------------------------------------------------
                         required time                          5.224    
                         arrival time                          -2.279    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             3.070ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 1.954ns (32.097%)  route 4.134ns (67.903%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.353ns = ( 5.906 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.896ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X69Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDRE (Prop_fdre_C_Q)         0.456    -3.440 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=7, routed)           0.997    -2.443    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.153    -2.290 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.692    -1.598    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X73Y59         LUT5 (Prop_lut5_I3_O)        0.325    -1.273 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.761    -0.512    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X74Y57         LUT2 (Prop_lut2_I0_O)        0.352    -0.160 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.601     0.441    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X76Y57         LUT4 (Prop_lut4_I0_O)        0.340     0.781 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.531     1.312    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X76Y58         LUT6 (Prop_lut6_I4_O)        0.328     1.640 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1/O
                         net (fo=2, routed)           0.551     2.191    Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1_n_1
    SLICE_X76Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.596     5.906    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X76Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]/C
                         clock pessimism             -0.500     5.406    
                         clock uncertainty           -0.116     5.290    
    SLICE_X76Y58         FDRE (Setup_fdre_C_D)       -0.028     5.262    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          5.262    
                         arrival time                          -2.191    
  -------------------------------------------------------------------
                         slack                                  3.070    

Slack (MET) :             3.119ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        6.021ns  (logic 1.954ns (32.451%)  route 4.067ns (67.549%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.356ns = ( 5.903 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.896ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X69Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDRE (Prop_fdre_C_Q)         0.456    -3.440 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=7, routed)           0.997    -2.443    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.153    -2.290 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.692    -1.598    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X73Y59         LUT5 (Prop_lut5_I3_O)        0.325    -1.273 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.761    -0.512    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X74Y57         LUT2 (Prop_lut2_I0_O)        0.352    -0.160 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.601     0.441    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X76Y57         LUT4 (Prop_lut4_I0_O)        0.340     0.781 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.531     1.312    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X76Y58         LUT6 (Prop_lut6_I4_O)        0.328     1.640 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1/O
                         net (fo=2, routed)           0.485     2.125    Inst_VGA_Manager/Inst_VGA_Sync/v_count[8]_i_1_n_1
    SLICE_X73Y59         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.593     5.903    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y59         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]/C
                         clock pessimism             -0.500     5.403    
                         clock uncertainty           -0.116     5.287    
    SLICE_X73Y59         FDRE (Setup_fdre_C_D)       -0.043     5.244    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[8]
  -------------------------------------------------------------------
                         required time                          5.244    
                         arrival time                          -2.125    
  -------------------------------------------------------------------
                         slack                                  3.119    

Slack (MET) :             3.153ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.991ns  (logic 1.954ns (32.618%)  route 4.037ns (67.382%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.353ns = ( 5.906 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.896ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X69Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDRE (Prop_fdre_C_Q)         0.456    -3.440 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=7, routed)           0.997    -2.443    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.153    -2.290 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.692    -1.598    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X73Y59         LUT5 (Prop_lut5_I3_O)        0.325    -1.273 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.761    -0.512    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X74Y57         LUT2 (Prop_lut2_I0_O)        0.352    -0.160 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.601     0.441    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X76Y57         LUT4 (Prop_lut4_I0_O)        0.340     0.781 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.633     1.414    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X76Y58         LUT4 (Prop_lut4_I2_O)        0.328     1.742 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1/O
                         net (fo=2, routed)           0.352     2.094    Inst_VGA_Manager/Inst_VGA_Sync/v_count[6]_i_1_n_1
    SLICE_X76Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.596     5.906    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X76Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]/C
                         clock pessimism             -0.500     5.406    
                         clock uncertainty           -0.116     5.290    
    SLICE_X76Y58         FDRE (Setup_fdre_C_D)       -0.043     5.247    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[6]
  -------------------------------------------------------------------
                         required time                          5.247    
                         arrival time                          -2.094    
  -------------------------------------------------------------------
                         slack                                  3.153    

Slack (MET) :             3.183ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.954ns  (logic 1.634ns (27.444%)  route 4.320ns (72.556%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.273ns = ( 5.986 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.896ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X69Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDRE (Prop_fdre_C_Q)         0.456    -3.440 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=7, routed)           0.997    -2.443    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.153    -2.290 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.692    -1.598    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X73Y59         LUT5 (Prop_lut5_I3_O)        0.325    -1.273 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.761    -0.512    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X74Y57         LUT2 (Prop_lut2_I0_O)        0.352    -0.160 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.467     0.307    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X75Y57         LUT3 (Prop_lut3_I0_O)        0.348     0.655 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1/O
                         net (fo=6, routed)           1.402     2.057    Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1_n_1
    SLICE_X71Y46         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.677     5.986    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X71Y46         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]_rep__1/C
                         clock pessimism             -0.572     5.414    
                         clock uncertainty           -0.116     5.298    
    SLICE_X71Y46         FDRE (Setup_fdre_C_D)       -0.058     5.240    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]_rep__1
  -------------------------------------------------------------------
                         required time                          5.240    
                         arrival time                          -2.057    
  -------------------------------------------------------------------
                         slack                                  3.183    

Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.888ns  (logic 1.954ns (33.185%)  route 3.934ns (66.815%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.353ns = ( 5.906 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.896ns
    Clock Pessimism Removal (CPR):    -0.500ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X69Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDRE (Prop_fdre_C_Q)         0.456    -3.440 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=7, routed)           0.997    -2.443    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.153    -2.290 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.692    -1.598    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X73Y59         LUT5 (Prop_lut5_I3_O)        0.325    -1.273 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.761    -0.512    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X74Y57         LUT2 (Prop_lut2_I0_O)        0.352    -0.160 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.601     0.441    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X76Y57         LUT4 (Prop_lut4_I0_O)        0.340     0.781 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2/O
                         net (fo=5, routed)           0.541     1.322    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_2_n_1
    SLICE_X76Y58         LUT6 (Prop_lut6_I0_O)        0.328     1.650 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1/O
                         net (fo=2, routed)           0.342     1.992    Inst_VGA_Manager/Inst_VGA_Sync/v_count[9]_i_1_n_1
    SLICE_X76Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.596     5.906    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X76Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]/C
                         clock pessimism             -0.500     5.406    
                         clock uncertainty           -0.116     5.290    
    SLICE_X76Y58         FDRE (Setup_fdre_C_D)       -0.030     5.260    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          5.260    
                         arrival time                          -1.992    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.369ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.765ns  (logic 1.634ns (28.345%)  route 4.131ns (71.655%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.273ns = ( 5.986 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.896ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X69Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDRE (Prop_fdre_C_Q)         0.456    -3.440 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=7, routed)           0.997    -2.443    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.153    -2.290 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.692    -1.598    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X73Y59         LUT5 (Prop_lut5_I3_O)        0.325    -1.273 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.761    -0.512    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X74Y57         LUT2 (Prop_lut2_I0_O)        0.352    -0.160 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.467     0.307    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X75Y57         LUT3 (Prop_lut3_I0_O)        0.348     0.655 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1/O
                         net (fo=6, routed)           1.213     1.868    Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1_n_1
    SLICE_X71Y46         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.677     5.986    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X71Y46         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]_rep__0/C
                         clock pessimism             -0.572     5.414    
                         clock uncertainty           -0.116     5.298    
    SLICE_X71Y46         FDRE (Setup_fdre_C_D)       -0.061     5.237    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                          5.237    
                         arrival time                          -1.868    
  -------------------------------------------------------------------
                         slack                                  3.369    

Slack (MET) :             3.538ns  (required time - arrival time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.259ns  (clk_out1_PLL100to108 rise@9.259ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 1.634ns (29.307%)  route 3.941ns (70.693%))
  Logic Levels:           4  (LUT2=1 LUT3=2 LUT5=1)
  Clock Path Skew:        0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.273ns = ( 5.986 - 9.259 ) 
    Source Clock Delay      (SCD):    -3.896ns
    Clock Pessimism Removal (CPR):    -0.572ns
  Clock Uncertainty:      0.116ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X69Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y58         FDRE (Prop_fdre_C_Q)         0.456    -3.440 f  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[2]/Q
                         net (fo=7, routed)           0.997    -2.443    Inst_VGA_Manager/Inst_VGA_Sync/h_count[2]
    SLICE_X70Y58         LUT3 (Prop_lut3_I2_O)        0.153    -2.290 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2/O
                         net (fo=7, routed)           0.692    -1.598    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_2_n_1
    SLICE_X73Y59         LUT5 (Prop_lut5_I3_O)        0.325    -1.273 f  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_2/O
                         net (fo=14, routed)          0.761    -0.512    Inst_VGA_Manager/Inst_VGA_Sync/p_0_in
    SLICE_X74Y57         LUT2 (Prop_lut2_I0_O)        0.352    -0.160 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5/O
                         net (fo=8, routed)           0.467     0.307    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_5_n_1
    SLICE_X75Y57         LUT3 (Prop_lut3_I0_O)        0.348     0.655 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1/O
                         net (fo=6, routed)           1.024     1.679    Inst_VGA_Manager/Inst_VGA_Sync/v_count[2]_i_1_n_1
    SLICE_X71Y46         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      9.259     9.259 r  
    E3                   IBUF                         0.000     9.259 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181    10.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.856     2.584 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.634     4.218    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     4.309 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.677     5.986    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X71Y46         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]_rep/C
                         clock pessimism             -0.572     5.414    
                         clock uncertainty           -0.116     5.298    
    SLICE_X71Y46         FDRE (Setup_fdre_C_D)       -0.081     5.217    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[2]_rep
  -------------------------------------------------------------------
                         required time                          5.217    
                         arrival time                          -1.679    
  -------------------------------------------------------------------
                         slack                                  3.538    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.896%)  route 0.135ns (42.104%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.795    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X71Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/Q
                         net (fo=11, routed)          0.135    -0.519    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]
    SLICE_X70Y58         LUT6 (Prop_lut6_I5_O)        0.045    -0.474 r  Inst_VGA_Manager/Inst_VGA_Sync/col[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.474    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[7]
    SLICE_X70Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.839    -0.751    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X70Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]/C
                         clock pessimism             -0.028    -0.779    
    SLICE_X70Y58         FDRE (Hold_fdre_C_D)         0.120    -0.659    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[7]
  -------------------------------------------------------------------
                         required time                          0.659    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.594    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           0.120    -0.507    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X72Y57         LUT6 (Prop_lut6_I4_O)        0.045    -0.462 r  Inst_VGA_Manager/Inst_VGA_Sync/col[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.462    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[10]
    SLICE_X72Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.866    -0.724    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X72Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
                         clock pessimism             -0.031    -0.755    
    SLICE_X72Y57         FDRE (Hold_fdre_C_D)         0.091    -0.664    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.462    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.160%)  route 0.145ns (43.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.795    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X71Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.654 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/Q
                         net (fo=11, routed)          0.145    -0.509    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]
    SLICE_X71Y57         LUT6 (Prop_lut6_I2_O)        0.045    -0.464 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.464    Inst_VGA_Manager/Inst_VGA_Sync/h_count[7]_i_1_n_1
    SLICE_X71Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.839    -0.751    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X71Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]/C
                         clock pessimism             -0.044    -0.795    
    SLICE_X71Y57         FDRE (Hold_fdre_C_D)         0.092    -0.703    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.464    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.106%)  route 0.139ns (39.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X74Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.602 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[3]/Q
                         net (fo=9, routed)           0.139    -0.463    Inst_VGA_Manager/Inst_VGA_Sync/v_count[3]
    SLICE_X75Y57         LUT6 (Prop_lut6_I3_O)        0.045    -0.418 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[5]_i_1/O
                         net (fo=2, routed)           0.000    -0.418    Inst_VGA_Manager/Inst_VGA_Sync/v_count[5]_i_1_n_1
    SLICE_X75Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.869    -0.721    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X75Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]/C
                         clock pessimism             -0.032    -0.753    
    SLICE_X75Y57         FDRE (Hold_fdre_C_D)         0.092    -0.661    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.418    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.229ns (63.927%)  route 0.129ns (36.073%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.795    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X71Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.667 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=8, routed)           0.129    -0.538    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X71Y57         LUT5 (Prop_lut5_I1_O)        0.101    -0.437 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.437    Inst_VGA_Manager/Inst_VGA_Sync/h_count[4]_i_1_n_1
    SLICE_X71Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.839    -0.751    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X71Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]/C
                         clock pessimism             -0.044    -0.795    
    SLICE_X71Y57         FDRE (Hold_fdre_C_D)         0.107    -0.688    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.496%)  route 0.179ns (49.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.594    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/Q
                         net (fo=6, routed)           0.179    -0.447    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]
    SLICE_X73Y57         LUT4 (Prop_lut4_I0_O)        0.042    -0.405 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.405    Inst_VGA_Manager/Inst_VGA_Sync/h_count[10]_i_2_n_1
    SLICE_X73Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.866    -0.724    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]/C
                         clock pessimism             -0.044    -0.768    
    SLICE_X73Y57         FDRE (Hold_fdre_C_D)         0.105    -0.663    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.663    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.226ns (63.622%)  route 0.129ns (36.378%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.751ns
    Source Clock Delay      (SCD):    -0.795ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.567    -0.795    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X71Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.667 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[1]/Q
                         net (fo=8, routed)           0.129    -0.538    Inst_VGA_Manager/Inst_VGA_Sync/h_count[1]
    SLICE_X71Y57         LUT4 (Prop_lut4_I2_O)        0.098    -0.440 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.440    Inst_VGA_Manager/Inst_VGA_Sync/h_count[3]_i_1_n_1
    SLICE_X71Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.839    -0.751    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X71Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]/C
                         clock pessimism             -0.044    -0.795    
    SLICE_X71Y57         FDRE (Hold_fdre_C_D)         0.091    -0.704    Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.704    
                         arrival time                          -0.440    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.063%)  route 0.201ns (51.937%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.724ns
    Source Clock Delay      (SCD):    -0.768ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.594    -0.768    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.627 r  Inst_VGA_Manager/Inst_VGA_Sync/h_count_reg[9]/Q
                         net (fo=8, routed)           0.201    -0.426    Inst_VGA_Manager/Inst_VGA_Sync/h_count[9]
    SLICE_X73Y59         LUT6 (Prop_lut6_I1_O)        0.045    -0.381 r  Inst_VGA_Manager/Inst_VGA_Sync/col[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.381    Inst_VGA_Manager/Inst_VGA_Sync/h_count_0[9]
    SLICE_X73Y59         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.866    -0.724    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X73Y59         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]/C
                         clock pessimism             -0.028    -0.752    
    SLICE_X73Y59         FDRE (Hold_fdre_C_D)         0.092    -0.660    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.123%)  route 0.244ns (53.877%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X74Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y57         FDRE (Prop_fdre_C_Q)         0.164    -0.602 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/Q
                         net (fo=4, routed)           0.244    -0.358    Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]
    SLICE_X74Y57         LUT2 (Prop_lut2_I1_O)        0.045    -0.313 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_1/O
                         net (fo=6, routed)           0.000    -0.313    Inst_VGA_Manager/Inst_VGA_Sync/v_count[0]_i_1_n_1
    SLICE_X74Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.869    -0.721    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X74Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]/C
                         clock pessimism             -0.045    -0.766    
    SLICE_X74Y57         FDRE (Hold_fdre_C_D)         0.121    -0.645    Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Path Group:             clk_out1_PLL100to108
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_PLL100to108 rise@0.000ns - clk_out1_PLL100to108 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.396%)  route 0.243ns (56.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.766ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X77Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count_reg[1]/Q
                         net (fo=10, routed)          0.243    -0.382    Inst_VGA_Manager/Inst_VGA_Sync/v_count[1]
    SLICE_X77Y57         LUT6 (Prop_lut6_I5_O)        0.045    -0.337 r  Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_1/O
                         net (fo=2, routed)           0.000    -0.337    Inst_VGA_Manager/Inst_VGA_Sync/v_count[10]_i_1_n_1
    SLICE_X77Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.659    -2.178 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.618    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.589 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.869    -0.721    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X77Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]/C
                         clock pessimism             -0.045    -0.766    
    SLICE_X77Y57         FDRE (Hold_fdre_C_D)         0.091    -0.675    Inst_VGA_Manager/Inst_VGA_Sync/row_reg[10]
  -------------------------------------------------------------------
                         required time                          0.675    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.338    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_PLL100to108
Waveform(ns):       { 0.000 4.630 }
Period(ns):         9.259
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         9.259       7.104      BUFGCTRL_X0Y16  Inst_PLL/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         9.259       8.010      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X68Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X72Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X68Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X70Y58    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X73Y59    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X73Y59    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X70Y58    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         9.259       8.259      SLICE_X70Y58    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       9.259       150.741    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X68Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X68Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X72Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X72Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X68Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X68Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X70Y58    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X70Y58    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X73Y59    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X73Y59    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X68Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X68Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X72Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X72Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X68Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X68Y57    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X70Y58    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X70Y58    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X73Y59    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.630       4.130      SLICE_X73Y59    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL100to108
  To Clock:  clkfbout_PLL100to108

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL100to108
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { Inst_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18  Inst_PLL/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y2  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 0.606ns (13.367%)  route 3.928ns (86.633%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.099ns = ( 15.099 - 10.000 ) 
    Source Clock Delay      (SCD):    5.409ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.806     5.409    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/Q
                         net (fo=27, routed)          3.928     9.792    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]_0
    SLICE_X64Y45         LUT2 (Prop_lut2_I1_O)        0.150     9.942 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled[60][74]_i_1/O
                         net (fo=1, routed)           0.000     9.942    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled[60][74]_i_1_n_1
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.677    15.099    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                         clock pessimism              0.309    15.409    
                         clock uncertainty           -0.035    15.373    
    SLICE_X64Y45         FDRE (Setup_fdre_C_D)        0.047    15.420    Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]
  -------------------------------------------------------------------
                         required time                         15.420    
                         arrival time                          -9.942    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.704ns (20.760%)  route 2.687ns (79.240%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.618     5.220    Inst_Clock_Converter/CLK
    SLICE_X47Y103        FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  Inst_Clock_Converter/counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.509    Inst_Clock_Converter/counter[11]
    SLICE_X45Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=2, routed)           0.905     7.539    Inst_Clock_Converter/counter[19]_i_5_n_1
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.124     7.663 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.949     8.611    Inst_Clock_Converter/clk_temp
    SLICE_X47Y105        FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.497    14.919    Inst_Clock_Converter/CLK
    SLICE_X47Y105        FDRE                                         r  Inst_Clock_Converter/counter_reg[17]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y105        FDRE (Setup_fdre_C_R)       -0.429    14.731    Inst_Clock_Converter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.704ns (20.760%)  route 2.687ns (79.240%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.618     5.220    Inst_Clock_Converter/CLK
    SLICE_X47Y103        FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  Inst_Clock_Converter/counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.509    Inst_Clock_Converter/counter[11]
    SLICE_X45Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=2, routed)           0.905     7.539    Inst_Clock_Converter/counter[19]_i_5_n_1
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.124     7.663 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.949     8.611    Inst_Clock_Converter/clk_temp
    SLICE_X47Y105        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.497    14.919    Inst_Clock_Converter/CLK
    SLICE_X47Y105        FDRE                                         r  Inst_Clock_Converter/counter_reg[18]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y105        FDRE (Setup_fdre_C_R)       -0.429    14.731    Inst_Clock_Converter/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.704ns (20.760%)  route 2.687ns (79.240%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.618     5.220    Inst_Clock_Converter/CLK
    SLICE_X47Y103        FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  Inst_Clock_Converter/counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.509    Inst_Clock_Converter/counter[11]
    SLICE_X45Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=2, routed)           0.905     7.539    Inst_Clock_Converter/counter[19]_i_5_n_1
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.124     7.663 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.949     8.611    Inst_Clock_Converter/clk_temp
    SLICE_X47Y105        FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.497    14.919    Inst_Clock_Converter/CLK
    SLICE_X47Y105        FDRE                                         r  Inst_Clock_Converter/counter_reg[19]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y105        FDRE (Setup_fdre_C_R)       -0.429    14.731    Inst_Clock_Converter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.611    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.704ns (21.667%)  route 2.545ns (78.333%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.618     5.220    Inst_Clock_Converter/CLK
    SLICE_X47Y103        FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  Inst_Clock_Converter/counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.509    Inst_Clock_Converter/counter[11]
    SLICE_X45Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=2, routed)           0.905     7.539    Inst_Clock_Converter/counter[19]_i_5_n_1
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.124     7.663 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.807     8.470    Inst_Clock_Converter/clk_temp
    SLICE_X47Y104        FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.497    14.919    Inst_Clock_Converter/CLK
    SLICE_X47Y104        FDRE                                         r  Inst_Clock_Converter/counter_reg[13]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y104        FDRE (Setup_fdre_C_R)       -0.429    14.731    Inst_Clock_Converter/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.704ns (21.667%)  route 2.545ns (78.333%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.618     5.220    Inst_Clock_Converter/CLK
    SLICE_X47Y103        FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  Inst_Clock_Converter/counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.509    Inst_Clock_Converter/counter[11]
    SLICE_X45Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=2, routed)           0.905     7.539    Inst_Clock_Converter/counter[19]_i_5_n_1
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.124     7.663 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.807     8.470    Inst_Clock_Converter/clk_temp
    SLICE_X47Y104        FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.497    14.919    Inst_Clock_Converter/CLK
    SLICE_X47Y104        FDRE                                         r  Inst_Clock_Converter/counter_reg[14]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y104        FDRE (Setup_fdre_C_R)       -0.429    14.731    Inst_Clock_Converter/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.704ns (21.667%)  route 2.545ns (78.333%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.618     5.220    Inst_Clock_Converter/CLK
    SLICE_X47Y103        FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  Inst_Clock_Converter/counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.509    Inst_Clock_Converter/counter[11]
    SLICE_X45Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=2, routed)           0.905     7.539    Inst_Clock_Converter/counter[19]_i_5_n_1
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.124     7.663 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.807     8.470    Inst_Clock_Converter/clk_temp
    SLICE_X47Y104        FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.497    14.919    Inst_Clock_Converter/CLK
    SLICE_X47Y104        FDRE                                         r  Inst_Clock_Converter/counter_reg[15]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y104        FDRE (Setup_fdre_C_R)       -0.429    14.731    Inst_Clock_Converter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.261ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.704ns (21.667%)  route 2.545ns (78.333%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.618     5.220    Inst_Clock_Converter/CLK
    SLICE_X47Y103        FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  Inst_Clock_Converter/counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.509    Inst_Clock_Converter/counter[11]
    SLICE_X45Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=2, routed)           0.905     7.539    Inst_Clock_Converter/counter[19]_i_5_n_1
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.124     7.663 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.807     8.470    Inst_Clock_Converter/clk_temp
    SLICE_X47Y104        FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.497    14.919    Inst_Clock_Converter/CLK
    SLICE_X47Y104        FDRE                                         r  Inst_Clock_Converter/counter_reg[16]/C
                         clock pessimism              0.276    15.195    
                         clock uncertainty           -0.035    15.160    
    SLICE_X47Y104        FDRE (Setup_fdre_C_R)       -0.429    14.731    Inst_Clock_Converter/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.731    
                         arrival time                          -8.470    
  -------------------------------------------------------------------
                         slack                                  6.261    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.636%)  route 2.406ns (77.364%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.618     5.220    Inst_Clock_Converter/CLK
    SLICE_X47Y103        FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  Inst_Clock_Converter/counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.509    Inst_Clock_Converter/counter[11]
    SLICE_X45Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=2, routed)           0.905     7.539    Inst_Clock_Converter/counter[19]_i_5_n_1
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.124     7.663 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.668     8.330    Inst_Clock_Converter/clk_temp
    SLICE_X47Y101        FDRE                                         r  Inst_Clock_Converter/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.498    14.920    Inst_Clock_Converter/CLK
    SLICE_X47Y101        FDRE                                         r  Inst_Clock_Converter/counter_reg[1]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X47Y101        FDRE (Setup_fdre_C_R)       -0.429    14.732    Inst_Clock_Converter/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.402    

Slack (MET) :             6.402ns  (required time - arrival time)
  Source:                 Inst_Clock_Converter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.704ns (22.636%)  route 2.406ns (77.364%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.618     5.220    Inst_Clock_Converter/CLK
    SLICE_X47Y103        FDRE                                         r  Inst_Clock_Converter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.456     5.676 f  Inst_Clock_Converter/counter_reg[11]/Q
                         net (fo=2, routed)           0.833     6.509    Inst_Clock_Converter/counter[11]
    SLICE_X45Y104        LUT4 (Prop_lut4_I1_O)        0.124     6.633 f  Inst_Clock_Converter/counter[19]_i_5/O
                         net (fo=2, routed)           0.905     7.539    Inst_Clock_Converter/counter[19]_i_5_n_1
    SLICE_X46Y103        LUT5 (Prop_lut5_I3_O)        0.124     7.663 r  Inst_Clock_Converter/counter[19]_i_1/O
                         net (fo=20, routed)          0.668     8.330    Inst_Clock_Converter/clk_temp
    SLICE_X47Y101        FDRE                                         r  Inst_Clock_Converter/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920    13.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.498    14.920    Inst_Clock_Converter/CLK
    SLICE_X47Y101        FDRE                                         r  Inst_Clock_Converter/counter_reg[2]/C
                         clock pessimism              0.276    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X47Y101        FDRE (Setup_fdre_C_R)       -0.429    14.732    Inst_Clock_Converter/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.732    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  6.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[0].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.656     1.576    Inst_ScaledString/scaling[0].Inst_Scaler/CLK
    SLICE_X78Y47         FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y47         FDRE (Prop_fdre_C_Q)         0.148     1.724 r  Inst_ScaledString/scaling[0].Inst_Scaler/en_reg/Q
                         net (fo=1, routed)           0.059     1.783    Inst_ScaledString/scaling[0].Inst_Scaler/en
    SLICE_X78Y47         LUT2 (Prop_lut2_I0_O)        0.098     1.881 r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled[0][20]_i_1/O
                         net (fo=1, routed)           0.000     1.881    Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled[0][20]_i_1_n_1
    SLICE_X78Y47         FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.932     2.097    Inst_ScaledString/scaling[0].Inst_Scaler/CLK
    SLICE_X78Y47         FDRE                                         r  Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][20]/C
                         clock pessimism             -0.521     1.576    
    SLICE_X78Y47         FDRE (Hold_fdre_C_D)         0.120     1.696    Inst_ScaledString/scaling[0].Inst_Scaler/char_scaled_reg[0][20]
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[4].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.656     1.576    Inst_ScaledString/scaling[4].Inst_Scaler/CLK
    SLICE_X79Y48         FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y48         FDRE (Prop_fdre_C_Q)         0.128     1.704 r  Inst_ScaledString/scaling[4].Inst_Scaler/en_reg/Q
                         net (fo=1, routed)           0.054     1.758    Inst_ScaledString/scaling[4].Inst_Scaler/en_reg_n_1
    SLICE_X79Y48         LUT2 (Prop_lut2_I0_O)        0.099     1.857 r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled[25][74]_i_1/O
                         net (fo=1, routed)           0.000     1.857    Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled[25][74]_i_1_n_1
    SLICE_X79Y48         FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.932     2.097    Inst_ScaledString/scaling[4].Inst_Scaler/CLK
    SLICE_X79Y48         FDRE                                         r  Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]/C
                         clock pessimism             -0.521     1.576    
    SLICE_X79Y48         FDRE (Hold_fdre_C_D)         0.091     1.667    Inst_ScaledString/scaling[4].Inst_Scaler/char_scaled_reg[25][74]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[7].Inst_Scaler/en_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.520ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.653     1.573    Inst_ScaledString/scaling[7].Inst_Scaler/CLK
    SLICE_X77Y38         FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.128     1.701 r  Inst_ScaledString/scaling[7].Inst_Scaler/en_reg/Q
                         net (fo=1, routed)           0.054     1.755    Inst_ScaledString/scaling[7].Inst_Scaler/en_reg_n_1
    SLICE_X77Y38         LUT2 (Prop_lut2_I0_O)        0.099     1.854 r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled[15][54]_i_1/O
                         net (fo=1, routed)           0.000     1.854    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled[15][54]_i_1_n_1
    SLICE_X77Y38         FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.928     2.093    Inst_ScaledString/scaling[7].Inst_Scaler/CLK
    SLICE_X77Y38         FDRE                                         r  Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]/C
                         clock pessimism             -0.520     1.573    
    SLICE_X77Y38         FDRE (Hold_fdre_C_D)         0.091     1.664    Inst_ScaledString/scaling[7].Inst_Scaler/char_scaled_reg[15][54]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.148ns (63.858%)  route 0.084ns (36.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_edge/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  Inst_edge/sreg_reg[1]/Q
                         net (fo=2, routed)           0.084     1.706    Inst_edge/sreg[1]
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.822     1.987    Inst_edge/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[4]/C
                         clock pessimism             -0.512     1.474    
    SLICE_X42Y75         FDRE (Hold_fdre_C_D)         0.029     1.503    Inst_edge/sreg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_edge/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_edge/sreg_reg[4]/Q
                         net (fo=2, routed)           0.127     1.766    Inst_edge/sreg[4]
    SLICE_X43Y75         FDRE                                         r  Inst_edge/sreg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.822     1.987    Inst_edge/CLK
    SLICE_X43Y75         FDRE                                         r  Inst_edge/sreg_reg[7]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.070     1.557    Inst_edge/sreg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 Inst_edge/sreg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_edge/sreg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.705%)  route 0.123ns (45.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_edge/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.148     1.622 r  Inst_edge/sreg_reg[5]/Q
                         net (fo=2, routed)           0.123     1.745    Inst_edge/sreg[5]
    SLICE_X43Y75         FDRE                                         r  Inst_edge/sreg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.822     1.987    Inst_edge/CLK
    SLICE_X43Y75         FDRE                                         r  Inst_edge/sreg_reg[8]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.019     1.506    Inst_edge/sreg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled_reg[60][54]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled_reg[60][54]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.576ns
    Clock Pessimism Removal (CPR):    0.521ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.656     1.576    Inst_ScaledString/scaling[2].Inst_Scaler/CLK
    SLICE_X80Y48         FDRE                                         r  Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled_reg[60][54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y48         FDRE (Prop_fdre_C_Q)         0.164     1.740 r  Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled_reg[60][54]/Q
                         net (fo=10, routed)          0.175     1.915    Inst_ScaledString/scaling[2].Inst_Scaler/gameover[0][0][0]
    SLICE_X80Y48         LUT2 (Prop_lut2_I1_O)        0.043     1.958 r  Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled[60][54]_i_1/O
                         net (fo=1, routed)           0.000     1.958    Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled[60][54]_i_1_n_1
    SLICE_X80Y48         FDRE                                         r  Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled_reg[60][54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.932     2.097    Inst_ScaledString/scaling[2].Inst_Scaler/CLK
    SLICE_X80Y48         FDRE                                         r  Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled_reg[60][54]/C
                         clock pessimism             -0.521     1.576    
    SLICE_X80Y48         FDRE (Hold_fdre_C_D)         0.133     1.709    Inst_ScaledString/scaling[2].Inst_Scaler/char_scaled_reg[60][54]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.561     1.480    Inst_Clock_Converter/CLK
    SLICE_X47Y102        FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  Inst_Clock_Converter/counter_reg[8]/Q
                         net (fo=2, routed)           0.117     1.739    Inst_Clock_Converter/counter[8]
    SLICE_X47Y102        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  Inst_Clock_Converter/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.847    Inst_Clock_Converter/p_1_in[8]
    SLICE_X47Y102        FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.832     1.997    Inst_Clock_Converter/CLK
    SLICE_X47Y102        FDRE                                         r  Inst_Clock_Converter/counter_reg[8]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X47Y102        FDRE (Hold_fdre_C_D)         0.105     1.585    Inst_Clock_Converter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.560     1.479    Inst_Clock_Converter/CLK
    SLICE_X47Y103        FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDRE (Prop_fdre_C_Q)         0.141     1.620 r  Inst_Clock_Converter/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.741    Inst_Clock_Converter/counter[12]
    SLICE_X47Y103        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.849 r  Inst_Clock_Converter/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.849    Inst_Clock_Converter/p_1_in[12]
    SLICE_X47Y103        FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.831     1.996    Inst_Clock_Converter/CLK
    SLICE_X47Y103        FDRE                                         r  Inst_Clock_Converter/counter_reg[12]/C
                         clock pessimism             -0.516     1.479    
    SLICE_X47Y103        FDRE (Hold_fdre_C_D)         0.105     1.584    Inst_Clock_Converter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_Clock_Converter/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_Clock_Converter/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.561     1.480    Inst_Clock_Converter/CLK
    SLICE_X47Y101        FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  Inst_Clock_Converter/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.742    Inst_Clock_Converter/counter[4]
    SLICE_X47Y101        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.850 r  Inst_Clock_Converter/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.850    Inst_Clock_Converter/p_1_in[4]
    SLICE_X47Y101        FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.832     1.997    Inst_Clock_Converter/CLK
    SLICE_X47Y101        FDRE                                         r  Inst_Clock_Converter/counter_reg[4]/C
                         clock pessimism             -0.516     1.480    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.105     1.585    Inst_Clock_Converter/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17  Inst_ClockDistributor/bufg_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y103   Inst_Clock_Converter/clk_temp_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y102   Inst_Clock_Converter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y104   Inst_Clock_Converter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y104   Inst_Clock_Converter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y104   Inst_Clock_Converter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y104   Inst_Clock_Converter/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y103   Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y103   Inst_Clock_Converter/clk_temp_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y102   Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y102   Inst_Clock_Converter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y103   Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y103   Inst_Clock_Converter/clk_temp_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y102   Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y102   Inst_Clock_Converter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y103   Inst_Clock_Converter/counter_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         20529 Endpoints
Min Delay         20529 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[17][20]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.008ns  (logic 0.766ns (2.015%)  route 37.242ns (97.985%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=167, routed)         1.838     2.356    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[0][31]_2[1]
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        1.795     4.275    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.399 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        33.609    38.008    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X14Y55         FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[17][20]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[17][23]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.868ns  (logic 0.766ns (2.023%)  route 37.102ns (97.977%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=167, routed)         1.838     2.356    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[0][31]_2[1]
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        1.795     4.275    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.399 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        33.469    37.868    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X14Y54         FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[17][23]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.745ns  (logic 7.605ns (20.147%)  route 30.140ns (79.853%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT1=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/C
    SLICE_X41Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/Q
                         net (fo=115, routed)        14.532    14.988    Inst_GAME_Play/Inst_Move_Down/Red_OBUF[3]_inst_i_2310
    SLICE_X52Y152        LUT5 (Prop_lut5_I2_O)        0.124    15.112 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_input_reg_reg[5][18]_i_2/O
                         net (fo=2, routed)           2.391    17.503    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_1577_1
    SLICE_X39Y118        LUT4 (Prop_lut4_I2_O)        0.124    17.627 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_2239/O
                         net (fo=1, routed)           0.000    17.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_898_0[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1577/CO[3]
                         net (fo=1, routed)           0.000    18.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1577_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.359 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1575/O[1]
                         net (fo=3, routed)           0.842    19.202    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1575_n_7
    SLICE_X40Y118        LUT1 (Prop_lut1_I0_O)        0.303    19.505 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1596/O
                         net (fo=1, routed)           0.000    19.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1596_n_1
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.037 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_903/CO[3]
                         net (fo=1, routed)           0.000    20.037    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_903_n_1
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_901/CO[3]
                         net (fo=1, routed)           0.000    20.151    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_371_1[0]
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.390 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_900/O[2]
                         net (fo=2, routed)           1.083    21.472    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_900_n_6
    SLICE_X41Y118        LUT4 (Prop_lut4_I0_O)        0.302    21.774 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_370/O
                         net (fo=1, routed)           0.000    21.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38_2[1]
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_130/CO[3]
                         net (fo=1, routed)           2.215    24.391    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8_5[0]
    SLICE_X47Y92         LUT6 (Prop_lut6_I4_O)        0.124    24.515 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.670    25.185    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_38_n_1
    SLICE_X47Y92         LUT6 (Prop_lut6_I2_O)        0.124    25.309 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.989    26.298    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8_n_1
    SLICE_X47Y88         LUT6 (Prop_lut6_I4_O)        0.124    26.422 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           3.002    29.425    Inst_MainFSM/Red[3]
    SLICE_X73Y65         LUT5 (Prop_lut5_I2_O)        0.152    29.577 r  Inst_MainFSM/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.414    33.991    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.754    37.745 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.745    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[16][24]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.567ns  (logic 0.766ns (2.039%)  route 36.801ns (97.961%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=167, routed)         1.838     2.356    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[0][31]_2[1]
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        1.795     4.275    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.399 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        33.168    37.567    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X10Y54         FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[16][24]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.534ns  (logic 7.369ns (19.634%)  route 30.165ns (80.366%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT1=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/C
    SLICE_X41Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/Q
                         net (fo=115, routed)        14.532    14.988    Inst_GAME_Play/Inst_Move_Down/Red_OBUF[3]_inst_i_2310
    SLICE_X52Y152        LUT5 (Prop_lut5_I2_O)        0.124    15.112 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_input_reg_reg[5][18]_i_2/O
                         net (fo=2, routed)           2.391    17.503    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_1577_1
    SLICE_X39Y118        LUT4 (Prop_lut4_I2_O)        0.124    17.627 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_2239/O
                         net (fo=1, routed)           0.000    17.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_898_0[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1577/CO[3]
                         net (fo=1, routed)           0.000    18.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1577_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.359 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1575/O[1]
                         net (fo=3, routed)           0.842    19.202    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1575_n_7
    SLICE_X40Y118        LUT1 (Prop_lut1_I0_O)        0.303    19.505 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1596/O
                         net (fo=1, routed)           0.000    19.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1596_n_1
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.037 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_903/CO[3]
                         net (fo=1, routed)           0.000    20.037    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_903_n_1
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_901/CO[3]
                         net (fo=1, routed)           0.000    20.151    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_371_1[0]
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.390 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_900/O[2]
                         net (fo=2, routed)           1.083    21.472    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_900_n_6
    SLICE_X41Y118        LUT4 (Prop_lut4_I0_O)        0.302    21.774 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_370/O
                         net (fo=1, routed)           0.000    21.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38_2[1]
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_130/CO[3]
                         net (fo=1, routed)           2.215    24.391    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8_5[0]
    SLICE_X47Y92         LUT6 (Prop_lut6_I4_O)        0.124    24.515 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.670    25.185    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_38_n_1
    SLICE_X47Y92         LUT6 (Prop_lut6_I2_O)        0.124    25.309 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.989    26.298    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8_n_1
    SLICE_X47Y88         LUT6 (Prop_lut6_I4_O)        0.124    26.422 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           2.435    28.857    Inst_VGA_Manager/Inst_VGA_Sync/Red[2]
    SLICE_X71Y65         LUT6 (Prop_lut6_I1_O)        0.124    28.981 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.007    33.988    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    37.534 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.534    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.439ns  (logic 7.368ns (19.679%)  route 30.071ns (80.321%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT1=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/C
    SLICE_X41Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/Q
                         net (fo=115, routed)        14.532    14.988    Inst_GAME_Play/Inst_Move_Down/Red_OBUF[3]_inst_i_2310
    SLICE_X52Y152        LUT5 (Prop_lut5_I2_O)        0.124    15.112 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_input_reg_reg[5][18]_i_2/O
                         net (fo=2, routed)           2.391    17.503    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_1577_1
    SLICE_X39Y118        LUT4 (Prop_lut4_I2_O)        0.124    17.627 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_2239/O
                         net (fo=1, routed)           0.000    17.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_898_0[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1577/CO[3]
                         net (fo=1, routed)           0.000    18.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1577_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.359 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1575/O[1]
                         net (fo=3, routed)           0.842    19.202    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1575_n_7
    SLICE_X40Y118        LUT1 (Prop_lut1_I0_O)        0.303    19.505 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1596/O
                         net (fo=1, routed)           0.000    19.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1596_n_1
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.037 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_903/CO[3]
                         net (fo=1, routed)           0.000    20.037    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_903_n_1
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_901/CO[3]
                         net (fo=1, routed)           0.000    20.151    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_371_1[0]
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.390 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_900/O[2]
                         net (fo=2, routed)           1.083    21.472    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_900_n_6
    SLICE_X41Y118        LUT4 (Prop_lut4_I0_O)        0.302    21.774 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_370/O
                         net (fo=1, routed)           0.000    21.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38_2[1]
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_130/CO[3]
                         net (fo=1, routed)           2.215    24.391    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8_5[0]
    SLICE_X47Y92         LUT6 (Prop_lut6_I4_O)        0.124    24.515 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.670    25.185    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_38_n_1
    SLICE_X47Y92         LUT6 (Prop_lut6_I2_O)        0.124    25.309 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.989    26.298    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8_n_1
    SLICE_X47Y88         LUT6 (Prop_lut6_I4_O)        0.124    26.422 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           2.435    28.857    Inst_VGA_Manager/Inst_VGA_Sync/Red[2]
    SLICE_X71Y65         LUT6 (Prop_lut6_I1_O)        0.124    28.981 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.913    33.894    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    37.439 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.439    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[19][18]_P/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.252ns  (logic 0.766ns (2.056%)  route 36.486ns (97.944%))
  Logic Levels:           3  (FDCE=1 LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=167, routed)         1.838     2.356    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[0][31]_2[1]
    SLICE_X36Y66         LUT3 (Prop_lut3_I2_O)        0.124     2.480 r  Inst_GAME_Play/Inst_Move_Up/inited_reg_i_3/O
                         net (fo=2719, routed)        1.795     4.275    Inst_GAME_Play/Inst_Move_Up/up_en
    SLICE_X37Y33         LUT2 (Prop_lut2_I1_O)        0.124     4.399 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i[0][15]_C_i_1/O
                         net (fo=638, routed)        32.853    37.252    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[0]0
    SLICE_X8Y57          FDPE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_i_reg[19][18]_P/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.174ns  (logic 7.358ns (19.794%)  route 29.816ns (80.206%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT1=1 LUT4=2 LUT5=1 LUT6=4 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/C
    SLICE_X41Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/Q
                         net (fo=115, routed)        14.532    14.988    Inst_GAME_Play/Inst_Move_Down/Red_OBUF[3]_inst_i_2310
    SLICE_X52Y152        LUT5 (Prop_lut5_I2_O)        0.124    15.112 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_input_reg_reg[5][18]_i_2/O
                         net (fo=2, routed)           2.391    17.503    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_1577_1
    SLICE_X39Y118        LUT4 (Prop_lut4_I2_O)        0.124    17.627 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_2239/O
                         net (fo=1, routed)           0.000    17.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_898_0[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1577/CO[3]
                         net (fo=1, routed)           0.000    18.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1577_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.359 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1575/O[1]
                         net (fo=3, routed)           0.842    19.202    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1575_n_7
    SLICE_X40Y118        LUT1 (Prop_lut1_I0_O)        0.303    19.505 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1596/O
                         net (fo=1, routed)           0.000    19.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1596_n_1
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.037 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_903/CO[3]
                         net (fo=1, routed)           0.000    20.037    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_903_n_1
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_901/CO[3]
                         net (fo=1, routed)           0.000    20.151    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_371_1[0]
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.390 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_900/O[2]
                         net (fo=2, routed)           1.083    21.472    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_900_n_6
    SLICE_X41Y118        LUT4 (Prop_lut4_I0_O)        0.302    21.774 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_370/O
                         net (fo=1, routed)           0.000    21.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38_2[1]
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_130/CO[3]
                         net (fo=1, routed)           2.215    24.391    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8_5[0]
    SLICE_X47Y92         LUT6 (Prop_lut6_I4_O)        0.124    24.515 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.670    25.185    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_38_n_1
    SLICE_X47Y92         LUT6 (Prop_lut6_I2_O)        0.124    25.309 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.989    26.298    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8_n_1
    SLICE_X47Y88         LUT6 (Prop_lut6_I4_O)        0.124    26.422 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           1.933    28.355    Inst_VGA_Manager/Inst_VGA_Sync/Red[2]
    SLICE_X71Y65         LUT6 (Prop_lut6_I3_O)        0.124    28.479 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.159    33.639    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    37.174 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    37.174    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.094ns  (logic 7.374ns (19.880%)  route 29.720ns (80.120%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT1=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/C
    SLICE_X41Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/Q
                         net (fo=115, routed)        14.532    14.988    Inst_GAME_Play/Inst_Move_Down/Red_OBUF[3]_inst_i_2310
    SLICE_X52Y152        LUT5 (Prop_lut5_I2_O)        0.124    15.112 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_input_reg_reg[5][18]_i_2/O
                         net (fo=2, routed)           2.391    17.503    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_1577_1
    SLICE_X39Y118        LUT4 (Prop_lut4_I2_O)        0.124    17.627 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_2239/O
                         net (fo=1, routed)           0.000    17.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_898_0[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1577/CO[3]
                         net (fo=1, routed)           0.000    18.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1577_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.359 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1575/O[1]
                         net (fo=3, routed)           0.842    19.202    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1575_n_7
    SLICE_X40Y118        LUT1 (Prop_lut1_I0_O)        0.303    19.505 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1596/O
                         net (fo=1, routed)           0.000    19.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1596_n_1
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.037 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_903/CO[3]
                         net (fo=1, routed)           0.000    20.037    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_903_n_1
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_901/CO[3]
                         net (fo=1, routed)           0.000    20.151    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_371_1[0]
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.390 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_900/O[2]
                         net (fo=2, routed)           1.083    21.472    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_900_n_6
    SLICE_X41Y118        LUT4 (Prop_lut4_I0_O)        0.302    21.774 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_370/O
                         net (fo=1, routed)           0.000    21.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38_2[1]
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_130/CO[3]
                         net (fo=1, routed)           2.215    24.391    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8_5[0]
    SLICE_X47Y92         LUT6 (Prop_lut6_I4_O)        0.124    24.515 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.670    25.185    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_38_n_1
    SLICE_X47Y92         LUT6 (Prop_lut6_I2_O)        0.124    25.309 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.989    26.298    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8_n_1
    SLICE_X47Y88         LUT6 (Prop_lut6_I4_O)        0.124    26.422 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           2.413    28.835    Inst_VGA_Manager/Inst_VGA_Sync/Red[2]
    SLICE_X73Y65         LUT5 (Prop_lut5_I0_O)        0.124    28.959 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.583    33.543    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    37.094 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.094    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/C
                            (rising edge-triggered cell FDCE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.076ns  (logic 7.346ns (19.815%)  route 29.729ns (80.185%))
  Logic Levels:           16  (CARRY4=6 FDCE=1 LUT1=1 LUT4=2 LUT5=2 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y84         FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/C
    SLICE_X41Y84         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep/Q
                         net (fo=115, routed)        14.532    14.988    Inst_GAME_Play/Inst_Move_Down/Red_OBUF[3]_inst_i_2310
    SLICE_X52Y152        LUT5 (Prop_lut5_I2_O)        0.124    15.112 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_input_reg_reg[5][18]_i_2/O
                         net (fo=2, routed)           2.391    17.503    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_1577_1
    SLICE_X39Y118        LUT4 (Prop_lut4_I2_O)        0.124    17.627 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_2239/O
                         net (fo=1, routed)           0.000    17.627    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_898_0[2]
    SLICE_X39Y118        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.025 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1577/CO[3]
                         net (fo=1, routed)           0.000    18.025    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1577_n_1
    SLICE_X39Y119        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.359 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1575/O[1]
                         net (fo=3, routed)           0.842    19.202    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1575_n_7
    SLICE_X40Y118        LUT1 (Prop_lut1_I0_O)        0.303    19.505 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1596/O
                         net (fo=1, routed)           0.000    19.505    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1596_n_1
    SLICE_X40Y118        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.037 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_903/CO[3]
                         net (fo=1, routed)           0.000    20.037    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_903_n_1
    SLICE_X40Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.151 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_901/CO[3]
                         net (fo=1, routed)           0.000    20.151    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_371_1[0]
    SLICE_X40Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.390 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_900/O[2]
                         net (fo=2, routed)           1.083    21.472    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_900_n_6
    SLICE_X41Y118        LUT4 (Prop_lut4_I0_O)        0.302    21.774 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_370/O
                         net (fo=1, routed)           0.000    21.774    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_38_2[1]
    SLICE_X41Y118        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    22.175 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_130/CO[3]
                         net (fo=1, routed)           2.215    24.391    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8_5[0]
    SLICE_X47Y92         LUT6 (Prop_lut6_I4_O)        0.124    24.515 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.670    25.185    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_38_n_1
    SLICE_X47Y92         LUT6 (Prop_lut6_I2_O)        0.124    25.309 r  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8/O
                         net (fo=1, routed)           0.989    26.298    Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_8_n_1
    SLICE_X47Y88         LUT6 (Prop_lut6_I4_O)        0.124    26.422 f  Inst_GAME_Play/Inst_Move_Up/Red_OBUF[3]_inst_i_2/O
                         net (fo=7, routed)           2.413    28.835    Inst_VGA_Manager/Inst_VGA_Sync/Red[2]
    SLICE_X73Y65         LUT5 (Prop_lut5_I0_O)        0.124    28.959 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.593    33.552    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    37.076 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    37.076    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][3]/G
                            (positive level-sensitive latch)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[6][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.203ns (75.944%)  route 0.064ns (24.056%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y91         LDCE                         0.000     0.000 r  Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][3]/G
    SLICE_X55Y91         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_GAME_Play/snake_mesh_xy_input_reg_reg[6][3]/Q
                         net (fo=12, routed)          0.064     0.222    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[6][31]_1[3]
    SLICE_X54Y91         LUT5 (Prop_lut5_I3_O)        0.045     0.267 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy[6][3]_i_1/O
                         net (fo=1, routed)           0.000     0.267    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy[6][3]_i_1_n_1
    SLICE_X54Y91         FDRE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[6][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][28]/G
                            (positive level-sensitive latch)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[19][28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.203ns (75.398%)  route 0.066ns (24.602%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          LDCE                         0.000     0.000 r  Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][28]/G
    SLICE_X7Y93          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_GAME_Play/snake_mesh_xy_input_reg_reg[19][28]/Q
                         net (fo=12, routed)          0.066     0.224    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[19][31]_1[28]
    SLICE_X6Y93          LUT5 (Prop_lut5_I3_O)        0.045     0.269 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy[19][28]_i_1/O
                         net (fo=1, routed)           0.000     0.269    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy[19][28]_i_1_n_1
    SLICE_X6Y93          FDRE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[19][28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][2]/G
                            (positive level-sensitive latch)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[9][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.203ns (74.778%)  route 0.068ns (25.222%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         LDCE                         0.000     0.000 r  Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][2]/G
    SLICE_X57Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_GAME_Play/snake_mesh_xy_input_reg_reg[9][2]/Q
                         net (fo=12, routed)          0.068     0.226    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[9][31]_1[2]
    SLICE_X56Y87         LUT5 (Prop_lut5_I3_O)        0.045     0.271 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy[9][2]_i_1/O
                         net (fo=1, routed)           0.000     0.271    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy[9][2]_i_1_n_1
    SLICE_X56Y87         FDRE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[9][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Down/snake_length_i_reg[3]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Down/snake_length_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Down/snake_length_i_reg[3]_P/C
    SLICE_X44Y76         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Down/snake_length_i_reg[3]_P/Q
                         net (fo=1, routed)           0.086     0.227    Inst_GAME_Play/Inst_Move_Down/snake_length_i_reg[3]_P_n_1
    SLICE_X45Y76         LUT5 (Prop_lut5_I0_O)        0.045     0.272 r  Inst_GAME_Play/Inst_Move_Down/snake_length[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.272    Inst_GAME_Play/Inst_Move_Down/snake_length[3]_i_1__0_n_1
    SLICE_X45Y76         FDRE                                         r  Inst_GAME_Play/Inst_Move_Down/snake_length_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_i_reg[19][0]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_reg[19][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y31         FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_i_reg[19][0]_P/C
    SLICE_X36Y31         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_i_reg[19][0]_P/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_i_reg[19][0]_P_n_1
    SLICE_X37Y31         LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy[19][0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.273    Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy[19][0]_i_1__0_n_1
    SLICE_X37Y31         FDRE                                         r  Inst_GAME_Play/Inst_Move_Down/snake_mesh_xy_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[22]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/food_xy_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[22]_P/C
    SLICE_X35Y59         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[22]_P/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/Inst_Move_Left/food_xy_i_reg[22]_P_n_1
    SLICE_X34Y59         LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  Inst_GAME_Play/Inst_Move_Left/food_xy[22]_i_1__1/O
                         net (fo=1, routed)           0.000     0.273    Inst_GAME_Play/Inst_Move_Left/food_xy[22]_i_1__1_n_1
    SLICE_X34Y59         FDRE                                         r  Inst_GAME_Play/Inst_Move_Left/food_xy_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[19][11]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_reg[19][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y68         FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[19][11]_P/C
    SLICE_X85Y68         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[19][11]_P/Q
                         net (fo=1, routed)           0.087     0.228    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[19][11]_P_n_1
    SLICE_X84Y68         LUT5 (Prop_lut5_I0_O)        0.045     0.273 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy[19][11]_i_1__1/O
                         net (fo=1, routed)           0.000     0.273    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy[19][11]_i_1__1_n_1
    SLICE_X84Y68         FDRE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_reg[19][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][25]/G
                            (positive level-sensitive latch)
  Destination:            Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[11][25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.275ns  (logic 0.203ns (73.858%)  route 0.072ns (26.142%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y99         LDCE                         0.000     0.000 r  Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][25]/G
    SLICE_X29Y99         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_GAME_Play/snake_mesh_xy_input_reg_reg[11][25]/Q
                         net (fo=12, routed)          0.072     0.230    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[11][31]_1[25]
    SLICE_X28Y99         LUT5 (Prop_lut5_I3_O)        0.045     0.275 r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy[11][25]_i_1/O
                         net (fo=1, routed)           0.000     0.275    Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy[11][25]_i_1_n_1
    SLICE_X28Y99         FDRE                                         r  Inst_GAME_Play/Inst_Move_Up/snake_mesh_xy_reg[11][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[19][20]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_reg[19][20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y63         FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[19][20]_P/C
    SLICE_X13Y63         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[19][20]_P/Q
                         net (fo=1, routed)           0.091     0.232    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_i_reg[19][20]_P_n_1
    SLICE_X12Y63         LUT5 (Prop_lut5_I0_O)        0.045     0.277 r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy[19][20]_i_1__1/O
                         net (fo=1, routed)           0.000     0.277    Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy[19][20]_i_1__1_n_1
    SLICE_X12Y63         FDRE                                         r  Inst_GAME_Play/Inst_Move_Left/snake_mesh_xy_reg[19][20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Right/food_xy_i_reg[2]_P/C
                            (rising edge-triggered cell FDPE)
  Destination:            Inst_GAME_Play/Inst_Move_Right/food_xy_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDPE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y57         FDPE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Right/food_xy_i_reg[2]_P/C
    SLICE_X55Y57         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  Inst_GAME_Play/Inst_Move_Right/food_xy_i_reg[2]_P/Q
                         net (fo=1, routed)           0.091     0.232    Inst_GAME_Play/Inst_Move_Right/food_xy_i_reg[2]_P_n_1
    SLICE_X54Y57         LUT5 (Prop_lut5_I0_O)        0.045     0.277 r  Inst_GAME_Play/Inst_Move_Right/food_xy[2]_i_1__2/O
                         net (fo=1, routed)           0.000     0.277    Inst_GAME_Play/Inst_Move_Right/food_xy[2]_i_1__2_n_1
    SLICE_X54Y57         FDRE                                         r  Inst_GAME_Play/Inst_Move_Right/food_xy_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_PLL100to108
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.795ns  (logic 15.289ns (28.421%)  route 38.506ns (71.579%))
  Logic Levels:           41  (CARRY4=17 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X70Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDRE (Prop_fdre_C_Q)         0.478    -3.418 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.951    -1.468    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X75Y85         LUT1 (Prop_lut1_I0_O)        0.295    -1.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118/O
                         net (fo=1, routed)           0.000    -1.173    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118_n_1
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491/CO[3]
                         net (fo=1, routed)           0.000    -0.623    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491_n_1
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.289 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_173/O[1]
                         net (fo=12, routed)          1.233     0.944    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[8]_0[0]
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.303     1.247 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3884/O
                         net (fo=1, routed)           0.000     1.247    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X82Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326/CO[3]
                         net (fo=1, routed)           0.000     1.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326_n_1
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.036 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3325/O[2]
                         net (fo=10, routed)          2.630     4.666    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[11]
    SLICE_X89Y82         LUT3 (Prop_lut3_I1_O)        0.330     4.996 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332/O
                         net (fo=26, routed)          1.697     6.693    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332_n_1
    SLICE_X89Y81         LUT6 (Prop_lut6_I0_O)        0.326     7.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938/O
                         net (fo=2, routed)           0.765     7.784    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938_n_1
    SLICE_X85Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.310 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910/CO[3]
                         net (fo=1, routed)           0.000     8.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910_n_1
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347/CO[3]
                         net (fo=1, routed)           0.000     8.424    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347_n_1
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327/CO[3]
                         net (fo=1, routed)           0.000     8.538    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327_n_1
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323/CO[3]
                         net (fo=1, routed)           0.000     8.652    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323_n_1
    SLICE_X85Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966/CO[3]
                         net (fo=1, routed)           0.000     8.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966_n_1
    SLICE_X85Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051/CO[3]
                         net (fo=1, routed)           0.000     8.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051_n_1
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.151 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956/CO[0]
                         net (fo=24, routed)          1.565    10.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956_n_4
    SLICE_X88Y93         LUT4 (Prop_lut4_I0_O)        0.406    11.121 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943/O
                         net (fo=2, routed)           0.993    12.115    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943_n_1
    SLICE_X86Y91         LUT5 (Prop_lut5_I4_O)        0.355    12.470 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947/O
                         net (fo=1, routed)           0.000    12.470    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947_n_1
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.076 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375/O[3]
                         net (fo=2, routed)           0.745    13.821    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375_n_5
    SLICE_X87Y93         LUT3 (Prop_lut3_I0_O)        0.306    14.127 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992/O
                         net (fo=2, routed)           1.384    15.510    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992_n_1
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.124    15.634 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996/O
                         net (fo=1, routed)           0.000    15.634    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996_n_1
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.032 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629/CO[3]
                         net (fo=1, routed)           0.000    16.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629_n_1
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058/O[1]
                         net (fo=3, routed)           0.952    17.318    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058_n_7
    SLICE_X89Y91         LUT2 (Prop_lut2_I0_O)        0.303    17.621 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631/O
                         net (fo=1, routed)           0.000    17.621    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631_n_1
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057/CO[3]
                         net (fo=1, routed)           0.000    18.019    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057_n_1
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151/O[1]
                         net (fo=5, routed)           1.070    19.423    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151_n_7
    SLICE_X81Y92         LUT5 (Prop_lut5_I2_O)        0.303    19.726 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054/O
                         net (fo=1, routed)           0.000    19.726    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054_n_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.217 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149/CO[1]
                         net (fo=4, routed)           1.722    21.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149_n_3
    SLICE_X87Y78         LUT6 (Prop_lut6_I1_O)        0.329    22.268 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1154/O
                         net (fo=8, routed)           0.806    23.074    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]2[2]
    SLICE_X85Y77         LUT6 (Prop_lut6_I4_O)        0.124    23.198 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_509/O
                         net (fo=118, routed)         4.384    27.582    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_1
    SLICE_X69Y43         LUT6 (Prop_lut6_I0_O)        0.124    27.706 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    31.883    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    32.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    34.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    35.316    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    35.440 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    35.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    35.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    35.685    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    35.789 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    37.053    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    37.369 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    37.369    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    37.586 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    38.366    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    38.665 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.963    39.628    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.124    39.752 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           1.216    40.969    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X73Y65         LUT2 (Prop_lut2_I0_O)        0.150    41.119 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.025    46.144    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.755    49.899 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.899    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.608ns  (logic 15.294ns (28.529%)  route 38.314ns (71.471%))
  Logic Levels:           41  (CARRY4=17 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X70Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDRE (Prop_fdre_C_Q)         0.478    -3.418 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.951    -1.468    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X75Y85         LUT1 (Prop_lut1_I0_O)        0.295    -1.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118/O
                         net (fo=1, routed)           0.000    -1.173    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118_n_1
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491/CO[3]
                         net (fo=1, routed)           0.000    -0.623    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491_n_1
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.289 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_173/O[1]
                         net (fo=12, routed)          1.233     0.944    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[8]_0[0]
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.303     1.247 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3884/O
                         net (fo=1, routed)           0.000     1.247    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X82Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326/CO[3]
                         net (fo=1, routed)           0.000     1.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326_n_1
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.036 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3325/O[2]
                         net (fo=10, routed)          2.630     4.666    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[11]
    SLICE_X89Y82         LUT3 (Prop_lut3_I1_O)        0.330     4.996 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332/O
                         net (fo=26, routed)          1.697     6.693    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332_n_1
    SLICE_X89Y81         LUT6 (Prop_lut6_I0_O)        0.326     7.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938/O
                         net (fo=2, routed)           0.765     7.784    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938_n_1
    SLICE_X85Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.310 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910/CO[3]
                         net (fo=1, routed)           0.000     8.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910_n_1
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347/CO[3]
                         net (fo=1, routed)           0.000     8.424    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347_n_1
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327/CO[3]
                         net (fo=1, routed)           0.000     8.538    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327_n_1
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323/CO[3]
                         net (fo=1, routed)           0.000     8.652    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323_n_1
    SLICE_X85Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966/CO[3]
                         net (fo=1, routed)           0.000     8.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966_n_1
    SLICE_X85Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051/CO[3]
                         net (fo=1, routed)           0.000     8.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051_n_1
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.151 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956/CO[0]
                         net (fo=24, routed)          1.565    10.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956_n_4
    SLICE_X88Y93         LUT4 (Prop_lut4_I0_O)        0.406    11.121 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943/O
                         net (fo=2, routed)           0.993    12.115    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943_n_1
    SLICE_X86Y91         LUT5 (Prop_lut5_I4_O)        0.355    12.470 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947/O
                         net (fo=1, routed)           0.000    12.470    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947_n_1
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.076 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375/O[3]
                         net (fo=2, routed)           0.745    13.821    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375_n_5
    SLICE_X87Y93         LUT3 (Prop_lut3_I0_O)        0.306    14.127 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992/O
                         net (fo=2, routed)           1.384    15.510    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992_n_1
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.124    15.634 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996/O
                         net (fo=1, routed)           0.000    15.634    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996_n_1
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.032 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629/CO[3]
                         net (fo=1, routed)           0.000    16.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629_n_1
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058/O[1]
                         net (fo=3, routed)           0.952    17.318    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058_n_7
    SLICE_X89Y91         LUT2 (Prop_lut2_I0_O)        0.303    17.621 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631/O
                         net (fo=1, routed)           0.000    17.621    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631_n_1
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057/CO[3]
                         net (fo=1, routed)           0.000    18.019    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057_n_1
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151/O[1]
                         net (fo=5, routed)           1.070    19.423    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151_n_7
    SLICE_X81Y92         LUT5 (Prop_lut5_I2_O)        0.303    19.726 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054/O
                         net (fo=1, routed)           0.000    19.726    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054_n_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.217 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149/CO[1]
                         net (fo=4, routed)           1.722    21.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149_n_3
    SLICE_X87Y78         LUT6 (Prop_lut6_I1_O)        0.329    22.268 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1154/O
                         net (fo=8, routed)           0.806    23.074    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]2[2]
    SLICE_X85Y77         LUT6 (Prop_lut6_I4_O)        0.124    23.198 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_509/O
                         net (fo=118, routed)         4.384    27.582    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_1
    SLICE_X69Y43         LUT6 (Prop_lut6_I0_O)        0.124    27.706 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    31.883    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    32.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    34.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    35.316    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    35.440 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    35.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    35.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    35.685    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    35.789 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    37.053    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    37.369 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    37.369    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    37.586 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    38.366    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    38.665 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.963    39.628    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.124    39.752 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           1.216    40.969    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X73Y65         LUT2 (Prop_lut2_I0_O)        0.150    41.119 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.833    45.951    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.760    49.711 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.711    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.469ns  (logic 15.046ns (28.140%)  route 38.423ns (71.860%))
  Logic Levels:           41  (CARRY4=17 LUT1=2 LUT2=2 LUT3=2 LUT4=2 LUT5=3 LUT6=9 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X70Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDRE (Prop_fdre_C_Q)         0.478    -3.418 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.951    -1.468    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X75Y85         LUT1 (Prop_lut1_I0_O)        0.295    -1.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118/O
                         net (fo=1, routed)           0.000    -1.173    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118_n_1
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491/CO[3]
                         net (fo=1, routed)           0.000    -0.623    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491_n_1
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.289 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_173/O[1]
                         net (fo=12, routed)          1.233     0.944    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[8]_0[0]
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.303     1.247 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3884/O
                         net (fo=1, routed)           0.000     1.247    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X82Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326/CO[3]
                         net (fo=1, routed)           0.000     1.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326_n_1
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.036 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3325/O[2]
                         net (fo=10, routed)          2.630     4.666    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[11]
    SLICE_X89Y82         LUT3 (Prop_lut3_I1_O)        0.330     4.996 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332/O
                         net (fo=26, routed)          1.697     6.693    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332_n_1
    SLICE_X89Y81         LUT6 (Prop_lut6_I0_O)        0.326     7.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938/O
                         net (fo=2, routed)           0.765     7.784    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938_n_1
    SLICE_X85Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.310 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910/CO[3]
                         net (fo=1, routed)           0.000     8.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910_n_1
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347/CO[3]
                         net (fo=1, routed)           0.000     8.424    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347_n_1
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327/CO[3]
                         net (fo=1, routed)           0.000     8.538    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327_n_1
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323/CO[3]
                         net (fo=1, routed)           0.000     8.652    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323_n_1
    SLICE_X85Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966/CO[3]
                         net (fo=1, routed)           0.000     8.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966_n_1
    SLICE_X85Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051/CO[3]
                         net (fo=1, routed)           0.000     8.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051_n_1
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.151 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956/CO[0]
                         net (fo=24, routed)          1.565    10.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956_n_4
    SLICE_X88Y93         LUT4 (Prop_lut4_I0_O)        0.406    11.121 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943/O
                         net (fo=2, routed)           0.993    12.115    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943_n_1
    SLICE_X86Y91         LUT5 (Prop_lut5_I4_O)        0.355    12.470 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947/O
                         net (fo=1, routed)           0.000    12.470    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947_n_1
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.076 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375/O[3]
                         net (fo=2, routed)           0.745    13.821    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375_n_5
    SLICE_X87Y93         LUT3 (Prop_lut3_I0_O)        0.306    14.127 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992/O
                         net (fo=2, routed)           1.384    15.510    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992_n_1
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.124    15.634 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996/O
                         net (fo=1, routed)           0.000    15.634    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996_n_1
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.032 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629/CO[3]
                         net (fo=1, routed)           0.000    16.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629_n_1
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058/O[1]
                         net (fo=3, routed)           0.952    17.318    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058_n_7
    SLICE_X89Y91         LUT2 (Prop_lut2_I0_O)        0.303    17.621 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631/O
                         net (fo=1, routed)           0.000    17.621    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631_n_1
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057/CO[3]
                         net (fo=1, routed)           0.000    18.019    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057_n_1
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151/O[1]
                         net (fo=5, routed)           1.070    19.423    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151_n_7
    SLICE_X81Y92         LUT5 (Prop_lut5_I2_O)        0.303    19.726 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054/O
                         net (fo=1, routed)           0.000    19.726    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054_n_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.217 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149/CO[1]
                         net (fo=4, routed)           1.722    21.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149_n_3
    SLICE_X87Y78         LUT6 (Prop_lut6_I1_O)        0.329    22.268 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1154/O
                         net (fo=8, routed)           0.806    23.074    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]2[2]
    SLICE_X85Y77         LUT6 (Prop_lut6_I4_O)        0.124    23.198 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_509/O
                         net (fo=118, routed)         4.384    27.582    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_1
    SLICE_X69Y43         LUT6 (Prop_lut6_I0_O)        0.124    27.706 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    31.883    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    32.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    34.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    35.316    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    35.440 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    35.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    35.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    35.685    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    35.789 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    37.053    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    37.369 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    37.369    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    37.586 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    38.366    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    38.665 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.456    39.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I1_O)        0.124    39.245 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.436    40.681    Inst_VGA_Manager/Inst_VGA_Sync/green_s[3]
    SLICE_X73Y65         LUT2 (Prop_lut2_I0_O)        0.124    40.805 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.230    46.035    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    49.573 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    49.573    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.397ns  (logic 15.043ns (28.173%)  route 38.353ns (71.827%))
  Logic Levels:           41  (CARRY4=17 LUT1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=10 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X70Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDRE (Prop_fdre_C_Q)         0.478    -3.418 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.951    -1.468    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X75Y85         LUT1 (Prop_lut1_I0_O)        0.295    -1.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118/O
                         net (fo=1, routed)           0.000    -1.173    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118_n_1
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491/CO[3]
                         net (fo=1, routed)           0.000    -0.623    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491_n_1
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.289 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_173/O[1]
                         net (fo=12, routed)          1.233     0.944    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[8]_0[0]
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.303     1.247 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3884/O
                         net (fo=1, routed)           0.000     1.247    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X82Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326/CO[3]
                         net (fo=1, routed)           0.000     1.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326_n_1
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.036 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3325/O[2]
                         net (fo=10, routed)          2.630     4.666    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[11]
    SLICE_X89Y82         LUT3 (Prop_lut3_I1_O)        0.330     4.996 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332/O
                         net (fo=26, routed)          1.697     6.693    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332_n_1
    SLICE_X89Y81         LUT6 (Prop_lut6_I0_O)        0.326     7.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938/O
                         net (fo=2, routed)           0.765     7.784    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938_n_1
    SLICE_X85Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.310 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910/CO[3]
                         net (fo=1, routed)           0.000     8.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910_n_1
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347/CO[3]
                         net (fo=1, routed)           0.000     8.424    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347_n_1
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327/CO[3]
                         net (fo=1, routed)           0.000     8.538    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327_n_1
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323/CO[3]
                         net (fo=1, routed)           0.000     8.652    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323_n_1
    SLICE_X85Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966/CO[3]
                         net (fo=1, routed)           0.000     8.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966_n_1
    SLICE_X85Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051/CO[3]
                         net (fo=1, routed)           0.000     8.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051_n_1
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.151 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956/CO[0]
                         net (fo=24, routed)          1.565    10.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956_n_4
    SLICE_X88Y93         LUT4 (Prop_lut4_I0_O)        0.406    11.121 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943/O
                         net (fo=2, routed)           0.993    12.115    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943_n_1
    SLICE_X86Y91         LUT5 (Prop_lut5_I4_O)        0.355    12.470 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947/O
                         net (fo=1, routed)           0.000    12.470    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947_n_1
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.076 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375/O[3]
                         net (fo=2, routed)           0.745    13.821    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375_n_5
    SLICE_X87Y93         LUT3 (Prop_lut3_I0_O)        0.306    14.127 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992/O
                         net (fo=2, routed)           1.384    15.510    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992_n_1
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.124    15.634 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996/O
                         net (fo=1, routed)           0.000    15.634    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996_n_1
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.032 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629/CO[3]
                         net (fo=1, routed)           0.000    16.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629_n_1
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058/O[1]
                         net (fo=3, routed)           0.952    17.318    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058_n_7
    SLICE_X89Y91         LUT2 (Prop_lut2_I0_O)        0.303    17.621 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631/O
                         net (fo=1, routed)           0.000    17.621    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631_n_1
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057/CO[3]
                         net (fo=1, routed)           0.000    18.019    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057_n_1
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151/O[1]
                         net (fo=5, routed)           1.070    19.423    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151_n_7
    SLICE_X81Y92         LUT5 (Prop_lut5_I2_O)        0.303    19.726 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054/O
                         net (fo=1, routed)           0.000    19.726    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054_n_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.217 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149/CO[1]
                         net (fo=4, routed)           1.722    21.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149_n_3
    SLICE_X87Y78         LUT6 (Prop_lut6_I1_O)        0.329    22.268 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1154/O
                         net (fo=8, routed)           0.806    23.074    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]2[2]
    SLICE_X85Y77         LUT6 (Prop_lut6_I4_O)        0.124    23.198 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_509/O
                         net (fo=118, routed)         4.384    27.582    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_1
    SLICE_X69Y43         LUT6 (Prop_lut6_I0_O)        0.124    27.706 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    31.883    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    32.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    34.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    35.316    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    35.440 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    35.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    35.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    35.685    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    35.789 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    37.053    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    37.369 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    37.369    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    37.586 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    38.366    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    38.665 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.961    39.626    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I1_O)        0.124    39.750 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.931    40.681    Inst_VGA_Manager/Inst_VGA_Sync/red_s[2]
    SLICE_X71Y65         LUT6 (Prop_lut6_I5_O)        0.124    40.805 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.159    45.965    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    49.500 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.500    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.245ns  (logic 15.288ns (28.712%)  route 37.957ns (71.288%))
  Logic Levels:           41  (CARRY4=17 LUT1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=9 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X70Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDRE (Prop_fdre_C_Q)         0.478    -3.418 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.951    -1.468    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X75Y85         LUT1 (Prop_lut1_I0_O)        0.295    -1.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118/O
                         net (fo=1, routed)           0.000    -1.173    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118_n_1
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491/CO[3]
                         net (fo=1, routed)           0.000    -0.623    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491_n_1
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.289 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_173/O[1]
                         net (fo=12, routed)          1.233     0.944    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[8]_0[0]
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.303     1.247 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3884/O
                         net (fo=1, routed)           0.000     1.247    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X82Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326/CO[3]
                         net (fo=1, routed)           0.000     1.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326_n_1
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.036 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3325/O[2]
                         net (fo=10, routed)          2.630     4.666    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[11]
    SLICE_X89Y82         LUT3 (Prop_lut3_I1_O)        0.330     4.996 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332/O
                         net (fo=26, routed)          1.697     6.693    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332_n_1
    SLICE_X89Y81         LUT6 (Prop_lut6_I0_O)        0.326     7.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938/O
                         net (fo=2, routed)           0.765     7.784    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938_n_1
    SLICE_X85Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.310 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910/CO[3]
                         net (fo=1, routed)           0.000     8.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910_n_1
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347/CO[3]
                         net (fo=1, routed)           0.000     8.424    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347_n_1
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327/CO[3]
                         net (fo=1, routed)           0.000     8.538    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327_n_1
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323/CO[3]
                         net (fo=1, routed)           0.000     8.652    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323_n_1
    SLICE_X85Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966/CO[3]
                         net (fo=1, routed)           0.000     8.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966_n_1
    SLICE_X85Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051/CO[3]
                         net (fo=1, routed)           0.000     8.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051_n_1
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.151 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956/CO[0]
                         net (fo=24, routed)          1.565    10.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956_n_4
    SLICE_X88Y93         LUT4 (Prop_lut4_I0_O)        0.406    11.121 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943/O
                         net (fo=2, routed)           0.993    12.115    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943_n_1
    SLICE_X86Y91         LUT5 (Prop_lut5_I4_O)        0.355    12.470 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947/O
                         net (fo=1, routed)           0.000    12.470    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947_n_1
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.076 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375/O[3]
                         net (fo=2, routed)           0.745    13.821    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375_n_5
    SLICE_X87Y93         LUT3 (Prop_lut3_I0_O)        0.306    14.127 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992/O
                         net (fo=2, routed)           1.384    15.510    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992_n_1
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.124    15.634 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996/O
                         net (fo=1, routed)           0.000    15.634    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996_n_1
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.032 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629/CO[3]
                         net (fo=1, routed)           0.000    16.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629_n_1
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058/O[1]
                         net (fo=3, routed)           0.952    17.318    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058_n_7
    SLICE_X89Y91         LUT2 (Prop_lut2_I0_O)        0.303    17.621 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631/O
                         net (fo=1, routed)           0.000    17.621    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631_n_1
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057/CO[3]
                         net (fo=1, routed)           0.000    18.019    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057_n_1
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151/O[1]
                         net (fo=5, routed)           1.070    19.423    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151_n_7
    SLICE_X81Y92         LUT5 (Prop_lut5_I2_O)        0.303    19.726 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054/O
                         net (fo=1, routed)           0.000    19.726    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054_n_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.217 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149/CO[1]
                         net (fo=4, routed)           1.722    21.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149_n_3
    SLICE_X87Y78         LUT6 (Prop_lut6_I1_O)        0.329    22.268 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1154/O
                         net (fo=8, routed)           0.806    23.074    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]2[2]
    SLICE_X85Y77         LUT6 (Prop_lut6_I4_O)        0.124    23.198 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_509/O
                         net (fo=118, routed)         4.384    27.582    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_1
    SLICE_X69Y43         LUT6 (Prop_lut6_I0_O)        0.124    27.706 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    31.883    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    32.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    34.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    35.316    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    35.440 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    35.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    35.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    35.685    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    35.789 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    37.053    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    37.369 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    37.369    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    37.586 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    38.366    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    38.665 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.963    39.628    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.124    39.752 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           1.278    41.031    Inst_MainFSM/red_s[0]
    SLICE_X73Y65         LUT5 (Prop_lut5_I4_O)        0.150    41.181 r  Inst_MainFSM/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.414    45.595    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.754    49.348 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.348    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.124ns  (logic 15.059ns (28.348%)  route 38.064ns (71.652%))
  Logic Levels:           41  (CARRY4=17 LUT1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=9 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X70Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDRE (Prop_fdre_C_Q)         0.478    -3.418 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.951    -1.468    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X75Y85         LUT1 (Prop_lut1_I0_O)        0.295    -1.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118/O
                         net (fo=1, routed)           0.000    -1.173    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118_n_1
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491/CO[3]
                         net (fo=1, routed)           0.000    -0.623    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491_n_1
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.289 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_173/O[1]
                         net (fo=12, routed)          1.233     0.944    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[8]_0[0]
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.303     1.247 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3884/O
                         net (fo=1, routed)           0.000     1.247    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X82Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326/CO[3]
                         net (fo=1, routed)           0.000     1.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326_n_1
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.036 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3325/O[2]
                         net (fo=10, routed)          2.630     4.666    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[11]
    SLICE_X89Y82         LUT3 (Prop_lut3_I1_O)        0.330     4.996 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332/O
                         net (fo=26, routed)          1.697     6.693    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332_n_1
    SLICE_X89Y81         LUT6 (Prop_lut6_I0_O)        0.326     7.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938/O
                         net (fo=2, routed)           0.765     7.784    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938_n_1
    SLICE_X85Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.310 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910/CO[3]
                         net (fo=1, routed)           0.000     8.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910_n_1
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347/CO[3]
                         net (fo=1, routed)           0.000     8.424    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347_n_1
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327/CO[3]
                         net (fo=1, routed)           0.000     8.538    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327_n_1
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323/CO[3]
                         net (fo=1, routed)           0.000     8.652    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323_n_1
    SLICE_X85Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966/CO[3]
                         net (fo=1, routed)           0.000     8.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966_n_1
    SLICE_X85Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051/CO[3]
                         net (fo=1, routed)           0.000     8.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051_n_1
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.151 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956/CO[0]
                         net (fo=24, routed)          1.565    10.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956_n_4
    SLICE_X88Y93         LUT4 (Prop_lut4_I0_O)        0.406    11.121 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943/O
                         net (fo=2, routed)           0.993    12.115    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943_n_1
    SLICE_X86Y91         LUT5 (Prop_lut5_I4_O)        0.355    12.470 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947/O
                         net (fo=1, routed)           0.000    12.470    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947_n_1
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.076 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375/O[3]
                         net (fo=2, routed)           0.745    13.821    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375_n_5
    SLICE_X87Y93         LUT3 (Prop_lut3_I0_O)        0.306    14.127 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992/O
                         net (fo=2, routed)           1.384    15.510    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992_n_1
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.124    15.634 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996/O
                         net (fo=1, routed)           0.000    15.634    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996_n_1
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.032 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629/CO[3]
                         net (fo=1, routed)           0.000    16.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629_n_1
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058/O[1]
                         net (fo=3, routed)           0.952    17.318    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058_n_7
    SLICE_X89Y91         LUT2 (Prop_lut2_I0_O)        0.303    17.621 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631/O
                         net (fo=1, routed)           0.000    17.621    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631_n_1
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057/CO[3]
                         net (fo=1, routed)           0.000    18.019    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057_n_1
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151/O[1]
                         net (fo=5, routed)           1.070    19.423    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151_n_7
    SLICE_X81Y92         LUT5 (Prop_lut5_I2_O)        0.303    19.726 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054/O
                         net (fo=1, routed)           0.000    19.726    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054_n_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.217 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149/CO[1]
                         net (fo=4, routed)           1.722    21.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149_n_3
    SLICE_X87Y78         LUT6 (Prop_lut6_I1_O)        0.329    22.268 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1154/O
                         net (fo=8, routed)           0.806    23.074    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]2[2]
    SLICE_X85Y77         LUT6 (Prop_lut6_I4_O)        0.124    23.198 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_509/O
                         net (fo=118, routed)         4.384    27.582    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_1
    SLICE_X69Y43         LUT6 (Prop_lut6_I0_O)        0.124    27.706 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    31.883    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    32.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    34.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    35.316    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    35.440 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    35.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    35.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    35.685    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    35.789 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    37.053    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    37.369 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    37.369    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    37.586 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    38.366    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    38.665 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.963    39.628    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.124    39.752 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           1.216    40.969    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X73Y65         LUT5 (Prop_lut5_I4_O)        0.124    41.093 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.583    45.676    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    49.227 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.227    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.105ns  (logic 15.031ns (28.305%)  route 38.074ns (71.695%))
  Logic Levels:           41  (CARRY4=17 LUT1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=9 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X70Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDRE (Prop_fdre_C_Q)         0.478    -3.418 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.951    -1.468    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X75Y85         LUT1 (Prop_lut1_I0_O)        0.295    -1.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118/O
                         net (fo=1, routed)           0.000    -1.173    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118_n_1
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491/CO[3]
                         net (fo=1, routed)           0.000    -0.623    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491_n_1
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.289 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_173/O[1]
                         net (fo=12, routed)          1.233     0.944    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[8]_0[0]
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.303     1.247 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3884/O
                         net (fo=1, routed)           0.000     1.247    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X82Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326/CO[3]
                         net (fo=1, routed)           0.000     1.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326_n_1
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.036 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3325/O[2]
                         net (fo=10, routed)          2.630     4.666    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[11]
    SLICE_X89Y82         LUT3 (Prop_lut3_I1_O)        0.330     4.996 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332/O
                         net (fo=26, routed)          1.697     6.693    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332_n_1
    SLICE_X89Y81         LUT6 (Prop_lut6_I0_O)        0.326     7.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938/O
                         net (fo=2, routed)           0.765     7.784    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938_n_1
    SLICE_X85Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.310 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910/CO[3]
                         net (fo=1, routed)           0.000     8.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910_n_1
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347/CO[3]
                         net (fo=1, routed)           0.000     8.424    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347_n_1
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327/CO[3]
                         net (fo=1, routed)           0.000     8.538    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327_n_1
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323/CO[3]
                         net (fo=1, routed)           0.000     8.652    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323_n_1
    SLICE_X85Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966/CO[3]
                         net (fo=1, routed)           0.000     8.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966_n_1
    SLICE_X85Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051/CO[3]
                         net (fo=1, routed)           0.000     8.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051_n_1
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.151 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956/CO[0]
                         net (fo=24, routed)          1.565    10.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956_n_4
    SLICE_X88Y93         LUT4 (Prop_lut4_I0_O)        0.406    11.121 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943/O
                         net (fo=2, routed)           0.993    12.115    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943_n_1
    SLICE_X86Y91         LUT5 (Prop_lut5_I4_O)        0.355    12.470 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947/O
                         net (fo=1, routed)           0.000    12.470    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947_n_1
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.076 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375/O[3]
                         net (fo=2, routed)           0.745    13.821    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375_n_5
    SLICE_X87Y93         LUT3 (Prop_lut3_I0_O)        0.306    14.127 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992/O
                         net (fo=2, routed)           1.384    15.510    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992_n_1
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.124    15.634 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996/O
                         net (fo=1, routed)           0.000    15.634    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996_n_1
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.032 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629/CO[3]
                         net (fo=1, routed)           0.000    16.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629_n_1
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058/O[1]
                         net (fo=3, routed)           0.952    17.318    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058_n_7
    SLICE_X89Y91         LUT2 (Prop_lut2_I0_O)        0.303    17.621 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631/O
                         net (fo=1, routed)           0.000    17.621    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631_n_1
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057/CO[3]
                         net (fo=1, routed)           0.000    18.019    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057_n_1
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151/O[1]
                         net (fo=5, routed)           1.070    19.423    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151_n_7
    SLICE_X81Y92         LUT5 (Prop_lut5_I2_O)        0.303    19.726 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054/O
                         net (fo=1, routed)           0.000    19.726    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054_n_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.217 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149/CO[1]
                         net (fo=4, routed)           1.722    21.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149_n_3
    SLICE_X87Y78         LUT6 (Prop_lut6_I1_O)        0.329    22.268 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1154/O
                         net (fo=8, routed)           0.806    23.074    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]2[2]
    SLICE_X85Y77         LUT6 (Prop_lut6_I4_O)        0.124    23.198 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_509/O
                         net (fo=118, routed)         4.384    27.582    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_1
    SLICE_X69Y43         LUT6 (Prop_lut6_I0_O)        0.124    27.706 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    31.883    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    32.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    34.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    35.316    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    35.440 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    35.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    35.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    35.685    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    35.789 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    37.053    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    37.369 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    37.369    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    37.586 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    38.366    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    38.665 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.963    39.628    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.124    39.752 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           1.216    40.969    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X73Y65         LUT5 (Prop_lut5_I4_O)        0.124    41.093 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.593    45.685    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    49.209 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    49.209    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.020ns  (logic 15.054ns (28.394%)  route 37.966ns (71.606%))
  Logic Levels:           41  (CARRY4=17 LUT1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=10 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X70Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDRE (Prop_fdre_C_Q)         0.478    -3.418 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.951    -1.468    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X75Y85         LUT1 (Prop_lut1_I0_O)        0.295    -1.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118/O
                         net (fo=1, routed)           0.000    -1.173    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118_n_1
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491/CO[3]
                         net (fo=1, routed)           0.000    -0.623    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491_n_1
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.289 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_173/O[1]
                         net (fo=12, routed)          1.233     0.944    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[8]_0[0]
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.303     1.247 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3884/O
                         net (fo=1, routed)           0.000     1.247    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X82Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326/CO[3]
                         net (fo=1, routed)           0.000     1.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326_n_1
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.036 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3325/O[2]
                         net (fo=10, routed)          2.630     4.666    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[11]
    SLICE_X89Y82         LUT3 (Prop_lut3_I1_O)        0.330     4.996 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332/O
                         net (fo=26, routed)          1.697     6.693    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332_n_1
    SLICE_X89Y81         LUT6 (Prop_lut6_I0_O)        0.326     7.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938/O
                         net (fo=2, routed)           0.765     7.784    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938_n_1
    SLICE_X85Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.310 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910/CO[3]
                         net (fo=1, routed)           0.000     8.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910_n_1
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347/CO[3]
                         net (fo=1, routed)           0.000     8.424    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347_n_1
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327/CO[3]
                         net (fo=1, routed)           0.000     8.538    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327_n_1
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323/CO[3]
                         net (fo=1, routed)           0.000     8.652    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323_n_1
    SLICE_X85Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966/CO[3]
                         net (fo=1, routed)           0.000     8.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966_n_1
    SLICE_X85Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051/CO[3]
                         net (fo=1, routed)           0.000     8.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051_n_1
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.151 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956/CO[0]
                         net (fo=24, routed)          1.565    10.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956_n_4
    SLICE_X88Y93         LUT4 (Prop_lut4_I0_O)        0.406    11.121 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943/O
                         net (fo=2, routed)           0.993    12.115    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943_n_1
    SLICE_X86Y91         LUT5 (Prop_lut5_I4_O)        0.355    12.470 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947/O
                         net (fo=1, routed)           0.000    12.470    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947_n_1
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.076 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375/O[3]
                         net (fo=2, routed)           0.745    13.821    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375_n_5
    SLICE_X87Y93         LUT3 (Prop_lut3_I0_O)        0.306    14.127 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992/O
                         net (fo=2, routed)           1.384    15.510    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992_n_1
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.124    15.634 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996/O
                         net (fo=1, routed)           0.000    15.634    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996_n_1
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.032 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629/CO[3]
                         net (fo=1, routed)           0.000    16.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629_n_1
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058/O[1]
                         net (fo=3, routed)           0.952    17.318    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058_n_7
    SLICE_X89Y91         LUT2 (Prop_lut2_I0_O)        0.303    17.621 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631/O
                         net (fo=1, routed)           0.000    17.621    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631_n_1
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057/CO[3]
                         net (fo=1, routed)           0.000    18.019    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057_n_1
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151/O[1]
                         net (fo=5, routed)           1.070    19.423    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151_n_7
    SLICE_X81Y92         LUT5 (Prop_lut5_I2_O)        0.303    19.726 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054/O
                         net (fo=1, routed)           0.000    19.726    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054_n_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.217 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149/CO[1]
                         net (fo=4, routed)           1.722    21.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149_n_3
    SLICE_X87Y78         LUT6 (Prop_lut6_I1_O)        0.329    22.268 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1154/O
                         net (fo=8, routed)           0.806    23.074    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]2[2]
    SLICE_X85Y77         LUT6 (Prop_lut6_I4_O)        0.124    23.198 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_509/O
                         net (fo=118, routed)         4.384    27.582    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_1
    SLICE_X69Y43         LUT6 (Prop_lut6_I0_O)        0.124    27.706 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    31.883    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    32.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    34.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    35.316    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    35.440 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    35.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    35.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    35.685    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    35.789 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    37.053    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    37.369 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    37.369    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    37.586 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    38.366    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    38.665 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.456    39.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I1_O)        0.124    39.245 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.201    40.446    Inst_VGA_Manager/Inst_VGA_Sync/green_s[3]
    SLICE_X71Y65         LUT6 (Prop_lut6_I5_O)        0.124    40.570 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.007    45.577    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    49.124 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    49.124    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.925ns  (logic 15.053ns (28.442%)  route 37.872ns (71.558%))
  Logic Levels:           41  (CARRY4=17 LUT1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=10 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X70Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDRE (Prop_fdre_C_Q)         0.478    -3.418 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.951    -1.468    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X75Y85         LUT1 (Prop_lut1_I0_O)        0.295    -1.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118/O
                         net (fo=1, routed)           0.000    -1.173    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118_n_1
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491/CO[3]
                         net (fo=1, routed)           0.000    -0.623    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491_n_1
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.289 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_173/O[1]
                         net (fo=12, routed)          1.233     0.944    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[8]_0[0]
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.303     1.247 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3884/O
                         net (fo=1, routed)           0.000     1.247    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X82Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326/CO[3]
                         net (fo=1, routed)           0.000     1.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326_n_1
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.036 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3325/O[2]
                         net (fo=10, routed)          2.630     4.666    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[11]
    SLICE_X89Y82         LUT3 (Prop_lut3_I1_O)        0.330     4.996 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332/O
                         net (fo=26, routed)          1.697     6.693    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332_n_1
    SLICE_X89Y81         LUT6 (Prop_lut6_I0_O)        0.326     7.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938/O
                         net (fo=2, routed)           0.765     7.784    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938_n_1
    SLICE_X85Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.310 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910/CO[3]
                         net (fo=1, routed)           0.000     8.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910_n_1
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347/CO[3]
                         net (fo=1, routed)           0.000     8.424    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347_n_1
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327/CO[3]
                         net (fo=1, routed)           0.000     8.538    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327_n_1
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323/CO[3]
                         net (fo=1, routed)           0.000     8.652    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323_n_1
    SLICE_X85Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966/CO[3]
                         net (fo=1, routed)           0.000     8.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966_n_1
    SLICE_X85Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051/CO[3]
                         net (fo=1, routed)           0.000     8.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051_n_1
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.151 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956/CO[0]
                         net (fo=24, routed)          1.565    10.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956_n_4
    SLICE_X88Y93         LUT4 (Prop_lut4_I0_O)        0.406    11.121 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943/O
                         net (fo=2, routed)           0.993    12.115    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943_n_1
    SLICE_X86Y91         LUT5 (Prop_lut5_I4_O)        0.355    12.470 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947/O
                         net (fo=1, routed)           0.000    12.470    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947_n_1
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.076 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375/O[3]
                         net (fo=2, routed)           0.745    13.821    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375_n_5
    SLICE_X87Y93         LUT3 (Prop_lut3_I0_O)        0.306    14.127 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992/O
                         net (fo=2, routed)           1.384    15.510    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992_n_1
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.124    15.634 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996/O
                         net (fo=1, routed)           0.000    15.634    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996_n_1
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.032 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629/CO[3]
                         net (fo=1, routed)           0.000    16.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629_n_1
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058/O[1]
                         net (fo=3, routed)           0.952    17.318    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058_n_7
    SLICE_X89Y91         LUT2 (Prop_lut2_I0_O)        0.303    17.621 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631/O
                         net (fo=1, routed)           0.000    17.621    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631_n_1
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057/CO[3]
                         net (fo=1, routed)           0.000    18.019    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057_n_1
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151/O[1]
                         net (fo=5, routed)           1.070    19.423    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151_n_7
    SLICE_X81Y92         LUT5 (Prop_lut5_I2_O)        0.303    19.726 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054/O
                         net (fo=1, routed)           0.000    19.726    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054_n_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.217 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149/CO[1]
                         net (fo=4, routed)           1.722    21.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149_n_3
    SLICE_X87Y78         LUT6 (Prop_lut6_I1_O)        0.329    22.268 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1154/O
                         net (fo=8, routed)           0.806    23.074    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]2[2]
    SLICE_X85Y77         LUT6 (Prop_lut6_I4_O)        0.124    23.198 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_509/O
                         net (fo=118, routed)         4.384    27.582    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_1
    SLICE_X69Y43         LUT6 (Prop_lut6_I0_O)        0.124    27.706 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    31.883    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    32.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    34.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    35.316    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    35.440 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    35.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    35.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    35.685    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    35.789 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    37.053    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    37.369 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    37.369    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    37.586 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    38.366    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    38.665 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.456    39.121    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I1_O)        0.124    39.245 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.201    40.446    Inst_VGA_Manager/Inst_VGA_Sync/green_s[3]
    SLICE_X71Y65         LUT6 (Prop_lut6_I5_O)        0.124    40.570 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.913    45.483    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    49.028 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.028    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.896ns  (logic 15.056ns (28.464%)  route 37.840ns (71.536%))
  Logic Levels:           41  (CARRY4=17 LUT1=2 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=10 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.591    -7.338 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.713    -5.625    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -5.529 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          1.632    -3.896    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X70Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y58         FDRE (Prop_fdre_C_Q)         0.478    -3.418 f  Inst_VGA_Manager/Inst_VGA_Sync/col_reg[2]/Q
                         net (fo=44, routed)          1.951    -1.468    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[10]_0[2]
    SLICE_X75Y85         LUT1 (Prop_lut1_I0_O)        0.295    -1.173 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118/O
                         net (fo=1, routed)           0.000    -1.173    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1118_n_1
    SLICE_X75Y85         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.623 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491/CO[3]
                         net (fo=1, routed)           0.000    -0.623    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_491_n_1
    SLICE_X75Y86         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    -0.289 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_173/O[1]
                         net (fo=12, routed)          1.233     0.944    Inst_VGA_Manager/Inst_VGA_Sync/col_reg[8]_0[0]
    SLICE_X82Y86         LUT1 (Prop_lut1_I0_O)        0.303     1.247 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3884/O
                         net (fo=1, routed)           0.000     1.247    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/p_0_out[6]
    SLICE_X82Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.797 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326/CO[3]
                         net (fo=1, routed)           0.000     1.797    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3326_n_1
    SLICE_X82Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.036 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3325/O[2]
                         net (fo=10, routed)          2.630     4.666    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]4[11]
    SLICE_X89Y82         LUT3 (Prop_lut3_I1_O)        0.330     4.996 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332/O
                         net (fo=26, routed)          1.697     6.693    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3332_n_1
    SLICE_X89Y81         LUT6 (Prop_lut6_I0_O)        0.326     7.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938/O
                         net (fo=2, routed)           0.765     7.784    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2938_n_1
    SLICE_X85Y84         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.310 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910/CO[3]
                         net (fo=1, routed)           0.000     8.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3910_n_1
    SLICE_X85Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.424 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347/CO[3]
                         net (fo=1, routed)           0.000     8.424    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3347_n_1
    SLICE_X85Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.538 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327/CO[3]
                         net (fo=1, routed)           0.000     8.538    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3327_n_1
    SLICE_X85Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.652 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323/CO[3]
                         net (fo=1, routed)           0.000     8.652    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3323_n_1
    SLICE_X85Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.766 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966/CO[3]
                         net (fo=1, routed)           0.000     8.766    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3966_n_1
    SLICE_X85Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.880 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051/CO[3]
                         net (fo=1, routed)           0.000     8.880    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_4051_n_1
    SLICE_X85Y90         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.151 f  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956/CO[0]
                         net (fo=24, routed)          1.565    10.715    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3956_n_4
    SLICE_X88Y93         LUT4 (Prop_lut4_I0_O)        0.406    11.121 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943/O
                         net (fo=2, routed)           0.993    12.115    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3943_n_1
    SLICE_X86Y91         LUT5 (Prop_lut5_I4_O)        0.355    12.470 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947/O
                         net (fo=1, routed)           0.000    12.470    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3947_n_1
    SLICE_X86Y91         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    13.076 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375/O[3]
                         net (fo=2, routed)           0.745    13.821    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3375_n_5
    SLICE_X87Y93         LUT3 (Prop_lut3_I0_O)        0.306    14.127 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992/O
                         net (fo=2, routed)           1.384    15.510    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2992_n_1
    SLICE_X87Y91         LUT4 (Prop_lut4_I3_O)        0.124    15.634 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996/O
                         net (fo=1, routed)           0.000    15.634    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2996_n_1
    SLICE_X87Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    16.032 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629/CO[3]
                         net (fo=1, routed)           0.000    16.032    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2629_n_1
    SLICE_X87Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058/O[1]
                         net (fo=3, routed)           0.952    17.318    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2058_n_7
    SLICE_X89Y91         LUT2 (Prop_lut2_I0_O)        0.303    17.621 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631/O
                         net (fo=1, routed)           0.000    17.621    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2631_n_1
    SLICE_X89Y91         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    18.019 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057/CO[3]
                         net (fo=1, routed)           0.000    18.019    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2057_n_1
    SLICE_X89Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    18.353 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151/O[1]
                         net (fo=5, routed)           1.070    19.423    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1151_n_7
    SLICE_X81Y92         LUT5 (Prop_lut5_I2_O)        0.303    19.726 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054/O
                         net (fo=1, routed)           0.000    19.726    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2054_n_1
    SLICE_X81Y92         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491    20.217 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149/CO[1]
                         net (fo=4, routed)           1.722    21.939    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1149_n_3
    SLICE_X87Y78         LUT6 (Prop_lut6_I1_O)        0.329    22.268 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1154/O
                         net (fo=8, routed)           0.806    23.074    Inst_VGA_Manager/Inst_VGA_Sync/Inst_VGA_DrawStr/START[0][0]2[2]
    SLICE_X85Y77         LUT6 (Prop_lut6_I4_O)        0.124    23.198 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_509/O
                         net (fo=118, routed)         4.384    27.582    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_14_1
    SLICE_X69Y43         LUT6 (Prop_lut6_I0_O)        0.124    27.706 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    31.883    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    32.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    34.242    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    34.366 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    35.316    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    35.440 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    35.440    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    35.685 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    35.685    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    35.789 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    37.053    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    37.369 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    37.369    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    37.586 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    38.366    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    38.665 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.963    39.628    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.124    39.752 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           1.017    40.769    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X71Y65         LUT6 (Prop_lut6_I5_O)        0.124    40.893 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.558    45.451    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    49.000 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    49.000    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            HSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.319ns  (logic 1.406ns (42.365%)  route 1.913ns (57.635%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.568    -0.794    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X71Y56         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.653 r  Inst_VGA_Manager/Inst_VGA_Sync/h_sync_reg/Q
                         net (fo=1, routed)           1.913     1.260    HSync_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     2.525 r  HSync_OBUF_inst/O
                         net (fo=0)                   0.000     2.525    HSync
    B11                                                               r  HSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            VSync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.475ns  (logic 1.407ns (40.485%)  route 2.068ns (59.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X75Y58         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/v_sync_reg/Q
                         net (fo=1, routed)           2.068     1.443    VSync_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     2.709 r  VSync_OBUF_inst/O
                         net (fo=0)                   0.000     2.709    VSync
    B12                                                               r  VSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.732ns  (logic 1.435ns (38.454%)  route 2.297ns (61.546%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X75Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.586    -0.038    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X71Y65         LUT6 (Prop_lut6_I1_O)        0.045     0.007 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.710     1.717    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     2.966 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.966    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.845ns  (logic 1.485ns (38.637%)  route 2.359ns (61.363%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X75Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.286    -0.339    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X71Y58         LUT6 (Prop_lut6_I0_O)        0.045    -0.294 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           0.377     0.083    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X71Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.128 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.696     1.824    Red_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         1.254     3.079 r  Red_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.079    Red[0]
    A3                                                                r  Red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.873ns  (logic 1.410ns (36.416%)  route 2.463ns (63.584%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X75Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.805     0.180    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X73Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.225 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.658     1.883    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         1.224     3.107 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.107    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.899ns  (logic 1.433ns (36.752%)  route 2.466ns (63.248%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X75Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.612    -0.013    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X63Y65         LUT6 (Prop_lut6_I5_O)        0.045     0.032 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.854     1.886    Green_OBUF[2]
    B6                   OBUF (Prop_obuf_I_O)         1.247     3.133 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.133    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.903ns  (logic 1.499ns (38.408%)  route 2.404ns (61.592%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X75Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.805     0.180    Inst_MainFSM/en
    SLICE_X73Y65         LUT5 (Prop_lut5_I1_O)        0.044     0.224 r  Inst_MainFSM/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.599     1.823    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         1.314     3.137 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.137    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.918ns  (logic 1.438ns (36.701%)  route 2.480ns (63.299%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X75Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.805     0.180    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X73Y65         LUT5 (Prop_lut5_I1_O)        0.045     0.225 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           1.675     1.900    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         1.252     3.152 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.152    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.001ns  (logic 1.431ns (35.776%)  route 2.570ns (64.224%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X75Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.625 r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.725     0.101    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X71Y65         LUT6 (Prop_lut6_I2_O)        0.045     0.146 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.844     1.990    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         1.245     3.235 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.235    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_PLL100to108  {rise@0.000ns fall@4.630ns period=9.259ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.010ns  (logic 1.422ns (35.462%)  route 2.588ns (64.538%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.414ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.221ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    Inst_PLL/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.342    -1.901 r  Inst_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.514    -1.388    Inst_PLL/inst/clk_out1_PLL100to108
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.362 r  Inst_PLL/inst/clkout1_buf/O
                         net (fo=59, routed)          0.596    -0.766    Inst_VGA_Manager/Inst_VGA_Sync/clk_out1
    SLICE_X75Y57         FDRE                                         r  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.625 f  Inst_VGA_Manager/Inst_VGA_Sync/en_reg/Q
                         net (fo=10, routed)          0.641     0.017    Inst_VGA_Manager/Inst_VGA_Sync/en
    SLICE_X71Y65         LUT6 (Prop_lut6_I1_O)        0.045     0.062 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.946     2.008    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         1.236     3.244 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.244    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_PLL100to108
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.417ns  (logic 0.029ns (2.046%)  route 1.388ns (97.953%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 fall edge)
                                                     25.000    25.000 f  
    E3                   IBUF                         0.000    25.000 f  clk_IBUF_inst/O
                         net (fo=2, routed)           0.481    25.481    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.659    22.822 f  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.560    23.382    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    23.411 f  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.829    24.239    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    f  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_PLL100to108'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.253ns  (logic 0.091ns (2.798%)  route 3.162ns (97.202%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.386ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_PLL100to108 rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.181     1.181    Inst_PLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.856    -6.675 r  Inst_PLL/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.634    -5.041    Inst_PLL/inst/clkfbout_PLL100to108
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -4.950 r  Inst_PLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.528    -3.422    Inst_PLL/inst/clkfbout_buf_PLL100to108
    PLLE2_ADV_X1Y2       PLLE2_ADV                                    r  Inst_PLL/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.917ns  (logic 6.162ns (23.776%)  route 19.755ns (76.224%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.806     5.409    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/Q
                         net (fo=27, routed)          3.144     9.008    Inst_VGA_Manager/Inst_VGA_Sync/start[0][0][0]
    SLICE_X69Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.132 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    13.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    15.668    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.792 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    16.742    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.866 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    16.866    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    17.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    17.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    18.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    18.796 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    18.796    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    19.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    19.793    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    20.092 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.963    21.055    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.124    21.179 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           1.216    22.395    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X73Y65         LUT2 (Prop_lut2_I0_O)        0.150    22.545 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.025    27.570    Blue_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.755    31.325 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    31.325    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.729ns  (logic 6.167ns (23.967%)  route 19.562ns (76.033%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.806     5.409    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/Q
                         net (fo=27, routed)          3.144     9.008    Inst_VGA_Manager/Inst_VGA_Sync/start[0][0][0]
    SLICE_X69Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.132 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    13.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    15.668    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.792 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    16.742    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.866 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    16.866    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    17.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    17.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    18.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    18.796 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    18.796    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    19.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    19.793    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    20.092 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.963    21.055    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.124    21.179 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           1.216    22.395    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X73Y65         LUT2 (Prop_lut2_I0_O)        0.150    22.545 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.833    27.378    Blue_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.760    31.138 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.138    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.591ns  (logic 5.919ns (23.130%)  route 19.672ns (76.870%))
  Logic Levels:           12  (LUT2=1 LUT5=1 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.806     5.409    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/Q
                         net (fo=27, routed)          3.144     9.008    Inst_VGA_Manager/Inst_VGA_Sync/start[0][0][0]
    SLICE_X69Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.132 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    13.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    15.668    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.792 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    16.742    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.866 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    16.866    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    17.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    17.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    18.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    18.796 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    18.796    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    19.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    19.793    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    20.092 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.456    20.548    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.672 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.436    22.108    Inst_VGA_Manager/Inst_VGA_Sync/green_s[3]
    SLICE_X73Y65         LUT2 (Prop_lut2_I0_O)        0.124    22.232 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.230    27.461    Green_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    30.999 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.999    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.518ns  (logic 5.916ns (23.184%)  route 19.602ns (76.816%))
  Logic Levels:           12  (LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.806     5.409    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/Q
                         net (fo=27, routed)          3.144     9.008    Inst_VGA_Manager/Inst_VGA_Sync/start[0][0][0]
    SLICE_X69Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.132 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    13.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    15.668    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.792 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    16.742    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.866 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    16.866    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    17.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    17.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    18.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    18.796 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    18.796    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    19.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    19.793    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    20.092 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.961    21.053    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I1_O)        0.124    21.177 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.931    22.108    Inst_VGA_Manager/Inst_VGA_Sync/red_s[2]
    SLICE_X71Y65         LUT6 (Prop_lut6_I5_O)        0.124    22.232 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.159    27.391    Red_OBUF[2]
    C5                   OBUF (Prop_obuf_I_O)         3.535    30.927 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.927    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.366ns  (logic 6.161ns (24.286%)  route 19.206ns (75.714%))
  Logic Levels:           12  (LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.806     5.409    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/Q
                         net (fo=27, routed)          3.144     9.008    Inst_VGA_Manager/Inst_VGA_Sync/start[0][0][0]
    SLICE_X69Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.132 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    13.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    15.668    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.792 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    16.742    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.866 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    16.866    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    17.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    17.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    18.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    18.796 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    18.796    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    19.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    19.793    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    20.092 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.963    21.055    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.124    21.179 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           1.278    22.457    Inst_MainFSM/red_s[0]
    SLICE_X73Y65         LUT5 (Prop_lut5_I4_O)        0.150    22.607 r  Inst_MainFSM/Red_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.414    27.021    Red_OBUF[3]
    A4                   OBUF (Prop_obuf_I_O)         3.754    30.775 r  Red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.775    Red[3]
    A4                                                                r  Red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.245ns  (logic 5.932ns (23.499%)  route 19.313ns (76.501%))
  Logic Levels:           12  (LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.806     5.409    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/Q
                         net (fo=27, routed)          3.144     9.008    Inst_VGA_Manager/Inst_VGA_Sync/start[0][0][0]
    SLICE_X69Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.132 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    13.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    15.668    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.792 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    16.742    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.866 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    16.866    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    17.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    17.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    18.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    18.796 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    18.796    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    19.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    19.793    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    20.092 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.963    21.055    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.124    21.179 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           1.216    22.395    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X73Y65         LUT5 (Prop_lut5_I4_O)        0.124    22.519 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.583    27.102    Blue_OBUF[1]
    C7                   OBUF (Prop_obuf_I_O)         3.551    30.654 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.654    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.227ns  (logic 5.904ns (23.406%)  route 19.322ns (76.594%))
  Logic Levels:           12  (LUT5=2 LUT6=6 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.806     5.409    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/Q
                         net (fo=27, routed)          3.144     9.008    Inst_VGA_Manager/Inst_VGA_Sync/start[0][0][0]
    SLICE_X69Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.132 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    13.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    15.668    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.792 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    16.742    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.866 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    16.866    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    17.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    17.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    18.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    18.796 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    18.796    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    19.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    19.793    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    20.092 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.963    21.055    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.124    21.179 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           1.216    22.395    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X73Y65         LUT5 (Prop_lut5_I4_O)        0.124    22.519 r  Inst_VGA_Manager/Inst_VGA_Sync/Blue_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           4.593    27.112    Blue_OBUF[1]
    D7                   OBUF (Prop_obuf_I_O)         3.523    30.635 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    30.635    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.141ns  (logic 5.927ns (23.576%)  route 19.214ns (76.424%))
  Logic Levels:           12  (LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.806     5.409    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/Q
                         net (fo=27, routed)          3.144     9.008    Inst_VGA_Manager/Inst_VGA_Sync/start[0][0][0]
    SLICE_X69Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.132 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    13.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    15.668    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.792 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    16.742    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.866 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    16.866    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    17.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    17.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    18.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    18.796 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    18.796    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    19.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    19.793    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    20.092 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.456    20.548    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.672 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.201    21.873    Inst_VGA_Manager/Inst_VGA_Sync/green_s[3]
    SLICE_X71Y65         LUT6 (Prop_lut6_I5_O)        0.124    21.997 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.007    27.004    Green_OBUF[1]
    A6                   OBUF (Prop_obuf_I_O)         3.546    30.550 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    30.550    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.046ns  (logic 5.926ns (23.659%)  route 19.120ns (76.341%))
  Logic Levels:           12  (LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.806     5.409    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/Q
                         net (fo=27, routed)          3.144     9.008    Inst_VGA_Manager/Inst_VGA_Sync/start[0][0][0]
    SLICE_X69Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.132 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    13.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    15.668    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.792 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    16.742    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.866 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    16.866    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    17.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    17.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    18.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    18.796 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    18.796    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    19.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    19.793    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    20.092 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.456    20.548    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I1_O)        0.124    20.672 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           1.201    21.873    Inst_VGA_Manager/Inst_VGA_Sync/green_s[3]
    SLICE_X71Y65         LUT6 (Prop_lut6_I5_O)        0.124    21.997 r  Inst_VGA_Manager/Inst_VGA_Sync/Green_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.913    26.910    Green_OBUF[1]
    A5                   OBUF (Prop_obuf_I_O)         3.545    30.455 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.455    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.018ns  (logic 5.929ns (23.701%)  route 19.088ns (76.299%))
  Logic Levels:           12  (LUT5=1 LUT6=7 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     3.506    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.806     5.409    Inst_ScaledString/scaling[6].Inst_Scaler/CLK
    SLICE_X64Y45         FDRE                                         r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y45         FDRE (Prop_fdre_C_Q)         0.456     5.865 r  Inst_ScaledString/scaling[6].Inst_Scaler/char_scaled_reg[60][74]/Q
                         net (fo=27, routed)          3.144     9.008    Inst_VGA_Manager/Inst_VGA_Sync/start[0][0][0]
    SLICE_X69Y43         LUT6 (Prop_lut6_I5_O)        0.124     9.132 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489/O
                         net (fo=77, routed)          4.177    13.310    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2489_n_1
    SLICE_X75Y43         LUT6 (Prop_lut6_I5_O)        0.124    13.434 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830/O
                         net (fo=15, routed)          2.235    15.668    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2830_n_1
    SLICE_X77Y36         LUT6 (Prop_lut6_I5_O)        0.124    15.792 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566/O
                         net (fo=1, routed)           0.950    16.742    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2566_n_1
    SLICE_X75Y39         LUT5 (Prop_lut5_I1_O)        0.124    16.866 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024/O
                         net (fo=1, routed)           0.000    16.866    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_2024_n_1
    SLICE_X75Y39         MUXF7 (Prop_muxf7_I1_O)      0.245    17.111 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140/O
                         net (fo=1, routed)           0.000    17.111    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_1140_n_1
    SLICE_X75Y39         MUXF8 (Prop_muxf8_I0_O)      0.104    17.215 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502/O
                         net (fo=1, routed)           1.265    18.480    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_502_n_1
    SLICE_X71Y46         LUT6 (Prop_lut6_I3_O)        0.316    18.796 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159/O
                         net (fo=1, routed)           0.000    18.796    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_159_n_1
    SLICE_X71Y46         MUXF7 (Prop_muxf7_I1_O)      0.217    19.013 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48/O
                         net (fo=1, routed)           0.780    19.793    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_48_n_1
    SLICE_X71Y54         LUT6 (Prop_lut6_I1_O)        0.299    20.092 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11/O
                         net (fo=3, routed)           0.963    21.055    Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_11_n_1
    SLICE_X71Y58         LUT6 (Prop_lut6_I2_O)        0.124    21.179 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[3]_inst_i_3/O
                         net (fo=5, routed)           1.017    22.196    Inst_VGA_Manager/Inst_VGA_Sync/en_reg_0
    SLICE_X71Y65         LUT6 (Prop_lut6_I5_O)        0.124    22.320 r  Inst_VGA_Manager/Inst_VGA_Sync/Red_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.558    26.878    Red_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         3.548    30.426 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    30.426    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.164ns (31.318%)  route 0.360ns (68.682%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=41, routed)          0.360     1.998    Inst_GAME_Play/mode[0]
    SLICE_X43Y82         FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep__0/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.164ns (31.318%)  route 0.360ns (68.682%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=41, routed)          0.360     1.998    Inst_GAME_Play/mode[0]
    SLICE_X43Y82         FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep__2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.164ns (31.318%)  route 0.360ns (68.682%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=41, routed)          0.360     1.998    Inst_GAME_Play/mode[0]
    SLICE_X43Y82         FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[2]_rep__1/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.524ns  (logic 0.164ns (31.318%)  route 0.360ns (68.682%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=41, routed)          0.360     1.998    Inst_GAME_Play/mode[0]
    SLICE_X43Y82         FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[2]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep__2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.164ns (30.830%)  route 0.368ns (69.170%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=41, routed)          0.368     2.006    Inst_GAME_Play/mode[0]
    SLICE_X40Y68         FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep__3/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.164ns (30.830%)  route 0.368ns (69.170%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=41, routed)          0.368     2.006    Inst_GAME_Play/mode[0]
    SLICE_X40Y68         FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep__3/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[2]_rep__7/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.164ns (30.830%)  route 0.368ns (69.170%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=41, routed)          0.368     2.006    Inst_GAME_Play/mode[0]
    SLICE_X40Y68         FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[2]_rep__7/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[2]_rep__8/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.164ns (30.830%)  route 0.368ns (69.170%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=41, routed)          0.368     2.006    Inst_GAME_Play/mode[0]
    SLICE_X40Y68         FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[2]_rep__8/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.164ns (29.238%)  route 0.397ns (70.762%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=41, routed)          0.397     2.035    Inst_GAME_Play/mode[0]
    SLICE_X42Y62         FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep__1/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.164ns (29.238%)  route 0.397ns (70.762%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.644     0.894    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.555     1.474    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y75         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/Q
                         net (fo=41, routed)          0.397     2.035    Inst_GAME_Play/mode[0]
    SLICE_X42Y62         FDCE                                         r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]_rep__1/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.953ns  (logic 0.890ns (17.970%)  route 4.063ns (82.030%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=167, routed)         2.050     2.568    Inst_GAME_Play/Inst_Move_Down/lose_reg_1[1]
    SLICE_X45Y75         LUT5 (Prop_lut5_I2_O)        0.124     2.692 f  Inst_GAME_Play/Inst_Move_Down/FSM_onehot_cur_state[2]_i_5/O
                         net (fo=1, routed)           0.816     3.508    Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state_reg[1]
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.124     3.632 f  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=2, routed)           1.197     4.829    Inst_MainFSM/lose
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.953 r  Inst_MainFSM/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     4.953    Inst_MainFSM/FSM_onehot_cur_state[1]_i_1_n_1
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.498     4.921    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C

Slack:                    inf
  Source:                 Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.945ns  (logic 0.890ns (17.999%)  route 4.055ns (82.001%))
  Logic Levels:           4  (FDCE=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE                         0.000     0.000 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/C
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  Inst_GAME_Play/FSM_sequential_cur_state_reg[1]/Q
                         net (fo=167, routed)         2.050     2.568    Inst_GAME_Play/Inst_Move_Down/lose_reg_1[1]
    SLICE_X45Y75         LUT5 (Prop_lut5_I2_O)        0.124     2.692 r  Inst_GAME_Play/Inst_Move_Down/FSM_onehot_cur_state[2]_i_5/O
                         net (fo=1, routed)           0.816     3.508    Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state_reg[1]
    SLICE_X42Y69         LUT3 (Prop_lut3_I2_O)        0.124     3.632 r  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=2, routed)           1.189     4.821    Inst_MainFSM/lose
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.124     4.945 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     4.945    Inst_MainFSM/FSM_onehot_cur_state[2]_i_1_n_1
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.498     4.921    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.043ns  (logic 0.518ns (49.685%)  route 0.525ns (50.315%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=2, routed)           0.525     1.043    Inst_edge/D[2]
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.498     4.921    Inst_edge/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[2]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.906%)  route 0.520ns (50.094%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=3, routed)           0.520     1.038    Inst_edge/D[0]
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.498     4.921    Inst_edge/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.038ns  (logic 0.518ns (49.906%)  route 0.520ns (50.094%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.520     1.038    Inst_edge/D[1]
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.920     3.331    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.422 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          1.498     4.921    Inst_edge/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.203%)  route 0.191ns (53.797%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[0]/C
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[0]/Q
                         net (fo=3, routed)           0.191     0.355    Inst_edge/D[0]
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.822     1.987    Inst_edge/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[0]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.164ns (46.203%)  route 0.191ns (53.797%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[1]/C
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[1]/Q
                         net (fo=3, routed)           0.191     0.355    Inst_edge/D[1]
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.822     1.987    Inst_edge/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[1]/C

Slack:                    inf
  Source:                 Inst_Buttons_Sync/button_output_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_edge/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.164ns (45.611%)  route 0.196ns (54.389%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y76         FDRE                         0.000     0.000 r  Inst_Buttons_Sync/button_output_reg[2]/C
    SLICE_X34Y76         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Inst_Buttons_Sync/button_output_reg[2]/Q
                         net (fo=2, routed)           0.196     0.360    Inst_edge/D[2]
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.822     1.987    Inst_edge/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_edge/sreg_reg[2]/C

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Up/lose_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.271ns (24.810%)  route 0.821ns (75.190%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Up/lose_reg/C
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  Inst_GAME_Play/Inst_Move_Up/lose_reg/Q
                         net (fo=1, routed)           0.358     0.486    Inst_GAME_Play/Inst_Move_Up/lose_up_sig
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.098     0.584 r  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=2, routed)           0.464     1.047    Inst_MainFSM/lose
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.092 r  Inst_MainFSM/FSM_onehot_cur_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.092    Inst_MainFSM/FSM_onehot_cur_state[2]_i_1_n_1
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.822     1.987    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[2]/C

Slack:                    inf
  Source:                 Inst_GAME_Play/Inst_Move_Up/lose_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.271ns (24.765%)  route 0.823ns (75.235%))
  Logic Levels:           3  (FDRE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y75         FDRE                         0.000     0.000 r  Inst_GAME_Play/Inst_Move_Up/lose_reg/C
    SLICE_X49Y75         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  Inst_GAME_Play/Inst_Move_Up/lose_reg/Q
                         net (fo=1, routed)           0.358     0.486    Inst_GAME_Play/Inst_Move_Up/lose_up_sig
    SLICE_X42Y69         LUT3 (Prop_lut3_I0_O)        0.098     0.584 f  Inst_GAME_Play/Inst_Move_Up/FSM_onehot_cur_state[2]_i_2/O
                         net (fo=2, routed)           0.466     1.049    Inst_MainFSM/lose
    SLICE_X42Y75         LUT6 (Prop_lut6_I0_O)        0.045     1.094 r  Inst_MainFSM/FSM_onehot_cur_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.094    Inst_MainFSM/FSM_onehot_cur_state[1]_i_1_n_1
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.699     1.136    Inst_ClockDistributor/clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Inst_ClockDistributor/bufg_inst/O
                         net (fo=51, routed)          0.822     1.987    Inst_MainFSM/CLK
    SLICE_X42Y75         FDRE                                         r  Inst_MainFSM/FSM_onehot_cur_state_reg[1]/C





