<module name="PCIE_MSG_IRQ_REGS" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PCIE_MSI_CAP" acronym="PCIE_MSI_CAP" offset="0x1050" width="32" description="">
    <bitfield id="RESERVED" width="8" begin="31" end="24" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="_64BIT_EN" width="1" begin="23" end="23" resetval="0x1" description="64-bit addressing enabled. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="MULT_MSG_EN" width="3" begin="22" end="20" resetval="0x0" description="Multiple message enabled. Indicates that multiple message mode is enabled by software. Number of messages enabled must not be greater than multiple message capable value." range="" rwaccess="RW"/>
    <bitfield id="MULT_MSG_CAP" width="3" begin="19" end="17" resetval="0x0" description="Multiple message capable. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="MSI_EN" width="1" begin="16" end="16" resetval="0x0" description="MSI Enabled. When set, INTx must be disabled." range="" rwaccess="RW"/>
    <bitfield id="NEXT_CAP" width="8" begin="15" end="8" resetval="0x70" description="Next capability pointer. By default, it points to PCI Express Capabilities structure. Writable from internal bus interface." range="" rwaccess="R"/>
    <bitfield id="CAP_ID" width="8" begin="7" end="0" resetval="0x5" description="MSI Capability ID." range="" rwaccess="R"/>
  </register>
  <register id="PCIE_MSI_LOW32" acronym="PCIE_MSI_LOW32" offset="0x1054" width="32" description="">
    <bitfield id="LOW32_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Lower 32 bits address" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_MSI_UP32" acronym="PCIE_MSI_UP32" offset="0x1058" width="32" description="">
    <bitfield id="UP32_ADDR" width="32" begin="31" end="0" resetval="0x0" description="Upper 32 bits address" range="" rwaccess="RW"/>
  </register>
  <register id="PCIE_MSI_DATA" acronym="PCIE_MSI_DATA" offset="0x105C" width="32" description="">
    <bitfield id="RESERVED" width="16" begin="31" end="16" resetval="0x0" description="Reads return 0 and writes have no effect." range="" rwaccess="R"/>
    <bitfield id="MSI_DATA" width="16" begin="15" end="0" resetval="0x0" description="MSI Data" range="" rwaccess="RW"/>
  </register>
</module>
