# Advanced Constraints

<details>
<summary> SDC (Synopsys Design Constraints) Part 1 Clock-Clock Tree Modelling-Uncertainity </summary>
<br>

#### Clock Generation

![image](https://github.com/user-attachments/assets/9eaa3e01-78dc-42a1-b1f0-4ec2d4590e11)

#### Clock Distribution

![image](https://github.com/user-attachments/assets/47b59124-3c0d-4143-8226-b38496555dd5)

#### Clock Skew

![image](https://github.com/user-attachments/assets/f00ec1cb-14d5-4c65-846e-072598ac6503)

#### Factors to be considered for clock Modelling

![image](https://github.com/user-attachments/assets/a0391b97-6515-4d3d-819d-58418337dcdf)

![image](https://github.com/user-attachments/assets/eeac7e23-212c-4ee8-8025-c35418b73daa)

#### Various Constraints

![image](https://github.com/user-attachments/assets/6791d375-80b0-466b-8ed2-d5a3b867996c)

</details>

<details>
<summary>SDC Part 2 IO Delays </summary>
<br>

## How to Constraint the design in DC

![image](https://github.com/user-attachments/assets/b033d2ef-c601-48a2-b82f-12b9cd35cb69)

## getting the ports in DC

![image](https://github.com/user-attachments/assets/a2df36af-334b-446d-b546-125be8224099)

## getting the clocks in DC

![image](https://github.com/user-attachments/assets/82fc0db8-31b7-4da3-9bec-b9633ec1c26b)

## Querying the cells in design

![image](https://github.com/user-attachments/assets/566d82fb-46af-4c59-ba94-a0d1a5be0293)

## Command to Create Clock

![image](https://github.com/user-attachments/assets/63862391-87d9-4166-952b-bcd4ad35b6cf)

## Practicalities of Clock Network

* ### Latency
* ### Uncertainity

![image](https://github.com/user-attachments/assets/52502fbc-5b23-4464-8740-dcf69a4e0d0f)

## Clocks-Waveform

![image](https://github.com/user-attachments/assets/503c3bd4-2147-4404-b343-47d6c08840f9)

## How to constraint the Input Path?

![image](https://github.com/user-attachments/assets/718a3076-f15a-4151-af79-c6e8c603dfcc)

## How to constraint the Output Path?

![image](https://github.com/user-attachments/assets/3f5df8f9-ec63-4908-ba93-02d0ef52b1ef)

## Summary of SDC Commands

![image](https://github.com/user-attachments/assets/5f8467b7-e588-4d34-829c-ff72978076c9)

</details>

<details>
<summary>Lab 8: Loading design get_cells, get_ports, get_nets </summary>
<br>


</details>

<details>
<summary>Lab 9: get_pins, get_clocks, querying_clocks </summary>
<br>


</details>

<details>
<summary>Lab 10: create_clock waveform </summary>
<br>


</details>

<details>
<summary>Lab 11: Clock Network Modelling - Uncertainity, report_timing </summary>
<br>


</details>

<details>
<summary>Lab 12: IO Delays </summary>
<br>


</details>

<details>
<summary>Lab 13: generated_clocks </summary>
<br>


</details>

<details>
<summary>Lab 15: Part 1 Set_Max_delay </summary>
<br>


</details>

<details>
<summary>Lab 15: Part 2 VCLK </summary>
<br>


</details>



