
weight_control_open.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053d0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000002c  080054e0  080054e0  000154e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800550c  0800550c  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  0800550c  0800550c  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800550c  0800550c  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800550c  0800550c  0001550c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005510  08005510  00015510  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08005514  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  20000020  08005530  00020020  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000284  08005530  00020284  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY
 13 .debug_info   000100d0  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003030  00000000  00000000  00030158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fd0  00000000  00000000  00033188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c2f  00000000  00000000  00034158  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018a17  00000000  00000000  00034d87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014709  00000000  00000000  0004d79e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c544  00000000  00000000  00061ea7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000041c8  00000000  00000000  000ee3ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b3  00000000  00000000  000f25b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000020 	.word	0x20000020
 800012c:	00000000 	.word	0x00000000
 8000130:	080054c8 	.word	0x080054c8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000024 	.word	0x20000024
 800014c:	080054c8 	.word	0x080054c8

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	; 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_frsub>:
 8000a4c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a50:	e002      	b.n	8000a58 <__addsf3>
 8000a52:	bf00      	nop

08000a54 <__aeabi_fsub>:
 8000a54:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a58 <__addsf3>:
 8000a58:	0042      	lsls	r2, r0, #1
 8000a5a:	bf1f      	itttt	ne
 8000a5c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a60:	ea92 0f03 	teqne	r2, r3
 8000a64:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000a68:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a6c:	d06a      	beq.n	8000b44 <__addsf3+0xec>
 8000a6e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000a72:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000a76:	bfc1      	itttt	gt
 8000a78:	18d2      	addgt	r2, r2, r3
 8000a7a:	4041      	eorgt	r1, r0
 8000a7c:	4048      	eorgt	r0, r1
 8000a7e:	4041      	eorgt	r1, r0
 8000a80:	bfb8      	it	lt
 8000a82:	425b      	neglt	r3, r3
 8000a84:	2b19      	cmp	r3, #25
 8000a86:	bf88      	it	hi
 8000a88:	4770      	bxhi	lr
 8000a8a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000a8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a92:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000a96:	bf18      	it	ne
 8000a98:	4240      	negne	r0, r0
 8000a9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a9e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000aa2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000aa6:	bf18      	it	ne
 8000aa8:	4249      	negne	r1, r1
 8000aaa:	ea92 0f03 	teq	r2, r3
 8000aae:	d03f      	beq.n	8000b30 <__addsf3+0xd8>
 8000ab0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ab4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ab8:	eb10 000c 	adds.w	r0, r0, ip
 8000abc:	f1c3 0320 	rsb	r3, r3, #32
 8000ac0:	fa01 f103 	lsl.w	r1, r1, r3
 8000ac4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000ac8:	d502      	bpl.n	8000ad0 <__addsf3+0x78>
 8000aca:	4249      	negs	r1, r1
 8000acc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ad0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ad4:	d313      	bcc.n	8000afe <__addsf3+0xa6>
 8000ad6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000ada:	d306      	bcc.n	8000aea <__addsf3+0x92>
 8000adc:	0840      	lsrs	r0, r0, #1
 8000ade:	ea4f 0131 	mov.w	r1, r1, rrx
 8000ae2:	f102 0201 	add.w	r2, r2, #1
 8000ae6:	2afe      	cmp	r2, #254	; 0xfe
 8000ae8:	d251      	bcs.n	8000b8e <__addsf3+0x136>
 8000aea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000aee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000af2:	bf08      	it	eq
 8000af4:	f020 0001 	biceq.w	r0, r0, #1
 8000af8:	ea40 0003 	orr.w	r0, r0, r3
 8000afc:	4770      	bx	lr
 8000afe:	0049      	lsls	r1, r1, #1
 8000b00:	eb40 0000 	adc.w	r0, r0, r0
 8000b04:	3a01      	subs	r2, #1
 8000b06:	bf28      	it	cs
 8000b08:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b0c:	d2ed      	bcs.n	8000aea <__addsf3+0x92>
 8000b0e:	fab0 fc80 	clz	ip, r0
 8000b12:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b16:	ebb2 020c 	subs.w	r2, r2, ip
 8000b1a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b1e:	bfaa      	itet	ge
 8000b20:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b24:	4252      	neglt	r2, r2
 8000b26:	4318      	orrge	r0, r3
 8000b28:	bfbc      	itt	lt
 8000b2a:	40d0      	lsrlt	r0, r2
 8000b2c:	4318      	orrlt	r0, r3
 8000b2e:	4770      	bx	lr
 8000b30:	f092 0f00 	teq	r2, #0
 8000b34:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b38:	bf06      	itte	eq
 8000b3a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b3e:	3201      	addeq	r2, #1
 8000b40:	3b01      	subne	r3, #1
 8000b42:	e7b5      	b.n	8000ab0 <__addsf3+0x58>
 8000b44:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b4c:	bf18      	it	ne
 8000b4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b52:	d021      	beq.n	8000b98 <__addsf3+0x140>
 8000b54:	ea92 0f03 	teq	r2, r3
 8000b58:	d004      	beq.n	8000b64 <__addsf3+0x10c>
 8000b5a:	f092 0f00 	teq	r2, #0
 8000b5e:	bf08      	it	eq
 8000b60:	4608      	moveq	r0, r1
 8000b62:	4770      	bx	lr
 8000b64:	ea90 0f01 	teq	r0, r1
 8000b68:	bf1c      	itt	ne
 8000b6a:	2000      	movne	r0, #0
 8000b6c:	4770      	bxne	lr
 8000b6e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000b72:	d104      	bne.n	8000b7e <__addsf3+0x126>
 8000b74:	0040      	lsls	r0, r0, #1
 8000b76:	bf28      	it	cs
 8000b78:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000b7c:	4770      	bx	lr
 8000b7e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000b82:	bf3c      	itt	cc
 8000b84:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000b88:	4770      	bxcc	lr
 8000b8a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b8e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000b92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b96:	4770      	bx	lr
 8000b98:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000b9c:	bf16      	itet	ne
 8000b9e:	4608      	movne	r0, r1
 8000ba0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ba4:	4601      	movne	r1, r0
 8000ba6:	0242      	lsls	r2, r0, #9
 8000ba8:	bf06      	itte	eq
 8000baa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bae:	ea90 0f01 	teqeq	r0, r1
 8000bb2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bb6:	4770      	bx	lr

08000bb8 <__aeabi_ui2f>:
 8000bb8:	f04f 0300 	mov.w	r3, #0
 8000bbc:	e004      	b.n	8000bc8 <__aeabi_i2f+0x8>
 8000bbe:	bf00      	nop

08000bc0 <__aeabi_i2f>:
 8000bc0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000bc4:	bf48      	it	mi
 8000bc6:	4240      	negmi	r0, r0
 8000bc8:	ea5f 0c00 	movs.w	ip, r0
 8000bcc:	bf08      	it	eq
 8000bce:	4770      	bxeq	lr
 8000bd0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000bd4:	4601      	mov	r1, r0
 8000bd6:	f04f 0000 	mov.w	r0, #0
 8000bda:	e01c      	b.n	8000c16 <__aeabi_l2f+0x2a>

08000bdc <__aeabi_ul2f>:
 8000bdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000be0:	bf08      	it	eq
 8000be2:	4770      	bxeq	lr
 8000be4:	f04f 0300 	mov.w	r3, #0
 8000be8:	e00a      	b.n	8000c00 <__aeabi_l2f+0x14>
 8000bea:	bf00      	nop

08000bec <__aeabi_l2f>:
 8000bec:	ea50 0201 	orrs.w	r2, r0, r1
 8000bf0:	bf08      	it	eq
 8000bf2:	4770      	bxeq	lr
 8000bf4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__aeabi_l2f+0x14>
 8000bfa:	4240      	negs	r0, r0
 8000bfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c00:	ea5f 0c01 	movs.w	ip, r1
 8000c04:	bf02      	ittt	eq
 8000c06:	4684      	moveq	ip, r0
 8000c08:	4601      	moveq	r1, r0
 8000c0a:	2000      	moveq	r0, #0
 8000c0c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c10:	bf08      	it	eq
 8000c12:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c16:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c1a:	fabc f28c 	clz	r2, ip
 8000c1e:	3a08      	subs	r2, #8
 8000c20:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c24:	db10      	blt.n	8000c48 <__aeabi_l2f+0x5c>
 8000c26:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c2a:	4463      	add	r3, ip
 8000c2c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c30:	f1c2 0220 	rsb	r2, r2, #32
 8000c34:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c38:	fa20 f202 	lsr.w	r2, r0, r2
 8000c3c:	eb43 0002 	adc.w	r0, r3, r2
 8000c40:	bf08      	it	eq
 8000c42:	f020 0001 	biceq.w	r0, r0, #1
 8000c46:	4770      	bx	lr
 8000c48:	f102 0220 	add.w	r2, r2, #32
 8000c4c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c50:	f1c2 0220 	rsb	r2, r2, #32
 8000c54:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c58:	fa21 f202 	lsr.w	r2, r1, r2
 8000c5c:	eb43 0002 	adc.w	r0, r3, r2
 8000c60:	bf08      	it	eq
 8000c62:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_fmul>:
 8000c68:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000c6c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000c70:	bf1e      	ittt	ne
 8000c72:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000c76:	ea92 0f0c 	teqne	r2, ip
 8000c7a:	ea93 0f0c 	teqne	r3, ip
 8000c7e:	d06f      	beq.n	8000d60 <__aeabi_fmul+0xf8>
 8000c80:	441a      	add	r2, r3
 8000c82:	ea80 0c01 	eor.w	ip, r0, r1
 8000c86:	0240      	lsls	r0, r0, #9
 8000c88:	bf18      	it	ne
 8000c8a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000c8e:	d01e      	beq.n	8000cce <__aeabi_fmul+0x66>
 8000c90:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000c94:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000c98:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000c9c:	fba0 3101 	umull	r3, r1, r0, r1
 8000ca0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ca4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ca8:	bf3e      	ittt	cc
 8000caa:	0049      	lslcc	r1, r1, #1
 8000cac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cb0:	005b      	lslcc	r3, r3, #1
 8000cb2:	ea40 0001 	orr.w	r0, r0, r1
 8000cb6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cba:	2afd      	cmp	r2, #253	; 0xfd
 8000cbc:	d81d      	bhi.n	8000cfa <__aeabi_fmul+0x92>
 8000cbe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000cc6:	bf08      	it	eq
 8000cc8:	f020 0001 	biceq.w	r0, r0, #1
 8000ccc:	4770      	bx	lr
 8000cce:	f090 0f00 	teq	r0, #0
 8000cd2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000cd6:	bf08      	it	eq
 8000cd8:	0249      	lsleq	r1, r1, #9
 8000cda:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000cde:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000ce2:	3a7f      	subs	r2, #127	; 0x7f
 8000ce4:	bfc2      	ittt	gt
 8000ce6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000cea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000cee:	4770      	bxgt	lr
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cf4:	f04f 0300 	mov.w	r3, #0
 8000cf8:	3a01      	subs	r2, #1
 8000cfa:	dc5d      	bgt.n	8000db8 <__aeabi_fmul+0x150>
 8000cfc:	f112 0f19 	cmn.w	r2, #25
 8000d00:	bfdc      	itt	le
 8000d02:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d06:	4770      	bxle	lr
 8000d08:	f1c2 0200 	rsb	r2, r2, #0
 8000d0c:	0041      	lsls	r1, r0, #1
 8000d0e:	fa21 f102 	lsr.w	r1, r1, r2
 8000d12:	f1c2 0220 	rsb	r2, r2, #32
 8000d16:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d1a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d1e:	f140 0000 	adc.w	r0, r0, #0
 8000d22:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d26:	bf08      	it	eq
 8000d28:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d2c:	4770      	bx	lr
 8000d2e:	f092 0f00 	teq	r2, #0
 8000d32:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d36:	bf02      	ittt	eq
 8000d38:	0040      	lsleq	r0, r0, #1
 8000d3a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d3e:	3a01      	subeq	r2, #1
 8000d40:	d0f9      	beq.n	8000d36 <__aeabi_fmul+0xce>
 8000d42:	ea40 000c 	orr.w	r0, r0, ip
 8000d46:	f093 0f00 	teq	r3, #0
 8000d4a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d4e:	bf02      	ittt	eq
 8000d50:	0049      	lsleq	r1, r1, #1
 8000d52:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d56:	3b01      	subeq	r3, #1
 8000d58:	d0f9      	beq.n	8000d4e <__aeabi_fmul+0xe6>
 8000d5a:	ea41 010c 	orr.w	r1, r1, ip
 8000d5e:	e78f      	b.n	8000c80 <__aeabi_fmul+0x18>
 8000d60:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000d64:	ea92 0f0c 	teq	r2, ip
 8000d68:	bf18      	it	ne
 8000d6a:	ea93 0f0c 	teqne	r3, ip
 8000d6e:	d00a      	beq.n	8000d86 <__aeabi_fmul+0x11e>
 8000d70:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000d74:	bf18      	it	ne
 8000d76:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000d7a:	d1d8      	bne.n	8000d2e <__aeabi_fmul+0xc6>
 8000d7c:	ea80 0001 	eor.w	r0, r0, r1
 8000d80:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000d84:	4770      	bx	lr
 8000d86:	f090 0f00 	teq	r0, #0
 8000d8a:	bf17      	itett	ne
 8000d8c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000d90:	4608      	moveq	r0, r1
 8000d92:	f091 0f00 	teqne	r1, #0
 8000d96:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000d9a:	d014      	beq.n	8000dc6 <__aeabi_fmul+0x15e>
 8000d9c:	ea92 0f0c 	teq	r2, ip
 8000da0:	d101      	bne.n	8000da6 <__aeabi_fmul+0x13e>
 8000da2:	0242      	lsls	r2, r0, #9
 8000da4:	d10f      	bne.n	8000dc6 <__aeabi_fmul+0x15e>
 8000da6:	ea93 0f0c 	teq	r3, ip
 8000daa:	d103      	bne.n	8000db4 <__aeabi_fmul+0x14c>
 8000dac:	024b      	lsls	r3, r1, #9
 8000dae:	bf18      	it	ne
 8000db0:	4608      	movne	r0, r1
 8000db2:	d108      	bne.n	8000dc6 <__aeabi_fmul+0x15e>
 8000db4:	ea80 0001 	eor.w	r0, r0, r1
 8000db8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc4:	4770      	bx	lr
 8000dc6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000dce:	4770      	bx	lr

08000dd0 <__aeabi_fdiv>:
 8000dd0:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dd4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000dd8:	bf1e      	ittt	ne
 8000dda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000dde:	ea92 0f0c 	teqne	r2, ip
 8000de2:	ea93 0f0c 	teqne	r3, ip
 8000de6:	d069      	beq.n	8000ebc <__aeabi_fdiv+0xec>
 8000de8:	eba2 0203 	sub.w	r2, r2, r3
 8000dec:	ea80 0c01 	eor.w	ip, r0, r1
 8000df0:	0249      	lsls	r1, r1, #9
 8000df2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000df6:	d037      	beq.n	8000e68 <__aeabi_fdiv+0x98>
 8000df8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000dfc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e00:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e04:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e08:	428b      	cmp	r3, r1
 8000e0a:	bf38      	it	cc
 8000e0c:	005b      	lslcc	r3, r3, #1
 8000e0e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e12:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e16:	428b      	cmp	r3, r1
 8000e18:	bf24      	itt	cs
 8000e1a:	1a5b      	subcs	r3, r3, r1
 8000e1c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e20:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e24:	bf24      	itt	cs
 8000e26:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e2a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e2e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e32:	bf24      	itt	cs
 8000e34:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e38:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e3c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e40:	bf24      	itt	cs
 8000e42:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e46:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e4a:	011b      	lsls	r3, r3, #4
 8000e4c:	bf18      	it	ne
 8000e4e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e52:	d1e0      	bne.n	8000e16 <__aeabi_fdiv+0x46>
 8000e54:	2afd      	cmp	r2, #253	; 0xfd
 8000e56:	f63f af50 	bhi.w	8000cfa <__aeabi_fmul+0x92>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e60:	bf08      	it	eq
 8000e62:	f020 0001 	biceq.w	r0, r0, #1
 8000e66:	4770      	bx	lr
 8000e68:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e6c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e70:	327f      	adds	r2, #127	; 0x7f
 8000e72:	bfc2      	ittt	gt
 8000e74:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e78:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e7c:	4770      	bxgt	lr
 8000e7e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e82:	f04f 0300 	mov.w	r3, #0
 8000e86:	3a01      	subs	r2, #1
 8000e88:	e737      	b.n	8000cfa <__aeabi_fmul+0x92>
 8000e8a:	f092 0f00 	teq	r2, #0
 8000e8e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e92:	bf02      	ittt	eq
 8000e94:	0040      	lsleq	r0, r0, #1
 8000e96:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e9a:	3a01      	subeq	r2, #1
 8000e9c:	d0f9      	beq.n	8000e92 <__aeabi_fdiv+0xc2>
 8000e9e:	ea40 000c 	orr.w	r0, r0, ip
 8000ea2:	f093 0f00 	teq	r3, #0
 8000ea6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000eaa:	bf02      	ittt	eq
 8000eac:	0049      	lsleq	r1, r1, #1
 8000eae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eb2:	3b01      	subeq	r3, #1
 8000eb4:	d0f9      	beq.n	8000eaa <__aeabi_fdiv+0xda>
 8000eb6:	ea41 010c 	orr.w	r1, r1, ip
 8000eba:	e795      	b.n	8000de8 <__aeabi_fdiv+0x18>
 8000ebc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ec0:	ea92 0f0c 	teq	r2, ip
 8000ec4:	d108      	bne.n	8000ed8 <__aeabi_fdiv+0x108>
 8000ec6:	0242      	lsls	r2, r0, #9
 8000ec8:	f47f af7d 	bne.w	8000dc6 <__aeabi_fmul+0x15e>
 8000ecc:	ea93 0f0c 	teq	r3, ip
 8000ed0:	f47f af70 	bne.w	8000db4 <__aeabi_fmul+0x14c>
 8000ed4:	4608      	mov	r0, r1
 8000ed6:	e776      	b.n	8000dc6 <__aeabi_fmul+0x15e>
 8000ed8:	ea93 0f0c 	teq	r3, ip
 8000edc:	d104      	bne.n	8000ee8 <__aeabi_fdiv+0x118>
 8000ede:	024b      	lsls	r3, r1, #9
 8000ee0:	f43f af4c 	beq.w	8000d7c <__aeabi_fmul+0x114>
 8000ee4:	4608      	mov	r0, r1
 8000ee6:	e76e      	b.n	8000dc6 <__aeabi_fmul+0x15e>
 8000ee8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000eec:	bf18      	it	ne
 8000eee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000ef2:	d1ca      	bne.n	8000e8a <__aeabi_fdiv+0xba>
 8000ef4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000ef8:	f47f af5c 	bne.w	8000db4 <__aeabi_fmul+0x14c>
 8000efc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f00:	f47f af3c 	bne.w	8000d7c <__aeabi_fmul+0x114>
 8000f04:	e75f      	b.n	8000dc6 <__aeabi_fmul+0x15e>
 8000f06:	bf00      	nop

08000f08 <__aeabi_f2iz>:
 8000f08:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f0c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f10:	d30f      	bcc.n	8000f32 <__aeabi_f2iz+0x2a>
 8000f12:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f16:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f1a:	d90d      	bls.n	8000f38 <__aeabi_f2iz+0x30>
 8000f1c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f20:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f24:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000f28:	fa23 f002 	lsr.w	r0, r3, r2
 8000f2c:	bf18      	it	ne
 8000f2e:	4240      	negne	r0, r0
 8000f30:	4770      	bx	lr
 8000f32:	f04f 0000 	mov.w	r0, #0
 8000f36:	4770      	bx	lr
 8000f38:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f3c:	d101      	bne.n	8000f42 <__aeabi_f2iz+0x3a>
 8000f3e:	0242      	lsls	r2, r0, #9
 8000f40:	d105      	bne.n	8000f4e <__aeabi_f2iz+0x46>
 8000f42:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8000f46:	bf08      	it	eq
 8000f48:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000f4c:	4770      	bx	lr
 8000f4e:	f04f 0000 	mov.w	r0, #0
 8000f52:	4770      	bx	lr

08000f54 <__aeabi_f2uiz>:
 8000f54:	0042      	lsls	r2, r0, #1
 8000f56:	d20e      	bcs.n	8000f76 <__aeabi_f2uiz+0x22>
 8000f58:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000f5c:	d30b      	bcc.n	8000f76 <__aeabi_f2uiz+0x22>
 8000f5e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000f62:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f66:	d409      	bmi.n	8000f7c <__aeabi_f2uiz+0x28>
 8000f68:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f6c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000f70:	fa23 f002 	lsr.w	r0, r3, r2
 8000f74:	4770      	bx	lr
 8000f76:	f04f 0000 	mov.w	r0, #0
 8000f7a:	4770      	bx	lr
 8000f7c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000f80:	d101      	bne.n	8000f86 <__aeabi_f2uiz+0x32>
 8000f82:	0242      	lsls	r2, r0, #9
 8000f84:	d102      	bne.n	8000f8c <__aeabi_f2uiz+0x38>
 8000f86:	f04f 30ff 	mov.w	r0, #4294967295
 8000f8a:	4770      	bx	lr
 8000f8c:	f04f 0000 	mov.w	r0, #0
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b088      	sub	sp, #32
 8000f98:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f9a:	f107 0310 	add.w	r3, r7, #16
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	601a      	str	r2, [r3, #0]
 8000fa2:	605a      	str	r2, [r3, #4]
 8000fa4:	609a      	str	r2, [r3, #8]
 8000fa6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fa8:	4b2d      	ldr	r3, [pc, #180]	; (8001060 <MX_GPIO_Init+0xcc>)
 8000faa:	699b      	ldr	r3, [r3, #24]
 8000fac:	4a2c      	ldr	r2, [pc, #176]	; (8001060 <MX_GPIO_Init+0xcc>)
 8000fae:	f043 0320 	orr.w	r3, r3, #32
 8000fb2:	6193      	str	r3, [r2, #24]
 8000fb4:	4b2a      	ldr	r3, [pc, #168]	; (8001060 <MX_GPIO_Init+0xcc>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f003 0320 	and.w	r3, r3, #32
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fc0:	4b27      	ldr	r3, [pc, #156]	; (8001060 <MX_GPIO_Init+0xcc>)
 8000fc2:	699b      	ldr	r3, [r3, #24]
 8000fc4:	4a26      	ldr	r2, [pc, #152]	; (8001060 <MX_GPIO_Init+0xcc>)
 8000fc6:	f043 0304 	orr.w	r3, r3, #4
 8000fca:	6193      	str	r3, [r2, #24]
 8000fcc:	4b24      	ldr	r3, [pc, #144]	; (8001060 <MX_GPIO_Init+0xcc>)
 8000fce:	699b      	ldr	r3, [r3, #24]
 8000fd0:	f003 0304 	and.w	r3, r3, #4
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd8:	4b21      	ldr	r3, [pc, #132]	; (8001060 <MX_GPIO_Init+0xcc>)
 8000fda:	699b      	ldr	r3, [r3, #24]
 8000fdc:	4a20      	ldr	r2, [pc, #128]	; (8001060 <MX_GPIO_Init+0xcc>)
 8000fde:	f043 0308 	orr.w	r3, r3, #8
 8000fe2:	6193      	str	r3, [r2, #24]
 8000fe4:	4b1e      	ldr	r3, [pc, #120]	; (8001060 <MX_GPIO_Init+0xcc>)
 8000fe6:	699b      	ldr	r3, [r3, #24]
 8000fe8:	f003 0308 	and.w	r3, r3, #8
 8000fec:	607b      	str	r3, [r7, #4]
 8000fee:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADC_CS_Pin|ADC_SCK_Pin|ADC_SDI_Pin, GPIO_PIN_SET);
 8000ff0:	2201      	movs	r2, #1
 8000ff2:	21b0      	movs	r1, #176	; 0xb0
 8000ff4:	481b      	ldr	r0, [pc, #108]	; (8001064 <MX_GPIO_Init+0xd0>)
 8000ff6:	f001 f948 	bl	800228a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|TM1638_STB_Pin|TM1638_CLK_Pin
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f246 0138 	movw	r1, #24632	; 0x6038
 8001000:	4819      	ldr	r0, [pc, #100]	; (8001068 <MX_GPIO_Init+0xd4>)
 8001002:	f001 f942 	bl	800228a <HAL_GPIO_WritePin>
                          |TM1638_DIO_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = ADC_CS_Pin|ADC_SCK_Pin|ADC_SDI_Pin;
 8001006:	23b0      	movs	r3, #176	; 0xb0
 8001008:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800100a:	2301      	movs	r3, #1
 800100c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100e:	2300      	movs	r3, #0
 8001010:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001012:	2303      	movs	r3, #3
 8001014:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001016:	f107 0310 	add.w	r3, r7, #16
 800101a:	4619      	mov	r1, r3
 800101c:	4811      	ldr	r0, [pc, #68]	; (8001064 <MX_GPIO_Init+0xd0>)
 800101e:	f000 ff99 	bl	8001f54 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADC_SDO_Pin;
 8001022:	2340      	movs	r3, #64	; 0x40
 8001024:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001026:	2300      	movs	r3, #0
 8001028:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102a:	2300      	movs	r3, #0
 800102c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(ADC_SDO_GPIO_Port, &GPIO_InitStruct);
 800102e:	f107 0310 	add.w	r3, r7, #16
 8001032:	4619      	mov	r1, r3
 8001034:	480b      	ldr	r0, [pc, #44]	; (8001064 <MX_GPIO_Init+0xd0>)
 8001036:	f000 ff8d 	bl	8001f54 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin|TM1638_STB_Pin|TM1638_CLK_Pin
 800103a:	f246 0338 	movw	r3, #24632	; 0x6038
 800103e:	613b      	str	r3, [r7, #16]
                          |TM1638_DIO_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001040:	2301      	movs	r3, #1
 8001042:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001044:	2300      	movs	r3, #0
 8001046:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001048:	2302      	movs	r3, #2
 800104a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104c:	f107 0310 	add.w	r3, r7, #16
 8001050:	4619      	mov	r1, r3
 8001052:	4805      	ldr	r0, [pc, #20]	; (8001068 <MX_GPIO_Init+0xd4>)
 8001054:	f000 ff7e 	bl	8001f54 <HAL_GPIO_Init>

}
 8001058:	bf00      	nop
 800105a:	3720      	adds	r7, #32
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	40021000 	.word	0x40021000
 8001064:	40010800 	.word	0x40010800
 8001068:	40010c00 	.word	0x40010c00

0800106c <HAL_TIM_PeriodElapsedCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b082      	sub	sp, #8
 8001070:	af00      	add	r7, sp, #0
 8001072:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM3)
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	4a1c      	ldr	r2, [pc, #112]	; (80010ec <HAL_TIM_PeriodElapsedCallback+0x80>)
 800107a:	4293      	cmp	r3, r2
 800107c:	d12b      	bne.n	80010d6 <HAL_TIM_PeriodElapsedCallback+0x6a>
  {
	  ADC.sample_flag = 1;
 800107e:	4b1c      	ldr	r3, [pc, #112]	; (80010f0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001080:	2201      	movs	r2, #1
 8001082:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	  ADC.time_tick++;
 8001086:	4b1a      	ldr	r3, [pc, #104]	; (80010f0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001088:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800108a:	b29b      	uxth	r3, r3
 800108c:	3301      	adds	r3, #1
 800108e:	b29a      	uxth	r2, r3
 8001090:	4b17      	ldr	r3, [pc, #92]	; (80010f0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001092:	875a      	strh	r2, [r3, #58]	; 0x3a
	  ADC.report_time_tick++;
 8001094:	4b16      	ldr	r3, [pc, #88]	; (80010f0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001096:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8001098:	b29b      	uxth	r3, r3
 800109a:	3301      	adds	r3, #1
 800109c:	b29a      	uxth	r2, r3
 800109e:	4b14      	ldr	r3, [pc, #80]	; (80010f0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80010a0:	879a      	strh	r2, [r3, #60]	; 0x3c

	  if(ADC.report_time_tick>=1)
 80010a2:	4b13      	ldr	r3, [pc, #76]	; (80010f0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80010a4:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80010a6:	b29b      	uxth	r3, r3
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d002      	beq.n	80010b2 <HAL_TIM_PeriodElapsedCallback+0x46>
	  {
		  ADC.report_time_tick = 0;
 80010ac:	4b10      	ldr	r3, [pc, #64]	; (80010f0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	879a      	strh	r2, [r3, #60]	; 0x3c
	  }
	  if(ADC.time_tick>10)
 80010b2:	4b0f      	ldr	r3, [pc, #60]	; (80010f0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80010b4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	2b0a      	cmp	r3, #10
 80010ba:	d90c      	bls.n	80010d6 <HAL_TIM_PeriodElapsedCallback+0x6a>
	  {
		  ADC.time_tick = 0;
 80010bc:	4b0c      	ldr	r3, [pc, #48]	; (80010f0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 80010be:	2200      	movs	r2, #0
 80010c0:	875a      	strh	r2, [r3, #58]	; 0x3a
		  HAL_GPIO_TogglePin(LED1_GPIO_Port,LED1_Pin);
 80010c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010c6:	480b      	ldr	r0, [pc, #44]	; (80010f4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80010c8:	f001 f8f7 	bl	80022ba <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(LED2_GPIO_Port,LED2_Pin);
 80010cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010d0:	4808      	ldr	r0, [pc, #32]	; (80010f4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 80010d2:	f001 f8f2 	bl	80022ba <HAL_GPIO_TogglePin>
	  }
  }
  if (htim->Instance == TIM2)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010de:	d101      	bne.n	80010e4 <HAL_TIM_PeriodElapsedCallback+0x78>
  {
	  modbus_timeout();
 80010e0:	f003 fed8 	bl	8004e94 <modbus_timeout>
  }

}
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}
 80010ec:	40000400 	.word	0x40000400
 80010f0:	20000180 	.word	0x20000180
 80010f4:	40010c00 	.word	0x40010c00

080010f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fc:	f000 fae4 	bl	80016c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001100:	f000 f824 	bl	800114c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001104:	f7ff ff46 	bl	8000f94 <MX_GPIO_Init>
  MX_TIM2_Init();
 8001108:	f000 f8f2 	bl	80012f0 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800110c:	f000 f9ca 	bl	80014a4 <MX_USART1_UART_Init>
  MX_TIM3_Init();
 8001110:	f000 f93a 	bl	8001388 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 8001114:	f000 f9f0 	bl	80014f8 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(500);//
 8001118:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800111c:	f000 fb36 	bl	800178c <HAL_Delay>
  ADC_init();
 8001120:	f003 f834 	bl	800418c <ADC_init>
  modbus_uart_init();
 8001124:	f004 f8bc 	bl	80052a0 <modbus_uart_init>
  modbus_init();
 8001128:	f003 feda 	bl	8004ee0 <modbus_init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(ADC.sample_flag==1)
 800112c:	4b06      	ldr	r3, [pc, #24]	; (8001148 <main+0x50>)
 800112e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001132:	b2db      	uxtb	r3, r3
 8001134:	2b01      	cmp	r3, #1
 8001136:	d1f9      	bne.n	800112c <main+0x34>
	  {
		  ADC_read_value();
 8001138:	f003 f84c 	bl	80041d4 <ADC_read_value>
		  ADC.sample_flag = 0;
 800113c:	4b02      	ldr	r3, [pc, #8]	; (8001148 <main+0x50>)
 800113e:	2200      	movs	r2, #0
 8001140:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
	  if(ADC.sample_flag==1)
 8001144:	e7f2      	b.n	800112c <main+0x34>
 8001146:	bf00      	nop
 8001148:	20000180 	.word	0x20000180

0800114c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b090      	sub	sp, #64	; 0x40
 8001150:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001152:	f107 0318 	add.w	r3, r7, #24
 8001156:	2228      	movs	r2, #40	; 0x28
 8001158:	2100      	movs	r1, #0
 800115a:	4618      	mov	r0, r3
 800115c:	f004 f988 	bl	8005470 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001160:	1d3b      	adds	r3, r7, #4
 8001162:	2200      	movs	r2, #0
 8001164:	601a      	str	r2, [r3, #0]
 8001166:	605a      	str	r2, [r3, #4]
 8001168:	609a      	str	r2, [r3, #8]
 800116a:	60da      	str	r2, [r3, #12]
 800116c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800116e:	2301      	movs	r3, #1
 8001170:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001172:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001176:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001178:	2300      	movs	r3, #0
 800117a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800117c:	2301      	movs	r3, #1
 800117e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001180:	2302      	movs	r3, #2
 8001182:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001184:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001188:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800118a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800118e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001190:	f107 0318 	add.w	r3, r7, #24
 8001194:	4618      	mov	r0, r3
 8001196:	f001 f8a9 	bl	80022ec <HAL_RCC_OscConfig>
 800119a:	4603      	mov	r3, r0
 800119c:	2b00      	cmp	r3, #0
 800119e:	d001      	beq.n	80011a4 <SystemClock_Config+0x58>
  {
    Error_Handler();
 80011a0:	f000 f819 	bl	80011d6 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011a4:	230f      	movs	r3, #15
 80011a6:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011a8:	2302      	movs	r3, #2
 80011aa:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ac:	2300      	movs	r3, #0
 80011ae:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80011b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80011b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80011ba:	1d3b      	adds	r3, r7, #4
 80011bc:	2102      	movs	r1, #2
 80011be:	4618      	mov	r0, r3
 80011c0:	f001 fb16 	bl	80027f0 <HAL_RCC_ClockConfig>
 80011c4:	4603      	mov	r3, r0
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d001      	beq.n	80011ce <SystemClock_Config+0x82>
  {
    Error_Handler();
 80011ca:	f000 f804 	bl	80011d6 <Error_Handler>
  }
}
 80011ce:	bf00      	nop
 80011d0:	3740      	adds	r7, #64	; 0x40
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}

080011d6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011d6:	b480      	push	{r7}
 80011d8:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011da:	b672      	cpsid	i
}
 80011dc:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011de:	e7fe      	b.n	80011de <Error_Handler+0x8>

080011e0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011e0:	b480      	push	{r7}
 80011e2:	b085      	sub	sp, #20
 80011e4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80011e6:	4b15      	ldr	r3, [pc, #84]	; (800123c <HAL_MspInit+0x5c>)
 80011e8:	699b      	ldr	r3, [r3, #24]
 80011ea:	4a14      	ldr	r2, [pc, #80]	; (800123c <HAL_MspInit+0x5c>)
 80011ec:	f043 0301 	orr.w	r3, r3, #1
 80011f0:	6193      	str	r3, [r2, #24]
 80011f2:	4b12      	ldr	r3, [pc, #72]	; (800123c <HAL_MspInit+0x5c>)
 80011f4:	699b      	ldr	r3, [r3, #24]
 80011f6:	f003 0301 	and.w	r3, r3, #1
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011fe:	4b0f      	ldr	r3, [pc, #60]	; (800123c <HAL_MspInit+0x5c>)
 8001200:	69db      	ldr	r3, [r3, #28]
 8001202:	4a0e      	ldr	r2, [pc, #56]	; (800123c <HAL_MspInit+0x5c>)
 8001204:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001208:	61d3      	str	r3, [r2, #28]
 800120a:	4b0c      	ldr	r3, [pc, #48]	; (800123c <HAL_MspInit+0x5c>)
 800120c:	69db      	ldr	r3, [r3, #28]
 800120e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001212:	607b      	str	r3, [r7, #4]
 8001214:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001216:	4b0a      	ldr	r3, [pc, #40]	; (8001240 <HAL_MspInit+0x60>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	60fb      	str	r3, [r7, #12]
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001222:	60fb      	str	r3, [r7, #12]
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	4a04      	ldr	r2, [pc, #16]	; (8001240 <HAL_MspInit+0x60>)
 800122e:	68fb      	ldr	r3, [r7, #12]
 8001230:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001232:	bf00      	nop
 8001234:	3714      	adds	r7, #20
 8001236:	46bd      	mov	sp, r7
 8001238:	bc80      	pop	{r7}
 800123a:	4770      	bx	lr
 800123c:	40021000 	.word	0x40021000
 8001240:	40010000 	.word	0x40010000

08001244 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001244:	b480      	push	{r7}
 8001246:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001248:	e7fe      	b.n	8001248 <NMI_Handler+0x4>

0800124a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800124a:	b480      	push	{r7}
 800124c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800124e:	e7fe      	b.n	800124e <HardFault_Handler+0x4>

08001250 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001254:	e7fe      	b.n	8001254 <MemManage_Handler+0x4>

08001256 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001256:	b480      	push	{r7}
 8001258:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800125a:	e7fe      	b.n	800125a <BusFault_Handler+0x4>

0800125c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001260:	e7fe      	b.n	8001260 <UsageFault_Handler+0x4>

08001262 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001262:	b480      	push	{r7}
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001266:	bf00      	nop
 8001268:	46bd      	mov	sp, r7
 800126a:	bc80      	pop	{r7}
 800126c:	4770      	bx	lr

0800126e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800126e:	b480      	push	{r7}
 8001270:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001272:	bf00      	nop
 8001274:	46bd      	mov	sp, r7
 8001276:	bc80      	pop	{r7}
 8001278:	4770      	bx	lr

0800127a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800127a:	b480      	push	{r7}
 800127c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800127e:	bf00      	nop
 8001280:	46bd      	mov	sp, r7
 8001282:	bc80      	pop	{r7}
 8001284:	4770      	bx	lr

08001286 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001286:	b580      	push	{r7, lr}
 8001288:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800128a:	f000 fa63 	bl	8001754 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800128e:	bf00      	nop
 8001290:	bd80      	pop	{r7, pc}
	...

08001294 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001298:	4802      	ldr	r0, [pc, #8]	; (80012a4 <TIM2_IRQHandler+0x10>)
 800129a:	f001 fcd9 	bl	8002c50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800129e:	bf00      	nop
 80012a0:	bd80      	pop	{r7, pc}
 80012a2:	bf00      	nop
 80012a4:	2000003c 	.word	0x2000003c

080012a8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80012a8:	b580      	push	{r7, lr}
 80012aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80012ac:	4802      	ldr	r0, [pc, #8]	; (80012b8 <TIM3_IRQHandler+0x10>)
 80012ae:	f001 fccf 	bl	8002c50 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80012b2:	bf00      	nop
 80012b4:	bd80      	pop	{r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000084 	.word	0x20000084

080012bc <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80012bc:	b580      	push	{r7, lr}
 80012be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80012c0:	4802      	ldr	r0, [pc, #8]	; (80012cc <USART1_IRQHandler+0x10>)
 80012c2:	f002 f919 	bl	80034f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}
 80012ca:	bf00      	nop
 80012cc:	200000cc 	.word	0x200000cc

080012d0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80012d0:	b580      	push	{r7, lr}
 80012d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80012d4:	4802      	ldr	r0, [pc, #8]	; (80012e0 <USART3_IRQHandler+0x10>)
 80012d6:	f002 f90f 	bl	80034f8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80012da:	bf00      	nop
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000114 	.word	0x20000114

080012e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80012e4:	b480      	push	{r7}
 80012e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bc80      	pop	{r7}
 80012ee:	4770      	bx	lr

080012f0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012f6:	f107 0308 	add.w	r3, r7, #8
 80012fa:	2200      	movs	r2, #0
 80012fc:	601a      	str	r2, [r3, #0]
 80012fe:	605a      	str	r2, [r3, #4]
 8001300:	609a      	str	r2, [r3, #8]
 8001302:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001304:	463b      	mov	r3, r7
 8001306:	2200      	movs	r2, #0
 8001308:	601a      	str	r2, [r3, #0]
 800130a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800130c:	4b1d      	ldr	r3, [pc, #116]	; (8001384 <MX_TIM2_Init+0x94>)
 800130e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001312:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 72-1;
 8001314:	4b1b      	ldr	r3, [pc, #108]	; (8001384 <MX_TIM2_Init+0x94>)
 8001316:	2247      	movs	r2, #71	; 0x47
 8001318:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800131a:	4b1a      	ldr	r3, [pc, #104]	; (8001384 <MX_TIM2_Init+0x94>)
 800131c:	2200      	movs	r2, #0
 800131e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001320:	4b18      	ldr	r3, [pc, #96]	; (8001384 <MX_TIM2_Init+0x94>)
 8001322:	2263      	movs	r2, #99	; 0x63
 8001324:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001326:	4b17      	ldr	r3, [pc, #92]	; (8001384 <MX_TIM2_Init+0x94>)
 8001328:	2200      	movs	r2, #0
 800132a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800132c:	4b15      	ldr	r3, [pc, #84]	; (8001384 <MX_TIM2_Init+0x94>)
 800132e:	2280      	movs	r2, #128	; 0x80
 8001330:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001332:	4814      	ldr	r0, [pc, #80]	; (8001384 <MX_TIM2_Init+0x94>)
 8001334:	f001 fbea 	bl	8002b0c <HAL_TIM_Base_Init>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d001      	beq.n	8001342 <MX_TIM2_Init+0x52>
  {
    Error_Handler();
 800133e:	f7ff ff4a 	bl	80011d6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001342:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001346:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001348:	f107 0308 	add.w	r3, r7, #8
 800134c:	4619      	mov	r1, r3
 800134e:	480d      	ldr	r0, [pc, #52]	; (8001384 <MX_TIM2_Init+0x94>)
 8001350:	f001 fd86 	bl	8002e60 <HAL_TIM_ConfigClockSource>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_TIM2_Init+0x6e>
  {
    Error_Handler();
 800135a:	f7ff ff3c 	bl	80011d6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800135e:	2300      	movs	r3, #0
 8001360:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001362:	2300      	movs	r3, #0
 8001364:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001366:	463b      	mov	r3, r7
 8001368:	4619      	mov	r1, r3
 800136a:	4806      	ldr	r0, [pc, #24]	; (8001384 <MX_TIM2_Init+0x94>)
 800136c:	f001 ff5c 	bl	8003228 <HAL_TIMEx_MasterConfigSynchronization>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <MX_TIM2_Init+0x8a>
  {
    Error_Handler();
 8001376:	f7ff ff2e 	bl	80011d6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800137a:	bf00      	nop
 800137c:	3718      	adds	r7, #24
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	2000003c 	.word	0x2000003c

08001388 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	b086      	sub	sp, #24
 800138c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800138e:	f107 0308 	add.w	r3, r7, #8
 8001392:	2200      	movs	r2, #0
 8001394:	601a      	str	r2, [r3, #0]
 8001396:	605a      	str	r2, [r3, #4]
 8001398:	609a      	str	r2, [r3, #8]
 800139a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800139c:	463b      	mov	r3, r7
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
 80013a2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80013a4:	4b1d      	ldr	r3, [pc, #116]	; (800141c <MX_TIM3_Init+0x94>)
 80013a6:	4a1e      	ldr	r2, [pc, #120]	; (8001420 <MX_TIM3_Init+0x98>)
 80013a8:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 72-1;
 80013aa:	4b1c      	ldr	r3, [pc, #112]	; (800141c <MX_TIM3_Init+0x94>)
 80013ac:	2247      	movs	r2, #71	; 0x47
 80013ae:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b0:	4b1a      	ldr	r3, [pc, #104]	; (800141c <MX_TIM3_Init+0x94>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 50000-1;
 80013b6:	4b19      	ldr	r3, [pc, #100]	; (800141c <MX_TIM3_Init+0x94>)
 80013b8:	f24c 324f 	movw	r2, #49999	; 0xc34f
 80013bc:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013be:	4b17      	ldr	r3, [pc, #92]	; (800141c <MX_TIM3_Init+0x94>)
 80013c0:	2200      	movs	r2, #0
 80013c2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80013c4:	4b15      	ldr	r3, [pc, #84]	; (800141c <MX_TIM3_Init+0x94>)
 80013c6:	2280      	movs	r2, #128	; 0x80
 80013c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80013ca:	4814      	ldr	r0, [pc, #80]	; (800141c <MX_TIM3_Init+0x94>)
 80013cc:	f001 fb9e 	bl	8002b0c <HAL_TIM_Base_Init>
 80013d0:	4603      	mov	r3, r0
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d001      	beq.n	80013da <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 80013d6:	f7ff fefe 	bl	80011d6 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80013e0:	f107 0308 	add.w	r3, r7, #8
 80013e4:	4619      	mov	r1, r3
 80013e6:	480d      	ldr	r0, [pc, #52]	; (800141c <MX_TIM3_Init+0x94>)
 80013e8:	f001 fd3a 	bl	8002e60 <HAL_TIM_ConfigClockSource>
 80013ec:	4603      	mov	r3, r0
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d001      	beq.n	80013f6 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80013f2:	f7ff fef0 	bl	80011d6 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013f6:	2300      	movs	r3, #0
 80013f8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013fa:	2300      	movs	r3, #0
 80013fc:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80013fe:	463b      	mov	r3, r7
 8001400:	4619      	mov	r1, r3
 8001402:	4806      	ldr	r0, [pc, #24]	; (800141c <MX_TIM3_Init+0x94>)
 8001404:	f001 ff10 	bl	8003228 <HAL_TIMEx_MasterConfigSynchronization>
 8001408:	4603      	mov	r3, r0
 800140a:	2b00      	cmp	r3, #0
 800140c:	d001      	beq.n	8001412 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 800140e:	f7ff fee2 	bl	80011d6 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001412:	bf00      	nop
 8001414:	3718      	adds	r7, #24
 8001416:	46bd      	mov	sp, r7
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	20000084 	.word	0x20000084
 8001420:	40000400 	.word	0x40000400

08001424 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b084      	sub	sp, #16
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001434:	d114      	bne.n	8001460 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001436:	4b19      	ldr	r3, [pc, #100]	; (800149c <HAL_TIM_Base_MspInit+0x78>)
 8001438:	69db      	ldr	r3, [r3, #28]
 800143a:	4a18      	ldr	r2, [pc, #96]	; (800149c <HAL_TIM_Base_MspInit+0x78>)
 800143c:	f043 0301 	orr.w	r3, r3, #1
 8001440:	61d3      	str	r3, [r2, #28]
 8001442:	4b16      	ldr	r3, [pc, #88]	; (800149c <HAL_TIM_Base_MspInit+0x78>)
 8001444:	69db      	ldr	r3, [r3, #28]
 8001446:	f003 0301 	and.w	r3, r3, #1
 800144a:	60fb      	str	r3, [r7, #12]
 800144c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 2, 0);
 800144e:	2200      	movs	r2, #0
 8001450:	2102      	movs	r1, #2
 8001452:	201c      	movs	r0, #28
 8001454:	f000 fa95 	bl	8001982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001458:	201c      	movs	r0, #28
 800145a:	f000 faae 	bl	80019ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 800145e:	e018      	b.n	8001492 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	4a0e      	ldr	r2, [pc, #56]	; (80014a0 <HAL_TIM_Base_MspInit+0x7c>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d113      	bne.n	8001492 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800146a:	4b0c      	ldr	r3, [pc, #48]	; (800149c <HAL_TIM_Base_MspInit+0x78>)
 800146c:	69db      	ldr	r3, [r3, #28]
 800146e:	4a0b      	ldr	r2, [pc, #44]	; (800149c <HAL_TIM_Base_MspInit+0x78>)
 8001470:	f043 0302 	orr.w	r3, r3, #2
 8001474:	61d3      	str	r3, [r2, #28]
 8001476:	4b09      	ldr	r3, [pc, #36]	; (800149c <HAL_TIM_Base_MspInit+0x78>)
 8001478:	69db      	ldr	r3, [r3, #28]
 800147a:	f003 0302 	and.w	r3, r3, #2
 800147e:	60bb      	str	r3, [r7, #8]
 8001480:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 1, 0);
 8001482:	2200      	movs	r2, #0
 8001484:	2101      	movs	r1, #1
 8001486:	201d      	movs	r0, #29
 8001488:	f000 fa7b 	bl	8001982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800148c:	201d      	movs	r0, #29
 800148e:	f000 fa94 	bl	80019ba <HAL_NVIC_EnableIRQ>
}
 8001492:	bf00      	nop
 8001494:	3710      	adds	r7, #16
 8001496:	46bd      	mov	sp, r7
 8001498:	bd80      	pop	{r7, pc}
 800149a:	bf00      	nop
 800149c:	40021000 	.word	0x40021000
 80014a0:	40000400 	.word	0x40000400

080014a4 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80014a8:	4b11      	ldr	r3, [pc, #68]	; (80014f0 <MX_USART1_UART_Init+0x4c>)
 80014aa:	4a12      	ldr	r2, [pc, #72]	; (80014f4 <MX_USART1_UART_Init+0x50>)
 80014ac:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80014ae:	4b10      	ldr	r3, [pc, #64]	; (80014f0 <MX_USART1_UART_Init+0x4c>)
 80014b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80014b4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80014b6:	4b0e      	ldr	r3, [pc, #56]	; (80014f0 <MX_USART1_UART_Init+0x4c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80014bc:	4b0c      	ldr	r3, [pc, #48]	; (80014f0 <MX_USART1_UART_Init+0x4c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80014c2:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <MX_USART1_UART_Init+0x4c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80014c8:	4b09      	ldr	r3, [pc, #36]	; (80014f0 <MX_USART1_UART_Init+0x4c>)
 80014ca:	220c      	movs	r2, #12
 80014cc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014ce:	4b08      	ldr	r3, [pc, #32]	; (80014f0 <MX_USART1_UART_Init+0x4c>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80014d4:	4b06      	ldr	r3, [pc, #24]	; (80014f0 <MX_USART1_UART_Init+0x4c>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80014da:	4805      	ldr	r0, [pc, #20]	; (80014f0 <MX_USART1_UART_Init+0x4c>)
 80014dc:	f001 ff14 	bl	8003308 <HAL_UART_Init>
 80014e0:	4603      	mov	r3, r0
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d001      	beq.n	80014ea <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80014e6:	f7ff fe76 	bl	80011d6 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80014ea:	bf00      	nop
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	200000cc 	.word	0x200000cc
 80014f4:	40013800 	.word	0x40013800

080014f8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80014fc:	4b11      	ldr	r3, [pc, #68]	; (8001544 <MX_USART3_UART_Init+0x4c>)
 80014fe:	4a12      	ldr	r2, [pc, #72]	; (8001548 <MX_USART3_UART_Init+0x50>)
 8001500:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001502:	4b10      	ldr	r3, [pc, #64]	; (8001544 <MX_USART3_UART_Init+0x4c>)
 8001504:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001508:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800150a:	4b0e      	ldr	r3, [pc, #56]	; (8001544 <MX_USART3_UART_Init+0x4c>)
 800150c:	2200      	movs	r2, #0
 800150e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001510:	4b0c      	ldr	r3, [pc, #48]	; (8001544 <MX_USART3_UART_Init+0x4c>)
 8001512:	2200      	movs	r2, #0
 8001514:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001516:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <MX_USART3_UART_Init+0x4c>)
 8001518:	2200      	movs	r2, #0
 800151a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800151c:	4b09      	ldr	r3, [pc, #36]	; (8001544 <MX_USART3_UART_Init+0x4c>)
 800151e:	220c      	movs	r2, #12
 8001520:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001522:	4b08      	ldr	r3, [pc, #32]	; (8001544 <MX_USART3_UART_Init+0x4c>)
 8001524:	2200      	movs	r2, #0
 8001526:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001528:	4b06      	ldr	r3, [pc, #24]	; (8001544 <MX_USART3_UART_Init+0x4c>)
 800152a:	2200      	movs	r2, #0
 800152c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800152e:	4805      	ldr	r0, [pc, #20]	; (8001544 <MX_USART3_UART_Init+0x4c>)
 8001530:	f001 feea 	bl	8003308 <HAL_UART_Init>
 8001534:	4603      	mov	r3, r0
 8001536:	2b00      	cmp	r3, #0
 8001538:	d001      	beq.n	800153e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800153a:	f7ff fe4c 	bl	80011d6 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800153e:	bf00      	nop
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	20000114 	.word	0x20000114
 8001548:	40004800 	.word	0x40004800

0800154c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b08a      	sub	sp, #40	; 0x28
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001554:	f107 0318 	add.w	r3, r7, #24
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	4a40      	ldr	r2, [pc, #256]	; (8001668 <HAL_UART_MspInit+0x11c>)
 8001568:	4293      	cmp	r3, r2
 800156a:	d13a      	bne.n	80015e2 <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800156c:	4b3f      	ldr	r3, [pc, #252]	; (800166c <HAL_UART_MspInit+0x120>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	4a3e      	ldr	r2, [pc, #248]	; (800166c <HAL_UART_MspInit+0x120>)
 8001572:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001576:	6193      	str	r3, [r2, #24]
 8001578:	4b3c      	ldr	r3, [pc, #240]	; (800166c <HAL_UART_MspInit+0x120>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001584:	4b39      	ldr	r3, [pc, #228]	; (800166c <HAL_UART_MspInit+0x120>)
 8001586:	699b      	ldr	r3, [r3, #24]
 8001588:	4a38      	ldr	r2, [pc, #224]	; (800166c <HAL_UART_MspInit+0x120>)
 800158a:	f043 0304 	orr.w	r3, r3, #4
 800158e:	6193      	str	r3, [r2, #24]
 8001590:	4b36      	ldr	r3, [pc, #216]	; (800166c <HAL_UART_MspInit+0x120>)
 8001592:	699b      	ldr	r3, [r3, #24]
 8001594:	f003 0304 	and.w	r3, r3, #4
 8001598:	613b      	str	r3, [r7, #16]
 800159a:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800159c:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015a2:	2302      	movs	r3, #2
 80015a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015a6:	2303      	movs	r3, #3
 80015a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015aa:	f107 0318 	add.w	r3, r7, #24
 80015ae:	4619      	mov	r1, r3
 80015b0:	482f      	ldr	r0, [pc, #188]	; (8001670 <HAL_UART_MspInit+0x124>)
 80015b2:	f000 fccf 	bl	8001f54 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80015b6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80015bc:	2300      	movs	r3, #0
 80015be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c0:	2300      	movs	r3, #0
 80015c2:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c4:	f107 0318 	add.w	r3, r7, #24
 80015c8:	4619      	mov	r1, r3
 80015ca:	4829      	ldr	r0, [pc, #164]	; (8001670 <HAL_UART_MspInit+0x124>)
 80015cc:	f000 fcc2 	bl	8001f54 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80015d0:	2200      	movs	r2, #0
 80015d2:	2100      	movs	r1, #0
 80015d4:	2025      	movs	r0, #37	; 0x25
 80015d6:	f000 f9d4 	bl	8001982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80015da:	2025      	movs	r0, #37	; 0x25
 80015dc:	f000 f9ed 	bl	80019ba <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80015e0:	e03e      	b.n	8001660 <HAL_UART_MspInit+0x114>
  else if(uartHandle->Instance==USART3)
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	4a23      	ldr	r2, [pc, #140]	; (8001674 <HAL_UART_MspInit+0x128>)
 80015e8:	4293      	cmp	r3, r2
 80015ea:	d139      	bne.n	8001660 <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART3_CLK_ENABLE();
 80015ec:	4b1f      	ldr	r3, [pc, #124]	; (800166c <HAL_UART_MspInit+0x120>)
 80015ee:	69db      	ldr	r3, [r3, #28]
 80015f0:	4a1e      	ldr	r2, [pc, #120]	; (800166c <HAL_UART_MspInit+0x120>)
 80015f2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80015f6:	61d3      	str	r3, [r2, #28]
 80015f8:	4b1c      	ldr	r3, [pc, #112]	; (800166c <HAL_UART_MspInit+0x120>)
 80015fa:	69db      	ldr	r3, [r3, #28]
 80015fc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001604:	4b19      	ldr	r3, [pc, #100]	; (800166c <HAL_UART_MspInit+0x120>)
 8001606:	699b      	ldr	r3, [r3, #24]
 8001608:	4a18      	ldr	r2, [pc, #96]	; (800166c <HAL_UART_MspInit+0x120>)
 800160a:	f043 0308 	orr.w	r3, r3, #8
 800160e:	6193      	str	r3, [r2, #24]
 8001610:	4b16      	ldr	r3, [pc, #88]	; (800166c <HAL_UART_MspInit+0x120>)
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	f003 0308 	and.w	r3, r3, #8
 8001618:	60bb      	str	r3, [r7, #8]
 800161a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800161c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001620:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001622:	2302      	movs	r3, #2
 8001624:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001626:	2303      	movs	r3, #3
 8001628:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800162a:	f107 0318 	add.w	r3, r7, #24
 800162e:	4619      	mov	r1, r3
 8001630:	4811      	ldr	r0, [pc, #68]	; (8001678 <HAL_UART_MspInit+0x12c>)
 8001632:	f000 fc8f 	bl	8001f54 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001636:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800163a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800163c:	2300      	movs	r3, #0
 800163e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001640:	2300      	movs	r3, #0
 8001642:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001644:	f107 0318 	add.w	r3, r7, #24
 8001648:	4619      	mov	r1, r3
 800164a:	480b      	ldr	r0, [pc, #44]	; (8001678 <HAL_UART_MspInit+0x12c>)
 800164c:	f000 fc82 	bl	8001f54 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8001650:	2200      	movs	r2, #0
 8001652:	2100      	movs	r1, #0
 8001654:	2027      	movs	r0, #39	; 0x27
 8001656:	f000 f994 	bl	8001982 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800165a:	2027      	movs	r0, #39	; 0x27
 800165c:	f000 f9ad 	bl	80019ba <HAL_NVIC_EnableIRQ>
}
 8001660:	bf00      	nop
 8001662:	3728      	adds	r7, #40	; 0x28
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40013800 	.word	0x40013800
 800166c:	40021000 	.word	0x40021000
 8001670:	40010800 	.word	0x40010800
 8001674:	40004800 	.word	0x40004800
 8001678:	40010c00 	.word	0x40010c00

0800167c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800167c:	f7ff fe32 	bl	80012e4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001680:	480b      	ldr	r0, [pc, #44]	; (80016b0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001682:	490c      	ldr	r1, [pc, #48]	; (80016b4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001684:	4a0c      	ldr	r2, [pc, #48]	; (80016b8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001686:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001688:	e002      	b.n	8001690 <LoopCopyDataInit>

0800168a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800168a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800168c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800168e:	3304      	adds	r3, #4

08001690 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001690:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001692:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001694:	d3f9      	bcc.n	800168a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001696:	4a09      	ldr	r2, [pc, #36]	; (80016bc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001698:	4c09      	ldr	r4, [pc, #36]	; (80016c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800169a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800169c:	e001      	b.n	80016a2 <LoopFillZerobss>

0800169e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800169e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80016a0:	3204      	adds	r2, #4

080016a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80016a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80016a4:	d3fb      	bcc.n	800169e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80016a6:	f003 feeb 	bl	8005480 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80016aa:	f7ff fd25 	bl	80010f8 <main>
  bx lr
 80016ae:	4770      	bx	lr
  ldr r0, =_sdata
 80016b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80016b4:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 80016b8:	08005514 	.word	0x08005514
  ldr r2, =_sbss
 80016bc:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 80016c0:	20000284 	.word	0x20000284

080016c4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80016c4:	e7fe      	b.n	80016c4 <ADC1_2_IRQHandler>
	...

080016c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80016cc:	4b08      	ldr	r3, [pc, #32]	; (80016f0 <HAL_Init+0x28>)
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	4a07      	ldr	r2, [pc, #28]	; (80016f0 <HAL_Init+0x28>)
 80016d2:	f043 0310 	orr.w	r3, r3, #16
 80016d6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80016d8:	2003      	movs	r0, #3
 80016da:	f000 f947 	bl	800196c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80016de:	200f      	movs	r0, #15
 80016e0:	f000 f808 	bl	80016f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80016e4:	f7ff fd7c 	bl	80011e0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80016e8:	2300      	movs	r3, #0
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	40022000 	.word	0x40022000

080016f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016fc:	4b12      	ldr	r3, [pc, #72]	; (8001748 <HAL_InitTick+0x54>)
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	4b12      	ldr	r3, [pc, #72]	; (800174c <HAL_InitTick+0x58>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	4619      	mov	r1, r3
 8001706:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800170a:	fbb3 f3f1 	udiv	r3, r3, r1
 800170e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001712:	4618      	mov	r0, r3
 8001714:	f000 f95f 	bl	80019d6 <HAL_SYSTICK_Config>
 8001718:	4603      	mov	r3, r0
 800171a:	2b00      	cmp	r3, #0
 800171c:	d001      	beq.n	8001722 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800171e:	2301      	movs	r3, #1
 8001720:	e00e      	b.n	8001740 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	2b0f      	cmp	r3, #15
 8001726:	d80a      	bhi.n	800173e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001728:	2200      	movs	r2, #0
 800172a:	6879      	ldr	r1, [r7, #4]
 800172c:	f04f 30ff 	mov.w	r0, #4294967295
 8001730:	f000 f927 	bl	8001982 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001734:	4a06      	ldr	r2, [pc, #24]	; (8001750 <HAL_InitTick+0x5c>)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800173a:	2300      	movs	r3, #0
 800173c:	e000      	b.n	8001740 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800173e:	2301      	movs	r3, #1
}
 8001740:	4618      	mov	r0, r3
 8001742:	3708      	adds	r7, #8
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	20000000 	.word	0x20000000
 800174c:	20000008 	.word	0x20000008
 8001750:	20000004 	.word	0x20000004

08001754 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001754:	b480      	push	{r7}
 8001756:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001758:	4b05      	ldr	r3, [pc, #20]	; (8001770 <HAL_IncTick+0x1c>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	461a      	mov	r2, r3
 800175e:	4b05      	ldr	r3, [pc, #20]	; (8001774 <HAL_IncTick+0x20>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	4413      	add	r3, r2
 8001764:	4a03      	ldr	r2, [pc, #12]	; (8001774 <HAL_IncTick+0x20>)
 8001766:	6013      	str	r3, [r2, #0]
}
 8001768:	bf00      	nop
 800176a:	46bd      	mov	sp, r7
 800176c:	bc80      	pop	{r7}
 800176e:	4770      	bx	lr
 8001770:	20000008 	.word	0x20000008
 8001774:	2000015c 	.word	0x2000015c

08001778 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001778:	b480      	push	{r7}
 800177a:	af00      	add	r7, sp, #0
  return uwTick;
 800177c:	4b02      	ldr	r3, [pc, #8]	; (8001788 <HAL_GetTick+0x10>)
 800177e:	681b      	ldr	r3, [r3, #0]
}
 8001780:	4618      	mov	r0, r3
 8001782:	46bd      	mov	sp, r7
 8001784:	bc80      	pop	{r7}
 8001786:	4770      	bx	lr
 8001788:	2000015c 	.word	0x2000015c

0800178c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001794:	f7ff fff0 	bl	8001778 <HAL_GetTick>
 8001798:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80017a4:	d005      	beq.n	80017b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80017a6:	4b0a      	ldr	r3, [pc, #40]	; (80017d0 <HAL_Delay+0x44>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	461a      	mov	r2, r3
 80017ac:	68fb      	ldr	r3, [r7, #12]
 80017ae:	4413      	add	r3, r2
 80017b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80017b2:	bf00      	nop
 80017b4:	f7ff ffe0 	bl	8001778 <HAL_GetTick>
 80017b8:	4602      	mov	r2, r0
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	1ad3      	subs	r3, r2, r3
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d8f7      	bhi.n	80017b4 <HAL_Delay+0x28>
  {
  }
}
 80017c4:	bf00      	nop
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	20000008 	.word	0x20000008

080017d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b085      	sub	sp, #20
 80017d8:	af00      	add	r7, sp, #0
 80017da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	f003 0307 	and.w	r3, r3, #7
 80017e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017e4:	4b0c      	ldr	r3, [pc, #48]	; (8001818 <__NVIC_SetPriorityGrouping+0x44>)
 80017e6:	68db      	ldr	r3, [r3, #12]
 80017e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80017ea:	68ba      	ldr	r2, [r7, #8]
 80017ec:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80017f0:	4013      	ands	r3, r2
 80017f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80017f4:	68fb      	ldr	r3, [r7, #12]
 80017f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80017f8:	68bb      	ldr	r3, [r7, #8]
 80017fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80017fc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001800:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001804:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001806:	4a04      	ldr	r2, [pc, #16]	; (8001818 <__NVIC_SetPriorityGrouping+0x44>)
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	60d3      	str	r3, [r2, #12]
}
 800180c:	bf00      	nop
 800180e:	3714      	adds	r7, #20
 8001810:	46bd      	mov	sp, r7
 8001812:	bc80      	pop	{r7}
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800181c:	b480      	push	{r7}
 800181e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001820:	4b04      	ldr	r3, [pc, #16]	; (8001834 <__NVIC_GetPriorityGrouping+0x18>)
 8001822:	68db      	ldr	r3, [r3, #12]
 8001824:	0a1b      	lsrs	r3, r3, #8
 8001826:	f003 0307 	and.w	r3, r3, #7
}
 800182a:	4618      	mov	r0, r3
 800182c:	46bd      	mov	sp, r7
 800182e:	bc80      	pop	{r7}
 8001830:	4770      	bx	lr
 8001832:	bf00      	nop
 8001834:	e000ed00 	.word	0xe000ed00

08001838 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001842:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001846:	2b00      	cmp	r3, #0
 8001848:	db0b      	blt.n	8001862 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	f003 021f 	and.w	r2, r3, #31
 8001850:	4906      	ldr	r1, [pc, #24]	; (800186c <__NVIC_EnableIRQ+0x34>)
 8001852:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001856:	095b      	lsrs	r3, r3, #5
 8001858:	2001      	movs	r0, #1
 800185a:	fa00 f202 	lsl.w	r2, r0, r2
 800185e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001862:	bf00      	nop
 8001864:	370c      	adds	r7, #12
 8001866:	46bd      	mov	sp, r7
 8001868:	bc80      	pop	{r7}
 800186a:	4770      	bx	lr
 800186c:	e000e100 	.word	0xe000e100

08001870 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001870:	b480      	push	{r7}
 8001872:	b083      	sub	sp, #12
 8001874:	af00      	add	r7, sp, #0
 8001876:	4603      	mov	r3, r0
 8001878:	6039      	str	r1, [r7, #0]
 800187a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800187c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001880:	2b00      	cmp	r3, #0
 8001882:	db0a      	blt.n	800189a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	b2da      	uxtb	r2, r3
 8001888:	490c      	ldr	r1, [pc, #48]	; (80018bc <__NVIC_SetPriority+0x4c>)
 800188a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800188e:	0112      	lsls	r2, r2, #4
 8001890:	b2d2      	uxtb	r2, r2
 8001892:	440b      	add	r3, r1
 8001894:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001898:	e00a      	b.n	80018b0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	b2da      	uxtb	r2, r3
 800189e:	4908      	ldr	r1, [pc, #32]	; (80018c0 <__NVIC_SetPriority+0x50>)
 80018a0:	79fb      	ldrb	r3, [r7, #7]
 80018a2:	f003 030f 	and.w	r3, r3, #15
 80018a6:	3b04      	subs	r3, #4
 80018a8:	0112      	lsls	r2, r2, #4
 80018aa:	b2d2      	uxtb	r2, r2
 80018ac:	440b      	add	r3, r1
 80018ae:	761a      	strb	r2, [r3, #24]
}
 80018b0:	bf00      	nop
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bc80      	pop	{r7}
 80018b8:	4770      	bx	lr
 80018ba:	bf00      	nop
 80018bc:	e000e100 	.word	0xe000e100
 80018c0:	e000ed00 	.word	0xe000ed00

080018c4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b089      	sub	sp, #36	; 0x24
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	60f8      	str	r0, [r7, #12]
 80018cc:	60b9      	str	r1, [r7, #8]
 80018ce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80018d0:	68fb      	ldr	r3, [r7, #12]
 80018d2:	f003 0307 	and.w	r3, r3, #7
 80018d6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80018d8:	69fb      	ldr	r3, [r7, #28]
 80018da:	f1c3 0307 	rsb	r3, r3, #7
 80018de:	2b04      	cmp	r3, #4
 80018e0:	bf28      	it	cs
 80018e2:	2304      	movcs	r3, #4
 80018e4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80018e6:	69fb      	ldr	r3, [r7, #28]
 80018e8:	3304      	adds	r3, #4
 80018ea:	2b06      	cmp	r3, #6
 80018ec:	d902      	bls.n	80018f4 <NVIC_EncodePriority+0x30>
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	3b03      	subs	r3, #3
 80018f2:	e000      	b.n	80018f6 <NVIC_EncodePriority+0x32>
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80018f8:	f04f 32ff 	mov.w	r2, #4294967295
 80018fc:	69bb      	ldr	r3, [r7, #24]
 80018fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001902:	43da      	mvns	r2, r3
 8001904:	68bb      	ldr	r3, [r7, #8]
 8001906:	401a      	ands	r2, r3
 8001908:	697b      	ldr	r3, [r7, #20]
 800190a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800190c:	f04f 31ff 	mov.w	r1, #4294967295
 8001910:	697b      	ldr	r3, [r7, #20]
 8001912:	fa01 f303 	lsl.w	r3, r1, r3
 8001916:	43d9      	mvns	r1, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800191c:	4313      	orrs	r3, r2
         );
}
 800191e:	4618      	mov	r0, r3
 8001920:	3724      	adds	r7, #36	; 0x24
 8001922:	46bd      	mov	sp, r7
 8001924:	bc80      	pop	{r7}
 8001926:	4770      	bx	lr

08001928 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b082      	sub	sp, #8
 800192c:	af00      	add	r7, sp, #0
 800192e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	3b01      	subs	r3, #1
 8001934:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001938:	d301      	bcc.n	800193e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800193a:	2301      	movs	r3, #1
 800193c:	e00f      	b.n	800195e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800193e:	4a0a      	ldr	r2, [pc, #40]	; (8001968 <SysTick_Config+0x40>)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	3b01      	subs	r3, #1
 8001944:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001946:	210f      	movs	r1, #15
 8001948:	f04f 30ff 	mov.w	r0, #4294967295
 800194c:	f7ff ff90 	bl	8001870 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001950:	4b05      	ldr	r3, [pc, #20]	; (8001968 <SysTick_Config+0x40>)
 8001952:	2200      	movs	r2, #0
 8001954:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001956:	4b04      	ldr	r3, [pc, #16]	; (8001968 <SysTick_Config+0x40>)
 8001958:	2207      	movs	r2, #7
 800195a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800195c:	2300      	movs	r3, #0
}
 800195e:	4618      	mov	r0, r3
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	e000e010 	.word	0xe000e010

0800196c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	f7ff ff2d 	bl	80017d4 <__NVIC_SetPriorityGrouping>
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001982:	b580      	push	{r7, lr}
 8001984:	b086      	sub	sp, #24
 8001986:	af00      	add	r7, sp, #0
 8001988:	4603      	mov	r3, r0
 800198a:	60b9      	str	r1, [r7, #8]
 800198c:	607a      	str	r2, [r7, #4]
 800198e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001990:	2300      	movs	r3, #0
 8001992:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001994:	f7ff ff42 	bl	800181c <__NVIC_GetPriorityGrouping>
 8001998:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800199a:	687a      	ldr	r2, [r7, #4]
 800199c:	68b9      	ldr	r1, [r7, #8]
 800199e:	6978      	ldr	r0, [r7, #20]
 80019a0:	f7ff ff90 	bl	80018c4 <NVIC_EncodePriority>
 80019a4:	4602      	mov	r2, r0
 80019a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80019aa:	4611      	mov	r1, r2
 80019ac:	4618      	mov	r0, r3
 80019ae:	f7ff ff5f 	bl	8001870 <__NVIC_SetPriority>
}
 80019b2:	bf00      	nop
 80019b4:	3718      	adds	r7, #24
 80019b6:	46bd      	mov	sp, r7
 80019b8:	bd80      	pop	{r7, pc}

080019ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019ba:	b580      	push	{r7, lr}
 80019bc:	b082      	sub	sp, #8
 80019be:	af00      	add	r7, sp, #0
 80019c0:	4603      	mov	r3, r0
 80019c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80019c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019c8:	4618      	mov	r0, r3
 80019ca:	f7ff ff35 	bl	8001838 <__NVIC_EnableIRQ>
}
 80019ce:	bf00      	nop
 80019d0:	3708      	adds	r7, #8
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bd80      	pop	{r7, pc}

080019d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80019d6:	b580      	push	{r7, lr}
 80019d8:	b082      	sub	sp, #8
 80019da:	af00      	add	r7, sp, #0
 80019dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f7ff ffa2 	bl	8001928 <SysTick_Config>
 80019e4:	4603      	mov	r3, r0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3708      	adds	r7, #8
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bd80      	pop	{r7, pc}

080019ee <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80019ee:	b480      	push	{r7}
 80019f0:	b085      	sub	sp, #20
 80019f2:	af00      	add	r7, sp, #0
 80019f4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80019f6:	2300      	movs	r3, #0
 80019f8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	2b02      	cmp	r3, #2
 8001a04:	d008      	beq.n	8001a18 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2204      	movs	r2, #4
 8001a0a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	2200      	movs	r2, #0
 8001a10:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e020      	b.n	8001a5a <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f022 020e 	bic.w	r2, r2, #14
 8001a26:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	681b      	ldr	r3, [r3, #0]
 8001a2c:	681a      	ldr	r2, [r3, #0]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f022 0201 	bic.w	r2, r2, #1
 8001a36:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a40:	2101      	movs	r1, #1
 8001a42:	fa01 f202 	lsl.w	r2, r1, r2
 8001a46:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	2200      	movs	r2, #0
 8001a54:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001a58:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3714      	adds	r7, #20
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr

08001a64 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b084      	sub	sp, #16
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001a76:	b2db      	uxtb	r3, r3
 8001a78:	2b02      	cmp	r3, #2
 8001a7a:	d005      	beq.n	8001a88 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	2204      	movs	r2, #4
 8001a80:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001a82:	2301      	movs	r3, #1
 8001a84:	73fb      	strb	r3, [r7, #15]
 8001a86:	e051      	b.n	8001b2c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	681a      	ldr	r2, [r3, #0]
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f022 020e 	bic.w	r2, r2, #14
 8001a96:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	681a      	ldr	r2, [r3, #0]
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f022 0201 	bic.w	r2, r2, #1
 8001aa6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a22      	ldr	r2, [pc, #136]	; (8001b38 <HAL_DMA_Abort_IT+0xd4>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d029      	beq.n	8001b06 <HAL_DMA_Abort_IT+0xa2>
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	4a21      	ldr	r2, [pc, #132]	; (8001b3c <HAL_DMA_Abort_IT+0xd8>)
 8001ab8:	4293      	cmp	r3, r2
 8001aba:	d022      	beq.n	8001b02 <HAL_DMA_Abort_IT+0x9e>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4a1f      	ldr	r2, [pc, #124]	; (8001b40 <HAL_DMA_Abort_IT+0xdc>)
 8001ac2:	4293      	cmp	r3, r2
 8001ac4:	d01a      	beq.n	8001afc <HAL_DMA_Abort_IT+0x98>
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a1e      	ldr	r2, [pc, #120]	; (8001b44 <HAL_DMA_Abort_IT+0xe0>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d012      	beq.n	8001af6 <HAL_DMA_Abort_IT+0x92>
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a1c      	ldr	r2, [pc, #112]	; (8001b48 <HAL_DMA_Abort_IT+0xe4>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d00a      	beq.n	8001af0 <HAL_DMA_Abort_IT+0x8c>
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a1b      	ldr	r2, [pc, #108]	; (8001b4c <HAL_DMA_Abort_IT+0xe8>)
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	d102      	bne.n	8001aea <HAL_DMA_Abort_IT+0x86>
 8001ae4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001ae8:	e00e      	b.n	8001b08 <HAL_DMA_Abort_IT+0xa4>
 8001aea:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001aee:	e00b      	b.n	8001b08 <HAL_DMA_Abort_IT+0xa4>
 8001af0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001af4:	e008      	b.n	8001b08 <HAL_DMA_Abort_IT+0xa4>
 8001af6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001afa:	e005      	b.n	8001b08 <HAL_DMA_Abort_IT+0xa4>
 8001afc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b00:	e002      	b.n	8001b08 <HAL_DMA_Abort_IT+0xa4>
 8001b02:	2310      	movs	r3, #16
 8001b04:	e000      	b.n	8001b08 <HAL_DMA_Abort_IT+0xa4>
 8001b06:	2301      	movs	r3, #1
 8001b08:	4a11      	ldr	r2, [pc, #68]	; (8001b50 <HAL_DMA_Abort_IT+0xec>)
 8001b0a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	2200      	movs	r2, #0
 8001b18:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d003      	beq.n	8001b2c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001b28:	6878      	ldr	r0, [r7, #4]
 8001b2a:	4798      	blx	r3
    } 
  }
  return status;
 8001b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b2e:	4618      	mov	r0, r3
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	40020008 	.word	0x40020008
 8001b3c:	4002001c 	.word	0x4002001c
 8001b40:	40020030 	.word	0x40020030
 8001b44:	40020044 	.word	0x40020044
 8001b48:	40020058 	.word	0x40020058
 8001b4c:	4002006c 	.word	0x4002006c
 8001b50:	40020000 	.word	0x40020000

08001b54 <HAL_FLASH_Program>:
  * @param  Data:         Specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8001b54:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b56:	b087      	sub	sp, #28
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	60f8      	str	r0, [r7, #12]
 8001b5c:	60b9      	str	r1, [r7, #8]
 8001b5e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	75fb      	strb	r3, [r7, #23]
  uint8_t index = 0;
 8001b66:	2300      	movs	r3, #0
 8001b68:	75bb      	strb	r3, [r7, #22]
  uint8_t nbiterations = 0;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	757b      	strb	r3, [r7, #21]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001b6e:	4b2f      	ldr	r3, [pc, #188]	; (8001c2c <HAL_FLASH_Program+0xd8>)
 8001b70:	7e1b      	ldrb	r3, [r3, #24]
 8001b72:	2b01      	cmp	r3, #1
 8001b74:	d101      	bne.n	8001b7a <HAL_FLASH_Program+0x26>
 8001b76:	2302      	movs	r3, #2
 8001b78:	e054      	b.n	8001c24 <HAL_FLASH_Program+0xd0>
 8001b7a:	4b2c      	ldr	r3, [pc, #176]	; (8001c2c <HAL_FLASH_Program+0xd8>)
 8001b7c:	2201      	movs	r2, #1
 8001b7e:	761a      	strb	r2, [r3, #24]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001b80:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001b84:	f000 f8a8 	bl	8001cd8 <FLASH_WaitForLastOperation>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	75fb      	strb	r3, [r7, #23]
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperationBank2(FLASH_TIMEOUT_VALUE);
  }
#endif /* FLASH_BANK2_END */
  
  if(status == HAL_OK)
 8001b8c:	7dfb      	ldrb	r3, [r7, #23]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d144      	bne.n	8001c1c <HAL_FLASH_Program+0xc8>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8001b92:	68fb      	ldr	r3, [r7, #12]
 8001b94:	2b01      	cmp	r3, #1
 8001b96:	d102      	bne.n	8001b9e <HAL_FLASH_Program+0x4a>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8001b98:	2301      	movs	r3, #1
 8001b9a:	757b      	strb	r3, [r7, #21]
 8001b9c:	e007      	b.n	8001bae <HAL_FLASH_Program+0x5a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	2b02      	cmp	r3, #2
 8001ba2:	d102      	bne.n	8001baa <HAL_FLASH_Program+0x56>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8001ba4:	2302      	movs	r3, #2
 8001ba6:	757b      	strb	r3, [r7, #21]
 8001ba8:	e001      	b.n	8001bae <HAL_FLASH_Program+0x5a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8001baa:	2304      	movs	r3, #4
 8001bac:	757b      	strb	r3, [r7, #21]
    }

    for (index = 0U; index < nbiterations; index++)
 8001bae:	2300      	movs	r3, #0
 8001bb0:	75bb      	strb	r3, [r7, #22]
 8001bb2:	e02d      	b.n	8001c10 <HAL_FLASH_Program+0xbc>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8001bb4:	7dbb      	ldrb	r3, [r7, #22]
 8001bb6:	005a      	lsls	r2, r3, #1
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	eb02 0c03 	add.w	ip, r2, r3
 8001bbe:	7dbb      	ldrb	r3, [r7, #22]
 8001bc0:	0119      	lsls	r1, r3, #4
 8001bc2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001bc6:	f1c1 0620 	rsb	r6, r1, #32
 8001bca:	f1a1 0020 	sub.w	r0, r1, #32
 8001bce:	fa22 f401 	lsr.w	r4, r2, r1
 8001bd2:	fa03 f606 	lsl.w	r6, r3, r6
 8001bd6:	4334      	orrs	r4, r6
 8001bd8:	fa23 f000 	lsr.w	r0, r3, r0
 8001bdc:	4304      	orrs	r4, r0
 8001bde:	fa23 f501 	lsr.w	r5, r3, r1
 8001be2:	b2a3      	uxth	r3, r4
 8001be4:	4619      	mov	r1, r3
 8001be6:	4660      	mov	r0, ip
 8001be8:	f000 f85a 	bl	8001ca0 <FLASH_Program_HalfWord>
#if defined(FLASH_BANK2_END)
      if(Address <= FLASH_BANK1_END)
      {
#endif /* FLASH_BANK2_END */
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8001bec:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001bf0:	f000 f872 	bl	8001cd8 <FLASH_WaitForLastOperation>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	75fb      	strb	r3, [r7, #23]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8001bf8:	4b0d      	ldr	r3, [pc, #52]	; (8001c30 <HAL_FLASH_Program+0xdc>)
 8001bfa:	691b      	ldr	r3, [r3, #16]
 8001bfc:	4a0c      	ldr	r2, [pc, #48]	; (8001c30 <HAL_FLASH_Program+0xdc>)
 8001bfe:	f023 0301 	bic.w	r3, r3, #1
 8001c02:	6113      	str	r3, [r2, #16]
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR2, FLASH_CR2_PG);
      }
#endif /* FLASH_BANK2_END */
      /* In case of error, stop programation procedure */
      if (status != HAL_OK)
 8001c04:	7dfb      	ldrb	r3, [r7, #23]
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d107      	bne.n	8001c1a <HAL_FLASH_Program+0xc6>
    for (index = 0U; index < nbiterations; index++)
 8001c0a:	7dbb      	ldrb	r3, [r7, #22]
 8001c0c:	3301      	adds	r3, #1
 8001c0e:	75bb      	strb	r3, [r7, #22]
 8001c10:	7dba      	ldrb	r2, [r7, #22]
 8001c12:	7d7b      	ldrb	r3, [r7, #21]
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d3cd      	bcc.n	8001bb4 <HAL_FLASH_Program+0x60>
 8001c18:	e000      	b.n	8001c1c <HAL_FLASH_Program+0xc8>
      {
        break;
 8001c1a:	bf00      	nop
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001c1c:	4b03      	ldr	r3, [pc, #12]	; (8001c2c <HAL_FLASH_Program+0xd8>)
 8001c1e:	2200      	movs	r2, #0
 8001c20:	761a      	strb	r2, [r3, #24]

  return status;
 8001c22:	7dfb      	ldrb	r3, [r7, #23]
}
 8001c24:	4618      	mov	r0, r3
 8001c26:	371c      	adds	r7, #28
 8001c28:	46bd      	mov	sp, r7
 8001c2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001c2c:	20000160 	.word	0x20000160
 8001c30:	40022000 	.word	0x40022000

08001c34 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001c3e:	4b0d      	ldr	r3, [pc, #52]	; (8001c74 <HAL_FLASH_Unlock+0x40>)
 8001c40:	691b      	ldr	r3, [r3, #16]
 8001c42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d00d      	beq.n	8001c66 <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001c4a:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <HAL_FLASH_Unlock+0x40>)
 8001c4c:	4a0a      	ldr	r2, [pc, #40]	; (8001c78 <HAL_FLASH_Unlock+0x44>)
 8001c4e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001c50:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <HAL_FLASH_Unlock+0x40>)
 8001c52:	4a0a      	ldr	r2, [pc, #40]	; (8001c7c <HAL_FLASH_Unlock+0x48>)
 8001c54:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8001c56:	4b07      	ldr	r3, [pc, #28]	; (8001c74 <HAL_FLASH_Unlock+0x40>)
 8001c58:	691b      	ldr	r3, [r3, #16]
 8001c5a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001c62:	2301      	movs	r3, #1
 8001c64:	71fb      	strb	r3, [r7, #7]
      status = HAL_ERROR;
    }
  }
#endif /* FLASH_BANK2_END */

  return status;
 8001c66:	79fb      	ldrb	r3, [r7, #7]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	370c      	adds	r7, #12
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bc80      	pop	{r7}
 8001c70:	4770      	bx	lr
 8001c72:	bf00      	nop
 8001c74:	40022000 	.word	0x40022000
 8001c78:	45670123 	.word	0x45670123
 8001c7c:	cdef89ab 	.word	0xcdef89ab

08001c80 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8001c84:	4b05      	ldr	r3, [pc, #20]	; (8001c9c <HAL_FLASH_Lock+0x1c>)
 8001c86:	691b      	ldr	r3, [r3, #16]
 8001c88:	4a04      	ldr	r2, [pc, #16]	; (8001c9c <HAL_FLASH_Lock+0x1c>)
 8001c8a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001c8e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  /* Set the LOCK Bit to lock the FLASH BANK2 Registers access */
  SET_BIT(FLASH->CR2, FLASH_CR2_LOCK);

#endif /* FLASH_BANK2_END */
  return HAL_OK;  
 8001c90:	2300      	movs	r3, #0
}
 8001c92:	4618      	mov	r0, r3
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bc80      	pop	{r7}
 8001c98:	4770      	bx	lr
 8001c9a:	bf00      	nop
 8001c9c:	40022000 	.word	0x40022000

08001ca0 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	b083      	sub	sp, #12
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
 8001ca8:	460b      	mov	r3, r1
 8001caa:	807b      	strh	r3, [r7, #2]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001cac:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <FLASH_Program_HalfWord+0x30>)
 8001cae:	2200      	movs	r2, #0
 8001cb0:	61da      	str	r2, [r3, #28]
#if defined(FLASH_BANK2_END)
  if(Address <= FLASH_BANK1_END)
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001cb2:	4b08      	ldr	r3, [pc, #32]	; (8001cd4 <FLASH_Program_HalfWord+0x34>)
 8001cb4:	691b      	ldr	r3, [r3, #16]
 8001cb6:	4a07      	ldr	r2, [pc, #28]	; (8001cd4 <FLASH_Program_HalfWord+0x34>)
 8001cb8:	f043 0301 	orr.w	r3, r3, #1
 8001cbc:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR2, FLASH_CR2_PG);
  }
#endif /* FLASH_BANK2_END */

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	887a      	ldrh	r2, [r7, #2]
 8001cc2:	801a      	strh	r2, [r3, #0]
}
 8001cc4:	bf00      	nop
 8001cc6:	370c      	adds	r7, #12
 8001cc8:	46bd      	mov	sp, r7
 8001cca:	bc80      	pop	{r7}
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	20000160 	.word	0x20000160
 8001cd4:	40022000 	.word	0x40022000

08001cd8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b084      	sub	sp, #16
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001ce0:	f7ff fd4a 	bl	8001778 <HAL_GetTick>
 8001ce4:	60f8      	str	r0, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001ce6:	e010      	b.n	8001d0a <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cee:	d00c      	beq.n	8001d0a <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d007      	beq.n	8001d06 <FLASH_WaitForLastOperation+0x2e>
 8001cf6:	f7ff fd3f 	bl	8001778 <HAL_GetTick>
 8001cfa:	4602      	mov	r2, r0
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	1ad3      	subs	r3, r2, r3
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	429a      	cmp	r2, r3
 8001d04:	d201      	bcs.n	8001d0a <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 8001d06:	2303      	movs	r3, #3
 8001d08:	e025      	b.n	8001d56 <FLASH_WaitForLastOperation+0x7e>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 8001d0a:	4b15      	ldr	r3, [pc, #84]	; (8001d60 <FLASH_WaitForLastOperation+0x88>)
 8001d0c:	68db      	ldr	r3, [r3, #12]
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d1e8      	bne.n	8001ce8 <FLASH_WaitForLastOperation+0x10>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8001d16:	4b12      	ldr	r3, [pc, #72]	; (8001d60 <FLASH_WaitForLastOperation+0x88>)
 8001d18:	68db      	ldr	r3, [r3, #12]
 8001d1a:	f003 0320 	and.w	r3, r3, #32
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d002      	beq.n	8001d28 <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8001d22:	4b0f      	ldr	r3, [pc, #60]	; (8001d60 <FLASH_WaitForLastOperation+0x88>)
 8001d24:	2220      	movs	r2, #32
 8001d26:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001d28:	4b0d      	ldr	r3, [pc, #52]	; (8001d60 <FLASH_WaitForLastOperation+0x88>)
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	f003 0310 	and.w	r3, r3, #16
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d10b      	bne.n	8001d4c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001d34:	4b0a      	ldr	r3, [pc, #40]	; (8001d60 <FLASH_WaitForLastOperation+0x88>)
 8001d36:	69db      	ldr	r3, [r3, #28]
 8001d38:	f003 0301 	and.w	r3, r3, #1
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d105      	bne.n	8001d4c <FLASH_WaitForLastOperation+0x74>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001d40:	4b07      	ldr	r3, [pc, #28]	; (8001d60 <FLASH_WaitForLastOperation+0x88>)
 8001d42:	68db      	ldr	r3, [r3, #12]
 8001d44:	f003 0304 	and.w	r3, r3, #4
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR) || 
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d003      	beq.n	8001d54 <FLASH_WaitForLastOperation+0x7c>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8001d4c:	f000 f80a 	bl	8001d64 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8001d50:	2301      	movs	r3, #1
 8001d52:	e000      	b.n	8001d56 <FLASH_WaitForLastOperation+0x7e>
  }

  /* There is no error flag set */
  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3710      	adds	r7, #16
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	40022000 	.word	0x40022000

08001d64 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b083      	sub	sp, #12
 8001d68:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	607b      	str	r3, [r7, #4]
  
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001d6e:	4b23      	ldr	r3, [pc, #140]	; (8001dfc <FLASH_SetErrorCode+0x98>)
 8001d70:	68db      	ldr	r3, [r3, #12]
 8001d72:	f003 0310 	and.w	r3, r3, #16
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d009      	beq.n	8001d8e <FLASH_SetErrorCode+0x2a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001d7a:	4b21      	ldr	r3, [pc, #132]	; (8001e00 <FLASH_SetErrorCode+0x9c>)
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	f043 0302 	orr.w	r3, r3, #2
 8001d82:	4a1f      	ldr	r2, [pc, #124]	; (8001e00 <FLASH_SetErrorCode+0x9c>)
 8001d84:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_WRPERR | FLASH_FLAG_WRPERR_BANK2;
#else
    flags |= FLASH_FLAG_WRPERR;
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	f043 0310 	orr.w	r3, r3, #16
 8001d8c:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
#if defined(FLASH_BANK2_END)
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR) || __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR_BANK2))
#else
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001d8e:	4b1b      	ldr	r3, [pc, #108]	; (8001dfc <FLASH_SetErrorCode+0x98>)
 8001d90:	68db      	ldr	r3, [r3, #12]
 8001d92:	f003 0304 	and.w	r3, r3, #4
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d009      	beq.n	8001dae <FLASH_SetErrorCode+0x4a>
#endif /* FLASH_BANK2_END */
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001d9a:	4b19      	ldr	r3, [pc, #100]	; (8001e00 <FLASH_SetErrorCode+0x9c>)
 8001d9c:	69db      	ldr	r3, [r3, #28]
 8001d9e:	f043 0301 	orr.w	r3, r3, #1
 8001da2:	4a17      	ldr	r2, [pc, #92]	; (8001e00 <FLASH_SetErrorCode+0x9c>)
 8001da4:	61d3      	str	r3, [r2, #28]
#if defined(FLASH_BANK2_END)
    flags |= FLASH_FLAG_PGERR | FLASH_FLAG_PGERR_BANK2;
#else
    flags |= FLASH_FLAG_PGERR;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	f043 0304 	orr.w	r3, r3, #4
 8001dac:	607b      	str	r3, [r7, #4]
#endif /* FLASH_BANK2_END */
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPTVERR))
 8001dae:	4b13      	ldr	r3, [pc, #76]	; (8001dfc <FLASH_SetErrorCode+0x98>)
 8001db0:	69db      	ldr	r3, [r3, #28]
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d00b      	beq.n	8001dd2 <FLASH_SetErrorCode+0x6e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPTV;
 8001dba:	4b11      	ldr	r3, [pc, #68]	; (8001e00 <FLASH_SetErrorCode+0x9c>)
 8001dbc:	69db      	ldr	r3, [r3, #28]
 8001dbe:	f043 0304 	orr.w	r3, r3, #4
 8001dc2:	4a0f      	ldr	r2, [pc, #60]	; (8001e00 <FLASH_SetErrorCode+0x9c>)
 8001dc4:	61d3      	str	r3, [r2, #28]
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 8001dc6:	4b0d      	ldr	r3, [pc, #52]	; (8001dfc <FLASH_SetErrorCode+0x98>)
 8001dc8:	69db      	ldr	r3, [r3, #28]
 8001dca:	4a0c      	ldr	r2, [pc, #48]	; (8001dfc <FLASH_SetErrorCode+0x98>)
 8001dcc:	f023 0301 	bic.w	r3, r3, #1
 8001dd0:	61d3      	str	r3, [r2, #28]
  }

  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	f240 1201 	movw	r2, #257	; 0x101
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d106      	bne.n	8001dea <FLASH_SetErrorCode+0x86>
 8001ddc:	4b07      	ldr	r3, [pc, #28]	; (8001dfc <FLASH_SetErrorCode+0x98>)
 8001dde:	69db      	ldr	r3, [r3, #28]
 8001de0:	4a06      	ldr	r2, [pc, #24]	; (8001dfc <FLASH_SetErrorCode+0x98>)
 8001de2:	f023 0301 	bic.w	r3, r3, #1
 8001de6:	61d3      	str	r3, [r2, #28]
}  
 8001de8:	e002      	b.n	8001df0 <FLASH_SetErrorCode+0x8c>
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001dea:	4a04      	ldr	r2, [pc, #16]	; (8001dfc <FLASH_SetErrorCode+0x98>)
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	60d3      	str	r3, [r2, #12]
}  
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr
 8001dfa:	bf00      	nop
 8001dfc:	40022000 	.word	0x40022000
 8001e00:	20000160 	.word	0x20000160

08001e04 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	6078      	str	r0, [r7, #4]
 8001e0c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	73fb      	strb	r3, [r7, #15]
  uint32_t address = 0U;
 8001e12:	2300      	movs	r3, #0
 8001e14:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001e16:	4b2f      	ldr	r3, [pc, #188]	; (8001ed4 <HAL_FLASHEx_Erase+0xd0>)
 8001e18:	7e1b      	ldrb	r3, [r3, #24]
 8001e1a:	2b01      	cmp	r3, #1
 8001e1c:	d101      	bne.n	8001e22 <HAL_FLASHEx_Erase+0x1e>
 8001e1e:	2302      	movs	r3, #2
 8001e20:	e053      	b.n	8001eca <HAL_FLASHEx_Erase+0xc6>
 8001e22:	4b2c      	ldr	r3, [pc, #176]	; (8001ed4 <HAL_FLASHEx_Erase+0xd0>)
 8001e24:	2201      	movs	r2, #1
 8001e26:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	2b02      	cmp	r3, #2
 8001e2e:	d116      	bne.n	8001e5e <HAL_FLASHEx_Erase+0x5a>
    else 
#endif /* FLASH_BANK2_END */
    {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001e30:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e34:	f7ff ff50 	bl	8001cd8 <FLASH_WaitForLastOperation>
 8001e38:	4603      	mov	r3, r0
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d141      	bne.n	8001ec2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Mass erase to be done*/
        FLASH_MassErase(FLASH_BANK_1);
 8001e3e:	2001      	movs	r0, #1
 8001e40:	f000 f84c 	bl	8001edc <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e44:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e48:	f7ff ff46 	bl	8001cd8 <FLASH_WaitForLastOperation>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 8001e50:	4b21      	ldr	r3, [pc, #132]	; (8001ed8 <HAL_FLASHEx_Erase+0xd4>)
 8001e52:	691b      	ldr	r3, [r3, #16]
 8001e54:	4a20      	ldr	r2, [pc, #128]	; (8001ed8 <HAL_FLASHEx_Erase+0xd4>)
 8001e56:	f023 0304 	bic.w	r3, r3, #4
 8001e5a:	6113      	str	r3, [r2, #16]
 8001e5c:	e031      	b.n	8001ec2 <HAL_FLASHEx_Erase+0xbe>
    else
#endif /* FLASH_BANK2_END */
   {
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 8001e5e:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e62:	f7ff ff39 	bl	8001cd8 <FLASH_WaitForLastOperation>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d12a      	bne.n	8001ec2 <HAL_FLASHEx_Erase+0xbe>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	f04f 32ff 	mov.w	r2, #4294967295
 8001e72:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	689b      	ldr	r3, [r3, #8]
 8001e78:	60bb      	str	r3, [r7, #8]
 8001e7a:	e019      	b.n	8001eb0 <HAL_FLASHEx_Erase+0xac>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 8001e7c:	68b8      	ldr	r0, [r7, #8]
 8001e7e:	f000 f849 	bl	8001f14 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8001e82:	f24c 3050 	movw	r0, #50000	; 0xc350
 8001e86:	f7ff ff27 	bl	8001cd8 <FLASH_WaitForLastOperation>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	73fb      	strb	r3, [r7, #15]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8001e8e:	4b12      	ldr	r3, [pc, #72]	; (8001ed8 <HAL_FLASHEx_Erase+0xd4>)
 8001e90:	691b      	ldr	r3, [r3, #16]
 8001e92:	4a11      	ldr	r2, [pc, #68]	; (8001ed8 <HAL_FLASHEx_Erase+0xd4>)
 8001e94:	f023 0302 	bic.w	r3, r3, #2
 8001e98:	6113      	str	r3, [r2, #16]
          
          if (status != HAL_OK)
 8001e9a:	7bfb      	ldrb	r3, [r7, #15]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d003      	beq.n	8001ea8 <HAL_FLASHEx_Erase+0xa4>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	68ba      	ldr	r2, [r7, #8]
 8001ea4:	601a      	str	r2, [r3, #0]
            break;
 8001ea6:	e00c      	b.n	8001ec2 <HAL_FLASHEx_Erase+0xbe>
            address += FLASH_PAGE_SIZE)
 8001ea8:	68bb      	ldr	r3, [r7, #8]
 8001eaa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001eae:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	68db      	ldr	r3, [r3, #12]
 8001eb4:	029a      	lsls	r2, r3, #10
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	4413      	add	r3, r2
 8001ebc:	68ba      	ldr	r2, [r7, #8]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d3dc      	bcc.n	8001e7c <HAL_FLASHEx_Erase+0x78>
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001ec2:	4b04      	ldr	r3, [pc, #16]	; (8001ed4 <HAL_FLASHEx_Erase+0xd0>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	761a      	strb	r2, [r3, #24]

  return status;
 8001ec8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3710      	adds	r7, #16
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	20000160 	.word	0x20000160
 8001ed8:	40022000 	.word	0x40022000

08001edc <FLASH_MassErase>:
  @endif
  *
  * @retval None
  */
static void FLASH_MassErase(uint32_t Banks)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b083      	sub	sp, #12
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(Banks));

  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001ee4:	4b09      	ldr	r3, [pc, #36]	; (8001f0c <FLASH_MassErase+0x30>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	61da      	str	r2, [r3, #28]
#if !defined(FLASH_BANK2_END)
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_BANK2_END */  
    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001eea:	4b09      	ldr	r3, [pc, #36]	; (8001f10 <FLASH_MassErase+0x34>)
 8001eec:	691b      	ldr	r3, [r3, #16]
 8001eee:	4a08      	ldr	r2, [pc, #32]	; (8001f10 <FLASH_MassErase+0x34>)
 8001ef0:	f043 0304 	orr.w	r3, r3, #4
 8001ef4:	6113      	str	r3, [r2, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001ef6:	4b06      	ldr	r3, [pc, #24]	; (8001f10 <FLASH_MassErase+0x34>)
 8001ef8:	691b      	ldr	r3, [r3, #16]
 8001efa:	4a05      	ldr	r2, [pc, #20]	; (8001f10 <FLASH_MassErase+0x34>)
 8001efc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f00:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001f02:	bf00      	nop
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bc80      	pop	{r7}
 8001f0a:	4770      	bx	lr
 8001f0c:	20000160 	.word	0x20000160
 8001f10:	40022000 	.word	0x40022000

08001f14 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001f14:	b480      	push	{r7}
 8001f16:	b083      	sub	sp, #12
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001f1c:	4b0b      	ldr	r3, [pc, #44]	; (8001f4c <FLASH_PageErase+0x38>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	61da      	str	r2, [r3, #28]
  }
  else
  {
#endif /* FLASH_BANK2_END */
    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001f22:	4b0b      	ldr	r3, [pc, #44]	; (8001f50 <FLASH_PageErase+0x3c>)
 8001f24:	691b      	ldr	r3, [r3, #16]
 8001f26:	4a0a      	ldr	r2, [pc, #40]	; (8001f50 <FLASH_PageErase+0x3c>)
 8001f28:	f043 0302 	orr.w	r3, r3, #2
 8001f2c:	6113      	str	r3, [r2, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 8001f2e:	4a08      	ldr	r2, [pc, #32]	; (8001f50 <FLASH_PageErase+0x3c>)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	6153      	str	r3, [r2, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8001f34:	4b06      	ldr	r3, [pc, #24]	; (8001f50 <FLASH_PageErase+0x3c>)
 8001f36:	691b      	ldr	r3, [r3, #16]
 8001f38:	4a05      	ldr	r2, [pc, #20]	; (8001f50 <FLASH_PageErase+0x3c>)
 8001f3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001f3e:	6113      	str	r3, [r2, #16]
#if defined(FLASH_BANK2_END)
  }
#endif /* FLASH_BANK2_END */
}
 8001f40:	bf00      	nop
 8001f42:	370c      	adds	r7, #12
 8001f44:	46bd      	mov	sp, r7
 8001f46:	bc80      	pop	{r7}
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	20000160 	.word	0x20000160
 8001f50:	40022000 	.word	0x40022000

08001f54 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f54:	b480      	push	{r7}
 8001f56:	b08b      	sub	sp, #44	; 0x2c
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001f62:	2300      	movs	r3, #0
 8001f64:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f66:	e169      	b.n	800223c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001f68:	2201      	movs	r2, #1
 8001f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f6c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f70:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	69fa      	ldr	r2, [r7, #28]
 8001f78:	4013      	ands	r3, r2
 8001f7a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001f7c:	69ba      	ldr	r2, [r7, #24]
 8001f7e:	69fb      	ldr	r3, [r7, #28]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	f040 8158 	bne.w	8002236 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001f86:	683b      	ldr	r3, [r7, #0]
 8001f88:	685b      	ldr	r3, [r3, #4]
 8001f8a:	4a9a      	ldr	r2, [pc, #616]	; (80021f4 <HAL_GPIO_Init+0x2a0>)
 8001f8c:	4293      	cmp	r3, r2
 8001f8e:	d05e      	beq.n	800204e <HAL_GPIO_Init+0xfa>
 8001f90:	4a98      	ldr	r2, [pc, #608]	; (80021f4 <HAL_GPIO_Init+0x2a0>)
 8001f92:	4293      	cmp	r3, r2
 8001f94:	d875      	bhi.n	8002082 <HAL_GPIO_Init+0x12e>
 8001f96:	4a98      	ldr	r2, [pc, #608]	; (80021f8 <HAL_GPIO_Init+0x2a4>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d058      	beq.n	800204e <HAL_GPIO_Init+0xfa>
 8001f9c:	4a96      	ldr	r2, [pc, #600]	; (80021f8 <HAL_GPIO_Init+0x2a4>)
 8001f9e:	4293      	cmp	r3, r2
 8001fa0:	d86f      	bhi.n	8002082 <HAL_GPIO_Init+0x12e>
 8001fa2:	4a96      	ldr	r2, [pc, #600]	; (80021fc <HAL_GPIO_Init+0x2a8>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d052      	beq.n	800204e <HAL_GPIO_Init+0xfa>
 8001fa8:	4a94      	ldr	r2, [pc, #592]	; (80021fc <HAL_GPIO_Init+0x2a8>)
 8001faa:	4293      	cmp	r3, r2
 8001fac:	d869      	bhi.n	8002082 <HAL_GPIO_Init+0x12e>
 8001fae:	4a94      	ldr	r2, [pc, #592]	; (8002200 <HAL_GPIO_Init+0x2ac>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d04c      	beq.n	800204e <HAL_GPIO_Init+0xfa>
 8001fb4:	4a92      	ldr	r2, [pc, #584]	; (8002200 <HAL_GPIO_Init+0x2ac>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d863      	bhi.n	8002082 <HAL_GPIO_Init+0x12e>
 8001fba:	4a92      	ldr	r2, [pc, #584]	; (8002204 <HAL_GPIO_Init+0x2b0>)
 8001fbc:	4293      	cmp	r3, r2
 8001fbe:	d046      	beq.n	800204e <HAL_GPIO_Init+0xfa>
 8001fc0:	4a90      	ldr	r2, [pc, #576]	; (8002204 <HAL_GPIO_Init+0x2b0>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d85d      	bhi.n	8002082 <HAL_GPIO_Init+0x12e>
 8001fc6:	2b12      	cmp	r3, #18
 8001fc8:	d82a      	bhi.n	8002020 <HAL_GPIO_Init+0xcc>
 8001fca:	2b12      	cmp	r3, #18
 8001fcc:	d859      	bhi.n	8002082 <HAL_GPIO_Init+0x12e>
 8001fce:	a201      	add	r2, pc, #4	; (adr r2, 8001fd4 <HAL_GPIO_Init+0x80>)
 8001fd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fd4:	0800204f 	.word	0x0800204f
 8001fd8:	08002029 	.word	0x08002029
 8001fdc:	0800203b 	.word	0x0800203b
 8001fe0:	0800207d 	.word	0x0800207d
 8001fe4:	08002083 	.word	0x08002083
 8001fe8:	08002083 	.word	0x08002083
 8001fec:	08002083 	.word	0x08002083
 8001ff0:	08002083 	.word	0x08002083
 8001ff4:	08002083 	.word	0x08002083
 8001ff8:	08002083 	.word	0x08002083
 8001ffc:	08002083 	.word	0x08002083
 8002000:	08002083 	.word	0x08002083
 8002004:	08002083 	.word	0x08002083
 8002008:	08002083 	.word	0x08002083
 800200c:	08002083 	.word	0x08002083
 8002010:	08002083 	.word	0x08002083
 8002014:	08002083 	.word	0x08002083
 8002018:	08002031 	.word	0x08002031
 800201c:	08002045 	.word	0x08002045
 8002020:	4a79      	ldr	r2, [pc, #484]	; (8002208 <HAL_GPIO_Init+0x2b4>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d013      	beq.n	800204e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002026:	e02c      	b.n	8002082 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	68db      	ldr	r3, [r3, #12]
 800202c:	623b      	str	r3, [r7, #32]
          break;
 800202e:	e029      	b.n	8002084 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002030:	683b      	ldr	r3, [r7, #0]
 8002032:	68db      	ldr	r3, [r3, #12]
 8002034:	3304      	adds	r3, #4
 8002036:	623b      	str	r3, [r7, #32]
          break;
 8002038:	e024      	b.n	8002084 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	3308      	adds	r3, #8
 8002040:	623b      	str	r3, [r7, #32]
          break;
 8002042:	e01f      	b.n	8002084 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	330c      	adds	r3, #12
 800204a:	623b      	str	r3, [r7, #32]
          break;
 800204c:	e01a      	b.n	8002084 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d102      	bne.n	800205c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002056:	2304      	movs	r3, #4
 8002058:	623b      	str	r3, [r7, #32]
          break;
 800205a:	e013      	b.n	8002084 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	689b      	ldr	r3, [r3, #8]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d105      	bne.n	8002070 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002064:	2308      	movs	r3, #8
 8002066:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	69fa      	ldr	r2, [r7, #28]
 800206c:	611a      	str	r2, [r3, #16]
          break;
 800206e:	e009      	b.n	8002084 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002070:	2308      	movs	r3, #8
 8002072:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	69fa      	ldr	r2, [r7, #28]
 8002078:	615a      	str	r2, [r3, #20]
          break;
 800207a:	e003      	b.n	8002084 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 800207c:	2300      	movs	r3, #0
 800207e:	623b      	str	r3, [r7, #32]
          break;
 8002080:	e000      	b.n	8002084 <HAL_GPIO_Init+0x130>
          break;
 8002082:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002084:	69bb      	ldr	r3, [r7, #24]
 8002086:	2bff      	cmp	r3, #255	; 0xff
 8002088:	d801      	bhi.n	800208e <HAL_GPIO_Init+0x13a>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	e001      	b.n	8002092 <HAL_GPIO_Init+0x13e>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	3304      	adds	r3, #4
 8002092:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002094:	69bb      	ldr	r3, [r7, #24]
 8002096:	2bff      	cmp	r3, #255	; 0xff
 8002098:	d802      	bhi.n	80020a0 <HAL_GPIO_Init+0x14c>
 800209a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	e002      	b.n	80020a6 <HAL_GPIO_Init+0x152>
 80020a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020a2:	3b08      	subs	r3, #8
 80020a4:	009b      	lsls	r3, r3, #2
 80020a6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	210f      	movs	r1, #15
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	fa01 f303 	lsl.w	r3, r1, r3
 80020b4:	43db      	mvns	r3, r3
 80020b6:	401a      	ands	r2, r3
 80020b8:	6a39      	ldr	r1, [r7, #32]
 80020ba:	693b      	ldr	r3, [r7, #16]
 80020bc:	fa01 f303 	lsl.w	r3, r1, r3
 80020c0:	431a      	orrs	r2, r3
 80020c2:	697b      	ldr	r3, [r7, #20]
 80020c4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80020c6:	683b      	ldr	r3, [r7, #0]
 80020c8:	685b      	ldr	r3, [r3, #4]
 80020ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	f000 80b1 	beq.w	8002236 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80020d4:	4b4d      	ldr	r3, [pc, #308]	; (800220c <HAL_GPIO_Init+0x2b8>)
 80020d6:	699b      	ldr	r3, [r3, #24]
 80020d8:	4a4c      	ldr	r2, [pc, #304]	; (800220c <HAL_GPIO_Init+0x2b8>)
 80020da:	f043 0301 	orr.w	r3, r3, #1
 80020de:	6193      	str	r3, [r2, #24]
 80020e0:	4b4a      	ldr	r3, [pc, #296]	; (800220c <HAL_GPIO_Init+0x2b8>)
 80020e2:	699b      	ldr	r3, [r3, #24]
 80020e4:	f003 0301 	and.w	r3, r3, #1
 80020e8:	60bb      	str	r3, [r7, #8]
 80020ea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80020ec:	4a48      	ldr	r2, [pc, #288]	; (8002210 <HAL_GPIO_Init+0x2bc>)
 80020ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020f0:	089b      	lsrs	r3, r3, #2
 80020f2:	3302      	adds	r3, #2
 80020f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020f8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80020fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020fc:	f003 0303 	and.w	r3, r3, #3
 8002100:	009b      	lsls	r3, r3, #2
 8002102:	220f      	movs	r2, #15
 8002104:	fa02 f303 	lsl.w	r3, r2, r3
 8002108:	43db      	mvns	r3, r3
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	4013      	ands	r3, r2
 800210e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	4a40      	ldr	r2, [pc, #256]	; (8002214 <HAL_GPIO_Init+0x2c0>)
 8002114:	4293      	cmp	r3, r2
 8002116:	d013      	beq.n	8002140 <HAL_GPIO_Init+0x1ec>
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	4a3f      	ldr	r2, [pc, #252]	; (8002218 <HAL_GPIO_Init+0x2c4>)
 800211c:	4293      	cmp	r3, r2
 800211e:	d00d      	beq.n	800213c <HAL_GPIO_Init+0x1e8>
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	4a3e      	ldr	r2, [pc, #248]	; (800221c <HAL_GPIO_Init+0x2c8>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d007      	beq.n	8002138 <HAL_GPIO_Init+0x1e4>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	4a3d      	ldr	r2, [pc, #244]	; (8002220 <HAL_GPIO_Init+0x2cc>)
 800212c:	4293      	cmp	r3, r2
 800212e:	d101      	bne.n	8002134 <HAL_GPIO_Init+0x1e0>
 8002130:	2303      	movs	r3, #3
 8002132:	e006      	b.n	8002142 <HAL_GPIO_Init+0x1ee>
 8002134:	2304      	movs	r3, #4
 8002136:	e004      	b.n	8002142 <HAL_GPIO_Init+0x1ee>
 8002138:	2302      	movs	r3, #2
 800213a:	e002      	b.n	8002142 <HAL_GPIO_Init+0x1ee>
 800213c:	2301      	movs	r3, #1
 800213e:	e000      	b.n	8002142 <HAL_GPIO_Init+0x1ee>
 8002140:	2300      	movs	r3, #0
 8002142:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002144:	f002 0203 	and.w	r2, r2, #3
 8002148:	0092      	lsls	r2, r2, #2
 800214a:	4093      	lsls	r3, r2
 800214c:	68fa      	ldr	r2, [r7, #12]
 800214e:	4313      	orrs	r3, r2
 8002150:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002152:	492f      	ldr	r1, [pc, #188]	; (8002210 <HAL_GPIO_Init+0x2bc>)
 8002154:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002156:	089b      	lsrs	r3, r3, #2
 8002158:	3302      	adds	r3, #2
 800215a:	68fa      	ldr	r2, [r7, #12]
 800215c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	685b      	ldr	r3, [r3, #4]
 8002164:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002168:	2b00      	cmp	r3, #0
 800216a:	d006      	beq.n	800217a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800216c:	4b2d      	ldr	r3, [pc, #180]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	492c      	ldr	r1, [pc, #176]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 8002172:	69bb      	ldr	r3, [r7, #24]
 8002174:	4313      	orrs	r3, r2
 8002176:	608b      	str	r3, [r1, #8]
 8002178:	e006      	b.n	8002188 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800217a:	4b2a      	ldr	r3, [pc, #168]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 800217c:	689a      	ldr	r2, [r3, #8]
 800217e:	69bb      	ldr	r3, [r7, #24]
 8002180:	43db      	mvns	r3, r3
 8002182:	4928      	ldr	r1, [pc, #160]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 8002184:	4013      	ands	r3, r2
 8002186:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002190:	2b00      	cmp	r3, #0
 8002192:	d006      	beq.n	80021a2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002194:	4b23      	ldr	r3, [pc, #140]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 8002196:	68da      	ldr	r2, [r3, #12]
 8002198:	4922      	ldr	r1, [pc, #136]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	4313      	orrs	r3, r2
 800219e:	60cb      	str	r3, [r1, #12]
 80021a0:	e006      	b.n	80021b0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80021a2:	4b20      	ldr	r3, [pc, #128]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 80021a4:	68da      	ldr	r2, [r3, #12]
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	43db      	mvns	r3, r3
 80021aa:	491e      	ldr	r1, [pc, #120]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 80021ac:	4013      	ands	r3, r2
 80021ae:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021b8:	2b00      	cmp	r3, #0
 80021ba:	d006      	beq.n	80021ca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80021bc:	4b19      	ldr	r3, [pc, #100]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 80021be:	685a      	ldr	r2, [r3, #4]
 80021c0:	4918      	ldr	r1, [pc, #96]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 80021c2:	69bb      	ldr	r3, [r7, #24]
 80021c4:	4313      	orrs	r3, r2
 80021c6:	604b      	str	r3, [r1, #4]
 80021c8:	e006      	b.n	80021d8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80021ca:	4b16      	ldr	r3, [pc, #88]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 80021cc:	685a      	ldr	r2, [r3, #4]
 80021ce:	69bb      	ldr	r3, [r7, #24]
 80021d0:	43db      	mvns	r3, r3
 80021d2:	4914      	ldr	r1, [pc, #80]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 80021d4:	4013      	ands	r3, r2
 80021d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d021      	beq.n	8002228 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80021e4:	4b0f      	ldr	r3, [pc, #60]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 80021e6:	681a      	ldr	r2, [r3, #0]
 80021e8:	490e      	ldr	r1, [pc, #56]	; (8002224 <HAL_GPIO_Init+0x2d0>)
 80021ea:	69bb      	ldr	r3, [r7, #24]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	600b      	str	r3, [r1, #0]
 80021f0:	e021      	b.n	8002236 <HAL_GPIO_Init+0x2e2>
 80021f2:	bf00      	nop
 80021f4:	10320000 	.word	0x10320000
 80021f8:	10310000 	.word	0x10310000
 80021fc:	10220000 	.word	0x10220000
 8002200:	10210000 	.word	0x10210000
 8002204:	10120000 	.word	0x10120000
 8002208:	10110000 	.word	0x10110000
 800220c:	40021000 	.word	0x40021000
 8002210:	40010000 	.word	0x40010000
 8002214:	40010800 	.word	0x40010800
 8002218:	40010c00 	.word	0x40010c00
 800221c:	40011000 	.word	0x40011000
 8002220:	40011400 	.word	0x40011400
 8002224:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002228:	4b0b      	ldr	r3, [pc, #44]	; (8002258 <HAL_GPIO_Init+0x304>)
 800222a:	681a      	ldr	r2, [r3, #0]
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	43db      	mvns	r3, r3
 8002230:	4909      	ldr	r1, [pc, #36]	; (8002258 <HAL_GPIO_Init+0x304>)
 8002232:	4013      	ands	r3, r2
 8002234:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002238:	3301      	adds	r3, #1
 800223a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	681a      	ldr	r2, [r3, #0]
 8002240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002242:	fa22 f303 	lsr.w	r3, r2, r3
 8002246:	2b00      	cmp	r3, #0
 8002248:	f47f ae8e 	bne.w	8001f68 <HAL_GPIO_Init+0x14>
  }
}
 800224c:	bf00      	nop
 800224e:	bf00      	nop
 8002250:	372c      	adds	r7, #44	; 0x2c
 8002252:	46bd      	mov	sp, r7
 8002254:	bc80      	pop	{r7}
 8002256:	4770      	bx	lr
 8002258:	40010400 	.word	0x40010400

0800225c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800225c:	b480      	push	{r7}
 800225e:	b085      	sub	sp, #20
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
 8002264:	460b      	mov	r3, r1
 8002266:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	689a      	ldr	r2, [r3, #8]
 800226c:	887b      	ldrh	r3, [r7, #2]
 800226e:	4013      	ands	r3, r2
 8002270:	2b00      	cmp	r3, #0
 8002272:	d002      	beq.n	800227a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002274:	2301      	movs	r3, #1
 8002276:	73fb      	strb	r3, [r7, #15]
 8002278:	e001      	b.n	800227e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800227a:	2300      	movs	r3, #0
 800227c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800227e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002280:	4618      	mov	r0, r3
 8002282:	3714      	adds	r7, #20
 8002284:	46bd      	mov	sp, r7
 8002286:	bc80      	pop	{r7}
 8002288:	4770      	bx	lr

0800228a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800228a:	b480      	push	{r7}
 800228c:	b083      	sub	sp, #12
 800228e:	af00      	add	r7, sp, #0
 8002290:	6078      	str	r0, [r7, #4]
 8002292:	460b      	mov	r3, r1
 8002294:	807b      	strh	r3, [r7, #2]
 8002296:	4613      	mov	r3, r2
 8002298:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800229a:	787b      	ldrb	r3, [r7, #1]
 800229c:	2b00      	cmp	r3, #0
 800229e:	d003      	beq.n	80022a8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80022a0:	887a      	ldrh	r2, [r7, #2]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80022a6:	e003      	b.n	80022b0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80022a8:	887b      	ldrh	r3, [r7, #2]
 80022aa:	041a      	lsls	r2, r3, #16
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	611a      	str	r2, [r3, #16]
}
 80022b0:	bf00      	nop
 80022b2:	370c      	adds	r7, #12
 80022b4:	46bd      	mov	sp, r7
 80022b6:	bc80      	pop	{r7}
 80022b8:	4770      	bx	lr

080022ba <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022ba:	b480      	push	{r7}
 80022bc:	b085      	sub	sp, #20
 80022be:	af00      	add	r7, sp, #0
 80022c0:	6078      	str	r0, [r7, #4]
 80022c2:	460b      	mov	r3, r1
 80022c4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	68db      	ldr	r3, [r3, #12]
 80022ca:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80022cc:	887a      	ldrh	r2, [r7, #2]
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	4013      	ands	r3, r2
 80022d2:	041a      	lsls	r2, r3, #16
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	43d9      	mvns	r1, r3
 80022d8:	887b      	ldrh	r3, [r7, #2]
 80022da:	400b      	ands	r3, r1
 80022dc:	431a      	orrs	r2, r3
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	611a      	str	r2, [r3, #16]
}
 80022e2:	bf00      	nop
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr

080022ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b086      	sub	sp, #24
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d101      	bne.n	80022fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e272      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f003 0301 	and.w	r3, r3, #1
 8002306:	2b00      	cmp	r3, #0
 8002308:	f000 8087 	beq.w	800241a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800230c:	4b92      	ldr	r3, [pc, #584]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	f003 030c 	and.w	r3, r3, #12
 8002314:	2b04      	cmp	r3, #4
 8002316:	d00c      	beq.n	8002332 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002318:	4b8f      	ldr	r3, [pc, #572]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 800231a:	685b      	ldr	r3, [r3, #4]
 800231c:	f003 030c 	and.w	r3, r3, #12
 8002320:	2b08      	cmp	r3, #8
 8002322:	d112      	bne.n	800234a <HAL_RCC_OscConfig+0x5e>
 8002324:	4b8c      	ldr	r3, [pc, #560]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002326:	685b      	ldr	r3, [r3, #4]
 8002328:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800232c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002330:	d10b      	bne.n	800234a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002332:	4b89      	ldr	r3, [pc, #548]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800233a:	2b00      	cmp	r3, #0
 800233c:	d06c      	beq.n	8002418 <HAL_RCC_OscConfig+0x12c>
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d168      	bne.n	8002418 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e24c      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	685b      	ldr	r3, [r3, #4]
 800234e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002352:	d106      	bne.n	8002362 <HAL_RCC_OscConfig+0x76>
 8002354:	4b80      	ldr	r3, [pc, #512]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4a7f      	ldr	r2, [pc, #508]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 800235a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800235e:	6013      	str	r3, [r2, #0]
 8002360:	e02e      	b.n	80023c0 <HAL_RCC_OscConfig+0xd4>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	685b      	ldr	r3, [r3, #4]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d10c      	bne.n	8002384 <HAL_RCC_OscConfig+0x98>
 800236a:	4b7b      	ldr	r3, [pc, #492]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	4a7a      	ldr	r2, [pc, #488]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002370:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002374:	6013      	str	r3, [r2, #0]
 8002376:	4b78      	ldr	r3, [pc, #480]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	4a77      	ldr	r2, [pc, #476]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 800237c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002380:	6013      	str	r3, [r2, #0]
 8002382:	e01d      	b.n	80023c0 <HAL_RCC_OscConfig+0xd4>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800238c:	d10c      	bne.n	80023a8 <HAL_RCC_OscConfig+0xbc>
 800238e:	4b72      	ldr	r3, [pc, #456]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	4a71      	ldr	r2, [pc, #452]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002394:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002398:	6013      	str	r3, [r2, #0]
 800239a:	4b6f      	ldr	r3, [pc, #444]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	4a6e      	ldr	r2, [pc, #440]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 80023a0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80023a4:	6013      	str	r3, [r2, #0]
 80023a6:	e00b      	b.n	80023c0 <HAL_RCC_OscConfig+0xd4>
 80023a8:	4b6b      	ldr	r3, [pc, #428]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a6a      	ldr	r2, [pc, #424]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 80023ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023b2:	6013      	str	r3, [r2, #0]
 80023b4:	4b68      	ldr	r3, [pc, #416]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a67      	ldr	r2, [pc, #412]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 80023ba:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80023be:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	685b      	ldr	r3, [r3, #4]
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d013      	beq.n	80023f0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023c8:	f7ff f9d6 	bl	8001778 <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ce:	e008      	b.n	80023e2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023d0:	f7ff f9d2 	bl	8001778 <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b64      	cmp	r3, #100	; 0x64
 80023dc:	d901      	bls.n	80023e2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e200      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023e2:	4b5d      	ldr	r3, [pc, #372]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d0f0      	beq.n	80023d0 <HAL_RCC_OscConfig+0xe4>
 80023ee:	e014      	b.n	800241a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80023f0:	f7ff f9c2 	bl	8001778 <HAL_GetTick>
 80023f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80023f6:	e008      	b.n	800240a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80023f8:	f7ff f9be 	bl	8001778 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	2b64      	cmp	r3, #100	; 0x64
 8002404:	d901      	bls.n	800240a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002406:	2303      	movs	r3, #3
 8002408:	e1ec      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800240a:	4b53      	ldr	r3, [pc, #332]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d1f0      	bne.n	80023f8 <HAL_RCC_OscConfig+0x10c>
 8002416:	e000      	b.n	800241a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002418:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	f003 0302 	and.w	r3, r3, #2
 8002422:	2b00      	cmp	r3, #0
 8002424:	d063      	beq.n	80024ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002426:	4b4c      	ldr	r3, [pc, #304]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002428:	685b      	ldr	r3, [r3, #4]
 800242a:	f003 030c 	and.w	r3, r3, #12
 800242e:	2b00      	cmp	r3, #0
 8002430:	d00b      	beq.n	800244a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002432:	4b49      	ldr	r3, [pc, #292]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002434:	685b      	ldr	r3, [r3, #4]
 8002436:	f003 030c 	and.w	r3, r3, #12
 800243a:	2b08      	cmp	r3, #8
 800243c:	d11c      	bne.n	8002478 <HAL_RCC_OscConfig+0x18c>
 800243e:	4b46      	ldr	r3, [pc, #280]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002440:	685b      	ldr	r3, [r3, #4]
 8002442:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d116      	bne.n	8002478 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800244a:	4b43      	ldr	r3, [pc, #268]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	f003 0302 	and.w	r3, r3, #2
 8002452:	2b00      	cmp	r3, #0
 8002454:	d005      	beq.n	8002462 <HAL_RCC_OscConfig+0x176>
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	691b      	ldr	r3, [r3, #16]
 800245a:	2b01      	cmp	r3, #1
 800245c:	d001      	beq.n	8002462 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800245e:	2301      	movs	r3, #1
 8002460:	e1c0      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002462:	4b3d      	ldr	r3, [pc, #244]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	695b      	ldr	r3, [r3, #20]
 800246e:	00db      	lsls	r3, r3, #3
 8002470:	4939      	ldr	r1, [pc, #228]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002472:	4313      	orrs	r3, r2
 8002474:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002476:	e03a      	b.n	80024ee <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	691b      	ldr	r3, [r3, #16]
 800247c:	2b00      	cmp	r3, #0
 800247e:	d020      	beq.n	80024c2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002480:	4b36      	ldr	r3, [pc, #216]	; (800255c <HAL_RCC_OscConfig+0x270>)
 8002482:	2201      	movs	r2, #1
 8002484:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002486:	f7ff f977 	bl	8001778 <HAL_GetTick>
 800248a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800248c:	e008      	b.n	80024a0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800248e:	f7ff f973 	bl	8001778 <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	2b02      	cmp	r3, #2
 800249a:	d901      	bls.n	80024a0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800249c:	2303      	movs	r3, #3
 800249e:	e1a1      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80024a0:	4b2d      	ldr	r3, [pc, #180]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f003 0302 	and.w	r3, r3, #2
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d0f0      	beq.n	800248e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ac:	4b2a      	ldr	r3, [pc, #168]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	695b      	ldr	r3, [r3, #20]
 80024b8:	00db      	lsls	r3, r3, #3
 80024ba:	4927      	ldr	r1, [pc, #156]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 80024bc:	4313      	orrs	r3, r2
 80024be:	600b      	str	r3, [r1, #0]
 80024c0:	e015      	b.n	80024ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80024c2:	4b26      	ldr	r3, [pc, #152]	; (800255c <HAL_RCC_OscConfig+0x270>)
 80024c4:	2200      	movs	r2, #0
 80024c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024c8:	f7ff f956 	bl	8001778 <HAL_GetTick>
 80024cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024ce:	e008      	b.n	80024e2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80024d0:	f7ff f952 	bl	8001778 <HAL_GetTick>
 80024d4:	4602      	mov	r2, r0
 80024d6:	693b      	ldr	r3, [r7, #16]
 80024d8:	1ad3      	subs	r3, r2, r3
 80024da:	2b02      	cmp	r3, #2
 80024dc:	d901      	bls.n	80024e2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80024de:	2303      	movs	r3, #3
 80024e0:	e180      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80024e2:	4b1d      	ldr	r3, [pc, #116]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d1f0      	bne.n	80024d0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0308 	and.w	r3, r3, #8
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d03a      	beq.n	8002570 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	699b      	ldr	r3, [r3, #24]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d019      	beq.n	8002536 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002502:	4b17      	ldr	r3, [pc, #92]	; (8002560 <HAL_RCC_OscConfig+0x274>)
 8002504:	2201      	movs	r2, #1
 8002506:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002508:	f7ff f936 	bl	8001778 <HAL_GetTick>
 800250c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800250e:	e008      	b.n	8002522 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002510:	f7ff f932 	bl	8001778 <HAL_GetTick>
 8002514:	4602      	mov	r2, r0
 8002516:	693b      	ldr	r3, [r7, #16]
 8002518:	1ad3      	subs	r3, r2, r3
 800251a:	2b02      	cmp	r3, #2
 800251c:	d901      	bls.n	8002522 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800251e:	2303      	movs	r3, #3
 8002520:	e160      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002522:	4b0d      	ldr	r3, [pc, #52]	; (8002558 <HAL_RCC_OscConfig+0x26c>)
 8002524:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002526:	f003 0302 	and.w	r3, r3, #2
 800252a:	2b00      	cmp	r3, #0
 800252c:	d0f0      	beq.n	8002510 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800252e:	2001      	movs	r0, #1
 8002530:	f000 face 	bl	8002ad0 <RCC_Delay>
 8002534:	e01c      	b.n	8002570 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002536:	4b0a      	ldr	r3, [pc, #40]	; (8002560 <HAL_RCC_OscConfig+0x274>)
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800253c:	f7ff f91c 	bl	8001778 <HAL_GetTick>
 8002540:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002542:	e00f      	b.n	8002564 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002544:	f7ff f918 	bl	8001778 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d908      	bls.n	8002564 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e146      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
 8002556:	bf00      	nop
 8002558:	40021000 	.word	0x40021000
 800255c:	42420000 	.word	0x42420000
 8002560:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002564:	4b92      	ldr	r3, [pc, #584]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002566:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002568:	f003 0302 	and.w	r3, r3, #2
 800256c:	2b00      	cmp	r3, #0
 800256e:	d1e9      	bne.n	8002544 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0304 	and.w	r3, r3, #4
 8002578:	2b00      	cmp	r3, #0
 800257a:	f000 80a6 	beq.w	80026ca <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800257e:	2300      	movs	r3, #0
 8002580:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002582:	4b8b      	ldr	r3, [pc, #556]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002584:	69db      	ldr	r3, [r3, #28]
 8002586:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d10d      	bne.n	80025aa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800258e:	4b88      	ldr	r3, [pc, #544]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002590:	69db      	ldr	r3, [r3, #28]
 8002592:	4a87      	ldr	r2, [pc, #540]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002594:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002598:	61d3      	str	r3, [r2, #28]
 800259a:	4b85      	ldr	r3, [pc, #532]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 800259c:	69db      	ldr	r3, [r3, #28]
 800259e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025a2:	60bb      	str	r3, [r7, #8]
 80025a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80025a6:	2301      	movs	r3, #1
 80025a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025aa:	4b82      	ldr	r3, [pc, #520]	; (80027b4 <HAL_RCC_OscConfig+0x4c8>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d118      	bne.n	80025e8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80025b6:	4b7f      	ldr	r3, [pc, #508]	; (80027b4 <HAL_RCC_OscConfig+0x4c8>)
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	4a7e      	ldr	r2, [pc, #504]	; (80027b4 <HAL_RCC_OscConfig+0x4c8>)
 80025bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80025c2:	f7ff f8d9 	bl	8001778 <HAL_GetTick>
 80025c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025c8:	e008      	b.n	80025dc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80025ca:	f7ff f8d5 	bl	8001778 <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2b64      	cmp	r3, #100	; 0x64
 80025d6:	d901      	bls.n	80025dc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e103      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80025dc:	4b75      	ldr	r3, [pc, #468]	; (80027b4 <HAL_RCC_OscConfig+0x4c8>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d0f0      	beq.n	80025ca <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	2b01      	cmp	r3, #1
 80025ee:	d106      	bne.n	80025fe <HAL_RCC_OscConfig+0x312>
 80025f0:	4b6f      	ldr	r3, [pc, #444]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 80025f2:	6a1b      	ldr	r3, [r3, #32]
 80025f4:	4a6e      	ldr	r2, [pc, #440]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 80025f6:	f043 0301 	orr.w	r3, r3, #1
 80025fa:	6213      	str	r3, [r2, #32]
 80025fc:	e02d      	b.n	800265a <HAL_RCC_OscConfig+0x36e>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	68db      	ldr	r3, [r3, #12]
 8002602:	2b00      	cmp	r3, #0
 8002604:	d10c      	bne.n	8002620 <HAL_RCC_OscConfig+0x334>
 8002606:	4b6a      	ldr	r3, [pc, #424]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002608:	6a1b      	ldr	r3, [r3, #32]
 800260a:	4a69      	ldr	r2, [pc, #420]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 800260c:	f023 0301 	bic.w	r3, r3, #1
 8002610:	6213      	str	r3, [r2, #32]
 8002612:	4b67      	ldr	r3, [pc, #412]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002614:	6a1b      	ldr	r3, [r3, #32]
 8002616:	4a66      	ldr	r2, [pc, #408]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002618:	f023 0304 	bic.w	r3, r3, #4
 800261c:	6213      	str	r3, [r2, #32]
 800261e:	e01c      	b.n	800265a <HAL_RCC_OscConfig+0x36e>
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	68db      	ldr	r3, [r3, #12]
 8002624:	2b05      	cmp	r3, #5
 8002626:	d10c      	bne.n	8002642 <HAL_RCC_OscConfig+0x356>
 8002628:	4b61      	ldr	r3, [pc, #388]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 800262a:	6a1b      	ldr	r3, [r3, #32]
 800262c:	4a60      	ldr	r2, [pc, #384]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 800262e:	f043 0304 	orr.w	r3, r3, #4
 8002632:	6213      	str	r3, [r2, #32]
 8002634:	4b5e      	ldr	r3, [pc, #376]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002636:	6a1b      	ldr	r3, [r3, #32]
 8002638:	4a5d      	ldr	r2, [pc, #372]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 800263a:	f043 0301 	orr.w	r3, r3, #1
 800263e:	6213      	str	r3, [r2, #32]
 8002640:	e00b      	b.n	800265a <HAL_RCC_OscConfig+0x36e>
 8002642:	4b5b      	ldr	r3, [pc, #364]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002644:	6a1b      	ldr	r3, [r3, #32]
 8002646:	4a5a      	ldr	r2, [pc, #360]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002648:	f023 0301 	bic.w	r3, r3, #1
 800264c:	6213      	str	r3, [r2, #32]
 800264e:	4b58      	ldr	r3, [pc, #352]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002650:	6a1b      	ldr	r3, [r3, #32]
 8002652:	4a57      	ldr	r2, [pc, #348]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002654:	f023 0304 	bic.w	r3, r3, #4
 8002658:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	2b00      	cmp	r3, #0
 8002660:	d015      	beq.n	800268e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002662:	f7ff f889 	bl	8001778 <HAL_GetTick>
 8002666:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002668:	e00a      	b.n	8002680 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800266a:	f7ff f885 	bl	8001778 <HAL_GetTick>
 800266e:	4602      	mov	r2, r0
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	f241 3288 	movw	r2, #5000	; 0x1388
 8002678:	4293      	cmp	r3, r2
 800267a:	d901      	bls.n	8002680 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800267c:	2303      	movs	r3, #3
 800267e:	e0b1      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002680:	4b4b      	ldr	r3, [pc, #300]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002682:	6a1b      	ldr	r3, [r3, #32]
 8002684:	f003 0302 	and.w	r3, r3, #2
 8002688:	2b00      	cmp	r3, #0
 800268a:	d0ee      	beq.n	800266a <HAL_RCC_OscConfig+0x37e>
 800268c:	e014      	b.n	80026b8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800268e:	f7ff f873 	bl	8001778 <HAL_GetTick>
 8002692:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002694:	e00a      	b.n	80026ac <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002696:	f7ff f86f 	bl	8001778 <HAL_GetTick>
 800269a:	4602      	mov	r2, r0
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	1ad3      	subs	r3, r2, r3
 80026a0:	f241 3288 	movw	r2, #5000	; 0x1388
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d901      	bls.n	80026ac <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80026a8:	2303      	movs	r3, #3
 80026aa:	e09b      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026ac:	4b40      	ldr	r3, [pc, #256]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 80026ae:	6a1b      	ldr	r3, [r3, #32]
 80026b0:	f003 0302 	and.w	r3, r3, #2
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1ee      	bne.n	8002696 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80026b8:	7dfb      	ldrb	r3, [r7, #23]
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d105      	bne.n	80026ca <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80026be:	4b3c      	ldr	r3, [pc, #240]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 80026c0:	69db      	ldr	r3, [r3, #28]
 80026c2:	4a3b      	ldr	r2, [pc, #236]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 80026c4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80026c8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	69db      	ldr	r3, [r3, #28]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	f000 8087 	beq.w	80027e2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80026d4:	4b36      	ldr	r3, [pc, #216]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	f003 030c 	and.w	r3, r3, #12
 80026dc:	2b08      	cmp	r3, #8
 80026de:	d061      	beq.n	80027a4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d146      	bne.n	8002776 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80026e8:	4b33      	ldr	r3, [pc, #204]	; (80027b8 <HAL_RCC_OscConfig+0x4cc>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026ee:	f7ff f843 	bl	8001778 <HAL_GetTick>
 80026f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80026f4:	e008      	b.n	8002708 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80026f6:	f7ff f83f 	bl	8001778 <HAL_GetTick>
 80026fa:	4602      	mov	r2, r0
 80026fc:	693b      	ldr	r3, [r7, #16]
 80026fe:	1ad3      	subs	r3, r2, r3
 8002700:	2b02      	cmp	r3, #2
 8002702:	d901      	bls.n	8002708 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e06d      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002708:	4b29      	ldr	r3, [pc, #164]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002710:	2b00      	cmp	r3, #0
 8002712:	d1f0      	bne.n	80026f6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6a1b      	ldr	r3, [r3, #32]
 8002718:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800271c:	d108      	bne.n	8002730 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800271e:	4b24      	ldr	r3, [pc, #144]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002720:	685b      	ldr	r3, [r3, #4]
 8002722:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	4921      	ldr	r1, [pc, #132]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 800272c:	4313      	orrs	r3, r2
 800272e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002730:	4b1f      	ldr	r3, [pc, #124]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	6a19      	ldr	r1, [r3, #32]
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002740:	430b      	orrs	r3, r1
 8002742:	491b      	ldr	r1, [pc, #108]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002744:	4313      	orrs	r3, r2
 8002746:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002748:	4b1b      	ldr	r3, [pc, #108]	; (80027b8 <HAL_RCC_OscConfig+0x4cc>)
 800274a:	2201      	movs	r2, #1
 800274c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800274e:	f7ff f813 	bl	8001778 <HAL_GetTick>
 8002752:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002754:	e008      	b.n	8002768 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002756:	f7ff f80f 	bl	8001778 <HAL_GetTick>
 800275a:	4602      	mov	r2, r0
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	1ad3      	subs	r3, r2, r3
 8002760:	2b02      	cmp	r3, #2
 8002762:	d901      	bls.n	8002768 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e03d      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002768:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002770:	2b00      	cmp	r3, #0
 8002772:	d0f0      	beq.n	8002756 <HAL_RCC_OscConfig+0x46a>
 8002774:	e035      	b.n	80027e2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002776:	4b10      	ldr	r3, [pc, #64]	; (80027b8 <HAL_RCC_OscConfig+0x4cc>)
 8002778:	2200      	movs	r2, #0
 800277a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800277c:	f7fe fffc 	bl	8001778 <HAL_GetTick>
 8002780:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002782:	e008      	b.n	8002796 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002784:	f7fe fff8 	bl	8001778 <HAL_GetTick>
 8002788:	4602      	mov	r2, r0
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	1ad3      	subs	r3, r2, r3
 800278e:	2b02      	cmp	r3, #2
 8002790:	d901      	bls.n	8002796 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002792:	2303      	movs	r3, #3
 8002794:	e026      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002796:	4b06      	ldr	r3, [pc, #24]	; (80027b0 <HAL_RCC_OscConfig+0x4c4>)
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d1f0      	bne.n	8002784 <HAL_RCC_OscConfig+0x498>
 80027a2:	e01e      	b.n	80027e2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	69db      	ldr	r3, [r3, #28]
 80027a8:	2b01      	cmp	r3, #1
 80027aa:	d107      	bne.n	80027bc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80027ac:	2301      	movs	r3, #1
 80027ae:	e019      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
 80027b0:	40021000 	.word	0x40021000
 80027b4:	40007000 	.word	0x40007000
 80027b8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80027bc:	4b0b      	ldr	r3, [pc, #44]	; (80027ec <HAL_RCC_OscConfig+0x500>)
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a1b      	ldr	r3, [r3, #32]
 80027cc:	429a      	cmp	r2, r3
 80027ce:	d106      	bne.n	80027de <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80027da:	429a      	cmp	r2, r3
 80027dc:	d001      	beq.n	80027e2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80027de:	2301      	movs	r3, #1
 80027e0:	e000      	b.n	80027e4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80027e2:	2300      	movs	r3, #0
}
 80027e4:	4618      	mov	r0, r3
 80027e6:	3718      	adds	r7, #24
 80027e8:	46bd      	mov	sp, r7
 80027ea:	bd80      	pop	{r7, pc}
 80027ec:	40021000 	.word	0x40021000

080027f0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b084      	sub	sp, #16
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
 80027f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d101      	bne.n	8002804 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002800:	2301      	movs	r3, #1
 8002802:	e0d0      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002804:	4b6a      	ldr	r3, [pc, #424]	; (80029b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	f003 0307 	and.w	r3, r3, #7
 800280c:	683a      	ldr	r2, [r7, #0]
 800280e:	429a      	cmp	r2, r3
 8002810:	d910      	bls.n	8002834 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002812:	4b67      	ldr	r3, [pc, #412]	; (80029b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f023 0207 	bic.w	r2, r3, #7
 800281a:	4965      	ldr	r1, [pc, #404]	; (80029b0 <HAL_RCC_ClockConfig+0x1c0>)
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	4313      	orrs	r3, r2
 8002820:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002822:	4b63      	ldr	r3, [pc, #396]	; (80029b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	f003 0307 	and.w	r3, r3, #7
 800282a:	683a      	ldr	r2, [r7, #0]
 800282c:	429a      	cmp	r2, r3
 800282e:	d001      	beq.n	8002834 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002830:	2301      	movs	r3, #1
 8002832:	e0b8      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d020      	beq.n	8002882 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	f003 0304 	and.w	r3, r3, #4
 8002848:	2b00      	cmp	r3, #0
 800284a:	d005      	beq.n	8002858 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800284c:	4b59      	ldr	r3, [pc, #356]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 800284e:	685b      	ldr	r3, [r3, #4]
 8002850:	4a58      	ldr	r2, [pc, #352]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002852:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002856:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f003 0308 	and.w	r3, r3, #8
 8002860:	2b00      	cmp	r3, #0
 8002862:	d005      	beq.n	8002870 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002864:	4b53      	ldr	r3, [pc, #332]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002866:	685b      	ldr	r3, [r3, #4]
 8002868:	4a52      	ldr	r2, [pc, #328]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 800286a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800286e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002870:	4b50      	ldr	r3, [pc, #320]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	689b      	ldr	r3, [r3, #8]
 800287c:	494d      	ldr	r1, [pc, #308]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 800287e:	4313      	orrs	r3, r2
 8002880:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f003 0301 	and.w	r3, r3, #1
 800288a:	2b00      	cmp	r3, #0
 800288c:	d040      	beq.n	8002910 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	685b      	ldr	r3, [r3, #4]
 8002892:	2b01      	cmp	r3, #1
 8002894:	d107      	bne.n	80028a6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002896:	4b47      	ldr	r3, [pc, #284]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d115      	bne.n	80028ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028a2:	2301      	movs	r3, #1
 80028a4:	e07f      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	2b02      	cmp	r3, #2
 80028ac:	d107      	bne.n	80028be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80028ae:	4b41      	ldr	r3, [pc, #260]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d109      	bne.n	80028ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	e073      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80028be:	4b3d      	ldr	r3, [pc, #244]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f003 0302 	and.w	r3, r3, #2
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d101      	bne.n	80028ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80028ca:	2301      	movs	r3, #1
 80028cc:	e06b      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80028ce:	4b39      	ldr	r3, [pc, #228]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f023 0203 	bic.w	r2, r3, #3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	685b      	ldr	r3, [r3, #4]
 80028da:	4936      	ldr	r1, [pc, #216]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 80028dc:	4313      	orrs	r3, r2
 80028de:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80028e0:	f7fe ff4a 	bl	8001778 <HAL_GetTick>
 80028e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028e6:	e00a      	b.n	80028fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80028e8:	f7fe ff46 	bl	8001778 <HAL_GetTick>
 80028ec:	4602      	mov	r2, r0
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	1ad3      	subs	r3, r2, r3
 80028f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d901      	bls.n	80028fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80028fa:	2303      	movs	r3, #3
 80028fc:	e053      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80028fe:	4b2d      	ldr	r3, [pc, #180]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	f003 020c 	and.w	r2, r3, #12
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	009b      	lsls	r3, r3, #2
 800290c:	429a      	cmp	r2, r3
 800290e:	d1eb      	bne.n	80028e8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002910:	4b27      	ldr	r3, [pc, #156]	; (80029b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	f003 0307 	and.w	r3, r3, #7
 8002918:	683a      	ldr	r2, [r7, #0]
 800291a:	429a      	cmp	r2, r3
 800291c:	d210      	bcs.n	8002940 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800291e:	4b24      	ldr	r3, [pc, #144]	; (80029b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f023 0207 	bic.w	r2, r3, #7
 8002926:	4922      	ldr	r1, [pc, #136]	; (80029b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	4313      	orrs	r3, r2
 800292c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800292e:	4b20      	ldr	r3, [pc, #128]	; (80029b0 <HAL_RCC_ClockConfig+0x1c0>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f003 0307 	and.w	r3, r3, #7
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	429a      	cmp	r2, r3
 800293a:	d001      	beq.n	8002940 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800293c:	2301      	movs	r3, #1
 800293e:	e032      	b.n	80029a6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f003 0304 	and.w	r3, r3, #4
 8002948:	2b00      	cmp	r3, #0
 800294a:	d008      	beq.n	800295e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800294c:	4b19      	ldr	r3, [pc, #100]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	4916      	ldr	r1, [pc, #88]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 800295a:	4313      	orrs	r3, r2
 800295c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f003 0308 	and.w	r3, r3, #8
 8002966:	2b00      	cmp	r3, #0
 8002968:	d009      	beq.n	800297e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800296a:	4b12      	ldr	r3, [pc, #72]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 800296c:	685b      	ldr	r3, [r3, #4]
 800296e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	691b      	ldr	r3, [r3, #16]
 8002976:	00db      	lsls	r3, r3, #3
 8002978:	490e      	ldr	r1, [pc, #56]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 800297a:	4313      	orrs	r3, r2
 800297c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800297e:	f000 f821 	bl	80029c4 <HAL_RCC_GetSysClockFreq>
 8002982:	4602      	mov	r2, r0
 8002984:	4b0b      	ldr	r3, [pc, #44]	; (80029b4 <HAL_RCC_ClockConfig+0x1c4>)
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	091b      	lsrs	r3, r3, #4
 800298a:	f003 030f 	and.w	r3, r3, #15
 800298e:	490a      	ldr	r1, [pc, #40]	; (80029b8 <HAL_RCC_ClockConfig+0x1c8>)
 8002990:	5ccb      	ldrb	r3, [r1, r3]
 8002992:	fa22 f303 	lsr.w	r3, r2, r3
 8002996:	4a09      	ldr	r2, [pc, #36]	; (80029bc <HAL_RCC_ClockConfig+0x1cc>)
 8002998:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800299a:	4b09      	ldr	r3, [pc, #36]	; (80029c0 <HAL_RCC_ClockConfig+0x1d0>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4618      	mov	r0, r3
 80029a0:	f7fe fea8 	bl	80016f4 <HAL_InitTick>

  return HAL_OK;
 80029a4:	2300      	movs	r3, #0
}
 80029a6:	4618      	mov	r0, r3
 80029a8:	3710      	adds	r7, #16
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bd80      	pop	{r7, pc}
 80029ae:	bf00      	nop
 80029b0:	40022000 	.word	0x40022000
 80029b4:	40021000 	.word	0x40021000
 80029b8:	080054e0 	.word	0x080054e0
 80029bc:	20000000 	.word	0x20000000
 80029c0:	20000004 	.word	0x20000004

080029c4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80029c4:	b480      	push	{r7}
 80029c6:	b087      	sub	sp, #28
 80029c8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80029ca:	2300      	movs	r3, #0
 80029cc:	60fb      	str	r3, [r7, #12]
 80029ce:	2300      	movs	r3, #0
 80029d0:	60bb      	str	r3, [r7, #8]
 80029d2:	2300      	movs	r3, #0
 80029d4:	617b      	str	r3, [r7, #20]
 80029d6:	2300      	movs	r3, #0
 80029d8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80029da:	2300      	movs	r3, #0
 80029dc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80029de:	4b1e      	ldr	r3, [pc, #120]	; (8002a58 <HAL_RCC_GetSysClockFreq+0x94>)
 80029e0:	685b      	ldr	r3, [r3, #4]
 80029e2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	f003 030c 	and.w	r3, r3, #12
 80029ea:	2b04      	cmp	r3, #4
 80029ec:	d002      	beq.n	80029f4 <HAL_RCC_GetSysClockFreq+0x30>
 80029ee:	2b08      	cmp	r3, #8
 80029f0:	d003      	beq.n	80029fa <HAL_RCC_GetSysClockFreq+0x36>
 80029f2:	e027      	b.n	8002a44 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80029f4:	4b19      	ldr	r3, [pc, #100]	; (8002a5c <HAL_RCC_GetSysClockFreq+0x98>)
 80029f6:	613b      	str	r3, [r7, #16]
      break;
 80029f8:	e027      	b.n	8002a4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	0c9b      	lsrs	r3, r3, #18
 80029fe:	f003 030f 	and.w	r3, r3, #15
 8002a02:	4a17      	ldr	r2, [pc, #92]	; (8002a60 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a04:	5cd3      	ldrb	r3, [r2, r3]
 8002a06:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d010      	beq.n	8002a34 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002a12:	4b11      	ldr	r3, [pc, #68]	; (8002a58 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a14:	685b      	ldr	r3, [r3, #4]
 8002a16:	0c5b      	lsrs	r3, r3, #17
 8002a18:	f003 0301 	and.w	r3, r3, #1
 8002a1c:	4a11      	ldr	r2, [pc, #68]	; (8002a64 <HAL_RCC_GetSysClockFreq+0xa0>)
 8002a1e:	5cd3      	ldrb	r3, [r2, r3]
 8002a20:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	4a0d      	ldr	r2, [pc, #52]	; (8002a5c <HAL_RCC_GetSysClockFreq+0x98>)
 8002a26:	fb03 f202 	mul.w	r2, r3, r2
 8002a2a:	68bb      	ldr	r3, [r7, #8]
 8002a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a30:	617b      	str	r3, [r7, #20]
 8002a32:	e004      	b.n	8002a3e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	4a0c      	ldr	r2, [pc, #48]	; (8002a68 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002a38:	fb02 f303 	mul.w	r3, r2, r3
 8002a3c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	613b      	str	r3, [r7, #16]
      break;
 8002a42:	e002      	b.n	8002a4a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002a44:	4b05      	ldr	r3, [pc, #20]	; (8002a5c <HAL_RCC_GetSysClockFreq+0x98>)
 8002a46:	613b      	str	r3, [r7, #16]
      break;
 8002a48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002a4a:	693b      	ldr	r3, [r7, #16]
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	371c      	adds	r7, #28
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bc80      	pop	{r7}
 8002a54:	4770      	bx	lr
 8002a56:	bf00      	nop
 8002a58:	40021000 	.word	0x40021000
 8002a5c:	007a1200 	.word	0x007a1200
 8002a60:	080054f8 	.word	0x080054f8
 8002a64:	08005508 	.word	0x08005508
 8002a68:	003d0900 	.word	0x003d0900

08002a6c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002a70:	4b02      	ldr	r3, [pc, #8]	; (8002a7c <HAL_RCC_GetHCLKFreq+0x10>)
 8002a72:	681b      	ldr	r3, [r3, #0]
}
 8002a74:	4618      	mov	r0, r3
 8002a76:	46bd      	mov	sp, r7
 8002a78:	bc80      	pop	{r7}
 8002a7a:	4770      	bx	lr
 8002a7c:	20000000 	.word	0x20000000

08002a80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002a80:	b580      	push	{r7, lr}
 8002a82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002a84:	f7ff fff2 	bl	8002a6c <HAL_RCC_GetHCLKFreq>
 8002a88:	4602      	mov	r2, r0
 8002a8a:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002a8c:	685b      	ldr	r3, [r3, #4]
 8002a8e:	0a1b      	lsrs	r3, r3, #8
 8002a90:	f003 0307 	and.w	r3, r3, #7
 8002a94:	4903      	ldr	r1, [pc, #12]	; (8002aa4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002a96:	5ccb      	ldrb	r3, [r1, r3]
 8002a98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	bd80      	pop	{r7, pc}
 8002aa0:	40021000 	.word	0x40021000
 8002aa4:	080054f0 	.word	0x080054f0

08002aa8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002aac:	f7ff ffde 	bl	8002a6c <HAL_RCC_GetHCLKFreq>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	4b05      	ldr	r3, [pc, #20]	; (8002ac8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002ab4:	685b      	ldr	r3, [r3, #4]
 8002ab6:	0adb      	lsrs	r3, r3, #11
 8002ab8:	f003 0307 	and.w	r3, r3, #7
 8002abc:	4903      	ldr	r1, [pc, #12]	; (8002acc <HAL_RCC_GetPCLK2Freq+0x24>)
 8002abe:	5ccb      	ldrb	r3, [r1, r3]
 8002ac0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002ac4:	4618      	mov	r0, r3
 8002ac6:	bd80      	pop	{r7, pc}
 8002ac8:	40021000 	.word	0x40021000
 8002acc:	080054f0 	.word	0x080054f0

08002ad0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002ad8:	4b0a      	ldr	r3, [pc, #40]	; (8002b04 <RCC_Delay+0x34>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4a0a      	ldr	r2, [pc, #40]	; (8002b08 <RCC_Delay+0x38>)
 8002ade:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae2:	0a5b      	lsrs	r3, r3, #9
 8002ae4:	687a      	ldr	r2, [r7, #4]
 8002ae6:	fb02 f303 	mul.w	r3, r2, r3
 8002aea:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002aec:	bf00      	nop
  }
  while (Delay --);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	1e5a      	subs	r2, r3, #1
 8002af2:	60fa      	str	r2, [r7, #12]
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d1f9      	bne.n	8002aec <RCC_Delay+0x1c>
}
 8002af8:	bf00      	nop
 8002afa:	bf00      	nop
 8002afc:	3714      	adds	r7, #20
 8002afe:	46bd      	mov	sp, r7
 8002b00:	bc80      	pop	{r7}
 8002b02:	4770      	bx	lr
 8002b04:	20000000 	.word	0x20000000
 8002b08:	10624dd3 	.word	0x10624dd3

08002b0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e041      	b.n	8002ba2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d106      	bne.n	8002b38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f7fe fc76 	bl	8001424 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2202      	movs	r2, #2
 8002b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681a      	ldr	r2, [r3, #0]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	3304      	adds	r3, #4
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4610      	mov	r0, r2
 8002b4c:	f000 fa74 	bl	8003038 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2201      	movs	r2, #1
 8002b54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2201      	movs	r2, #1
 8002b64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2201      	movs	r2, #1
 8002b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2201      	movs	r2, #1
 8002b8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2201      	movs	r2, #1
 8002b94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002ba0:	2300      	movs	r3, #0
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	3708      	adds	r7, #8
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bd80      	pop	{r7, pc}
	...

08002bac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002bac:	b480      	push	{r7}
 8002bae:	b085      	sub	sp, #20
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002bba:	b2db      	uxtb	r3, r3
 8002bbc:	2b01      	cmp	r3, #1
 8002bbe:	d001      	beq.n	8002bc4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e03a      	b.n	8002c3a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2202      	movs	r2, #2
 8002bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	68da      	ldr	r2, [r3, #12]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	f042 0201 	orr.w	r2, r2, #1
 8002bda:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a18      	ldr	r2, [pc, #96]	; (8002c44 <HAL_TIM_Base_Start_IT+0x98>)
 8002be2:	4293      	cmp	r3, r2
 8002be4:	d00e      	beq.n	8002c04 <HAL_TIM_Base_Start_IT+0x58>
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bee:	d009      	beq.n	8002c04 <HAL_TIM_Base_Start_IT+0x58>
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a14      	ldr	r2, [pc, #80]	; (8002c48 <HAL_TIM_Base_Start_IT+0x9c>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d004      	beq.n	8002c04 <HAL_TIM_Base_Start_IT+0x58>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	4a13      	ldr	r2, [pc, #76]	; (8002c4c <HAL_TIM_Base_Start_IT+0xa0>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d111      	bne.n	8002c28 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	689b      	ldr	r3, [r3, #8]
 8002c0a:	f003 0307 	and.w	r3, r3, #7
 8002c0e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	2b06      	cmp	r3, #6
 8002c14:	d010      	beq.n	8002c38 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	f042 0201 	orr.w	r2, r2, #1
 8002c24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c26:	e007      	b.n	8002c38 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f042 0201 	orr.w	r2, r2, #1
 8002c36:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c38:	2300      	movs	r3, #0
}
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	3714      	adds	r7, #20
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bc80      	pop	{r7}
 8002c42:	4770      	bx	lr
 8002c44:	40012c00 	.word	0x40012c00
 8002c48:	40000400 	.word	0x40000400
 8002c4c:	40000800 	.word	0x40000800

08002c50 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c50:	b580      	push	{r7, lr}
 8002c52:	b082      	sub	sp, #8
 8002c54:	af00      	add	r7, sp, #0
 8002c56:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	691b      	ldr	r3, [r3, #16]
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b02      	cmp	r3, #2
 8002c64:	d122      	bne.n	8002cac <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	68db      	ldr	r3, [r3, #12]
 8002c6c:	f003 0302 	and.w	r3, r3, #2
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d11b      	bne.n	8002cac <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f06f 0202 	mvn.w	r2, #2
 8002c7c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	699b      	ldr	r3, [r3, #24]
 8002c8a:	f003 0303 	and.w	r3, r3, #3
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d003      	beq.n	8002c9a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002c92:	6878      	ldr	r0, [r7, #4]
 8002c94:	f000 f9b4 	bl	8003000 <HAL_TIM_IC_CaptureCallback>
 8002c98:	e005      	b.n	8002ca6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002c9a:	6878      	ldr	r0, [r7, #4]
 8002c9c:	f000 f9a7 	bl	8002fee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f000 f9b6 	bl	8003012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	691b      	ldr	r3, [r3, #16]
 8002cb2:	f003 0304 	and.w	r3, r3, #4
 8002cb6:	2b04      	cmp	r3, #4
 8002cb8:	d122      	bne.n	8002d00 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	f003 0304 	and.w	r3, r3, #4
 8002cc4:	2b04      	cmp	r3, #4
 8002cc6:	d11b      	bne.n	8002d00 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	f06f 0204 	mvn.w	r2, #4
 8002cd0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	2202      	movs	r2, #2
 8002cd6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	699b      	ldr	r3, [r3, #24]
 8002cde:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d003      	beq.n	8002cee <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ce6:	6878      	ldr	r0, [r7, #4]
 8002ce8:	f000 f98a 	bl	8003000 <HAL_TIM_IC_CaptureCallback>
 8002cec:	e005      	b.n	8002cfa <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cee:	6878      	ldr	r0, [r7, #4]
 8002cf0:	f000 f97d 	bl	8002fee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f000 f98c 	bl	8003012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	691b      	ldr	r3, [r3, #16]
 8002d06:	f003 0308 	and.w	r3, r3, #8
 8002d0a:	2b08      	cmp	r3, #8
 8002d0c:	d122      	bne.n	8002d54 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	68db      	ldr	r3, [r3, #12]
 8002d14:	f003 0308 	and.w	r3, r3, #8
 8002d18:	2b08      	cmp	r3, #8
 8002d1a:	d11b      	bne.n	8002d54 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f06f 0208 	mvn.w	r2, #8
 8002d24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	2204      	movs	r2, #4
 8002d2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	69db      	ldr	r3, [r3, #28]
 8002d32:	f003 0303 	and.w	r3, r3, #3
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d003      	beq.n	8002d42 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d3a:	6878      	ldr	r0, [r7, #4]
 8002d3c:	f000 f960 	bl	8003000 <HAL_TIM_IC_CaptureCallback>
 8002d40:	e005      	b.n	8002d4e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d42:	6878      	ldr	r0, [r7, #4]
 8002d44:	f000 f953 	bl	8002fee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f000 f962 	bl	8003012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2200      	movs	r2, #0
 8002d52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	691b      	ldr	r3, [r3, #16]
 8002d5a:	f003 0310 	and.w	r3, r3, #16
 8002d5e:	2b10      	cmp	r3, #16
 8002d60:	d122      	bne.n	8002da8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	68db      	ldr	r3, [r3, #12]
 8002d68:	f003 0310 	and.w	r3, r3, #16
 8002d6c:	2b10      	cmp	r3, #16
 8002d6e:	d11b      	bne.n	8002da8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	f06f 0210 	mvn.w	r2, #16
 8002d78:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	2208      	movs	r2, #8
 8002d7e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d003      	beq.n	8002d96 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d8e:	6878      	ldr	r0, [r7, #4]
 8002d90:	f000 f936 	bl	8003000 <HAL_TIM_IC_CaptureCallback>
 8002d94:	e005      	b.n	8002da2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d96:	6878      	ldr	r0, [r7, #4]
 8002d98:	f000 f929 	bl	8002fee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d9c:	6878      	ldr	r0, [r7, #4]
 8002d9e:	f000 f938 	bl	8003012 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	691b      	ldr	r3, [r3, #16]
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b01      	cmp	r3, #1
 8002db4:	d10e      	bne.n	8002dd4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	68db      	ldr	r3, [r3, #12]
 8002dbc:	f003 0301 	and.w	r3, r3, #1
 8002dc0:	2b01      	cmp	r3, #1
 8002dc2:	d107      	bne.n	8002dd4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	f06f 0201 	mvn.w	r2, #1
 8002dcc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dce:	6878      	ldr	r0, [r7, #4]
 8002dd0:	f7fe f94c 	bl	800106c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	691b      	ldr	r3, [r3, #16]
 8002dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dde:	2b80      	cmp	r3, #128	; 0x80
 8002de0:	d10e      	bne.n	8002e00 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	68db      	ldr	r3, [r3, #12]
 8002de8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002dec:	2b80      	cmp	r3, #128	; 0x80
 8002dee:	d107      	bne.n	8002e00 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002df8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f000 fa7b 	bl	80032f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	691b      	ldr	r3, [r3, #16]
 8002e06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e0a:	2b40      	cmp	r3, #64	; 0x40
 8002e0c:	d10e      	bne.n	8002e2c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	68db      	ldr	r3, [r3, #12]
 8002e14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e18:	2b40      	cmp	r3, #64	; 0x40
 8002e1a:	d107      	bne.n	8002e2c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 f8fc 	bl	8003024 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	f003 0320 	and.w	r3, r3, #32
 8002e36:	2b20      	cmp	r3, #32
 8002e38:	d10e      	bne.n	8002e58 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	68db      	ldr	r3, [r3, #12]
 8002e40:	f003 0320 	and.w	r3, r3, #32
 8002e44:	2b20      	cmp	r3, #32
 8002e46:	d107      	bne.n	8002e58 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f06f 0220 	mvn.w	r2, #32
 8002e50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e52:	6878      	ldr	r0, [r7, #4]
 8002e54:	f000 fa46 	bl	80032e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e58:	bf00      	nop
 8002e5a:	3708      	adds	r7, #8
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bd80      	pop	{r7, pc}

08002e60 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b084      	sub	sp, #16
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
 8002e68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e6a:	2300      	movs	r3, #0
 8002e6c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e74:	2b01      	cmp	r3, #1
 8002e76:	d101      	bne.n	8002e7c <HAL_TIM_ConfigClockSource+0x1c>
 8002e78:	2302      	movs	r3, #2
 8002e7a:	e0b4      	b.n	8002fe6 <HAL_TIM_ConfigClockSource+0x186>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2201      	movs	r2, #1
 8002e80:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	2202      	movs	r2, #2
 8002e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e9a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e9c:	68bb      	ldr	r3, [r7, #8]
 8002e9e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ea2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	68ba      	ldr	r2, [r7, #8]
 8002eaa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002eb4:	d03e      	beq.n	8002f34 <HAL_TIM_ConfigClockSource+0xd4>
 8002eb6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002eba:	f200 8087 	bhi.w	8002fcc <HAL_TIM_ConfigClockSource+0x16c>
 8002ebe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ec2:	f000 8086 	beq.w	8002fd2 <HAL_TIM_ConfigClockSource+0x172>
 8002ec6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eca:	d87f      	bhi.n	8002fcc <HAL_TIM_ConfigClockSource+0x16c>
 8002ecc:	2b70      	cmp	r3, #112	; 0x70
 8002ece:	d01a      	beq.n	8002f06 <HAL_TIM_ConfigClockSource+0xa6>
 8002ed0:	2b70      	cmp	r3, #112	; 0x70
 8002ed2:	d87b      	bhi.n	8002fcc <HAL_TIM_ConfigClockSource+0x16c>
 8002ed4:	2b60      	cmp	r3, #96	; 0x60
 8002ed6:	d050      	beq.n	8002f7a <HAL_TIM_ConfigClockSource+0x11a>
 8002ed8:	2b60      	cmp	r3, #96	; 0x60
 8002eda:	d877      	bhi.n	8002fcc <HAL_TIM_ConfigClockSource+0x16c>
 8002edc:	2b50      	cmp	r3, #80	; 0x50
 8002ede:	d03c      	beq.n	8002f5a <HAL_TIM_ConfigClockSource+0xfa>
 8002ee0:	2b50      	cmp	r3, #80	; 0x50
 8002ee2:	d873      	bhi.n	8002fcc <HAL_TIM_ConfigClockSource+0x16c>
 8002ee4:	2b40      	cmp	r3, #64	; 0x40
 8002ee6:	d058      	beq.n	8002f9a <HAL_TIM_ConfigClockSource+0x13a>
 8002ee8:	2b40      	cmp	r3, #64	; 0x40
 8002eea:	d86f      	bhi.n	8002fcc <HAL_TIM_ConfigClockSource+0x16c>
 8002eec:	2b30      	cmp	r3, #48	; 0x30
 8002eee:	d064      	beq.n	8002fba <HAL_TIM_ConfigClockSource+0x15a>
 8002ef0:	2b30      	cmp	r3, #48	; 0x30
 8002ef2:	d86b      	bhi.n	8002fcc <HAL_TIM_ConfigClockSource+0x16c>
 8002ef4:	2b20      	cmp	r3, #32
 8002ef6:	d060      	beq.n	8002fba <HAL_TIM_ConfigClockSource+0x15a>
 8002ef8:	2b20      	cmp	r3, #32
 8002efa:	d867      	bhi.n	8002fcc <HAL_TIM_ConfigClockSource+0x16c>
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d05c      	beq.n	8002fba <HAL_TIM_ConfigClockSource+0x15a>
 8002f00:	2b10      	cmp	r3, #16
 8002f02:	d05a      	beq.n	8002fba <HAL_TIM_ConfigClockSource+0x15a>
 8002f04:	e062      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f16:	f000 f968 	bl	80031ea <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	681b      	ldr	r3, [r3, #0]
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f22:	68bb      	ldr	r3, [r7, #8]
 8002f24:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002f28:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	68ba      	ldr	r2, [r7, #8]
 8002f30:	609a      	str	r2, [r3, #8]
      break;
 8002f32:	e04f      	b.n	8002fd4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f44:	f000 f951 	bl	80031ea <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	689a      	ldr	r2, [r3, #8]
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f56:	609a      	str	r2, [r3, #8]
      break;
 8002f58:	e03c      	b.n	8002fd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f66:	461a      	mov	r2, r3
 8002f68:	f000 f8c8 	bl	80030fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	2150      	movs	r1, #80	; 0x50
 8002f72:	4618      	mov	r0, r3
 8002f74:	f000 f91f 	bl	80031b6 <TIM_ITRx_SetConfig>
      break;
 8002f78:	e02c      	b.n	8002fd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f86:	461a      	mov	r2, r3
 8002f88:	f000 f8e6 	bl	8003158 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	2160      	movs	r1, #96	; 0x60
 8002f92:	4618      	mov	r0, r3
 8002f94:	f000 f90f 	bl	80031b6 <TIM_ITRx_SetConfig>
      break;
 8002f98:	e01c      	b.n	8002fd4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f9e:	683b      	ldr	r3, [r7, #0]
 8002fa0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002fa6:	461a      	mov	r2, r3
 8002fa8:	f000 f8a8 	bl	80030fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	2140      	movs	r1, #64	; 0x40
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	f000 f8ff 	bl	80031b6 <TIM_ITRx_SetConfig>
      break;
 8002fb8:	e00c      	b.n	8002fd4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4619      	mov	r1, r3
 8002fc4:	4610      	mov	r0, r2
 8002fc6:	f000 f8f6 	bl	80031b6 <TIM_ITRx_SetConfig>
      break;
 8002fca:	e003      	b.n	8002fd4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	73fb      	strb	r3, [r7, #15]
      break;
 8002fd0:	e000      	b.n	8002fd4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002fd2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2201      	movs	r2, #1
 8002fd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	2200      	movs	r2, #0
 8002fe0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3710      	adds	r7, #16
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bd80      	pop	{r7, pc}

08002fee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fee:	b480      	push	{r7}
 8002ff0:	b083      	sub	sp, #12
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002ff6:	bf00      	nop
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr

08003000 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003008:	bf00      	nop
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	bc80      	pop	{r7}
 8003010:	4770      	bx	lr

08003012 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003012:	b480      	push	{r7}
 8003014:	b083      	sub	sp, #12
 8003016:	af00      	add	r7, sp, #0
 8003018:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800301a:	bf00      	nop
 800301c:	370c      	adds	r7, #12
 800301e:	46bd      	mov	sp, r7
 8003020:	bc80      	pop	{r7}
 8003022:	4770      	bx	lr

08003024 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003024:	b480      	push	{r7}
 8003026:	b083      	sub	sp, #12
 8003028:	af00      	add	r7, sp, #0
 800302a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800302c:	bf00      	nop
 800302e:	370c      	adds	r7, #12
 8003030:	46bd      	mov	sp, r7
 8003032:	bc80      	pop	{r7}
 8003034:	4770      	bx	lr
	...

08003038 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003038:	b480      	push	{r7}
 800303a:	b085      	sub	sp, #20
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
 8003040:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	4a29      	ldr	r2, [pc, #164]	; (80030f0 <TIM_Base_SetConfig+0xb8>)
 800304c:	4293      	cmp	r3, r2
 800304e:	d00b      	beq.n	8003068 <TIM_Base_SetConfig+0x30>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003056:	d007      	beq.n	8003068 <TIM_Base_SetConfig+0x30>
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	4a26      	ldr	r2, [pc, #152]	; (80030f4 <TIM_Base_SetConfig+0xbc>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d003      	beq.n	8003068 <TIM_Base_SetConfig+0x30>
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	4a25      	ldr	r2, [pc, #148]	; (80030f8 <TIM_Base_SetConfig+0xc0>)
 8003064:	4293      	cmp	r3, r2
 8003066:	d108      	bne.n	800307a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800306e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	685b      	ldr	r3, [r3, #4]
 8003074:	68fa      	ldr	r2, [r7, #12]
 8003076:	4313      	orrs	r3, r2
 8003078:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a1c      	ldr	r2, [pc, #112]	; (80030f0 <TIM_Base_SetConfig+0xb8>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d00b      	beq.n	800309a <TIM_Base_SetConfig+0x62>
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003088:	d007      	beq.n	800309a <TIM_Base_SetConfig+0x62>
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	4a19      	ldr	r2, [pc, #100]	; (80030f4 <TIM_Base_SetConfig+0xbc>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d003      	beq.n	800309a <TIM_Base_SetConfig+0x62>
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	4a18      	ldr	r2, [pc, #96]	; (80030f8 <TIM_Base_SetConfig+0xc0>)
 8003096:	4293      	cmp	r3, r2
 8003098:	d108      	bne.n	80030ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80030a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030a2:	683b      	ldr	r3, [r7, #0]
 80030a4:	68db      	ldr	r3, [r3, #12]
 80030a6:	68fa      	ldr	r2, [r7, #12]
 80030a8:	4313      	orrs	r3, r2
 80030aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	695b      	ldr	r3, [r3, #20]
 80030b6:	4313      	orrs	r3, r2
 80030b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	68fa      	ldr	r2, [r7, #12]
 80030be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	689a      	ldr	r2, [r3, #8]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	4a07      	ldr	r2, [pc, #28]	; (80030f0 <TIM_Base_SetConfig+0xb8>)
 80030d4:	4293      	cmp	r3, r2
 80030d6:	d103      	bne.n	80030e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030d8:	683b      	ldr	r3, [r7, #0]
 80030da:	691a      	ldr	r2, [r3, #16]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2201      	movs	r2, #1
 80030e4:	615a      	str	r2, [r3, #20]
}
 80030e6:	bf00      	nop
 80030e8:	3714      	adds	r7, #20
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr
 80030f0:	40012c00 	.word	0x40012c00
 80030f4:	40000400 	.word	0x40000400
 80030f8:	40000800 	.word	0x40000800

080030fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b087      	sub	sp, #28
 8003100:	af00      	add	r7, sp, #0
 8003102:	60f8      	str	r0, [r7, #12]
 8003104:	60b9      	str	r1, [r7, #8]
 8003106:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	6a1b      	ldr	r3, [r3, #32]
 800310c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800310e:	68fb      	ldr	r3, [r7, #12]
 8003110:	6a1b      	ldr	r3, [r3, #32]
 8003112:	f023 0201 	bic.w	r2, r3, #1
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003126:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	011b      	lsls	r3, r3, #4
 800312c:	693a      	ldr	r2, [r7, #16]
 800312e:	4313      	orrs	r3, r2
 8003130:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003132:	697b      	ldr	r3, [r7, #20]
 8003134:	f023 030a 	bic.w	r3, r3, #10
 8003138:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800313a:	697a      	ldr	r2, [r7, #20]
 800313c:	68bb      	ldr	r3, [r7, #8]
 800313e:	4313      	orrs	r3, r2
 8003140:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	693a      	ldr	r2, [r7, #16]
 8003146:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	697a      	ldr	r2, [r7, #20]
 800314c:	621a      	str	r2, [r3, #32]
}
 800314e:	bf00      	nop
 8003150:	371c      	adds	r7, #28
 8003152:	46bd      	mov	sp, r7
 8003154:	bc80      	pop	{r7}
 8003156:	4770      	bx	lr

08003158 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003158:	b480      	push	{r7}
 800315a:	b087      	sub	sp, #28
 800315c:	af00      	add	r7, sp, #0
 800315e:	60f8      	str	r0, [r7, #12]
 8003160:	60b9      	str	r1, [r7, #8]
 8003162:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	6a1b      	ldr	r3, [r3, #32]
 8003168:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800316a:	68fb      	ldr	r3, [r7, #12]
 800316c:	6a1b      	ldr	r3, [r3, #32]
 800316e:	f023 0210 	bic.w	r2, r3, #16
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	699b      	ldr	r3, [r3, #24]
 800317a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800317c:	693b      	ldr	r3, [r7, #16]
 800317e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003182:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	031b      	lsls	r3, r3, #12
 8003188:	693a      	ldr	r2, [r7, #16]
 800318a:	4313      	orrs	r3, r2
 800318c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800318e:	697b      	ldr	r3, [r7, #20]
 8003190:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003194:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	011b      	lsls	r3, r3, #4
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	4313      	orrs	r3, r2
 800319e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	697a      	ldr	r2, [r7, #20]
 80031aa:	621a      	str	r2, [r3, #32]
}
 80031ac:	bf00      	nop
 80031ae:	371c      	adds	r7, #28
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bc80      	pop	{r7}
 80031b4:	4770      	bx	lr

080031b6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80031b6:	b480      	push	{r7}
 80031b8:	b085      	sub	sp, #20
 80031ba:	af00      	add	r7, sp, #0
 80031bc:	6078      	str	r0, [r7, #4]
 80031be:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031cc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031ce:	683a      	ldr	r2, [r7, #0]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	4313      	orrs	r3, r2
 80031d4:	f043 0307 	orr.w	r3, r3, #7
 80031d8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	68fa      	ldr	r2, [r7, #12]
 80031de:	609a      	str	r2, [r3, #8]
}
 80031e0:	bf00      	nop
 80031e2:	3714      	adds	r7, #20
 80031e4:	46bd      	mov	sp, r7
 80031e6:	bc80      	pop	{r7}
 80031e8:	4770      	bx	lr

080031ea <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80031ea:	b480      	push	{r7}
 80031ec:	b087      	sub	sp, #28
 80031ee:	af00      	add	r7, sp, #0
 80031f0:	60f8      	str	r0, [r7, #12]
 80031f2:	60b9      	str	r1, [r7, #8]
 80031f4:	607a      	str	r2, [r7, #4]
 80031f6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	689b      	ldr	r3, [r3, #8]
 80031fc:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003204:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003206:	683b      	ldr	r3, [r7, #0]
 8003208:	021a      	lsls	r2, r3, #8
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	431a      	orrs	r2, r3
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	4313      	orrs	r3, r2
 8003212:	697a      	ldr	r2, [r7, #20]
 8003214:	4313      	orrs	r3, r2
 8003216:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	697a      	ldr	r2, [r7, #20]
 800321c:	609a      	str	r2, [r3, #8]
}
 800321e:	bf00      	nop
 8003220:	371c      	adds	r7, #28
 8003222:	46bd      	mov	sp, r7
 8003224:	bc80      	pop	{r7}
 8003226:	4770      	bx	lr

08003228 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003228:	b480      	push	{r7}
 800322a:	b085      	sub	sp, #20
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003238:	2b01      	cmp	r3, #1
 800323a:	d101      	bne.n	8003240 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800323c:	2302      	movs	r3, #2
 800323e:	e046      	b.n	80032ce <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2202      	movs	r2, #2
 800324c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003266:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003268:	683b      	ldr	r3, [r7, #0]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	4313      	orrs	r3, r2
 8003270:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	68fa      	ldr	r2, [r7, #12]
 8003278:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a16      	ldr	r2, [pc, #88]	; (80032d8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d00e      	beq.n	80032a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800328c:	d009      	beq.n	80032a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a12      	ldr	r2, [pc, #72]	; (80032dc <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8003294:	4293      	cmp	r3, r2
 8003296:	d004      	beq.n	80032a2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4a10      	ldr	r2, [pc, #64]	; (80032e0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800329e:	4293      	cmp	r3, r2
 80032a0:	d10c      	bne.n	80032bc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80032a2:	68bb      	ldr	r3, [r7, #8]
 80032a4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80032a8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	68ba      	ldr	r2, [r7, #8]
 80032b0:	4313      	orrs	r3, r2
 80032b2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	68ba      	ldr	r2, [r7, #8]
 80032ba:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80032cc:	2300      	movs	r3, #0
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3714      	adds	r7, #20
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bc80      	pop	{r7}
 80032d6:	4770      	bx	lr
 80032d8:	40012c00 	.word	0x40012c00
 80032dc:	40000400 	.word	0x40000400
 80032e0:	40000800 	.word	0x40000800

080032e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80032e4:	b480      	push	{r7}
 80032e6:	b083      	sub	sp, #12
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80032ec:	bf00      	nop
 80032ee:	370c      	adds	r7, #12
 80032f0:	46bd      	mov	sp, r7
 80032f2:	bc80      	pop	{r7}
 80032f4:	4770      	bx	lr

080032f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80032f6:	b480      	push	{r7}
 80032f8:	b083      	sub	sp, #12
 80032fa:	af00      	add	r7, sp, #0
 80032fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80032fe:	bf00      	nop
 8003300:	370c      	adds	r7, #12
 8003302:	46bd      	mov	sp, r7
 8003304:	bc80      	pop	{r7}
 8003306:	4770      	bx	lr

08003308 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003308:	b580      	push	{r7, lr}
 800330a:	b082      	sub	sp, #8
 800330c:	af00      	add	r7, sp, #0
 800330e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	2b00      	cmp	r3, #0
 8003314:	d101      	bne.n	800331a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e042      	b.n	80033a0 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003320:	b2db      	uxtb	r3, r3
 8003322:	2b00      	cmp	r3, #0
 8003324:	d106      	bne.n	8003334 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2200      	movs	r2, #0
 800332a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f7fe f90c 	bl	800154c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	2224      	movs	r2, #36	; 0x24
 8003338:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	68da      	ldr	r2, [r3, #12]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800334a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800334c:	6878      	ldr	r0, [r7, #4]
 800334e:	f000 fdc5 	bl	8003edc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	691a      	ldr	r2, [r3, #16]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003360:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	695a      	ldr	r2, [r3, #20]
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	681b      	ldr	r3, [r3, #0]
 800336c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003370:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	68da      	ldr	r2, [r3, #12]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003380:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2200      	movs	r2, #0
 8003386:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	2220      	movs	r2, #32
 800338c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	2220      	movs	r2, #32
 8003394:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	2200      	movs	r2, #0
 800339c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800339e:	2300      	movs	r3, #0
}
 80033a0:	4618      	mov	r0, r3
 80033a2:	3708      	adds	r7, #8
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b08a      	sub	sp, #40	; 0x28
 80033ac:	af02      	add	r7, sp, #8
 80033ae:	60f8      	str	r0, [r7, #12]
 80033b0:	60b9      	str	r1, [r7, #8]
 80033b2:	603b      	str	r3, [r7, #0]
 80033b4:	4613      	mov	r3, r2
 80033b6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80033b8:	2300      	movs	r3, #0
 80033ba:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b20      	cmp	r3, #32
 80033c6:	d16d      	bne.n	80034a4 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 80033c8:	68bb      	ldr	r3, [r7, #8]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d002      	beq.n	80033d4 <HAL_UART_Transmit+0x2c>
 80033ce:	88fb      	ldrh	r3, [r7, #6]
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d101      	bne.n	80033d8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80033d4:	2301      	movs	r3, #1
 80033d6:	e066      	b.n	80034a6 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2221      	movs	r2, #33	; 0x21
 80033e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033e6:	f7fe f9c7 	bl	8001778 <HAL_GetTick>
 80033ea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	88fa      	ldrh	r2, [r7, #6]
 80033f0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	88fa      	ldrh	r2, [r7, #6]
 80033f6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	689b      	ldr	r3, [r3, #8]
 80033fc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003400:	d108      	bne.n	8003414 <HAL_UART_Transmit+0x6c>
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	691b      	ldr	r3, [r3, #16]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d104      	bne.n	8003414 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800340a:	2300      	movs	r3, #0
 800340c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800340e:	68bb      	ldr	r3, [r7, #8]
 8003410:	61bb      	str	r3, [r7, #24]
 8003412:	e003      	b.n	800341c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003418:	2300      	movs	r3, #0
 800341a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800341c:	e02a      	b.n	8003474 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	9300      	str	r3, [sp, #0]
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	2200      	movs	r2, #0
 8003426:	2180      	movs	r1, #128	; 0x80
 8003428:	68f8      	ldr	r0, [r7, #12]
 800342a:	f000 fb14 	bl	8003a56 <UART_WaitOnFlagUntilTimeout>
 800342e:	4603      	mov	r3, r0
 8003430:	2b00      	cmp	r3, #0
 8003432:	d001      	beq.n	8003438 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8003434:	2303      	movs	r3, #3
 8003436:	e036      	b.n	80034a6 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	2b00      	cmp	r3, #0
 800343c:	d10b      	bne.n	8003456 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800343e:	69bb      	ldr	r3, [r7, #24]
 8003440:	881b      	ldrh	r3, [r3, #0]
 8003442:	461a      	mov	r2, r3
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800344c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800344e:	69bb      	ldr	r3, [r7, #24]
 8003450:	3302      	adds	r3, #2
 8003452:	61bb      	str	r3, [r7, #24]
 8003454:	e007      	b.n	8003466 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003456:	69fb      	ldr	r3, [r7, #28]
 8003458:	781a      	ldrb	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003460:	69fb      	ldr	r3, [r7, #28]
 8003462:	3301      	adds	r3, #1
 8003464:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800346a:	b29b      	uxth	r3, r3
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003478:	b29b      	uxth	r3, r3
 800347a:	2b00      	cmp	r3, #0
 800347c:	d1cf      	bne.n	800341e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800347e:	683b      	ldr	r3, [r7, #0]
 8003480:	9300      	str	r3, [sp, #0]
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	2200      	movs	r2, #0
 8003486:	2140      	movs	r1, #64	; 0x40
 8003488:	68f8      	ldr	r0, [r7, #12]
 800348a:	f000 fae4 	bl	8003a56 <UART_WaitOnFlagUntilTimeout>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d001      	beq.n	8003498 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8003494:	2303      	movs	r3, #3
 8003496:	e006      	b.n	80034a6 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	2220      	movs	r2, #32
 800349c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80034a0:	2300      	movs	r3, #0
 80034a2:	e000      	b.n	80034a6 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80034a4:	2302      	movs	r3, #2
  }
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3720      	adds	r7, #32
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}

080034ae <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80034ae:	b580      	push	{r7, lr}
 80034b0:	b084      	sub	sp, #16
 80034b2:	af00      	add	r7, sp, #0
 80034b4:	60f8      	str	r0, [r7, #12]
 80034b6:	60b9      	str	r1, [r7, #8]
 80034b8:	4613      	mov	r3, r2
 80034ba:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80034c2:	b2db      	uxtb	r3, r3
 80034c4:	2b20      	cmp	r3, #32
 80034c6:	d112      	bne.n	80034ee <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80034c8:	68bb      	ldr	r3, [r7, #8]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d002      	beq.n	80034d4 <HAL_UART_Receive_IT+0x26>
 80034ce:	88fb      	ldrh	r3, [r7, #6]
 80034d0:	2b00      	cmp	r3, #0
 80034d2:	d101      	bne.n	80034d8 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80034d4:	2301      	movs	r3, #1
 80034d6:	e00b      	b.n	80034f0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	2200      	movs	r2, #0
 80034dc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80034de:	88fb      	ldrh	r3, [r7, #6]
 80034e0:	461a      	mov	r2, r3
 80034e2:	68b9      	ldr	r1, [r7, #8]
 80034e4:	68f8      	ldr	r0, [r7, #12]
 80034e6:	f000 fb24 	bl	8003b32 <UART_Start_Receive_IT>
 80034ea:	4603      	mov	r3, r0
 80034ec:	e000      	b.n	80034f0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80034ee:	2302      	movs	r3, #2
  }
}
 80034f0:	4618      	mov	r0, r3
 80034f2:	3710      	adds	r7, #16
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}

080034f8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80034f8:	b580      	push	{r7, lr}
 80034fa:	b0ba      	sub	sp, #232	; 0xe8
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	68db      	ldr	r3, [r3, #12]
 8003510:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	695b      	ldr	r3, [r3, #20]
 800351a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800351e:	2300      	movs	r3, #0
 8003520:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003524:	2300      	movs	r3, #0
 8003526:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800352a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800352e:	f003 030f 	and.w	r3, r3, #15
 8003532:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003536:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800353a:	2b00      	cmp	r3, #0
 800353c:	d10f      	bne.n	800355e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800353e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003542:	f003 0320 	and.w	r3, r3, #32
 8003546:	2b00      	cmp	r3, #0
 8003548:	d009      	beq.n	800355e <HAL_UART_IRQHandler+0x66>
 800354a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800354e:	f003 0320 	and.w	r3, r3, #32
 8003552:	2b00      	cmp	r3, #0
 8003554:	d003      	beq.n	800355e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003556:	6878      	ldr	r0, [r7, #4]
 8003558:	f000 fc01 	bl	8003d5e <UART_Receive_IT>
      return;
 800355c:	e25b      	b.n	8003a16 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800355e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003562:	2b00      	cmp	r3, #0
 8003564:	f000 80de 	beq.w	8003724 <HAL_UART_IRQHandler+0x22c>
 8003568:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800356c:	f003 0301 	and.w	r3, r3, #1
 8003570:	2b00      	cmp	r3, #0
 8003572:	d106      	bne.n	8003582 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003578:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800357c:	2b00      	cmp	r3, #0
 800357e:	f000 80d1 	beq.w	8003724 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003586:	f003 0301 	and.w	r3, r3, #1
 800358a:	2b00      	cmp	r3, #0
 800358c:	d00b      	beq.n	80035a6 <HAL_UART_IRQHandler+0xae>
 800358e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003592:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003596:	2b00      	cmp	r3, #0
 8003598:	d005      	beq.n	80035a6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800359e:	f043 0201 	orr.w	r2, r3, #1
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035aa:	f003 0304 	and.w	r3, r3, #4
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d00b      	beq.n	80035ca <HAL_UART_IRQHandler+0xd2>
 80035b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035b6:	f003 0301 	and.w	r3, r3, #1
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d005      	beq.n	80035ca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035c2:	f043 0202 	orr.w	r2, r3, #2
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80035ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035ce:	f003 0302 	and.w	r3, r3, #2
 80035d2:	2b00      	cmp	r3, #0
 80035d4:	d00b      	beq.n	80035ee <HAL_UART_IRQHandler+0xf6>
 80035d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80035da:	f003 0301 	and.w	r3, r3, #1
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d005      	beq.n	80035ee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035e6:	f043 0204 	orr.w	r2, r3, #4
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80035ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80035f2:	f003 0308 	and.w	r3, r3, #8
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d011      	beq.n	800361e <HAL_UART_IRQHandler+0x126>
 80035fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80035fe:	f003 0320 	and.w	r3, r3, #32
 8003602:	2b00      	cmp	r3, #0
 8003604:	d105      	bne.n	8003612 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003606:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800360a:	f003 0301 	and.w	r3, r3, #1
 800360e:	2b00      	cmp	r3, #0
 8003610:	d005      	beq.n	800361e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003616:	f043 0208 	orr.w	r2, r3, #8
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003622:	2b00      	cmp	r3, #0
 8003624:	f000 81f2 	beq.w	8003a0c <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800362c:	f003 0320 	and.w	r3, r3, #32
 8003630:	2b00      	cmp	r3, #0
 8003632:	d008      	beq.n	8003646 <HAL_UART_IRQHandler+0x14e>
 8003634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003638:	f003 0320 	and.w	r3, r3, #32
 800363c:	2b00      	cmp	r3, #0
 800363e:	d002      	beq.n	8003646 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f000 fb8c 	bl	8003d5e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	695b      	ldr	r3, [r3, #20]
 800364c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003650:	2b00      	cmp	r3, #0
 8003652:	bf14      	ite	ne
 8003654:	2301      	movne	r3, #1
 8003656:	2300      	moveq	r3, #0
 8003658:	b2db      	uxtb	r3, r3
 800365a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003662:	f003 0308 	and.w	r3, r3, #8
 8003666:	2b00      	cmp	r3, #0
 8003668:	d103      	bne.n	8003672 <HAL_UART_IRQHandler+0x17a>
 800366a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800366e:	2b00      	cmp	r3, #0
 8003670:	d04f      	beq.n	8003712 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f000 fa96 	bl	8003ba4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	695b      	ldr	r3, [r3, #20]
 800367e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003682:	2b00      	cmp	r3, #0
 8003684:	d041      	beq.n	800370a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	3314      	adds	r3, #20
 800368c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003690:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003694:	e853 3f00 	ldrex	r3, [r3]
 8003698:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800369c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80036a0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036a4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	3314      	adds	r3, #20
 80036ae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80036b2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80036b6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80036ba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80036be:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 80036c2:	e841 2300 	strex	r3, r2, [r1]
 80036c6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 80036ca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d1d9      	bne.n	8003686 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d013      	beq.n	8003702 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036de:	4a7e      	ldr	r2, [pc, #504]	; (80038d8 <HAL_UART_IRQHandler+0x3e0>)
 80036e0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7fe f9bc 	bl	8001a64 <HAL_DMA_Abort_IT>
 80036ec:	4603      	mov	r3, r0
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d016      	beq.n	8003720 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036f8:	687a      	ldr	r2, [r7, #4]
 80036fa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80036fc:	4610      	mov	r0, r2
 80036fe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003700:	e00e      	b.n	8003720 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f000 f993 	bl	8003a2e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003708:	e00a      	b.n	8003720 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800370a:	6878      	ldr	r0, [r7, #4]
 800370c:	f000 f98f 	bl	8003a2e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003710:	e006      	b.n	8003720 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003712:	6878      	ldr	r0, [r7, #4]
 8003714:	f000 f98b 	bl	8003a2e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 800371e:	e175      	b.n	8003a0c <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003720:	bf00      	nop
    return;
 8003722:	e173      	b.n	8003a0c <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003728:	2b01      	cmp	r3, #1
 800372a:	f040 814f 	bne.w	80039cc <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800372e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003732:	f003 0310 	and.w	r3, r3, #16
 8003736:	2b00      	cmp	r3, #0
 8003738:	f000 8148 	beq.w	80039cc <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800373c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003740:	f003 0310 	and.w	r3, r3, #16
 8003744:	2b00      	cmp	r3, #0
 8003746:	f000 8141 	beq.w	80039cc <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800374a:	2300      	movs	r3, #0
 800374c:	60bb      	str	r3, [r7, #8]
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	60bb      	str	r3, [r7, #8]
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800376a:	2b00      	cmp	r3, #0
 800376c:	f000 80b6 	beq.w	80038dc <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800377c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003780:	2b00      	cmp	r3, #0
 8003782:	f000 8145 	beq.w	8003a10 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800378a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800378e:	429a      	cmp	r2, r3
 8003790:	f080 813e 	bcs.w	8003a10 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800379a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037a0:	699b      	ldr	r3, [r3, #24]
 80037a2:	2b20      	cmp	r3, #32
 80037a4:	f000 8088 	beq.w	80038b8 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	330c      	adds	r3, #12
 80037ae:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037b2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80037b6:	e853 3f00 	ldrex	r3, [r3]
 80037ba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 80037be:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80037c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80037c6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	330c      	adds	r3, #12
 80037d0:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 80037d4:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80037d8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037dc:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 80037e0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80037e4:	e841 2300 	strex	r3, r2, [r1]
 80037e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 80037ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d1d9      	bne.n	80037a8 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	3314      	adds	r3, #20
 80037fa:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037fc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80037fe:	e853 3f00 	ldrex	r3, [r3]
 8003802:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003804:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003806:	f023 0301 	bic.w	r3, r3, #1
 800380a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	3314      	adds	r3, #20
 8003814:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003818:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800381c:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800381e:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003820:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003824:	e841 2300 	strex	r3, r2, [r1]
 8003828:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800382a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800382c:	2b00      	cmp	r3, #0
 800382e:	d1e1      	bne.n	80037f4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	3314      	adds	r3, #20
 8003836:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003838:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800383a:	e853 3f00 	ldrex	r3, [r3]
 800383e:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003840:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003842:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003846:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	3314      	adds	r3, #20
 8003850:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003854:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003856:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003858:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800385a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800385c:	e841 2300 	strex	r3, r2, [r1]
 8003860:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003862:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1e3      	bne.n	8003830 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2220      	movs	r2, #32
 800386c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2200      	movs	r2, #0
 8003874:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	330c      	adds	r3, #12
 800387c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800387e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003880:	e853 3f00 	ldrex	r3, [r3]
 8003884:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003886:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003888:	f023 0310 	bic.w	r3, r3, #16
 800388c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	330c      	adds	r3, #12
 8003896:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800389a:	65ba      	str	r2, [r7, #88]	; 0x58
 800389c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800389e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80038a0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80038a2:	e841 2300 	strex	r3, r2, [r1]
 80038a6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80038a8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1e3      	bne.n	8003876 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80038b2:	4618      	mov	r0, r3
 80038b4:	f7fe f89b 	bl	80019ee <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2202      	movs	r2, #2
 80038bc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038c6:	b29b      	uxth	r3, r3
 80038c8:	1ad3      	subs	r3, r2, r3
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	4619      	mov	r1, r3
 80038ce:	6878      	ldr	r0, [r7, #4]
 80038d0:	f000 f8b6 	bl	8003a40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80038d4:	e09c      	b.n	8003a10 <HAL_UART_IRQHandler+0x518>
 80038d6:	bf00      	nop
 80038d8:	08003c69 	.word	0x08003c69
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038e4:	b29b      	uxth	r3, r3
 80038e6:	1ad3      	subs	r3, r2, r3
 80038e8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80038f0:	b29b      	uxth	r3, r3
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	f000 808e 	beq.w	8003a14 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80038f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	f000 8089 	beq.w	8003a14 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	330c      	adds	r3, #12
 8003908:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800390a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800390c:	e853 3f00 	ldrex	r3, [r3]
 8003910:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003912:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003914:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003918:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	330c      	adds	r3, #12
 8003922:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003926:	647a      	str	r2, [r7, #68]	; 0x44
 8003928:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800392a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800392c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800392e:	e841 2300 	strex	r3, r2, [r1]
 8003932:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003934:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1e3      	bne.n	8003902 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	3314      	adds	r3, #20
 8003940:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003944:	e853 3f00 	ldrex	r3, [r3]
 8003948:	623b      	str	r3, [r7, #32]
   return(result);
 800394a:	6a3b      	ldr	r3, [r7, #32]
 800394c:	f023 0301 	bic.w	r3, r3, #1
 8003950:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	3314      	adds	r3, #20
 800395a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800395e:	633a      	str	r2, [r7, #48]	; 0x30
 8003960:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003962:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003964:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003966:	e841 2300 	strex	r3, r2, [r1]
 800396a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800396c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800396e:	2b00      	cmp	r3, #0
 8003970:	d1e3      	bne.n	800393a <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2220      	movs	r2, #32
 8003976:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2200      	movs	r2, #0
 800397e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	330c      	adds	r3, #12
 8003986:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	e853 3f00 	ldrex	r3, [r3]
 800398e:	60fb      	str	r3, [r7, #12]
   return(result);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f023 0310 	bic.w	r3, r3, #16
 8003996:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	330c      	adds	r3, #12
 80039a0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80039a4:	61fa      	str	r2, [r7, #28]
 80039a6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80039a8:	69b9      	ldr	r1, [r7, #24]
 80039aa:	69fa      	ldr	r2, [r7, #28]
 80039ac:	e841 2300 	strex	r3, r2, [r1]
 80039b0:	617b      	str	r3, [r7, #20]
   return(result);
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d1e3      	bne.n	8003980 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2202      	movs	r2, #2
 80039bc:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80039be:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80039c2:	4619      	mov	r1, r3
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f000 f83b 	bl	8003a40 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80039ca:	e023      	b.n	8003a14 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80039cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d009      	beq.n	80039ec <HAL_UART_IRQHandler+0x4f4>
 80039d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d003      	beq.n	80039ec <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 80039e4:	6878      	ldr	r0, [r7, #4]
 80039e6:	f000 f953 	bl	8003c90 <UART_Transmit_IT>
    return;
 80039ea:	e014      	b.n	8003a16 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80039ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80039f0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d00e      	beq.n	8003a16 <HAL_UART_IRQHandler+0x51e>
 80039f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80039fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d008      	beq.n	8003a16 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f000 f992 	bl	8003d2e <UART_EndTransmit_IT>
    return;
 8003a0a:	e004      	b.n	8003a16 <HAL_UART_IRQHandler+0x51e>
    return;
 8003a0c:	bf00      	nop
 8003a0e:	e002      	b.n	8003a16 <HAL_UART_IRQHandler+0x51e>
      return;
 8003a10:	bf00      	nop
 8003a12:	e000      	b.n	8003a16 <HAL_UART_IRQHandler+0x51e>
      return;
 8003a14:	bf00      	nop
  }
}
 8003a16:	37e8      	adds	r7, #232	; 0xe8
 8003a18:	46bd      	mov	sp, r7
 8003a1a:	bd80      	pop	{r7, pc}

08003a1c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003a24:	bf00      	nop
 8003a26:	370c      	adds	r7, #12
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bc80      	pop	{r7}
 8003a2c:	4770      	bx	lr

08003a2e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003a2e:	b480      	push	{r7}
 8003a30:	b083      	sub	sp, #12
 8003a32:	af00      	add	r7, sp, #0
 8003a34:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003a36:	bf00      	nop
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	bc80      	pop	{r7}
 8003a3e:	4770      	bx	lr

08003a40 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003a40:	b480      	push	{r7}
 8003a42:	b083      	sub	sp, #12
 8003a44:	af00      	add	r7, sp, #0
 8003a46:	6078      	str	r0, [r7, #4]
 8003a48:	460b      	mov	r3, r1
 8003a4a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	bc80      	pop	{r7}
 8003a54:	4770      	bx	lr

08003a56 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003a56:	b580      	push	{r7, lr}
 8003a58:	b090      	sub	sp, #64	; 0x40
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	60f8      	str	r0, [r7, #12]
 8003a5e:	60b9      	str	r1, [r7, #8]
 8003a60:	603b      	str	r3, [r7, #0]
 8003a62:	4613      	mov	r3, r2
 8003a64:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003a66:	e050      	b.n	8003b0a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a68:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a6e:	d04c      	beq.n	8003b0a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003a70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d007      	beq.n	8003a86 <UART_WaitOnFlagUntilTimeout+0x30>
 8003a76:	f7fd fe7f 	bl	8001778 <HAL_GetTick>
 8003a7a:	4602      	mov	r2, r0
 8003a7c:	683b      	ldr	r3, [r7, #0]
 8003a7e:	1ad3      	subs	r3, r2, r3
 8003a80:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003a82:	429a      	cmp	r2, r3
 8003a84:	d241      	bcs.n	8003b0a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	330c      	adds	r3, #12
 8003a8c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003a90:	e853 3f00 	ldrex	r3, [r3]
 8003a94:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a98:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003a9c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	330c      	adds	r3, #12
 8003aa4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003aa6:	637a      	str	r2, [r7, #52]	; 0x34
 8003aa8:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aaa:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8003aac:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003aae:	e841 2300 	strex	r3, r2, [r1]
 8003ab2:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8003ab4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1e5      	bne.n	8003a86 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	3314      	adds	r3, #20
 8003ac0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	e853 3f00 	ldrex	r3, [r3]
 8003ac8:	613b      	str	r3, [r7, #16]
   return(result);
 8003aca:	693b      	ldr	r3, [r7, #16]
 8003acc:	f023 0301 	bic.w	r3, r3, #1
 8003ad0:	63bb      	str	r3, [r7, #56]	; 0x38
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	3314      	adds	r3, #20
 8003ad8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ada:	623a      	str	r2, [r7, #32]
 8003adc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ade:	69f9      	ldr	r1, [r7, #28]
 8003ae0:	6a3a      	ldr	r2, [r7, #32]
 8003ae2:	e841 2300 	strex	r3, r2, [r1]
 8003ae6:	61bb      	str	r3, [r7, #24]
   return(result);
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d1e5      	bne.n	8003aba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2220      	movs	r2, #32
 8003af2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2220      	movs	r2, #32
 8003afa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	2200      	movs	r2, #0
 8003b02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 8003b06:	2303      	movs	r3, #3
 8003b08:	e00f      	b.n	8003b2a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	681a      	ldr	r2, [r3, #0]
 8003b10:	68bb      	ldr	r3, [r7, #8]
 8003b12:	4013      	ands	r3, r2
 8003b14:	68ba      	ldr	r2, [r7, #8]
 8003b16:	429a      	cmp	r2, r3
 8003b18:	bf0c      	ite	eq
 8003b1a:	2301      	moveq	r3, #1
 8003b1c:	2300      	movne	r3, #0
 8003b1e:	b2db      	uxtb	r3, r3
 8003b20:	461a      	mov	r2, r3
 8003b22:	79fb      	ldrb	r3, [r7, #7]
 8003b24:	429a      	cmp	r2, r3
 8003b26:	d09f      	beq.n	8003a68 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b28:	2300      	movs	r3, #0
}
 8003b2a:	4618      	mov	r0, r3
 8003b2c:	3740      	adds	r7, #64	; 0x40
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	bd80      	pop	{r7, pc}

08003b32 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003b32:	b480      	push	{r7}
 8003b34:	b085      	sub	sp, #20
 8003b36:	af00      	add	r7, sp, #0
 8003b38:	60f8      	str	r0, [r7, #12]
 8003b3a:	60b9      	str	r1, [r7, #8]
 8003b3c:	4613      	mov	r3, r2
 8003b3e:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	68ba      	ldr	r2, [r7, #8]
 8003b44:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	88fa      	ldrh	r2, [r7, #6]
 8003b4a:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	88fa      	ldrh	r2, [r7, #6]
 8003b50:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	2200      	movs	r2, #0
 8003b56:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	2222      	movs	r2, #34	; 0x22
 8003b5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	691b      	ldr	r3, [r3, #16]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d007      	beq.n	8003b78 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68da      	ldr	r2, [r3, #12]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003b76:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	695a      	ldr	r2, [r3, #20]
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	f042 0201 	orr.w	r2, r2, #1
 8003b86:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	68da      	ldr	r2, [r3, #12]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f042 0220 	orr.w	r2, r2, #32
 8003b96:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8003b98:	2300      	movs	r3, #0
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3714      	adds	r7, #20
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bc80      	pop	{r7}
 8003ba2:	4770      	bx	lr

08003ba4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b095      	sub	sp, #84	; 0x54
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	330c      	adds	r3, #12
 8003bb2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bb6:	e853 3f00 	ldrex	r3, [r3]
 8003bba:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8003bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bbe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003bc2:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	330c      	adds	r3, #12
 8003bca:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003bcc:	643a      	str	r2, [r7, #64]	; 0x40
 8003bce:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bd0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8003bd2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003bd4:	e841 2300 	strex	r3, r2, [r1]
 8003bd8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8003bda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d1e5      	bne.n	8003bac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	3314      	adds	r3, #20
 8003be6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be8:	6a3b      	ldr	r3, [r7, #32]
 8003bea:	e853 3f00 	ldrex	r3, [r3]
 8003bee:	61fb      	str	r3, [r7, #28]
   return(result);
 8003bf0:	69fb      	ldr	r3, [r7, #28]
 8003bf2:	f023 0301 	bic.w	r3, r3, #1
 8003bf6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	3314      	adds	r3, #20
 8003bfe:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003c00:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003c02:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c04:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003c06:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003c08:	e841 2300 	strex	r3, r2, [r1]
 8003c0c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003c0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d1e5      	bne.n	8003be0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d119      	bne.n	8003c50 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	330c      	adds	r3, #12
 8003c22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	e853 3f00 	ldrex	r3, [r3]
 8003c2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	f023 0310 	bic.w	r3, r3, #16
 8003c32:	647b      	str	r3, [r7, #68]	; 0x44
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	330c      	adds	r3, #12
 8003c3a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003c3c:	61ba      	str	r2, [r7, #24]
 8003c3e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c40:	6979      	ldr	r1, [r7, #20]
 8003c42:	69ba      	ldr	r2, [r7, #24]
 8003c44:	e841 2300 	strex	r3, r2, [r1]
 8003c48:	613b      	str	r3, [r7, #16]
   return(result);
 8003c4a:	693b      	ldr	r3, [r7, #16]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d1e5      	bne.n	8003c1c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	2220      	movs	r2, #32
 8003c54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8003c5e:	bf00      	nop
 8003c60:	3754      	adds	r7, #84	; 0x54
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bc80      	pop	{r7}
 8003c66:	4770      	bx	lr

08003c68 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003c68:	b580      	push	{r7, lr}
 8003c6a:	b084      	sub	sp, #16
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c74:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2200      	movs	r2, #0
 8003c80:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f7ff fed3 	bl	8003a2e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003c88:	bf00      	nop
 8003c8a:	3710      	adds	r7, #16
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	bd80      	pop	{r7, pc}

08003c90 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8003c90:	b480      	push	{r7}
 8003c92:	b085      	sub	sp, #20
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c9e:	b2db      	uxtb	r3, r3
 8003ca0:	2b21      	cmp	r3, #33	; 0x21
 8003ca2:	d13e      	bne.n	8003d22 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003cac:	d114      	bne.n	8003cd8 <UART_Transmit_IT+0x48>
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	691b      	ldr	r3, [r3, #16]
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d110      	bne.n	8003cd8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	6a1b      	ldr	r3, [r3, #32]
 8003cba:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	881b      	ldrh	r3, [r3, #0]
 8003cc0:	461a      	mov	r2, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003cca:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a1b      	ldr	r3, [r3, #32]
 8003cd0:	1c9a      	adds	r2, r3, #2
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	621a      	str	r2, [r3, #32]
 8003cd6:	e008      	b.n	8003cea <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6a1b      	ldr	r3, [r3, #32]
 8003cdc:	1c59      	adds	r1, r3, #1
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	6211      	str	r1, [r2, #32]
 8003ce2:	781a      	ldrb	r2, [r3, #0]
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	3b01      	subs	r3, #1
 8003cf2:	b29b      	uxth	r3, r3
 8003cf4:	687a      	ldr	r2, [r7, #4]
 8003cf6:	4619      	mov	r1, r3
 8003cf8:	84d1      	strh	r1, [r2, #38]	; 0x26
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d10f      	bne.n	8003d1e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68da      	ldr	r2, [r3, #12]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d0c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68da      	ldr	r2, [r3, #12]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d1c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	e000      	b.n	8003d24 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8003d22:	2302      	movs	r3, #2
  }
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3714      	adds	r7, #20
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bc80      	pop	{r7}
 8003d2c:	4770      	bx	lr

08003d2e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8003d2e:	b580      	push	{r7, lr}
 8003d30:	b082      	sub	sp, #8
 8003d32:	af00      	add	r7, sp, #0
 8003d34:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	68da      	ldr	r2, [r3, #12]
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d44:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2220      	movs	r2, #32
 8003d4a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8003d4e:	6878      	ldr	r0, [r7, #4]
 8003d50:	f7ff fe64 	bl	8003a1c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8003d54:	2300      	movs	r3, #0
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3708      	adds	r7, #8
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}

08003d5e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8003d5e:	b580      	push	{r7, lr}
 8003d60:	b08c      	sub	sp, #48	; 0x30
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003d6c:	b2db      	uxtb	r3, r3
 8003d6e:	2b22      	cmp	r3, #34	; 0x22
 8003d70:	f040 80ae 	bne.w	8003ed0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003d7c:	d117      	bne.n	8003dae <UART_Receive_IT+0x50>
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	691b      	ldr	r3, [r3, #16]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d113      	bne.n	8003dae <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8003d86:	2300      	movs	r3, #0
 8003d88:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d8e:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	685b      	ldr	r3, [r3, #4]
 8003d96:	b29b      	uxth	r3, r3
 8003d98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d9c:	b29a      	uxth	r2, r3
 8003d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003da0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da6:	1c9a      	adds	r2, r3, #2
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	629a      	str	r2, [r3, #40]	; 0x28
 8003dac:	e026      	b.n	8003dfc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003db2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8003db4:	2300      	movs	r3, #0
 8003db6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003dc0:	d007      	beq.n	8003dd2 <UART_Receive_IT+0x74>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d10a      	bne.n	8003de0 <UART_Receive_IT+0x82>
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d106      	bne.n	8003de0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	b2da      	uxtb	r2, r3
 8003dda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ddc:	701a      	strb	r2, [r3, #0]
 8003dde:	e008      	b.n	8003df2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	b2db      	uxtb	r3, r3
 8003de8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003dec:	b2da      	uxtb	r2, r3
 8003dee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003df0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003df6:	1c5a      	adds	r2, r3, #1
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	3b01      	subs	r3, #1
 8003e04:	b29b      	uxth	r3, r3
 8003e06:	687a      	ldr	r2, [r7, #4]
 8003e08:	4619      	mov	r1, r3
 8003e0a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d15d      	bne.n	8003ecc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	68da      	ldr	r2, [r3, #12]
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f022 0220 	bic.w	r2, r2, #32
 8003e1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	68da      	ldr	r2, [r3, #12]
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003e2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	695a      	ldr	r2, [r3, #20]
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	681b      	ldr	r3, [r3, #0]
 8003e3a:	f022 0201 	bic.w	r2, r2, #1
 8003e3e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	2220      	movs	r2, #32
 8003e44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	2200      	movs	r2, #0
 8003e4c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e52:	2b01      	cmp	r3, #1
 8003e54:	d135      	bne.n	8003ec2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2200      	movs	r2, #0
 8003e5a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	330c      	adds	r3, #12
 8003e62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e64:	697b      	ldr	r3, [r7, #20]
 8003e66:	e853 3f00 	ldrex	r3, [r3]
 8003e6a:	613b      	str	r3, [r7, #16]
   return(result);
 8003e6c:	693b      	ldr	r3, [r7, #16]
 8003e6e:	f023 0310 	bic.w	r3, r3, #16
 8003e72:	627b      	str	r3, [r7, #36]	; 0x24
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	330c      	adds	r3, #12
 8003e7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e7c:	623a      	str	r2, [r7, #32]
 8003e7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e80:	69f9      	ldr	r1, [r7, #28]
 8003e82:	6a3a      	ldr	r2, [r7, #32]
 8003e84:	e841 2300 	strex	r3, r2, [r1]
 8003e88:	61bb      	str	r3, [r7, #24]
   return(result);
 8003e8a:	69bb      	ldr	r3, [r7, #24]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d1e5      	bne.n	8003e5c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0310 	and.w	r3, r3, #16
 8003e9a:	2b10      	cmp	r3, #16
 8003e9c:	d10a      	bne.n	8003eb4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e9e:	2300      	movs	r3, #0
 8003ea0:	60fb      	str	r3, [r7, #12]
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	60fb      	str	r3, [r7, #12]
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	685b      	ldr	r3, [r3, #4]
 8003eb0:	60fb      	str	r3, [r7, #12]
 8003eb2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003eb8:	4619      	mov	r1, r3
 8003eba:	6878      	ldr	r0, [r7, #4]
 8003ebc:	f7ff fdc0 	bl	8003a40 <HAL_UARTEx_RxEventCallback>
 8003ec0:	e002      	b.n	8003ec8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8003ec2:	6878      	ldr	r0, [r7, #4]
 8003ec4:	f001 fa9a 	bl	80053fc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	e002      	b.n	8003ed2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8003ecc:	2300      	movs	r3, #0
 8003ece:	e000      	b.n	8003ed2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8003ed0:	2302      	movs	r3, #2
  }
}
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	3730      	adds	r7, #48	; 0x30
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	bd80      	pop	{r7, pc}
	...

08003edc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003edc:	b580      	push	{r7, lr}
 8003ede:	b084      	sub	sp, #16
 8003ee0:	af00      	add	r7, sp, #0
 8003ee2:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68da      	ldr	r2, [r3, #12]
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	430a      	orrs	r2, r1
 8003ef8:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	689a      	ldr	r2, [r3, #8]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	691b      	ldr	r3, [r3, #16]
 8003f02:	431a      	orrs	r2, r3
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	695b      	ldr	r3, [r3, #20]
 8003f08:	4313      	orrs	r3, r2
 8003f0a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	68db      	ldr	r3, [r3, #12]
 8003f12:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8003f16:	f023 030c 	bic.w	r3, r3, #12
 8003f1a:	687a      	ldr	r2, [r7, #4]
 8003f1c:	6812      	ldr	r2, [r2, #0]
 8003f1e:	68b9      	ldr	r1, [r7, #8]
 8003f20:	430b      	orrs	r3, r1
 8003f22:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	699a      	ldr	r2, [r3, #24]
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	430a      	orrs	r2, r1
 8003f38:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	4a2c      	ldr	r2, [pc, #176]	; (8003ff0 <UART_SetConfig+0x114>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d103      	bne.n	8003f4c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003f44:	f7fe fdb0 	bl	8002aa8 <HAL_RCC_GetPCLK2Freq>
 8003f48:	60f8      	str	r0, [r7, #12]
 8003f4a:	e002      	b.n	8003f52 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003f4c:	f7fe fd98 	bl	8002a80 <HAL_RCC_GetPCLK1Freq>
 8003f50:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003f52:	68fa      	ldr	r2, [r7, #12]
 8003f54:	4613      	mov	r3, r2
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	4413      	add	r3, r2
 8003f5a:	009a      	lsls	r2, r3, #2
 8003f5c:	441a      	add	r2, r3
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	009b      	lsls	r3, r3, #2
 8003f64:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f68:	4a22      	ldr	r2, [pc, #136]	; (8003ff4 <UART_SetConfig+0x118>)
 8003f6a:	fba2 2303 	umull	r2, r3, r2, r3
 8003f6e:	095b      	lsrs	r3, r3, #5
 8003f70:	0119      	lsls	r1, r3, #4
 8003f72:	68fa      	ldr	r2, [r7, #12]
 8003f74:	4613      	mov	r3, r2
 8003f76:	009b      	lsls	r3, r3, #2
 8003f78:	4413      	add	r3, r2
 8003f7a:	009a      	lsls	r2, r3, #2
 8003f7c:	441a      	add	r2, r3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	fbb2 f2f3 	udiv	r2, r2, r3
 8003f88:	4b1a      	ldr	r3, [pc, #104]	; (8003ff4 <UART_SetConfig+0x118>)
 8003f8a:	fba3 0302 	umull	r0, r3, r3, r2
 8003f8e:	095b      	lsrs	r3, r3, #5
 8003f90:	2064      	movs	r0, #100	; 0x64
 8003f92:	fb00 f303 	mul.w	r3, r0, r3
 8003f96:	1ad3      	subs	r3, r2, r3
 8003f98:	011b      	lsls	r3, r3, #4
 8003f9a:	3332      	adds	r3, #50	; 0x32
 8003f9c:	4a15      	ldr	r2, [pc, #84]	; (8003ff4 <UART_SetConfig+0x118>)
 8003f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8003fa2:	095b      	lsrs	r3, r3, #5
 8003fa4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003fa8:	4419      	add	r1, r3
 8003faa:	68fa      	ldr	r2, [r7, #12]
 8003fac:	4613      	mov	r3, r2
 8003fae:	009b      	lsls	r3, r3, #2
 8003fb0:	4413      	add	r3, r2
 8003fb2:	009a      	lsls	r2, r3, #2
 8003fb4:	441a      	add	r2, r3
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	685b      	ldr	r3, [r3, #4]
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	fbb2 f2f3 	udiv	r2, r2, r3
 8003fc0:	4b0c      	ldr	r3, [pc, #48]	; (8003ff4 <UART_SetConfig+0x118>)
 8003fc2:	fba3 0302 	umull	r0, r3, r3, r2
 8003fc6:	095b      	lsrs	r3, r3, #5
 8003fc8:	2064      	movs	r0, #100	; 0x64
 8003fca:	fb00 f303 	mul.w	r3, r0, r3
 8003fce:	1ad3      	subs	r3, r2, r3
 8003fd0:	011b      	lsls	r3, r3, #4
 8003fd2:	3332      	adds	r3, #50	; 0x32
 8003fd4:	4a07      	ldr	r2, [pc, #28]	; (8003ff4 <UART_SetConfig+0x118>)
 8003fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fda:	095b      	lsrs	r3, r3, #5
 8003fdc:	f003 020f 	and.w	r2, r3, #15
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	440a      	add	r2, r1
 8003fe6:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8003fe8:	bf00      	nop
 8003fea:	3710      	adds	r7, #16
 8003fec:	46bd      	mov	sp, r7
 8003fee:	bd80      	pop	{r7, pc}
 8003ff0:	40013800 	.word	0x40013800
 8003ff4:	51eb851f 	.word	0x51eb851f

08003ff8 <read_flash_data_for_CS5530>:
//MAX_MIN_FILTER mm_filter_1_2;



void read_flash_data_for_CS5530(void)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
	uint16_t flash_read[4] = {0x00, 0x00, 0x00, 0x00};
 8003ffe:	1d3b      	adds	r3, r7, #4
 8004000:	2200      	movs	r2, #0
 8004002:	601a      	str	r2, [r3, #0]
 8004004:	605a      	str	r2, [r3, #4]
	uint32_t flash_read_temp = 0;
 8004006:	2300      	movs	r3, #0
 8004008:	60fb      	str	r3, [r7, #12]


	STMFLASH_Read(USER_OFFSET_1, flash_read, 2); // 0
 800400a:	1d3b      	adds	r3, r7, #4
 800400c:	2202      	movs	r2, #2
 800400e:	4619      	mov	r1, r3
 8004010:	4821      	ldr	r0, [pc, #132]	; (8004098 <read_flash_data_for_CS5530+0xa0>)
 8004012:	f001 f923 	bl	800525c <STMFLASH_Read>
	SPI_Delay_us(200);
 8004016:	20c8      	movs	r0, #200	; 0xc8
 8004018:	f000 fa96 	bl	8004548 <SPI_Delay_us>
	ADC.zero_offset = (flash_read[0] << 16) + flash_read[1];
 800401c:	88bb      	ldrh	r3, [r7, #4]
 800401e:	041b      	lsls	r3, r3, #16
 8004020:	88fa      	ldrh	r2, [r7, #6]
 8004022:	4413      	add	r3, r2
 8004024:	4a1d      	ldr	r2, [pc, #116]	; (800409c <read_flash_data_for_CS5530+0xa4>)
 8004026:	61d3      	str	r3, [r2, #28]
	if ((flash_read[0] == 0xffff) && (flash_read[1] == 0xffff)) // 
 8004028:	88bb      	ldrh	r3, [r7, #4]
 800402a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800402e:	4293      	cmp	r3, r2
 8004030:	d107      	bne.n	8004042 <read_flash_data_for_CS5530+0x4a>
 8004032:	88fb      	ldrh	r3, [r7, #6]
 8004034:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004038:	4293      	cmp	r3, r2
 800403a:	d102      	bne.n	8004042 <read_flash_data_for_CS5530+0x4a>
	{
		ADC.zero_offset = 0;
 800403c:	4b17      	ldr	r3, [pc, #92]	; (800409c <read_flash_data_for_CS5530+0xa4>)
 800403e:	2200      	movs	r2, #0
 8004040:	61da      	str	r2, [r3, #28]
	}
	STMFLASH_Read(STANDARDIZATION_1, flash_read, 2); // K
 8004042:	1d3b      	adds	r3, r7, #4
 8004044:	2202      	movs	r2, #2
 8004046:	4619      	mov	r1, r3
 8004048:	4815      	ldr	r0, [pc, #84]	; (80040a0 <read_flash_data_for_CS5530+0xa8>)
 800404a:	f001 f907 	bl	800525c <STMFLASH_Read>
	SPI_Delay_us(200);
 800404e:	20c8      	movs	r0, #200	; 0xc8
 8004050:	f000 fa7a 	bl	8004548 <SPI_Delay_us>
	flash_read_temp = (flash_read[0] << 16) + flash_read[1];
 8004054:	88bb      	ldrh	r3, [r7, #4]
 8004056:	041b      	lsls	r3, r3, #16
 8004058:	88fa      	ldrh	r2, [r7, #6]
 800405a:	4413      	add	r3, r2
 800405c:	60fb      	str	r3, [r7, #12]
	ADC.K_convert = (float)flash_read_temp / 100000000;
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	f7fc fdaa 	bl	8000bb8 <__aeabi_ui2f>
 8004064:	4603      	mov	r3, r0
 8004066:	490f      	ldr	r1, [pc, #60]	; (80040a4 <read_flash_data_for_CS5530+0xac>)
 8004068:	4618      	mov	r0, r3
 800406a:	f7fc feb1 	bl	8000dd0 <__aeabi_fdiv>
 800406e:	4603      	mov	r3, r0
 8004070:	461a      	mov	r2, r3
 8004072:	4b0a      	ldr	r3, [pc, #40]	; (800409c <read_flash_data_for_CS5530+0xa4>)
 8004074:	625a      	str	r2, [r3, #36]	; 0x24
	if ((flash_read[0] == 0xffff) && (flash_read[1] == 0xffff))
 8004076:	88bb      	ldrh	r3, [r7, #4]
 8004078:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800407c:	4293      	cmp	r3, r2
 800407e:	d107      	bne.n	8004090 <read_flash_data_for_CS5530+0x98>
 8004080:	88fb      	ldrh	r3, [r7, #6]
 8004082:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004086:	4293      	cmp	r3, r2
 8004088:	d102      	bne.n	8004090 <read_flash_data_for_CS5530+0x98>
	{
		ADC.K_convert = DEFAULT_K_CONVERT;
 800408a:	4b04      	ldr	r3, [pc, #16]	; (800409c <read_flash_data_for_CS5530+0xa4>)
 800408c:	4a06      	ldr	r2, [pc, #24]	; (80040a8 <read_flash_data_for_CS5530+0xb0>)
 800408e:	625a      	str	r2, [r3, #36]	; 0x24
	}

}
 8004090:	bf00      	nop
 8004092:	3710      	adds	r7, #16
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	0801fc00 	.word	0x0801fc00
 800409c:	20000180 	.word	0x20000180
 80040a0:	0801fc10 	.word	0x0801fc10
 80040a4:	4cbebc20 	.word	0x4cbebc20
 80040a8:	379c4001 	.word	0x379c4001

080040ac <ADC1_init>:

void ADC1_init(void)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
	uint8_t i;
	uint32_t tmp = 0x00AA;
 80040b2:	23aa      	movs	r3, #170	; 0xaa
 80040b4:	603b      	str	r3, [r7, #0]

	ADC_CS_LOW();
 80040b6:	2200      	movs	r2, #0
 80040b8:	2110      	movs	r1, #16
 80040ba:	4833      	ldr	r0, [pc, #204]	; (8004188 <ADC1_init+0xdc>)
 80040bc:	f7fe f8e5 	bl	800228a <HAL_GPIO_WritePin>
	SPI_Delay_ms(5);
 80040c0:	2005      	movs	r0, #5
 80040c2:	f000 fa57 	bl	8004574 <SPI_Delay_ms>

	ADC_SDI_LOW();
 80040c6:	2200      	movs	r2, #0
 80040c8:	2180      	movs	r1, #128	; 0x80
 80040ca:	482f      	ldr	r0, [pc, #188]	; (8004188 <ADC1_init+0xdc>)
 80040cc:	f7fe f8dd 	bl	800228a <HAL_GPIO_WritePin>
	ADC_SCK_LOW();
 80040d0:	2200      	movs	r2, #0
 80040d2:	2120      	movs	r1, #32
 80040d4:	482c      	ldr	r0, [pc, #176]	; (8004188 <ADC1_init+0xdc>)
 80040d6:	f7fe f8d8 	bl	800228a <HAL_GPIO_WritePin>

	//	/*  */
	for (i = 0; i < 16; i++)
 80040da:	2300      	movs	r3, #0
 80040dc:	71fb      	strb	r3, [r7, #7]
 80040de:	e005      	b.n	80040ec <ADC1_init+0x40>
	{
		ADC_SPI_Write_Byte(SYNC1_CMD); // 
 80040e0:	20ff      	movs	r0, #255	; 0xff
 80040e2:	f000 fa5f 	bl	80045a4 <ADC_SPI_Write_Byte>
	for (i = 0; i < 16; i++)
 80040e6:	79fb      	ldrb	r3, [r7, #7]
 80040e8:	3301      	adds	r3, #1
 80040ea:	71fb      	strb	r3, [r7, #7]
 80040ec:	79fb      	ldrb	r3, [r7, #7]
 80040ee:	2b0f      	cmp	r3, #15
 80040f0:	d9f6      	bls.n	80040e0 <ADC1_init+0x34>
	}
	ADC_SPI_Write_Byte(SYNC0_CMD);
 80040f2:	20fe      	movs	r0, #254	; 0xfe
 80040f4:	f000 fa56 	bl	80045a4 <ADC_SPI_Write_Byte>
	SPI_Delay_ms(1);
 80040f8:	2001      	movs	r0, #1
 80040fa:	f000 fa3b 	bl	8004574 <SPI_Delay_ms>

	/*  */
	ADC_SPI_Write_Reg(WO_CONFIG_REG_CMD, REG_CONFIG_RS);
 80040fe:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
 8004102:	2003      	movs	r0, #3
 8004104:	f000 faa8 	bl	8004658 <ADC_SPI_Write_Reg>
	SPI_Delay_ms(1);
 8004108:	2001      	movs	r0, #1
 800410a:	f000 fa33 	bl	8004574 <SPI_Delay_ms>

	/*  */
	ADC_SPI_Write_Reg(WO_CONFIG_REG_CMD, 0x00000000);
 800410e:	2100      	movs	r1, #0
 8004110:	2003      	movs	r0, #3
 8004112:	f000 faa1 	bl	8004658 <ADC_SPI_Write_Reg>
	SPI_Delay_ms(1);
 8004116:	2001      	movs	r0, #1
 8004118:	f000 fa2c 	bl	8004574 <SPI_Delay_ms>

	/*  */
	do
	{
		tmp = ADC_SPI_Read_Reg(RO_CONFIG_REG_CMD);
 800411c:	200b      	movs	r0, #11
 800411e:	f000 fb09 	bl	8004734 <ADC_SPI_Read_Reg>
 8004122:	6038      	str	r0, [r7, #0]
		SPI_Delay_ms(50);
 8004124:	2032      	movs	r0, #50	; 0x32
 8004126:	f000 fa25 	bl	8004574 <SPI_Delay_ms>
	} while (tmp & REG_CONFIG_RV);
 800412a:	683b      	ldr	r3, [r7, #0]
 800412c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d1f3      	bne.n	800411c <ADC1_init+0x70>

	ADC_SPI_Write_Reg(WO_GAIN_REG_CMD, 0x02000000); // 128
 8004134:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004138:	2002      	movs	r0, #2
 800413a:	f000 fa8d 	bl	8004658 <ADC_SPI_Write_Reg>
//	SPI_Write_Reg(WO_GAIN_REG_CMD, 0x04000000); // 256
	SPI_Delay_ms(1);
 800413e:	2001      	movs	r0, #1
 8004140:	f000 fa18 	bl	8004574 <SPI_Delay_ms>
	//	tmp = SPI_Read_Reg(RO_GAIN_REG_CMD); //64
	//	SPI_Delay_ms(10);
	////

	tmp = ADC_SPI_Read_Reg(RO_CONFIG_REG_CMD);
 8004144:	200b      	movs	r0, #11
 8004146:	f000 faf5 	bl	8004734 <ADC_SPI_Read_Reg>
 800414a:	6038      	str	r0, [r7, #0]
	SPI_Delay_ms(1);
 800414c:	2001      	movs	r0, #1
 800414e:	f000 fa11 	bl	8004574 <SPI_Delay_ms>
//	ADC_SPI_Write_Reg(WO_CONFIG_REG_CMD, tmp | 0x00082000); // FRS =1  WR3~WR0  0100    6.25Sps
	ADC_SPI_Write_Reg(WO_CONFIG_REG_CMD, tmp | 0x00081000); // FRS =1  WR3~WR0  0010    25Sps
 8004152:	683b      	ldr	r3, [r7, #0]
 8004154:	f443 2301 	orr.w	r3, r3, #528384	; 0x81000
 8004158:	4619      	mov	r1, r3
 800415a:	2003      	movs	r0, #3
 800415c:	f000 fa7c 	bl	8004658 <ADC_SPI_Write_Reg>
//	ADC_SPI_Write_Reg(WO_CONFIG_REG_CMD, tmp | 0x00080800); // FRS =1  WR3~WR0  0010    50Sps
//	ADC_SPI_Write_Reg(WO_CONFIG_REG_CMD, tmp | 0x00080000); // FRS =1  WR3~WR0  0000    100Sps

	SPI_Delay_ms(1);
 8004160:	2001      	movs	r0, #1
 8004162:	f000 fa07 	bl	8004574 <SPI_Delay_ms>

	tmp = ADC_SPI_Read_Reg(RO_CONFIG_REG_CMD); //
 8004166:	200b      	movs	r0, #11
 8004168:	f000 fae4 	bl	8004734 <ADC_SPI_Read_Reg>
 800416c:	6038      	str	r0, [r7, #0]
	SPI_Delay_ms(1);
 800416e:	2001      	movs	r0, #1
 8004170:	f000 fa00 	bl	8004574 <SPI_Delay_ms>

	// CS5530 VRS = 0  
	ADC_SPI_Write_Byte(CONTINU_CONVER_CMD); // 
 8004174:	20c0      	movs	r0, #192	; 0xc0
 8004176:	f000 fa15 	bl	80045a4 <ADC_SPI_Write_Byte>
	SPI_Delay_ms(1);
 800417a:	2001      	movs	r0, #1
 800417c:	f000 f9fa 	bl	8004574 <SPI_Delay_ms>
}
 8004180:	bf00      	nop
 8004182:	3708      	adds	r7, #8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40010800 	.word	0x40010800

0800418c <ADC_init>:

void ADC_init(void)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	af00      	add	r7, sp, #0
	ADC1_init();
 8004190:	f7ff ff8c 	bl	80040ac <ADC1_init>
	read_flash_data_for_CS5530();
 8004194:	f7ff ff30 	bl	8003ff8 <read_flash_data_for_CS5530>
	HAL_TIM_Base_Start_IT(&htim3); //50Hz
 8004198:	4802      	ldr	r0, [pc, #8]	; (80041a4 <ADC_init+0x18>)
 800419a:	f7fe fd07 	bl	8002bac <HAL_TIM_Base_Start_IT>
}
 800419e:	bf00      	nop
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	20000084 	.word	0x20000084

080041a8 <ADC_read_ad_data>:

int32_t ADC_read_ad_data(void)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
	int32_t data_temp;
	int32_t ad_data;
	data_temp = ADC_SPI_Read_Reg(NULL_CMD);
 80041ae:	2000      	movs	r0, #0
 80041b0:	f000 fac0 	bl	8004734 <ADC_SPI_Read_Reg>
 80041b4:	4603      	mov	r3, r0
 80041b6:	607b      	str	r3, [r7, #4]
	data_temp &= 0xFFFFFF00;
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80041be:	607b      	str	r3, [r7, #4]
	ad_data = (data_temp >> 8);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	121b      	asrs	r3, r3, #8
 80041c4:	603b      	str	r3, [r7, #0]
//	if(ad_data>12582912)  //  
//	{
//		ad_data = 16777216- ad_data;
//	}
	return (ad_data >> 5); // 
 80041c6:	683b      	ldr	r3, [r7, #0]
 80041c8:	115b      	asrs	r3, r3, #5
}
 80041ca:	4618      	mov	r0, r3
 80041cc:	3708      	adds	r7, #8
 80041ce:	46bd      	mov	sp, r7
 80041d0:	bd80      	pop	{r7, pc}
	...

080041d4 <ADC_read_value>:


void ADC_read_value(void)
{
 80041d4:	b580      	push	{r7, lr}
 80041d6:	af00      	add	r7, sp, #0
//		ADC.CS5530_ad_original = averageFilter();
		ADC.CS5530_ad_original = ADC_read_ad_data();
 80041d8:	f7ff ffe6 	bl	80041a8 <ADC_read_ad_data>
 80041dc:	4603      	mov	r3, r0
 80041de:	4a1a      	ldr	r2, [pc, #104]	; (8004248 <ADC_read_value+0x74>)
 80041e0:	6013      	str	r3, [r2, #0]
//		printf("ADC1_data = %d \r\n",ADC.CS5530_ad_original);
		ADC.CS5530_ad_original_filter_1 = window_filter(ADC.CS5530_ad_original, ad1_window_buf, WIN_NUM);
 80041e2:	4b19      	ldr	r3, [pc, #100]	; (8004248 <ADC_read_value+0x74>)
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	220a      	movs	r2, #10
 80041e8:	4918      	ldr	r1, [pc, #96]	; (800424c <ADC_read_value+0x78>)
 80041ea:	4618      	mov	r0, r3
 80041ec:	f000 f8a6 	bl	800433c <window_filter>
 80041f0:	4603      	mov	r3, r0
 80041f2:	4a15      	ldr	r2, [pc, #84]	; (8004248 <ADC_read_value+0x74>)
 80041f4:	6093      	str	r3, [r2, #8]
//		ADC.CS5530_ad_original_filter_2 = max_min_filter(ADC.CS5530_ad_original_filter_1, &mm_filter_1);
		ADC.CS5530_ad_original_new = kalman_filter(ADC.CS5530_ad_original_filter_1);
 80041f6:	4b14      	ldr	r3, [pc, #80]	; (8004248 <ADC_read_value+0x74>)
 80041f8:	689b      	ldr	r3, [r3, #8]
 80041fa:	4618      	mov	r0, r3
 80041fc:	f000 f8e4 	bl	80043c8 <kalman_filter>
 8004200:	4603      	mov	r3, r0
 8004202:	4a11      	ldr	r2, [pc, #68]	; (8004248 <ADC_read_value+0x74>)
 8004204:	6053      	str	r3, [r2, #4]
//		ADC.CS5530_ad_original_new  = ADC.CS5530_ad_original_filter_2;
//		ADC.CS5530_ad_original_new = kalman_filter(ADC.CS5530_ad_original_filter_2);
		ADC.AD_value = ADC.CS5530_ad_original_new - ADC.zero_offset - ADC.peel;
 8004206:	4b10      	ldr	r3, [pc, #64]	; (8004248 <ADC_read_value+0x74>)
 8004208:	685a      	ldr	r2, [r3, #4]
 800420a:	4b0f      	ldr	r3, [pc, #60]	; (8004248 <ADC_read_value+0x74>)
 800420c:	69db      	ldr	r3, [r3, #28]
 800420e:	1ad2      	subs	r2, r2, r3
 8004210:	4b0d      	ldr	r3, [pc, #52]	; (8004248 <ADC_read_value+0x74>)
 8004212:	6a1b      	ldr	r3, [r3, #32]
 8004214:	1ad3      	subs	r3, r2, r3
 8004216:	4a0c      	ldr	r2, [pc, #48]	; (8004248 <ADC_read_value+0x74>)
 8004218:	6113      	str	r3, [r2, #16]
		ADC.weight_value_new = ADC.AD_value * ADC.K_convert;
 800421a:	4b0b      	ldr	r3, [pc, #44]	; (8004248 <ADC_read_value+0x74>)
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	4618      	mov	r0, r3
 8004220:	f7fc fcce 	bl	8000bc0 <__aeabi_i2f>
 8004224:	4602      	mov	r2, r0
 8004226:	4b08      	ldr	r3, [pc, #32]	; (8004248 <ADC_read_value+0x74>)
 8004228:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800422a:	4619      	mov	r1, r3
 800422c:	4610      	mov	r0, r2
 800422e:	f7fc fd1b 	bl	8000c68 <__aeabi_fmul>
 8004232:	4603      	mov	r3, r0
 8004234:	461a      	mov	r2, r3
 8004236:	4b04      	ldr	r3, [pc, #16]	; (8004248 <ADC_read_value+0x74>)
 8004238:	619a      	str	r2, [r3, #24]
		ADC.weight_value = ADC.weight_value_new;
 800423a:	4b03      	ldr	r3, [pc, #12]	; (8004248 <ADC_read_value+0x74>)
 800423c:	699b      	ldr	r3, [r3, #24]
 800423e:	4a02      	ldr	r2, [pc, #8]	; (8004248 <ADC_read_value+0x74>)
 8004240:	6153      	str	r3, [r2, #20]
//		printf("weight = %f \r\n",ADC.weight_value);

}
 8004242:	bf00      	nop
 8004244:	bd80      	pop	{r7, pc}
 8004246:	bf00      	nop
 8004248:	20000180 	.word	0x20000180
 800424c:	200001c0 	.word	0x200001c0

08004250 <CS5530_set_zero_offset>:

void CS5530_set_zero_offset(void)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b082      	sub	sp, #8
 8004254:	af00      	add	r7, sp, #0
	uint16_t flash_write[2] = {0x00, 0x00};
 8004256:	2300      	movs	r3, #0
 8004258:	80bb      	strh	r3, [r7, #4]
 800425a:	2300      	movs	r3, #0
 800425c:	80fb      	strh	r3, [r7, #6]

		ADC.zero_offset = ADC.CS5530_ad_original_new;
 800425e:	4b0b      	ldr	r3, [pc, #44]	; (800428c <CS5530_set_zero_offset+0x3c>)
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	4a0a      	ldr	r2, [pc, #40]	; (800428c <CS5530_set_zero_offset+0x3c>)
 8004264:	61d3      	str	r3, [r2, #28]
		flash_write[0] = ADC.zero_offset >> 16;
 8004266:	4b09      	ldr	r3, [pc, #36]	; (800428c <CS5530_set_zero_offset+0x3c>)
 8004268:	69db      	ldr	r3, [r3, #28]
 800426a:	141b      	asrs	r3, r3, #16
 800426c:	b29b      	uxth	r3, r3
 800426e:	80bb      	strh	r3, [r7, #4]
		flash_write[1] = ADC.zero_offset;
 8004270:	4b06      	ldr	r3, [pc, #24]	; (800428c <CS5530_set_zero_offset+0x3c>)
 8004272:	69db      	ldr	r3, [r3, #28]
 8004274:	b29b      	uxth	r3, r3
 8004276:	80fb      	strh	r3, [r7, #6]
		STMFLASH_Write(USER_OFFSET_1, flash_write, 2);
 8004278:	1d3b      	adds	r3, r7, #4
 800427a:	2202      	movs	r2, #2
 800427c:	4619      	mov	r1, r3
 800427e:	4804      	ldr	r0, [pc, #16]	; (8004290 <CS5530_set_zero_offset+0x40>)
 8004280:	f000 fec2 	bl	8005008 <STMFLASH_Write>


}
 8004284:	bf00      	nop
 8004286:	3708      	adds	r7, #8
 8004288:	46bd      	mov	sp, r7
 800428a:	bd80      	pop	{r7, pc}
 800428c:	20000180 	.word	0x20000180
 8004290:	0801fc00 	.word	0x0801fc00

08004294 <CS5530_standardization>:

void CS5530_standardization(float standard_weight)
{
 8004294:	b590      	push	{r4, r7, lr}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
	uint16_t flash_write[2] = {0x00, 0x00};
 800429c:	2300      	movs	r3, #0
 800429e:	813b      	strh	r3, [r7, #8]
 80042a0:	2300      	movs	r3, #0
 80042a2:	817b      	strh	r3, [r7, #10]
	float k_temp;
		ADC.standardization_AD = ADC.CS5530_ad_original_new - ADC.zero_offset;
 80042a4:	4b21      	ldr	r3, [pc, #132]	; (800432c <CS5530_standardization+0x98>)
 80042a6:	685a      	ldr	r2, [r3, #4]
 80042a8:	4b20      	ldr	r3, [pc, #128]	; (800432c <CS5530_standardization+0x98>)
 80042aa:	69db      	ldr	r3, [r3, #28]
 80042ac:	1ad3      	subs	r3, r2, r3
 80042ae:	4a1f      	ldr	r2, [pc, #124]	; (800432c <CS5530_standardization+0x98>)
 80042b0:	6313      	str	r3, [r2, #48]	; 0x30
		ADC.standardization_kg = standard_weight/1000.0f;
 80042b2:	491f      	ldr	r1, [pc, #124]	; (8004330 <CS5530_standardization+0x9c>)
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f7fc fd8b 	bl	8000dd0 <__aeabi_fdiv>
 80042ba:	4603      	mov	r3, r0
 80042bc:	461a      	mov	r2, r3
 80042be:	4b1b      	ldr	r3, [pc, #108]	; (800432c <CS5530_standardization+0x98>)
 80042c0:	62da      	str	r2, [r3, #44]	; 0x2c
		ADC.standardization_K_convert = ADC.standardization_kg / ADC.standardization_AD;
 80042c2:	4b1a      	ldr	r3, [pc, #104]	; (800432c <CS5530_standardization+0x98>)
 80042c4:	6adc      	ldr	r4, [r3, #44]	; 0x2c
 80042c6:	4b19      	ldr	r3, [pc, #100]	; (800432c <CS5530_standardization+0x98>)
 80042c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ca:	4618      	mov	r0, r3
 80042cc:	f7fc fc78 	bl	8000bc0 <__aeabi_i2f>
 80042d0:	4603      	mov	r3, r0
 80042d2:	4619      	mov	r1, r3
 80042d4:	4620      	mov	r0, r4
 80042d6:	f7fc fd7b 	bl	8000dd0 <__aeabi_fdiv>
 80042da:	4603      	mov	r3, r0
 80042dc:	461a      	mov	r2, r3
 80042de:	4b13      	ldr	r3, [pc, #76]	; (800432c <CS5530_standardization+0x98>)
 80042e0:	635a      	str	r2, [r3, #52]	; 0x34
		ADC.K_convert = ADC.standardization_K_convert;
 80042e2:	4b12      	ldr	r3, [pc, #72]	; (800432c <CS5530_standardization+0x98>)
 80042e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80042e6:	4a11      	ldr	r2, [pc, #68]	; (800432c <CS5530_standardization+0x98>)
 80042e8:	6253      	str	r3, [r2, #36]	; 0x24
		k_temp = ADC.K_convert * 100000000;
 80042ea:	4b10      	ldr	r3, [pc, #64]	; (800432c <CS5530_standardization+0x98>)
 80042ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ee:	4911      	ldr	r1, [pc, #68]	; (8004334 <CS5530_standardization+0xa0>)
 80042f0:	4618      	mov	r0, r3
 80042f2:	f7fc fcb9 	bl	8000c68 <__aeabi_fmul>
 80042f6:	4603      	mov	r3, r0
 80042f8:	60fb      	str	r3, [r7, #12]
		flash_write[0] = (uint32_t)(k_temp) >> 16;
 80042fa:	68f8      	ldr	r0, [r7, #12]
 80042fc:	f7fc fe2a 	bl	8000f54 <__aeabi_f2uiz>
 8004300:	4603      	mov	r3, r0
 8004302:	0c1b      	lsrs	r3, r3, #16
 8004304:	b29b      	uxth	r3, r3
 8004306:	813b      	strh	r3, [r7, #8]
		flash_write[1] = (uint32_t)(k_temp);
 8004308:	68f8      	ldr	r0, [r7, #12]
 800430a:	f7fc fe23 	bl	8000f54 <__aeabi_f2uiz>
 800430e:	4603      	mov	r3, r0
 8004310:	b29b      	uxth	r3, r3
 8004312:	817b      	strh	r3, [r7, #10]
		STMFLASH_Write(STANDARDIZATION_1, flash_write, 2);
 8004314:	f107 0308 	add.w	r3, r7, #8
 8004318:	2202      	movs	r2, #2
 800431a:	4619      	mov	r1, r3
 800431c:	4806      	ldr	r0, [pc, #24]	; (8004338 <CS5530_standardization+0xa4>)
 800431e:	f000 fe73 	bl	8005008 <STMFLASH_Write>

}
 8004322:	bf00      	nop
 8004324:	3714      	adds	r7, #20
 8004326:	46bd      	mov	sp, r7
 8004328:	bd90      	pop	{r4, r7, pc}
 800432a:	bf00      	nop
 800432c:	20000180 	.word	0x20000180
 8004330:	447a0000 	.word	0x447a0000
 8004334:	4cbebc20 	.word	0x4cbebc20
 8004338:	0801fc10 	.word	0x0801fc10

0800433c <window_filter>:
	}
}

// 
int32_t window_filter(int32_t data, int32_t *buf, uint8_t len)
{
 800433c:	b480      	push	{r7}
 800433e:	b087      	sub	sp, #28
 8004340:	af00      	add	r7, sp, #0
 8004342:	60f8      	str	r0, [r7, #12]
 8004344:	60b9      	str	r1, [r7, #8]
 8004346:	4613      	mov	r3, r2
 8004348:	71fb      	strb	r3, [r7, #7]
	uint8_t i;
	int32_t sum = 0;
 800434a:	2300      	movs	r3, #0
 800434c:	613b      	str	r3, [r7, #16]

	for (i = 1; i < len; i++)
 800434e:	2301      	movs	r3, #1
 8004350:	75fb      	strb	r3, [r7, #23]
 8004352:	e00f      	b.n	8004374 <window_filter+0x38>
	{
		buf[i - 1] = buf[i];
 8004354:	7dfb      	ldrb	r3, [r7, #23]
 8004356:	009b      	lsls	r3, r3, #2
 8004358:	68ba      	ldr	r2, [r7, #8]
 800435a:	441a      	add	r2, r3
 800435c:	7dfb      	ldrb	r3, [r7, #23]
 800435e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004362:	3b01      	subs	r3, #1
 8004364:	009b      	lsls	r3, r3, #2
 8004366:	68b9      	ldr	r1, [r7, #8]
 8004368:	440b      	add	r3, r1
 800436a:	6812      	ldr	r2, [r2, #0]
 800436c:	601a      	str	r2, [r3, #0]
	for (i = 1; i < len; i++)
 800436e:	7dfb      	ldrb	r3, [r7, #23]
 8004370:	3301      	adds	r3, #1
 8004372:	75fb      	strb	r3, [r7, #23]
 8004374:	7dfa      	ldrb	r2, [r7, #23]
 8004376:	79fb      	ldrb	r3, [r7, #7]
 8004378:	429a      	cmp	r2, r3
 800437a:	d3eb      	bcc.n	8004354 <window_filter+0x18>
	}
	buf[len - 1] = data;
 800437c:	79fb      	ldrb	r3, [r7, #7]
 800437e:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004382:	3b01      	subs	r3, #1
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	4413      	add	r3, r2
 800438a:	68fa      	ldr	r2, [r7, #12]
 800438c:	601a      	str	r2, [r3, #0]

	for (i = 0; i < len; i++)
 800438e:	2300      	movs	r3, #0
 8004390:	75fb      	strb	r3, [r7, #23]
 8004392:	e00a      	b.n	80043aa <window_filter+0x6e>
	{
		sum += buf[i];
 8004394:	7dfb      	ldrb	r3, [r7, #23]
 8004396:	009b      	lsls	r3, r3, #2
 8004398:	68ba      	ldr	r2, [r7, #8]
 800439a:	4413      	add	r3, r2
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	693a      	ldr	r2, [r7, #16]
 80043a0:	4413      	add	r3, r2
 80043a2:	613b      	str	r3, [r7, #16]
	for (i = 0; i < len; i++)
 80043a4:	7dfb      	ldrb	r3, [r7, #23]
 80043a6:	3301      	adds	r3, #1
 80043a8:	75fb      	strb	r3, [r7, #23]
 80043aa:	7dfa      	ldrb	r2, [r7, #23]
 80043ac:	79fb      	ldrb	r3, [r7, #7]
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d3f0      	bcc.n	8004394 <window_filter+0x58>
	}

	sum /= len;
 80043b2:	79fb      	ldrb	r3, [r7, #7]
 80043b4:	693a      	ldr	r2, [r7, #16]
 80043b6:	fb92 f3f3 	sdiv	r3, r2, r3
 80043ba:	613b      	str	r3, [r7, #16]

	return sum;
 80043bc:	693b      	ldr	r3, [r7, #16]
}
 80043be:	4618      	mov	r0, r3
 80043c0:	371c      	adds	r7, #28
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bc80      	pop	{r7}
 80043c6:	4770      	bx	lr

080043c8 <kalman_filter>:
	//    return (average_data);
	return (out_data);
}

int32_t kalman_filter(int32_t ADC_Value)
{
 80043c8:	b5b0      	push	{r4, r5, r7, lr}
 80043ca:	b086      	sub	sp, #24
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]

		Q:Q
		R:R
	*/

	NowData = ADC_Value;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	617b      	str	r3, [r7, #20]
	//  ADC
	if (fabs(kalman_adc_old - ADC_Value) >= 5.0f)
 80043d4:	4b54      	ldr	r3, [pc, #336]	; (8004528 <kalman_filter+0x160>)
 80043d6:	681a      	ldr	r2, [r3, #0]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	1ad3      	subs	r3, r2, r3
 80043dc:	4618      	mov	r0, r3
 80043de:	f7fc f809 	bl	80003f4 <__aeabi_i2d>
 80043e2:	4602      	mov	r2, r0
 80043e4:	460b      	mov	r3, r1
 80043e6:	4614      	mov	r4, r2
 80043e8:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80043ec:	f04f 0200 	mov.w	r2, #0
 80043f0:	4b4e      	ldr	r3, [pc, #312]	; (800452c <kalman_filter+0x164>)
 80043f2:	4620      	mov	r0, r4
 80043f4:	4629      	mov	r1, r5
 80043f6:	f7fc faed 	bl	80009d4 <__aeabi_dcmpge>
 80043fa:	4603      	mov	r3, r0
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d028      	beq.n	8004452 <kalman_filter+0x8a>
	{
		//		Q = 10;
		//		R = 0.5;
		LastData = ADC_Value * 0.2 + kalman_adc_old * 0.8;
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f7fb fff7 	bl	80003f4 <__aeabi_i2d>
 8004406:	a344      	add	r3, pc, #272	; (adr r3, 8004518 <kalman_filter+0x150>)
 8004408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800440c:	f7fc f85c 	bl	80004c8 <__aeabi_dmul>
 8004410:	4602      	mov	r2, r0
 8004412:	460b      	mov	r3, r1
 8004414:	4614      	mov	r4, r2
 8004416:	461d      	mov	r5, r3
 8004418:	4b43      	ldr	r3, [pc, #268]	; (8004528 <kalman_filter+0x160>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4618      	mov	r0, r3
 800441e:	f7fb ffe9 	bl	80003f4 <__aeabi_i2d>
 8004422:	a33f      	add	r3, pc, #252	; (adr r3, 8004520 <kalman_filter+0x158>)
 8004424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004428:	f7fc f84e 	bl	80004c8 <__aeabi_dmul>
 800442c:	4602      	mov	r2, r0
 800442e:	460b      	mov	r3, r1
 8004430:	4620      	mov	r0, r4
 8004432:	4629      	mov	r1, r5
 8004434:	f7fb fe92 	bl	800015c <__adddf3>
 8004438:	4602      	mov	r2, r0
 800443a:	460b      	mov	r3, r1
 800443c:	4610      	mov	r0, r2
 800443e:	4619      	mov	r1, r3
 8004440:	f7fc fadc 	bl	80009fc <__aeabi_d2iz>
 8004444:	4603      	mov	r3, r0
 8004446:	613b      	str	r3, [r7, #16]
		kalman_adc_old = LastData;
 8004448:	4a37      	ldr	r2, [pc, #220]	; (8004528 <kalman_filter+0x160>)
 800444a:	693b      	ldr	r3, [r7, #16]
 800444c:	6013      	str	r3, [r2, #0]
		return (int32_t)(LastData);
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	e05c      	b.n	800450c <kalman_filter+0x144>
	//	{
	////		Q = 0.0001;
	////		R = 2.5;
	//		LastData = kalman_adc_old;
	//	}
	LastData = kalman_adc_old;
 8004452:	4b35      	ldr	r3, [pc, #212]	; (8004528 <kalman_filter+0x160>)
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	613b      	str	r3, [r7, #16]
	P = P1 + Q;
 8004458:	4b35      	ldr	r3, [pc, #212]	; (8004530 <kalman_filter+0x168>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	4a35      	ldr	r2, [pc, #212]	; (8004534 <kalman_filter+0x16c>)
 800445e:	6812      	ldr	r2, [r2, #0]
 8004460:	4611      	mov	r1, r2
 8004462:	4618      	mov	r0, r3
 8004464:	f7fc faf8 	bl	8000a58 <__addsf3>
 8004468:	4603      	mov	r3, r0
 800446a:	461a      	mov	r2, r3
 800446c:	4b32      	ldr	r3, [pc, #200]	; (8004538 <kalman_filter+0x170>)
 800446e:	601a      	str	r2, [r3, #0]
	Kg = P / (P + R);
 8004470:	4b31      	ldr	r3, [pc, #196]	; (8004538 <kalman_filter+0x170>)
 8004472:	681c      	ldr	r4, [r3, #0]
 8004474:	4b30      	ldr	r3, [pc, #192]	; (8004538 <kalman_filter+0x170>)
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	4a30      	ldr	r2, [pc, #192]	; (800453c <kalman_filter+0x174>)
 800447a:	6812      	ldr	r2, [r2, #0]
 800447c:	4611      	mov	r1, r2
 800447e:	4618      	mov	r0, r3
 8004480:	f7fc faea 	bl	8000a58 <__addsf3>
 8004484:	4603      	mov	r3, r0
 8004486:	4619      	mov	r1, r3
 8004488:	4620      	mov	r0, r4
 800448a:	f7fc fca1 	bl	8000dd0 <__aeabi_fdiv>
 800448e:	4603      	mov	r3, r0
 8004490:	461a      	mov	r2, r3
 8004492:	4b2b      	ldr	r3, [pc, #172]	; (8004540 <kalman_filter+0x178>)
 8004494:	601a      	str	r2, [r3, #0]
	kalman_adc = LastData + Kg * (NowData - kalman_adc_old);
 8004496:	6938      	ldr	r0, [r7, #16]
 8004498:	f7fc fb92 	bl	8000bc0 <__aeabi_i2f>
 800449c:	4604      	mov	r4, r0
 800449e:	4b22      	ldr	r3, [pc, #136]	; (8004528 <kalman_filter+0x160>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	697a      	ldr	r2, [r7, #20]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	4618      	mov	r0, r3
 80044a8:	f7fc fb8a 	bl	8000bc0 <__aeabi_i2f>
 80044ac:	4602      	mov	r2, r0
 80044ae:	4b24      	ldr	r3, [pc, #144]	; (8004540 <kalman_filter+0x178>)
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4619      	mov	r1, r3
 80044b4:	4610      	mov	r0, r2
 80044b6:	f7fc fbd7 	bl	8000c68 <__aeabi_fmul>
 80044ba:	4603      	mov	r3, r0
 80044bc:	4619      	mov	r1, r3
 80044be:	4620      	mov	r0, r4
 80044c0:	f7fc faca 	bl	8000a58 <__addsf3>
 80044c4:	4603      	mov	r3, r0
 80044c6:	4618      	mov	r0, r3
 80044c8:	f7fc fd1e 	bl	8000f08 <__aeabi_f2iz>
 80044cc:	4603      	mov	r3, r0
 80044ce:	60fb      	str	r3, [r7, #12]
	P1 = (1 - Kg) * P;
 80044d0:	4b1b      	ldr	r3, [pc, #108]	; (8004540 <kalman_filter+0x178>)
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	4619      	mov	r1, r3
 80044d6:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80044da:	f7fc fabb 	bl	8000a54 <__aeabi_fsub>
 80044de:	4603      	mov	r3, r0
 80044e0:	461a      	mov	r2, r3
 80044e2:	4b15      	ldr	r3, [pc, #84]	; (8004538 <kalman_filter+0x170>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	4619      	mov	r1, r3
 80044e8:	4610      	mov	r0, r2
 80044ea:	f7fc fbbd 	bl	8000c68 <__aeabi_fmul>
 80044ee:	4603      	mov	r3, r0
 80044f0:	461a      	mov	r2, r3
 80044f2:	4b0f      	ldr	r3, [pc, #60]	; (8004530 <kalman_filter+0x168>)
 80044f4:	601a      	str	r2, [r3, #0]
	P = P1;
 80044f6:	4b0e      	ldr	r3, [pc, #56]	; (8004530 <kalman_filter+0x168>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	4a0f      	ldr	r2, [pc, #60]	; (8004538 <kalman_filter+0x170>)
 80044fc:	6013      	str	r3, [r2, #0]
	ADC_OLD_Value = ADC_Value;
 80044fe:	4a11      	ldr	r2, [pc, #68]	; (8004544 <kalman_filter+0x17c>)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6013      	str	r3, [r2, #0]
	kalman_adc_old = kalman_adc;
 8004504:	4a08      	ldr	r2, [pc, #32]	; (8004528 <kalman_filter+0x160>)
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6013      	str	r3, [r2, #0]
	return (uint32_t)(kalman_adc);
 800450a:	68fb      	ldr	r3, [r7, #12]
}
 800450c:	4618      	mov	r0, r3
 800450e:	3718      	adds	r7, #24
 8004510:	46bd      	mov	sp, r7
 8004512:	bdb0      	pop	{r4, r5, r7, pc}
 8004514:	f3af 8000 	nop.w
 8004518:	9999999a 	.word	0x9999999a
 800451c:	3fc99999 	.word	0x3fc99999
 8004520:	9999999a 	.word	0x9999999a
 8004524:	3fe99999 	.word	0x3fe99999
 8004528:	2000000c 	.word	0x2000000c
 800452c:	40140000 	.word	0x40140000
 8004530:	200001e8 	.word	0x200001e8
 8004534:	20000010 	.word	0x20000010
 8004538:	20000014 	.word	0x20000014
 800453c:	20000018 	.word	0x20000018
 8004540:	200001ec 	.word	0x200001ec
 8004544:	200001f0 	.word	0x200001f0

08004548 <SPI_Delay_us>:
 */

#include "soft_SPI.h"

void SPI_Delay_us(uint32_t nus)
{
 8004548:	b480      	push	{r7}
 800454a:	b085      	sub	sp, #20
 800454c:	af00      	add	r7, sp, #0
 800454e:	6078      	str	r0, [r7, #4]
    uint32_t Delay = nus * 20;
 8004550:	687a      	ldr	r2, [r7, #4]
 8004552:	4613      	mov	r3, r2
 8004554:	009b      	lsls	r3, r3, #2
 8004556:	4413      	add	r3, r2
 8004558:	009b      	lsls	r3, r3, #2
 800455a:	60fb      	str	r3, [r7, #12]
    do
    {
        __NOP();
 800455c:	bf00      	nop
    }
    while (Delay --);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	1e5a      	subs	r2, r3, #1
 8004562:	60fa      	str	r2, [r7, #12]
 8004564:	2b00      	cmp	r3, #0
 8004566:	d1f9      	bne.n	800455c <SPI_Delay_us+0x14>
}
 8004568:	bf00      	nop
 800456a:	bf00      	nop
 800456c:	3714      	adds	r7, #20
 800456e:	46bd      	mov	sp, r7
 8004570:	bc80      	pop	{r7}
 8004572:	4770      	bx	lr

08004574 <SPI_Delay_ms>:

void SPI_Delay_ms(uint16_t ms)
{
 8004574:	b580      	push	{r7, lr}
 8004576:	b084      	sub	sp, #16
 8004578:	af00      	add	r7, sp, #0
 800457a:	4603      	mov	r3, r0
 800457c:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	for(i=0;i<ms;i++)
 800457e:	2300      	movs	r3, #0
 8004580:	81fb      	strh	r3, [r7, #14]
 8004582:	e006      	b.n	8004592 <SPI_Delay_ms+0x1e>
	{
		SPI_Delay_us(1000);
 8004584:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004588:	f7ff ffde 	bl	8004548 <SPI_Delay_us>
	for(i=0;i<ms;i++)
 800458c:	89fb      	ldrh	r3, [r7, #14]
 800458e:	3301      	adds	r3, #1
 8004590:	81fb      	strh	r3, [r7, #14]
 8004592:	89fa      	ldrh	r2, [r7, #14]
 8004594:	88fb      	ldrh	r3, [r7, #6]
 8004596:	429a      	cmp	r2, r3
 8004598:	d3f4      	bcc.n	8004584 <SPI_Delay_ms+0x10>
	}
}
 800459a:	bf00      	nop
 800459c:	bf00      	nop
 800459e:	3710      	adds	r7, #16
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}

080045a4 <ADC_SPI_Write_Byte>:

//
void ADC_SPI_Write_Byte(uint8_t dat)
{
 80045a4:	b580      	push	{r7, lr}
 80045a6:	b084      	sub	sp, #16
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	4603      	mov	r3, r0
 80045ac:	71fb      	strb	r3, [r7, #7]
    uint8_t i;


    for(i=0;i<8;i++)
 80045ae:	2300      	movs	r3, #0
 80045b0:	73fb      	strb	r3, [r7, #15]
 80045b2:	e024      	b.n	80045fe <ADC_SPI_Write_Byte+0x5a>
    {
        if(dat&0x80)
 80045b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	da05      	bge.n	80045c8 <ADC_SPI_Write_Byte+0x24>
        {
            ADC_SDI_HIGH();
 80045bc:	2201      	movs	r2, #1
 80045be:	2180      	movs	r1, #128	; 0x80
 80045c0:	4816      	ldr	r0, [pc, #88]	; (800461c <ADC_SPI_Write_Byte+0x78>)
 80045c2:	f7fd fe62 	bl	800228a <HAL_GPIO_WritePin>
 80045c6:	e004      	b.n	80045d2 <ADC_SPI_Write_Byte+0x2e>
        }
        else
        {
            ADC_SDI_LOW();
 80045c8:	2200      	movs	r2, #0
 80045ca:	2180      	movs	r1, #128	; 0x80
 80045cc:	4813      	ldr	r0, [pc, #76]	; (800461c <ADC_SPI_Write_Byte+0x78>)
 80045ce:	f7fd fe5c 	bl	800228a <HAL_GPIO_WritePin>
        }
        ADC_SCK_HIGH();
 80045d2:	2201      	movs	r2, #1
 80045d4:	2120      	movs	r1, #32
 80045d6:	4811      	ldr	r0, [pc, #68]	; (800461c <ADC_SPI_Write_Byte+0x78>)
 80045d8:	f7fd fe57 	bl	800228a <HAL_GPIO_WritePin>
        SPI_Delay_us(1);
 80045dc:	2001      	movs	r0, #1
 80045de:	f7ff ffb3 	bl	8004548 <SPI_Delay_us>
        ADC_SCK_LOW();
 80045e2:	2200      	movs	r2, #0
 80045e4:	2120      	movs	r1, #32
 80045e6:	480d      	ldr	r0, [pc, #52]	; (800461c <ADC_SPI_Write_Byte+0x78>)
 80045e8:	f7fd fe4f 	bl	800228a <HAL_GPIO_WritePin>
        SPI_Delay_us(1);
 80045ec:	2001      	movs	r0, #1
 80045ee:	f7ff ffab 	bl	8004548 <SPI_Delay_us>
		dat <<= 1;
 80045f2:	79fb      	ldrb	r3, [r7, #7]
 80045f4:	005b      	lsls	r3, r3, #1
 80045f6:	71fb      	strb	r3, [r7, #7]
    for(i=0;i<8;i++)
 80045f8:	7bfb      	ldrb	r3, [r7, #15]
 80045fa:	3301      	adds	r3, #1
 80045fc:	73fb      	strb	r3, [r7, #15]
 80045fe:	7bfb      	ldrb	r3, [r7, #15]
 8004600:	2b07      	cmp	r3, #7
 8004602:	d9d7      	bls.n	80045b4 <ADC_SPI_Write_Byte+0x10>
    }
		 ADC_SDI_LOW();
 8004604:	2200      	movs	r2, #0
 8004606:	2180      	movs	r1, #128	; 0x80
 8004608:	4804      	ldr	r0, [pc, #16]	; (800461c <ADC_SPI_Write_Byte+0x78>)
 800460a:	f7fd fe3e 	bl	800228a <HAL_GPIO_WritePin>
		 SPI_Delay_us(1);
 800460e:	2001      	movs	r0, #1
 8004610:	f7ff ff9a 	bl	8004548 <SPI_Delay_us>
}
 8004614:	bf00      	nop
 8004616:	3710      	adds	r7, #16
 8004618:	46bd      	mov	sp, r7
 800461a:	bd80      	pop	{r7, pc}
 800461c:	40010800 	.word	0x40010800

08004620 <ADC_SPI_Write_Data>:

//
void ADC_SPI_Write_Data(uint32_t dat)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
    int i;
    uint8_t tmp;

    for(i=3;i>=0;i--)
 8004628:	2303      	movs	r3, #3
 800462a:	60fb      	str	r3, [r7, #12]
 800462c:	e00c      	b.n	8004648 <ADC_SPI_Write_Data+0x28>
    {
        tmp = (uint8_t) (dat>>(8*i));
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	00db      	lsls	r3, r3, #3
 8004632:	687a      	ldr	r2, [r7, #4]
 8004634:	fa22 f303 	lsr.w	r3, r2, r3
 8004638:	72fb      	strb	r3, [r7, #11]
        ADC_SPI_Write_Byte(tmp);
 800463a:	7afb      	ldrb	r3, [r7, #11]
 800463c:	4618      	mov	r0, r3
 800463e:	f7ff ffb1 	bl	80045a4 <ADC_SPI_Write_Byte>
    for(i=3;i>=0;i--)
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	3b01      	subs	r3, #1
 8004646:	60fb      	str	r3, [r7, #12]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2b00      	cmp	r3, #0
 800464c:	daef      	bge.n	800462e <ADC_SPI_Write_Data+0xe>
    }
}
 800464e:	bf00      	nop
 8004650:	bf00      	nop
 8004652:	3710      	adds	r7, #16
 8004654:	46bd      	mov	sp, r7
 8004656:	bd80      	pop	{r7, pc}

08004658 <ADC_SPI_Write_Reg>:

//
void ADC_SPI_Write_Reg(uint8_t reg,uint32_t dat)
{
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
 800465e:	4603      	mov	r3, r0
 8004660:	6039      	str	r1, [r7, #0]
 8004662:	71fb      	strb	r3, [r7, #7]
	ADC_SPI_Write_Byte(reg);
 8004664:	79fb      	ldrb	r3, [r7, #7]
 8004666:	4618      	mov	r0, r3
 8004668:	f7ff ff9c 	bl	80045a4 <ADC_SPI_Write_Byte>
	ADC_SPI_Write_Data(dat);
 800466c:	6838      	ldr	r0, [r7, #0]
 800466e:	f7ff ffd7 	bl	8004620 <ADC_SPI_Write_Data>
}
 8004672:	bf00      	nop
 8004674:	3708      	adds	r7, #8
 8004676:	46bd      	mov	sp, r7
 8004678:	bd80      	pop	{r7, pc}
	...

0800467c <ADC_SPI_Read_Byte>:

//
uint8_t ADC_SPI_Read_Byte(void)
{
 800467c:	b580      	push	{r7, lr}
 800467e:	b082      	sub	sp, #8
 8004680:	af00      	add	r7, sp, #0
    int i;
    uint8_t dat=0;
 8004682:	2300      	movs	r3, #0
 8004684:	70fb      	strb	r3, [r7, #3]

		ADC_SDI_LOW();
 8004686:	2200      	movs	r2, #0
 8004688:	2180      	movs	r1, #128	; 0x80
 800468a:	481a      	ldr	r0, [pc, #104]	; (80046f4 <ADC_SPI_Read_Byte+0x78>)
 800468c:	f7fd fdfd 	bl	800228a <HAL_GPIO_WritePin>
//	  SPI_Delay_us(3);
    for(i=0;i<8;i++)
 8004690:	2300      	movs	r3, #0
 8004692:	607b      	str	r3, [r7, #4]
 8004694:	e025      	b.n	80046e2 <ADC_SPI_Read_Byte+0x66>
    {
			ADC_SCK_HIGH();
 8004696:	2201      	movs	r2, #1
 8004698:	2120      	movs	r1, #32
 800469a:	4816      	ldr	r0, [pc, #88]	; (80046f4 <ADC_SPI_Read_Byte+0x78>)
 800469c:	f7fd fdf5 	bl	800228a <HAL_GPIO_WritePin>
			SPI_Delay_us(1);
 80046a0:	2001      	movs	r0, #1
 80046a2:	f7ff ff51 	bl	8004548 <SPI_Delay_us>
			dat <<= 1;
 80046a6:	78fb      	ldrb	r3, [r7, #3]
 80046a8:	005b      	lsls	r3, r3, #1
 80046aa:	70fb      	strb	r3, [r7, #3]
			if(ADC_SDO())
 80046ac:	2140      	movs	r1, #64	; 0x40
 80046ae:	4811      	ldr	r0, [pc, #68]	; (80046f4 <ADC_SPI_Read_Byte+0x78>)
 80046b0:	f7fd fdd4 	bl	800225c <HAL_GPIO_ReadPin>
 80046b4:	4603      	mov	r3, r0
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d004      	beq.n	80046c4 <ADC_SPI_Read_Byte+0x48>
			{
				dat |= 0x01;
 80046ba:	78fb      	ldrb	r3, [r7, #3]
 80046bc:	f043 0301 	orr.w	r3, r3, #1
 80046c0:	70fb      	strb	r3, [r7, #3]
 80046c2:	e003      	b.n	80046cc <ADC_SPI_Read_Byte+0x50>
			}
			else
			{
				dat &= 0xFE;
 80046c4:	78fb      	ldrb	r3, [r7, #3]
 80046c6:	f023 0301 	bic.w	r3, r3, #1
 80046ca:	70fb      	strb	r3, [r7, #3]
			}

			ADC_SCK_LOW();
 80046cc:	2200      	movs	r2, #0
 80046ce:	2120      	movs	r1, #32
 80046d0:	4808      	ldr	r0, [pc, #32]	; (80046f4 <ADC_SPI_Read_Byte+0x78>)
 80046d2:	f7fd fdda 	bl	800228a <HAL_GPIO_WritePin>
			SPI_Delay_us(1);
 80046d6:	2001      	movs	r0, #1
 80046d8:	f7ff ff36 	bl	8004548 <SPI_Delay_us>
    for(i=0;i<8;i++)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	3301      	adds	r3, #1
 80046e0:	607b      	str	r3, [r7, #4]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	2b07      	cmp	r3, #7
 80046e6:	ddd6      	ble.n	8004696 <ADC_SPI_Read_Byte+0x1a>
    }

    return dat;
 80046e8:	78fb      	ldrb	r3, [r7, #3]
}
 80046ea:	4618      	mov	r0, r3
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}
 80046f2:	bf00      	nop
 80046f4:	40010800 	.word	0x40010800

080046f8 <ADC_SPI_Read_Data>:

//
uint32_t ADC_SPI_Read_Data(void)
{
 80046f8:	b580      	push	{r7, lr}
 80046fa:	b082      	sub	sp, #8
 80046fc:	af00      	add	r7, sp, #0
    uint8_t i;
    uint32_t dat=0;
 80046fe:	2300      	movs	r3, #0
 8004700:	603b      	str	r3, [r7, #0]

    for(i=0;i<4;i++)
 8004702:	2300      	movs	r3, #0
 8004704:	71fb      	strb	r3, [r7, #7]
 8004706:	e00c      	b.n	8004722 <ADC_SPI_Read_Data+0x2a>
    {
        dat <<= 8;
 8004708:	683b      	ldr	r3, [r7, #0]
 800470a:	021b      	lsls	r3, r3, #8
 800470c:	603b      	str	r3, [r7, #0]
        dat |= ADC_SPI_Read_Byte();
 800470e:	f7ff ffb5 	bl	800467c <ADC_SPI_Read_Byte>
 8004712:	4603      	mov	r3, r0
 8004714:	461a      	mov	r2, r3
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	4313      	orrs	r3, r2
 800471a:	603b      	str	r3, [r7, #0]
    for(i=0;i<4;i++)
 800471c:	79fb      	ldrb	r3, [r7, #7]
 800471e:	3301      	adds	r3, #1
 8004720:	71fb      	strb	r3, [r7, #7]
 8004722:	79fb      	ldrb	r3, [r7, #7]
 8004724:	2b03      	cmp	r3, #3
 8004726:	d9ef      	bls.n	8004708 <ADC_SPI_Read_Data+0x10>
    }

    return dat;
 8004728:	683b      	ldr	r3, [r7, #0]
}
 800472a:	4618      	mov	r0, r3
 800472c:	3708      	adds	r7, #8
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
	...

08004734 <ADC_SPI_Read_Reg>:

//
uint32_t ADC_SPI_Read_Reg(uint8_t reg)
{
 8004734:	b580      	push	{r7, lr}
 8004736:	b084      	sub	sp, #16
 8004738:	af00      	add	r7, sp, #0
 800473a:	4603      	mov	r3, r0
 800473c:	71fb      	strb	r3, [r7, #7]
    uint32_t dat;

    ADC_SPI_Write_Byte(reg);
 800473e:	79fb      	ldrb	r3, [r7, #7]
 8004740:	4618      	mov	r0, r3
 8004742:	f7ff ff2f 	bl	80045a4 <ADC_SPI_Write_Byte>
	  ADC_SDI_LOW();
 8004746:	2200      	movs	r2, #0
 8004748:	2180      	movs	r1, #128	; 0x80
 800474a:	4805      	ldr	r0, [pc, #20]	; (8004760 <ADC_SPI_Read_Reg+0x2c>)
 800474c:	f7fd fd9d 	bl	800228a <HAL_GPIO_WritePin>
    dat = ADC_SPI_Read_Data();
 8004750:	f7ff ffd2 	bl	80046f8 <ADC_SPI_Read_Data>
 8004754:	60f8      	str	r0, [r7, #12]

    return dat;
 8004756:	68fb      	ldr	r3, [r7, #12]
}
 8004758:	4618      	mov	r0, r3
 800475a:	3710      	adds	r7, #16
 800475c:	46bd      	mov	sp, r7
 800475e:	bd80      	pop	{r7, pc}
 8004760:	40010800 	.word	0x40010800

08004764 <message_set_zero>:
const uint32_t firm_version = (USER_FIRM_VERSION_HH << 16 | USER_FIRM_VERSION_H << 8 | USER_FIRM_VERSION_L);

uint8_t modbus_tx_buf[30];
uint16_t tx_crc = 0;
void message_set_zero(void)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	af00      	add	r7, sp, #0


	CS5530_set_zero_offset();
 8004768:	f7ff fd72 	bl	8004250 <CS5530_set_zero_offset>

	modbus_tx_buf[0] = modbus.Slave_addr;
 800476c:	4b16      	ldr	r3, [pc, #88]	; (80047c8 <message_set_zero+0x64>)
 800476e:	781a      	ldrb	r2, [r3, #0]
 8004770:	4b16      	ldr	r3, [pc, #88]	; (80047cc <message_set_zero+0x68>)
 8004772:	701a      	strb	r2, [r3, #0]
	modbus_tx_buf[1] = 0x06;
 8004774:	4b15      	ldr	r3, [pc, #84]	; (80047cc <message_set_zero+0x68>)
 8004776:	2206      	movs	r2, #6
 8004778:	705a      	strb	r2, [r3, #1]
	modbus_tx_buf[2] = 0;
 800477a:	4b14      	ldr	r3, [pc, #80]	; (80047cc <message_set_zero+0x68>)
 800477c:	2200      	movs	r2, #0
 800477e:	709a      	strb	r2, [r3, #2]
	modbus_tx_buf[3] = 1;
 8004780:	4b12      	ldr	r3, [pc, #72]	; (80047cc <message_set_zero+0x68>)
 8004782:	2201      	movs	r2, #1
 8004784:	70da      	strb	r2, [r3, #3]
	modbus_tx_buf[4] = 0;
 8004786:	4b11      	ldr	r3, [pc, #68]	; (80047cc <message_set_zero+0x68>)
 8004788:	2200      	movs	r2, #0
 800478a:	711a      	strb	r2, [r3, #4]
	modbus_tx_buf[5] = 0;
 800478c:	4b0f      	ldr	r3, [pc, #60]	; (80047cc <message_set_zero+0x68>)
 800478e:	2200      	movs	r2, #0
 8004790:	715a      	strb	r2, [r3, #5]
	tx_crc = CRC_CHECK(modbus_tx_buf, 6);
 8004792:	2106      	movs	r1, #6
 8004794:	480d      	ldr	r0, [pc, #52]	; (80047cc <message_set_zero+0x68>)
 8004796:	f000 f9bf 	bl	8004b18 <CRC_CHECK>
 800479a:	4603      	mov	r3, r0
 800479c:	461a      	mov	r2, r3
 800479e:	4b0c      	ldr	r3, [pc, #48]	; (80047d0 <message_set_zero+0x6c>)
 80047a0:	801a      	strh	r2, [r3, #0]
	modbus_tx_buf[6] = tx_crc ;
 80047a2:	4b0b      	ldr	r3, [pc, #44]	; (80047d0 <message_set_zero+0x6c>)
 80047a4:	881b      	ldrh	r3, [r3, #0]
 80047a6:	b2da      	uxtb	r2, r3
 80047a8:	4b08      	ldr	r3, [pc, #32]	; (80047cc <message_set_zero+0x68>)
 80047aa:	719a      	strb	r2, [r3, #6]
	modbus_tx_buf[7] = tx_crc >> 8;
 80047ac:	4b08      	ldr	r3, [pc, #32]	; (80047d0 <message_set_zero+0x6c>)
 80047ae:	881b      	ldrh	r3, [r3, #0]
 80047b0:	0a1b      	lsrs	r3, r3, #8
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	b2da      	uxtb	r2, r3
 80047b6:	4b05      	ldr	r3, [pc, #20]	; (80047cc <message_set_zero+0x68>)
 80047b8:	71da      	strb	r2, [r3, #7]
	modbus_send_packet(modbus_tx_buf, 8);
 80047ba:	2108      	movs	r1, #8
 80047bc:	4803      	ldr	r0, [pc, #12]	; (80047cc <message_set_zero+0x68>)
 80047be:	f000 fb2f 	bl	8004e20 <modbus_send_packet>
}
 80047c2:	bf00      	nop
 80047c4:	bd80      	pop	{r7, pc}
 80047c6:	bf00      	nop
 80047c8:	20000214 	.word	0x20000214
 80047cc:	200001f4 	.word	0x200001f4
 80047d0:	20000212 	.word	0x20000212

080047d4 <message_standardization>:

void message_standardization(float data)
{
 80047d4:	b580      	push	{r7, lr}
 80047d6:	b084      	sub	sp, #16
 80047d8:	af00      	add	r7, sp, #0
 80047da:	6078      	str	r0, [r7, #4]
	uint16_t reg_data=0;
 80047dc:	2300      	movs	r3, #0
 80047de:	81fb      	strh	r3, [r7, #14]
	uint8_t ack_reg=0;
 80047e0:	2300      	movs	r3, #0
 80047e2:	737b      	strb	r3, [r7, #13]

	CS5530_standardization(data);
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f7ff fd55 	bl	8004294 <CS5530_standardization>


	modbus_tx_buf[0] = modbus.Slave_addr;
 80047ea:	4b19      	ldr	r3, [pc, #100]	; (8004850 <message_standardization+0x7c>)
 80047ec:	781a      	ldrb	r2, [r3, #0]
 80047ee:	4b19      	ldr	r3, [pc, #100]	; (8004854 <message_standardization+0x80>)
 80047f0:	701a      	strb	r2, [r3, #0]
	modbus_tx_buf[1] = 0x06;
 80047f2:	4b18      	ldr	r3, [pc, #96]	; (8004854 <message_standardization+0x80>)
 80047f4:	2206      	movs	r2, #6
 80047f6:	705a      	strb	r2, [r3, #1]
	modbus_tx_buf[2] = 0;
 80047f8:	4b16      	ldr	r3, [pc, #88]	; (8004854 <message_standardization+0x80>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	709a      	strb	r2, [r3, #2]
	modbus_tx_buf[3] = 5;
 80047fe:	4b15      	ldr	r3, [pc, #84]	; (8004854 <message_standardization+0x80>)
 8004800:	2205      	movs	r2, #5
 8004802:	70da      	strb	r2, [r3, #3]
	modbus_tx_buf[4] = reg_data>>8;
 8004804:	89fb      	ldrh	r3, [r7, #14]
 8004806:	0a1b      	lsrs	r3, r3, #8
 8004808:	b29b      	uxth	r3, r3
 800480a:	b2da      	uxtb	r2, r3
 800480c:	4b11      	ldr	r3, [pc, #68]	; (8004854 <message_standardization+0x80>)
 800480e:	711a      	strb	r2, [r3, #4]
	modbus_tx_buf[5] = reg_data;
 8004810:	89fb      	ldrh	r3, [r7, #14]
 8004812:	b2da      	uxtb	r2, r3
 8004814:	4b0f      	ldr	r3, [pc, #60]	; (8004854 <message_standardization+0x80>)
 8004816:	715a      	strb	r2, [r3, #5]
	tx_crc = CRC_CHECK(modbus_tx_buf, 6);
 8004818:	2106      	movs	r1, #6
 800481a:	480e      	ldr	r0, [pc, #56]	; (8004854 <message_standardization+0x80>)
 800481c:	f000 f97c 	bl	8004b18 <CRC_CHECK>
 8004820:	4603      	mov	r3, r0
 8004822:	461a      	mov	r2, r3
 8004824:	4b0c      	ldr	r3, [pc, #48]	; (8004858 <message_standardization+0x84>)
 8004826:	801a      	strh	r2, [r3, #0]
	modbus_tx_buf[6] = tx_crc ;
 8004828:	4b0b      	ldr	r3, [pc, #44]	; (8004858 <message_standardization+0x84>)
 800482a:	881b      	ldrh	r3, [r3, #0]
 800482c:	b2da      	uxtb	r2, r3
 800482e:	4b09      	ldr	r3, [pc, #36]	; (8004854 <message_standardization+0x80>)
 8004830:	719a      	strb	r2, [r3, #6]
	modbus_tx_buf[7] = tx_crc >> 8;
 8004832:	4b09      	ldr	r3, [pc, #36]	; (8004858 <message_standardization+0x84>)
 8004834:	881b      	ldrh	r3, [r3, #0]
 8004836:	0a1b      	lsrs	r3, r3, #8
 8004838:	b29b      	uxth	r3, r3
 800483a:	b2da      	uxtb	r2, r3
 800483c:	4b05      	ldr	r3, [pc, #20]	; (8004854 <message_standardization+0x80>)
 800483e:	71da      	strb	r2, [r3, #7]
	modbus_send_packet(modbus_tx_buf, 8);
 8004840:	2108      	movs	r1, #8
 8004842:	4804      	ldr	r0, [pc, #16]	; (8004854 <message_standardization+0x80>)
 8004844:	f000 faec 	bl	8004e20 <modbus_send_packet>
}
 8004848:	bf00      	nop
 800484a:	3710      	adds	r7, #16
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}
 8004850:	20000214 	.word	0x20000214
 8004854:	200001f4 	.word	0x200001f4
 8004858:	20000212 	.word	0x20000212

0800485c <message_standardization32>:
void message_standardization32(float data)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b082      	sub	sp, #8
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
	CS5530_standardization(data);
 8004864:	6878      	ldr	r0, [r7, #4]
 8004866:	f7ff fd15 	bl	8004294 <CS5530_standardization>

	modbus_tx_buf[0] = modbus.Slave_addr;
 800486a:	4b17      	ldr	r3, [pc, #92]	; (80048c8 <message_standardization32+0x6c>)
 800486c:	781a      	ldrb	r2, [r3, #0]
 800486e:	4b17      	ldr	r3, [pc, #92]	; (80048cc <message_standardization32+0x70>)
 8004870:	701a      	strb	r2, [r3, #0]
	modbus_tx_buf[1] = 0x10;
 8004872:	4b16      	ldr	r3, [pc, #88]	; (80048cc <message_standardization32+0x70>)
 8004874:	2210      	movs	r2, #16
 8004876:	705a      	strb	r2, [r3, #1]
	modbus_tx_buf[2] = 0;
 8004878:	4b14      	ldr	r3, [pc, #80]	; (80048cc <message_standardization32+0x70>)
 800487a:	2200      	movs	r2, #0
 800487c:	709a      	strb	r2, [r3, #2]
	modbus_tx_buf[3] = 5;
 800487e:	4b13      	ldr	r3, [pc, #76]	; (80048cc <message_standardization32+0x70>)
 8004880:	2205      	movs	r2, #5
 8004882:	70da      	strb	r2, [r3, #3]
	modbus_tx_buf[4] = 0;
 8004884:	4b11      	ldr	r3, [pc, #68]	; (80048cc <message_standardization32+0x70>)
 8004886:	2200      	movs	r2, #0
 8004888:	711a      	strb	r2, [r3, #4]
	modbus_tx_buf[5] = 2;
 800488a:	4b10      	ldr	r3, [pc, #64]	; (80048cc <message_standardization32+0x70>)
 800488c:	2202      	movs	r2, #2
 800488e:	715a      	strb	r2, [r3, #5]
	tx_crc = CRC_CHECK(modbus_tx_buf, 6);
 8004890:	2106      	movs	r1, #6
 8004892:	480e      	ldr	r0, [pc, #56]	; (80048cc <message_standardization32+0x70>)
 8004894:	f000 f940 	bl	8004b18 <CRC_CHECK>
 8004898:	4603      	mov	r3, r0
 800489a:	461a      	mov	r2, r3
 800489c:	4b0c      	ldr	r3, [pc, #48]	; (80048d0 <message_standardization32+0x74>)
 800489e:	801a      	strh	r2, [r3, #0]
	modbus_tx_buf[6] = tx_crc ;
 80048a0:	4b0b      	ldr	r3, [pc, #44]	; (80048d0 <message_standardization32+0x74>)
 80048a2:	881b      	ldrh	r3, [r3, #0]
 80048a4:	b2da      	uxtb	r2, r3
 80048a6:	4b09      	ldr	r3, [pc, #36]	; (80048cc <message_standardization32+0x70>)
 80048a8:	719a      	strb	r2, [r3, #6]
	modbus_tx_buf[7] = tx_crc >> 8;
 80048aa:	4b09      	ldr	r3, [pc, #36]	; (80048d0 <message_standardization32+0x74>)
 80048ac:	881b      	ldrh	r3, [r3, #0]
 80048ae:	0a1b      	lsrs	r3, r3, #8
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	4b05      	ldr	r3, [pc, #20]	; (80048cc <message_standardization32+0x70>)
 80048b6:	71da      	strb	r2, [r3, #7]
	modbus_send_packet(modbus_tx_buf, 8);
 80048b8:	2108      	movs	r1, #8
 80048ba:	4804      	ldr	r0, [pc, #16]	; (80048cc <message_standardization32+0x70>)
 80048bc:	f000 fab0 	bl	8004e20 <modbus_send_packet>
}
 80048c0:	bf00      	nop
 80048c2:	3708      	adds	r7, #8
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bd80      	pop	{r7, pc}
 80048c8:	20000214 	.word	0x20000214
 80048cc:	200001f4 	.word	0x200001f4
 80048d0:	20000212 	.word	0x20000212

080048d4 <message_send_weight>:

void message_send_weight(void)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b082      	sub	sp, #8
 80048d8:	af00      	add	r7, sp, #0
	int32_t message_weight;
	float wei_f=0;
 80048da:	f04f 0300 	mov.w	r3, #0
 80048de:	607b      	str	r3, [r7, #4]


	wei_f=ADC.weight_value;
 80048e0:	4b22      	ldr	r3, [pc, #136]	; (800496c <message_send_weight+0x98>)
 80048e2:	695b      	ldr	r3, [r3, #20]
 80048e4:	607b      	str	r3, [r7, #4]
	message_weight = (int32_t)(wei_f*1000.0f);
 80048e6:	4922      	ldr	r1, [pc, #136]	; (8004970 <message_send_weight+0x9c>)
 80048e8:	6878      	ldr	r0, [r7, #4]
 80048ea:	f7fc f9bd 	bl	8000c68 <__aeabi_fmul>
 80048ee:	4603      	mov	r3, r0
 80048f0:	4618      	mov	r0, r3
 80048f2:	f7fc fb09 	bl	8000f08 <__aeabi_f2iz>
 80048f6:	4603      	mov	r3, r0
 80048f8:	603b      	str	r3, [r7, #0]


	modbus_tx_buf[0] = modbus.Slave_addr;
 80048fa:	4b1e      	ldr	r3, [pc, #120]	; (8004974 <message_send_weight+0xa0>)
 80048fc:	781a      	ldrb	r2, [r3, #0]
 80048fe:	4b1e      	ldr	r3, [pc, #120]	; (8004978 <message_send_weight+0xa4>)
 8004900:	701a      	strb	r2, [r3, #0]
	modbus_tx_buf[1] = 0x03;
 8004902:	4b1d      	ldr	r3, [pc, #116]	; (8004978 <message_send_weight+0xa4>)
 8004904:	2203      	movs	r2, #3
 8004906:	705a      	strb	r2, [r3, #1]
	modbus_tx_buf[2] = 4;
 8004908:	4b1b      	ldr	r3, [pc, #108]	; (8004978 <message_send_weight+0xa4>)
 800490a:	2204      	movs	r2, #4
 800490c:	709a      	strb	r2, [r3, #2]
	modbus_tx_buf[3] = message_weight >> 24;
 800490e:	683b      	ldr	r3, [r7, #0]
 8004910:	161b      	asrs	r3, r3, #24
 8004912:	b2da      	uxtb	r2, r3
 8004914:	4b18      	ldr	r3, [pc, #96]	; (8004978 <message_send_weight+0xa4>)
 8004916:	70da      	strb	r2, [r3, #3]
	modbus_tx_buf[4] = message_weight >> 16;
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	141b      	asrs	r3, r3, #16
 800491c:	b2da      	uxtb	r2, r3
 800491e:	4b16      	ldr	r3, [pc, #88]	; (8004978 <message_send_weight+0xa4>)
 8004920:	711a      	strb	r2, [r3, #4]
	modbus_tx_buf[5] = message_weight >> 8;
 8004922:	683b      	ldr	r3, [r7, #0]
 8004924:	121b      	asrs	r3, r3, #8
 8004926:	b2da      	uxtb	r2, r3
 8004928:	4b13      	ldr	r3, [pc, #76]	; (8004978 <message_send_weight+0xa4>)
 800492a:	715a      	strb	r2, [r3, #5]
	modbus_tx_buf[6] = message_weight;
 800492c:	683b      	ldr	r3, [r7, #0]
 800492e:	b2da      	uxtb	r2, r3
 8004930:	4b11      	ldr	r3, [pc, #68]	; (8004978 <message_send_weight+0xa4>)
 8004932:	719a      	strb	r2, [r3, #6]
	tx_crc = CRC_CHECK(modbus_tx_buf, 7);
 8004934:	2107      	movs	r1, #7
 8004936:	4810      	ldr	r0, [pc, #64]	; (8004978 <message_send_weight+0xa4>)
 8004938:	f000 f8ee 	bl	8004b18 <CRC_CHECK>
 800493c:	4603      	mov	r3, r0
 800493e:	461a      	mov	r2, r3
 8004940:	4b0e      	ldr	r3, [pc, #56]	; (800497c <message_send_weight+0xa8>)
 8004942:	801a      	strh	r2, [r3, #0]
	modbus_tx_buf[7] = tx_crc ;
 8004944:	4b0d      	ldr	r3, [pc, #52]	; (800497c <message_send_weight+0xa8>)
 8004946:	881b      	ldrh	r3, [r3, #0]
 8004948:	b2da      	uxtb	r2, r3
 800494a:	4b0b      	ldr	r3, [pc, #44]	; (8004978 <message_send_weight+0xa4>)
 800494c:	71da      	strb	r2, [r3, #7]
	modbus_tx_buf[8] = tx_crc >> 8;
 800494e:	4b0b      	ldr	r3, [pc, #44]	; (800497c <message_send_weight+0xa8>)
 8004950:	881b      	ldrh	r3, [r3, #0]
 8004952:	0a1b      	lsrs	r3, r3, #8
 8004954:	b29b      	uxth	r3, r3
 8004956:	b2da      	uxtb	r2, r3
 8004958:	4b07      	ldr	r3, [pc, #28]	; (8004978 <message_send_weight+0xa4>)
 800495a:	721a      	strb	r2, [r3, #8]
	modbus_send_packet(modbus_tx_buf, 9);
 800495c:	2109      	movs	r1, #9
 800495e:	4806      	ldr	r0, [pc, #24]	; (8004978 <message_send_weight+0xa4>)
 8004960:	f000 fa5e 	bl	8004e20 <modbus_send_packet>
}
 8004964:	bf00      	nop
 8004966:	3708      	adds	r7, #8
 8004968:	46bd      	mov	sp, r7
 800496a:	bd80      	pop	{r7, pc}
 800496c:	20000180 	.word	0x20000180
 8004970:	447a0000 	.word	0x447a0000
 8004974:	20000214 	.word	0x20000214
 8004978:	200001f4 	.word	0x200001f4
 800497c:	20000212 	.word	0x20000212

08004980 <message_send_AD>:


void message_send_AD(void)
{
 8004980:	b580      	push	{r7, lr}
 8004982:	b082      	sub	sp, #8
 8004984:	af00      	add	r7, sp, #0
	int32_t message_AD;

		message_AD = ADC.AD_value;;
 8004986:	4b1e      	ldr	r3, [pc, #120]	; (8004a00 <message_send_AD+0x80>)
 8004988:	691b      	ldr	r3, [r3, #16]
 800498a:	607b      	str	r3, [r7, #4]

		modbus_tx_buf[0] = modbus.Slave_addr;
 800498c:	4b1d      	ldr	r3, [pc, #116]	; (8004a04 <message_send_AD+0x84>)
 800498e:	781a      	ldrb	r2, [r3, #0]
 8004990:	4b1d      	ldr	r3, [pc, #116]	; (8004a08 <message_send_AD+0x88>)
 8004992:	701a      	strb	r2, [r3, #0]
		modbus_tx_buf[1] = 0x03;
 8004994:	4b1c      	ldr	r3, [pc, #112]	; (8004a08 <message_send_AD+0x88>)
 8004996:	2203      	movs	r2, #3
 8004998:	705a      	strb	r2, [r3, #1]
		modbus_tx_buf[2] = 4;
 800499a:	4b1b      	ldr	r3, [pc, #108]	; (8004a08 <message_send_AD+0x88>)
 800499c:	2204      	movs	r2, #4
 800499e:	709a      	strb	r2, [r3, #2]
		modbus_tx_buf[3] = message_AD >> 24;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	161b      	asrs	r3, r3, #24
 80049a4:	b2da      	uxtb	r2, r3
 80049a6:	4b18      	ldr	r3, [pc, #96]	; (8004a08 <message_send_AD+0x88>)
 80049a8:	70da      	strb	r2, [r3, #3]
		modbus_tx_buf[4] = message_AD >> 16;
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	141b      	asrs	r3, r3, #16
 80049ae:	b2da      	uxtb	r2, r3
 80049b0:	4b15      	ldr	r3, [pc, #84]	; (8004a08 <message_send_AD+0x88>)
 80049b2:	711a      	strb	r2, [r3, #4]
		modbus_tx_buf[5] = message_AD >> 8;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	121b      	asrs	r3, r3, #8
 80049b8:	b2da      	uxtb	r2, r3
 80049ba:	4b13      	ldr	r3, [pc, #76]	; (8004a08 <message_send_AD+0x88>)
 80049bc:	715a      	strb	r2, [r3, #5]
		modbus_tx_buf[6] = message_AD;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	b2da      	uxtb	r2, r3
 80049c2:	4b11      	ldr	r3, [pc, #68]	; (8004a08 <message_send_AD+0x88>)
 80049c4:	719a      	strb	r2, [r3, #6]
		tx_crc = CRC_CHECK(modbus_tx_buf, 7);
 80049c6:	2107      	movs	r1, #7
 80049c8:	480f      	ldr	r0, [pc, #60]	; (8004a08 <message_send_AD+0x88>)
 80049ca:	f000 f8a5 	bl	8004b18 <CRC_CHECK>
 80049ce:	4603      	mov	r3, r0
 80049d0:	461a      	mov	r2, r3
 80049d2:	4b0e      	ldr	r3, [pc, #56]	; (8004a0c <message_send_AD+0x8c>)
 80049d4:	801a      	strh	r2, [r3, #0]
		modbus_tx_buf[7] = tx_crc ;
 80049d6:	4b0d      	ldr	r3, [pc, #52]	; (8004a0c <message_send_AD+0x8c>)
 80049d8:	881b      	ldrh	r3, [r3, #0]
 80049da:	b2da      	uxtb	r2, r3
 80049dc:	4b0a      	ldr	r3, [pc, #40]	; (8004a08 <message_send_AD+0x88>)
 80049de:	71da      	strb	r2, [r3, #7]
		modbus_tx_buf[8] = tx_crc >> 8;
 80049e0:	4b0a      	ldr	r3, [pc, #40]	; (8004a0c <message_send_AD+0x8c>)
 80049e2:	881b      	ldrh	r3, [r3, #0]
 80049e4:	0a1b      	lsrs	r3, r3, #8
 80049e6:	b29b      	uxth	r3, r3
 80049e8:	b2da      	uxtb	r2, r3
 80049ea:	4b07      	ldr	r3, [pc, #28]	; (8004a08 <message_send_AD+0x88>)
 80049ec:	721a      	strb	r2, [r3, #8]
		modbus_send_packet(modbus_tx_buf, 9);
 80049ee:	2109      	movs	r1, #9
 80049f0:	4805      	ldr	r0, [pc, #20]	; (8004a08 <message_send_AD+0x88>)
 80049f2:	f000 fa15 	bl	8004e20 <modbus_send_packet>

}
 80049f6:	bf00      	nop
 80049f8:	3708      	adds	r7, #8
 80049fa:	46bd      	mov	sp, r7
 80049fc:	bd80      	pop	{r7, pc}
 80049fe:	bf00      	nop
 8004a00:	20000180 	.word	0x20000180
 8004a04:	20000214 	.word	0x20000214
 8004a08:	200001f4 	.word	0x200001f4
 8004a0c:	20000212 	.word	0x20000212

08004a10 <message_send_version>:
void message_send_version(void)
{
 8004a10:	b580      	push	{r7, lr}
 8004a12:	b082      	sub	sp, #8
 8004a14:	af00      	add	r7, sp, #0
	uint32_t temp32=0;
 8004a16:	2300      	movs	r3, #0
 8004a18:	607b      	str	r3, [r7, #4]
	temp32=firm_version;
 8004a1a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004a1e:	607b      	str	r3, [r7, #4]
		modbus_tx_buf[0] = modbus.Slave_addr;
 8004a20:	4b1c      	ldr	r3, [pc, #112]	; (8004a94 <message_send_version+0x84>)
 8004a22:	781a      	ldrb	r2, [r3, #0]
 8004a24:	4b1c      	ldr	r3, [pc, #112]	; (8004a98 <message_send_version+0x88>)
 8004a26:	701a      	strb	r2, [r3, #0]
		modbus_tx_buf[1] = 0x03;
 8004a28:	4b1b      	ldr	r3, [pc, #108]	; (8004a98 <message_send_version+0x88>)
 8004a2a:	2203      	movs	r2, #3
 8004a2c:	705a      	strb	r2, [r3, #1]
		modbus_tx_buf[2] = 4;
 8004a2e:	4b1a      	ldr	r3, [pc, #104]	; (8004a98 <message_send_version+0x88>)
 8004a30:	2204      	movs	r2, #4
 8004a32:	709a      	strb	r2, [r3, #2]
		modbus_tx_buf[3] = temp32 >> 24;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	0e1b      	lsrs	r3, r3, #24
 8004a38:	b2da      	uxtb	r2, r3
 8004a3a:	4b17      	ldr	r3, [pc, #92]	; (8004a98 <message_send_version+0x88>)
 8004a3c:	70da      	strb	r2, [r3, #3]
		modbus_tx_buf[4] = temp32 >> 16;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	0c1b      	lsrs	r3, r3, #16
 8004a42:	b2da      	uxtb	r2, r3
 8004a44:	4b14      	ldr	r3, [pc, #80]	; (8004a98 <message_send_version+0x88>)
 8004a46:	711a      	strb	r2, [r3, #4]
		modbus_tx_buf[5] = temp32 >> 8;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	0a1b      	lsrs	r3, r3, #8
 8004a4c:	b2da      	uxtb	r2, r3
 8004a4e:	4b12      	ldr	r3, [pc, #72]	; (8004a98 <message_send_version+0x88>)
 8004a50:	715a      	strb	r2, [r3, #5]
		modbus_tx_buf[6] = temp32;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	4b10      	ldr	r3, [pc, #64]	; (8004a98 <message_send_version+0x88>)
 8004a58:	719a      	strb	r2, [r3, #6]
		tx_crc = CRC_CHECK(modbus_tx_buf, 7);
 8004a5a:	2107      	movs	r1, #7
 8004a5c:	480e      	ldr	r0, [pc, #56]	; (8004a98 <message_send_version+0x88>)
 8004a5e:	f000 f85b 	bl	8004b18 <CRC_CHECK>
 8004a62:	4603      	mov	r3, r0
 8004a64:	461a      	mov	r2, r3
 8004a66:	4b0d      	ldr	r3, [pc, #52]	; (8004a9c <message_send_version+0x8c>)
 8004a68:	801a      	strh	r2, [r3, #0]
		modbus_tx_buf[7] = tx_crc ;
 8004a6a:	4b0c      	ldr	r3, [pc, #48]	; (8004a9c <message_send_version+0x8c>)
 8004a6c:	881b      	ldrh	r3, [r3, #0]
 8004a6e:	b2da      	uxtb	r2, r3
 8004a70:	4b09      	ldr	r3, [pc, #36]	; (8004a98 <message_send_version+0x88>)
 8004a72:	71da      	strb	r2, [r3, #7]
		modbus_tx_buf[8] = tx_crc >> 8;
 8004a74:	4b09      	ldr	r3, [pc, #36]	; (8004a9c <message_send_version+0x8c>)
 8004a76:	881b      	ldrh	r3, [r3, #0]
 8004a78:	0a1b      	lsrs	r3, r3, #8
 8004a7a:	b29b      	uxth	r3, r3
 8004a7c:	b2da      	uxtb	r2, r3
 8004a7e:	4b06      	ldr	r3, [pc, #24]	; (8004a98 <message_send_version+0x88>)
 8004a80:	721a      	strb	r2, [r3, #8]
		modbus_send_packet(modbus_tx_buf, 9);
 8004a82:	2109      	movs	r1, #9
 8004a84:	4804      	ldr	r0, [pc, #16]	; (8004a98 <message_send_version+0x88>)
 8004a86:	f000 f9cb 	bl	8004e20 <modbus_send_packet>
}
 8004a8a:	bf00      	nop
 8004a8c:	3708      	adds	r7, #8
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	bd80      	pop	{r7, pc}
 8004a92:	bf00      	nop
 8004a94:	20000214 	.word	0x20000214
 8004a98:	200001f4 	.word	0x200001f4
 8004a9c:	20000212 	.word	0x20000212

08004aa0 <message_set_address>:
		modbus_tx_buf[8] = tx_crc >> 8;
		modbus_send_packet(modbus_tx_buf, 9);
}

void message_set_address(uint8_t addr)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b082      	sub	sp, #8
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	71fb      	strb	r3, [r7, #7]
	set_modbus_address(addr);
 8004aaa:	79fb      	ldrb	r3, [r7, #7]
 8004aac:	4618      	mov	r0, r3
 8004aae:	f000 fa3b 	bl	8004f28 <set_modbus_address>
	modbus_tx_buf[0] = modbus.Slave_addr;
 8004ab2:	4b16      	ldr	r3, [pc, #88]	; (8004b0c <message_set_address+0x6c>)
 8004ab4:	781a      	ldrb	r2, [r3, #0]
 8004ab6:	4b16      	ldr	r3, [pc, #88]	; (8004b10 <message_set_address+0x70>)
 8004ab8:	701a      	strb	r2, [r3, #0]
	modbus_tx_buf[1] = 0x06;
 8004aba:	4b15      	ldr	r3, [pc, #84]	; (8004b10 <message_set_address+0x70>)
 8004abc:	2206      	movs	r2, #6
 8004abe:	705a      	strb	r2, [r3, #1]
	modbus_tx_buf[2] = 0;
 8004ac0:	4b13      	ldr	r3, [pc, #76]	; (8004b10 <message_set_address+0x70>)
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	709a      	strb	r2, [r3, #2]
	modbus_tx_buf[3] = 0x12;
 8004ac6:	4b12      	ldr	r3, [pc, #72]	; (8004b10 <message_set_address+0x70>)
 8004ac8:	2212      	movs	r2, #18
 8004aca:	70da      	strb	r2, [r3, #3]
	modbus_tx_buf[4] = addr;
 8004acc:	4a10      	ldr	r2, [pc, #64]	; (8004b10 <message_set_address+0x70>)
 8004ace:	79fb      	ldrb	r3, [r7, #7]
 8004ad0:	7113      	strb	r3, [r2, #4]
	tx_crc = CRC_CHECK(modbus_tx_buf, 6);
 8004ad2:	2106      	movs	r1, #6
 8004ad4:	480e      	ldr	r0, [pc, #56]	; (8004b10 <message_set_address+0x70>)
 8004ad6:	f000 f81f 	bl	8004b18 <CRC_CHECK>
 8004ada:	4603      	mov	r3, r0
 8004adc:	461a      	mov	r2, r3
 8004ade:	4b0d      	ldr	r3, [pc, #52]	; (8004b14 <message_set_address+0x74>)
 8004ae0:	801a      	strh	r2, [r3, #0]
	modbus_tx_buf[5] = tx_crc ;
 8004ae2:	4b0c      	ldr	r3, [pc, #48]	; (8004b14 <message_set_address+0x74>)
 8004ae4:	881b      	ldrh	r3, [r3, #0]
 8004ae6:	b2da      	uxtb	r2, r3
 8004ae8:	4b09      	ldr	r3, [pc, #36]	; (8004b10 <message_set_address+0x70>)
 8004aea:	715a      	strb	r2, [r3, #5]
	modbus_tx_buf[6] = tx_crc >> 8 ;
 8004aec:	4b09      	ldr	r3, [pc, #36]	; (8004b14 <message_set_address+0x74>)
 8004aee:	881b      	ldrh	r3, [r3, #0]
 8004af0:	0a1b      	lsrs	r3, r3, #8
 8004af2:	b29b      	uxth	r3, r3
 8004af4:	b2da      	uxtb	r2, r3
 8004af6:	4b06      	ldr	r3, [pc, #24]	; (8004b10 <message_set_address+0x70>)
 8004af8:	719a      	strb	r2, [r3, #6]
	modbus_send_packet(modbus_tx_buf, 7);
 8004afa:	2107      	movs	r1, #7
 8004afc:	4804      	ldr	r0, [pc, #16]	; (8004b10 <message_set_address+0x70>)
 8004afe:	f000 f98f 	bl	8004e20 <modbus_send_packet>
}
 8004b02:	bf00      	nop
 8004b04:	3708      	adds	r7, #8
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	20000214 	.word	0x20000214
 8004b10:	200001f4 	.word	0x200001f4
 8004b14:	20000212 	.word	0x20000212

08004b18 <CRC_CHECK>:
//	return (CRC_Temp);
//}

//  Modbus RTU CRC 
uint16_t CRC_CHECK(uint8_t *data, uint8_t length)
{
 8004b18:	b480      	push	{r7}
 8004b1a:	b087      	sub	sp, #28
 8004b1c:	af00      	add	r7, sp, #0
 8004b1e:	6078      	str	r0, [r7, #4]
 8004b20:	460b      	mov	r3, r1
 8004b22:	70fb      	strb	r3, [r7, #3]
    uint16_t crc = 0xFFFF;
 8004b24:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8004b28:	82fb      	strh	r3, [r7, #22]

    for (size_t i = 0; i < length; ++i) {
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	613b      	str	r3, [r7, #16]
 8004b2e:	e026      	b.n	8004b7e <CRC_CHECK+0x66>
        crc ^= data[i];
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	4413      	add	r3, r2
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	b29a      	uxth	r2, r3
 8004b3a:	8afb      	ldrh	r3, [r7, #22]
 8004b3c:	4053      	eors	r3, r2
 8004b3e:	82fb      	strh	r3, [r7, #22]

        for (int j = 0; j < 8; ++j) {
 8004b40:	2300      	movs	r3, #0
 8004b42:	60fb      	str	r3, [r7, #12]
 8004b44:	e015      	b.n	8004b72 <CRC_CHECK+0x5a>
            if (crc & 0x0001) {
 8004b46:	8afb      	ldrh	r3, [r7, #22]
 8004b48:	f003 0301 	and.w	r3, r3, #1
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d00a      	beq.n	8004b66 <CRC_CHECK+0x4e>
                crc >>= 1;
 8004b50:	8afb      	ldrh	r3, [r7, #22]
 8004b52:	085b      	lsrs	r3, r3, #1
 8004b54:	82fb      	strh	r3, [r7, #22]
                crc ^= 0xA001;
 8004b56:	8afb      	ldrh	r3, [r7, #22]
 8004b58:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 8004b5c:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 8004b60:	43db      	mvns	r3, r3
 8004b62:	82fb      	strh	r3, [r7, #22]
 8004b64:	e002      	b.n	8004b6c <CRC_CHECK+0x54>
            } else {
                crc >>= 1;
 8004b66:	8afb      	ldrh	r3, [r7, #22]
 8004b68:	085b      	lsrs	r3, r3, #1
 8004b6a:	82fb      	strh	r3, [r7, #22]
        for (int j = 0; j < 8; ++j) {
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	3301      	adds	r3, #1
 8004b70:	60fb      	str	r3, [r7, #12]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	2b07      	cmp	r3, #7
 8004b76:	dde6      	ble.n	8004b46 <CRC_CHECK+0x2e>
    for (size_t i = 0; i < length; ++i) {
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	613b      	str	r3, [r7, #16]
 8004b7e:	78fb      	ldrb	r3, [r7, #3]
 8004b80:	693a      	ldr	r2, [r7, #16]
 8004b82:	429a      	cmp	r2, r3
 8004b84:	d3d4      	bcc.n	8004b30 <CRC_CHECK+0x18>
            }
        }
    }

    return crc;
 8004b86:	8afb      	ldrh	r3, [r7, #22]
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	371c      	adds	r7, #28
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bc80      	pop	{r7}
 8004b90:	4770      	bx	lr
	...

08004b94 <Modbud_fun_03>:

void Modbud_fun_03(uint16_t reg_addr) // 3  ---
{
 8004b94:	b580      	push	{r7, lr}
 8004b96:	b082      	sub	sp, #8
 8004b98:	af00      	add	r7, sp, #0
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	80fb      	strh	r3, [r7, #6]
	switch (reg_addr)
 8004b9e:	88fb      	ldrh	r3, [r7, #6]
 8004ba0:	2b14      	cmp	r3, #20
 8004ba2:	dc1f      	bgt.n	8004be4 <Modbud_fun_03+0x50>
 8004ba4:	2b09      	cmp	r3, #9
 8004ba6:	db2a      	blt.n	8004bfe <Modbud_fun_03+0x6a>
 8004ba8:	3b09      	subs	r3, #9
 8004baa:	2b0b      	cmp	r3, #11
 8004bac:	d827      	bhi.n	8004bfe <Modbud_fun_03+0x6a>
 8004bae:	a201      	add	r2, pc, #4	; (adr r2, 8004bb4 <Modbud_fun_03+0x20>)
 8004bb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bb4:	08004beb 	.word	0x08004beb
 8004bb8:	08004bff 	.word	0x08004bff
 8004bbc:	08004bfd 	.word	0x08004bfd
 8004bc0:	08004bff 	.word	0x08004bff
 8004bc4:	08004bff 	.word	0x08004bff
 8004bc8:	08004bff 	.word	0x08004bff
 8004bcc:	08004bff 	.word	0x08004bff
 8004bd0:	08004bff 	.word	0x08004bff
 8004bd4:	08004bf1 	.word	0x08004bf1
 8004bd8:	08004bff 	.word	0x08004bff
 8004bdc:	08004bff 	.word	0x08004bff
 8004be0:	08004bfd 	.word	0x08004bfd
 8004be4:	2b90      	cmp	r3, #144	; 0x90
 8004be6:	d006      	beq.n	8004bf6 <Modbud_fun_03+0x62>
			break;
	case 0x0090: //
		message_send_version();
		break;
	}
}
 8004be8:	e009      	b.n	8004bfe <Modbud_fun_03+0x6a>
		message_send_weight();
 8004bea:	f7ff fe73 	bl	80048d4 <message_send_weight>
		break;
 8004bee:	e006      	b.n	8004bfe <Modbud_fun_03+0x6a>
		message_send_AD();
 8004bf0:	f7ff fec6 	bl	8004980 <message_send_AD>
		break;
 8004bf4:	e003      	b.n	8004bfe <Modbud_fun_03+0x6a>
		message_send_version();
 8004bf6:	f7ff ff0b 	bl	8004a10 <message_send_version>
		break;
 8004bfa:	e000      	b.n	8004bfe <Modbud_fun_03+0x6a>
		break;
 8004bfc:	bf00      	nop
}
 8004bfe:	bf00      	nop
 8004c00:	3708      	adds	r7, #8
 8004c02:	46bd      	mov	sp, r7
 8004c04:	bd80      	pop	{r7, pc}
 8004c06:	bf00      	nop

08004c08 <Modbud_fun_06>:

void Modbud_fun_06(uint16_t reg_addr) // 6  
{
 8004c08:	b580      	push	{r7, lr}
 8004c0a:	b082      	sub	sp, #8
 8004c0c:	af00      	add	r7, sp, #0
 8004c0e:	4603      	mov	r3, r0
 8004c10:	80fb      	strh	r3, [r7, #6]
	switch (reg_addr)
 8004c12:	88fb      	ldrh	r3, [r7, #6]
 8004c14:	3b01      	subs	r3, #1
 8004c16:	2b11      	cmp	r3, #17
 8004c18:	d83e      	bhi.n	8004c98 <Modbud_fun_06+0x90>
 8004c1a:	a201      	add	r2, pc, #4	; (adr r2, 8004c20 <Modbud_fun_06+0x18>)
 8004c1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c20:	08004c69 	.word	0x08004c69
 8004c24:	08004c6f 	.word	0x08004c6f
 8004c28:	08004c99 	.word	0x08004c99
 8004c2c:	08004c99 	.word	0x08004c99
 8004c30:	08004c75 	.word	0x08004c75
 8004c34:	08004c99 	.word	0x08004c99
 8004c38:	08004c97 	.word	0x08004c97
 8004c3c:	08004c99 	.word	0x08004c99
 8004c40:	08004c99 	.word	0x08004c99
 8004c44:	08004c99 	.word	0x08004c99
 8004c48:	08004c99 	.word	0x08004c99
 8004c4c:	08004c99 	.word	0x08004c99
 8004c50:	08004c99 	.word	0x08004c99
 8004c54:	08004c99 	.word	0x08004c99
 8004c58:	08004c99 	.word	0x08004c99
 8004c5c:	08004c99 	.word	0x08004c99
 8004c60:	08004c99 	.word	0x08004c99
 8004c64:	08004c89 	.word	0x08004c89
	{
	case 0x0001: // 
		message_set_zero();
 8004c68:	f7ff fd7c 	bl	8004764 <message_set_zero>
		break;
 8004c6c:	e014      	b.n	8004c98 <Modbud_fun_06+0x90>
	case 0x0002: // 
		message_set_zero();
 8004c6e:	f7ff fd79 	bl	8004764 <message_set_zero>
		break;
 8004c72:	e011      	b.n	8004c98 <Modbud_fun_06+0x90>
	case 0x0005: // 1 
		message_standardization(modbus.write_data);
 8004c74:	4b0a      	ldr	r3, [pc, #40]	; (8004ca0 <Modbud_fun_06+0x98>)
 8004c76:	8b9b      	ldrh	r3, [r3, #28]
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f7fb ff9d 	bl	8000bb8 <__aeabi_ui2f>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	4618      	mov	r0, r3
 8004c82:	f7ff fda7 	bl	80047d4 <message_standardization>
		break;
 8004c86:	e007      	b.n	8004c98 <Modbud_fun_06+0x90>
	case 0x0007: // 2 
//		message_standardization(modbus.write_data);
		break;
	case 0x0012: // 
		message_set_address(modbus.write_data);
 8004c88:	4b05      	ldr	r3, [pc, #20]	; (8004ca0 <Modbud_fun_06+0x98>)
 8004c8a:	8b9b      	ldrh	r3, [r3, #28]
 8004c8c:	b2db      	uxtb	r3, r3
 8004c8e:	4618      	mov	r0, r3
 8004c90:	f7ff ff06 	bl	8004aa0 <message_set_address>
		break;
 8004c94:	e000      	b.n	8004c98 <Modbud_fun_06+0x90>
		break;
 8004c96:	bf00      	nop
	}
}
 8004c98:	bf00      	nop
 8004c9a:	3708      	adds	r7, #8
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bd80      	pop	{r7, pc}
 8004ca0:	20000214 	.word	0x20000214

08004ca4 <Modbud_fun_10>:

void Modbud_fun_10(uint16_t reg_addr) // 16  
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b084      	sub	sp, #16
 8004ca8:	af00      	add	r7, sp, #0
 8004caa:	4603      	mov	r3, r0
 8004cac:	80fb      	strh	r3, [r7, #6]
	float temp_f=0;
 8004cae:	f04f 0300 	mov.w	r3, #0
 8004cb2:	60fb      	str	r3, [r7, #12]
	switch (reg_addr)
 8004cb4:	88fb      	ldrh	r3, [r7, #6]
 8004cb6:	2b05      	cmp	r3, #5
 8004cb8:	d002      	beq.n	8004cc0 <Modbud_fun_10+0x1c>
 8004cba:	2b07      	cmp	r3, #7
 8004cbc:	d00b      	beq.n	8004cd6 <Modbud_fun_10+0x32>
					break;
//		case 0x0012: // 
//			message_set_address(modbus.write_data);
//			break;
		}
}
 8004cbe:	e015      	b.n	8004cec <Modbud_fun_10+0x48>
			temp_f=(float)modbus.write_data32;
 8004cc0:	4b0c      	ldr	r3, [pc, #48]	; (8004cf4 <Modbud_fun_10+0x50>)
 8004cc2:	6a1b      	ldr	r3, [r3, #32]
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	f7fb ff77 	bl	8000bb8 <__aeabi_ui2f>
 8004cca:	4603      	mov	r3, r0
 8004ccc:	60fb      	str	r3, [r7, #12]
			message_standardization32(temp_f);
 8004cce:	68f8      	ldr	r0, [r7, #12]
 8004cd0:	f7ff fdc4 	bl	800485c <message_standardization32>
			break;
 8004cd4:	e00a      	b.n	8004cec <Modbud_fun_10+0x48>
			temp_f=(float)modbus.write_data32;
 8004cd6:	4b07      	ldr	r3, [pc, #28]	; (8004cf4 <Modbud_fun_10+0x50>)
 8004cd8:	6a1b      	ldr	r3, [r3, #32]
 8004cda:	4618      	mov	r0, r3
 8004cdc:	f7fb ff6c 	bl	8000bb8 <__aeabi_ui2f>
 8004ce0:	4603      	mov	r3, r0
 8004ce2:	60fb      	str	r3, [r7, #12]
			message_standardization32(temp_f);
 8004ce4:	68f8      	ldr	r0, [r7, #12]
 8004ce6:	f7ff fdb9 	bl	800485c <message_standardization32>
					break;
 8004cea:	bf00      	nop
}
 8004cec:	bf00      	nop
 8004cee:	3710      	adds	r7, #16
 8004cf0:	46bd      	mov	sp, r7
 8004cf2:	bd80      	pop	{r7, pc}
 8004cf4:	20000214 	.word	0x20000214

08004cf8 <modbus_receive_packet>:

uint8_t modbus_receive_packet(uint8_t *rx_data)
{
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b084      	sub	sp, #16
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
	uint16_t crc = 0;
 8004d00:	2300      	movs	r3, #0
 8004d02:	81fb      	strh	r3, [r7, #14]
	uint16_t rc_crc = 0;
 8004d04:	2300      	movs	r3, #0
 8004d06:	81bb      	strh	r3, [r7, #12]
	//  uint16_t reg_addr ;

	crc = CRC_CHECK(rx_data, modbus.ReceiveCount - 2);									   // 
 8004d08:	4b44      	ldr	r3, [pc, #272]	; (8004e1c <modbus_receive_packet+0x124>)
 8004d0a:	7d5b      	ldrb	r3, [r3, #21]
 8004d0c:	3b02      	subs	r3, #2
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	4619      	mov	r1, r3
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f7ff ff00 	bl	8004b18 <CRC_CHECK>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	81fb      	strh	r3, [r7, #14]
	rc_crc = (rx_data[modbus.ReceiveCount - 1] << 8) + (rx_data[modbus.ReceiveCount - 2]); // 
 8004d1c:	4b3f      	ldr	r3, [pc, #252]	; (8004e1c <modbus_receive_packet+0x124>)
 8004d1e:	7d5b      	ldrb	r3, [r3, #21]
 8004d20:	3b01      	subs	r3, #1
 8004d22:	687a      	ldr	r2, [r7, #4]
 8004d24:	4413      	add	r3, r2
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	b29b      	uxth	r3, r3
 8004d2a:	021b      	lsls	r3, r3, #8
 8004d2c:	b29a      	uxth	r2, r3
 8004d2e:	4b3b      	ldr	r3, [pc, #236]	; (8004e1c <modbus_receive_packet+0x124>)
 8004d30:	7d5b      	ldrb	r3, [r3, #21]
 8004d32:	3b02      	subs	r3, #2
 8004d34:	6879      	ldr	r1, [r7, #4]
 8004d36:	440b      	add	r3, r1
 8004d38:	781b      	ldrb	r3, [r3, #0]
 8004d3a:	b29b      	uxth	r3, r3
 8004d3c:	4413      	add	r3, r2
 8004d3e:	81bb      	strh	r3, [r7, #12]
	if (crc != rc_crc)
 8004d40:	89fa      	ldrh	r2, [r7, #14]
 8004d42:	89bb      	ldrh	r3, [r7, #12]
 8004d44:	429a      	cmp	r2, r3
 8004d46:	d001      	beq.n	8004d4c <modbus_receive_packet+0x54>
	{
		return 1;
 8004d48:	2301      	movs	r3, #1
 8004d4a:	e063      	b.n	8004e14 <modbus_receive_packet+0x11c>
	}
	if (rx_data[0] == modbus.Slave_addr)
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	781a      	ldrb	r2, [r3, #0]
 8004d50:	4b32      	ldr	r3, [pc, #200]	; (8004e1c <modbus_receive_packet+0x124>)
 8004d52:	781b      	ldrb	r3, [r3, #0]
 8004d54:	429a      	cmp	r2, r3
 8004d56:	d15c      	bne.n	8004e12 <modbus_receive_packet+0x11a>
	{
		modbus.reg_addr = (rx_data[2] << 8) + rx_data[3];
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	3302      	adds	r3, #2
 8004d5c:	781b      	ldrb	r3, [r3, #0]
 8004d5e:	b29b      	uxth	r3, r3
 8004d60:	021b      	lsls	r3, r3, #8
 8004d62:	b29a      	uxth	r2, r3
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	3303      	adds	r3, #3
 8004d68:	781b      	ldrb	r3, [r3, #0]
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	4413      	add	r3, r2
 8004d6e:	b29a      	uxth	r2, r3
 8004d70:	4b2a      	ldr	r3, [pc, #168]	; (8004e1c <modbus_receive_packet+0x124>)
 8004d72:	835a      	strh	r2, [r3, #26]
		switch (rx_data[1])
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	3301      	adds	r3, #1
 8004d78:	781b      	ldrb	r3, [r3, #0]
 8004d7a:	2b10      	cmp	r3, #16
 8004d7c:	d02e      	beq.n	8004ddc <modbus_receive_packet+0xe4>
 8004d7e:	2b10      	cmp	r3, #16
 8004d80:	dc47      	bgt.n	8004e12 <modbus_receive_packet+0x11a>
 8004d82:	2b03      	cmp	r3, #3
 8004d84:	d002      	beq.n	8004d8c <modbus_receive_packet+0x94>
 8004d86:	2b06      	cmp	r3, #6
 8004d88:	d014      	beq.n	8004db4 <modbus_receive_packet+0xbc>
 8004d8a:	e042      	b.n	8004e12 <modbus_receive_packet+0x11a>
		{
		case 0x03: // 
			modbus.read_data_num = (rx_data[4] << 8) + rx_data[5];
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	3304      	adds	r3, #4
 8004d90:	781b      	ldrb	r3, [r3, #0]
 8004d92:	b29b      	uxth	r3, r3
 8004d94:	021b      	lsls	r3, r3, #8
 8004d96:	b29a      	uxth	r2, r3
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	3305      	adds	r3, #5
 8004d9c:	781b      	ldrb	r3, [r3, #0]
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	4413      	add	r3, r2
 8004da2:	b29a      	uxth	r2, r3
 8004da4:	4b1d      	ldr	r3, [pc, #116]	; (8004e1c <modbus_receive_packet+0x124>)
 8004da6:	849a      	strh	r2, [r3, #36]	; 0x24
			Modbud_fun_03(modbus.reg_addr);
 8004da8:	4b1c      	ldr	r3, [pc, #112]	; (8004e1c <modbus_receive_packet+0x124>)
 8004daa:	8b5b      	ldrh	r3, [r3, #26]
 8004dac:	4618      	mov	r0, r3
 8004dae:	f7ff fef1 	bl	8004b94 <Modbud_fun_03>
			break;
 8004db2:	e02e      	b.n	8004e12 <modbus_receive_packet+0x11a>

		case 0x06: // 
			modbus.write_data = (rx_data[4] << 8) + rx_data[5];
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	3304      	adds	r3, #4
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	021b      	lsls	r3, r3, #8
 8004dbe:	b29a      	uxth	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	3305      	adds	r3, #5
 8004dc4:	781b      	ldrb	r3, [r3, #0]
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	4413      	add	r3, r2
 8004dca:	b29a      	uxth	r2, r3
 8004dcc:	4b13      	ldr	r3, [pc, #76]	; (8004e1c <modbus_receive_packet+0x124>)
 8004dce:	839a      	strh	r2, [r3, #28]
			Modbud_fun_06(modbus.reg_addr);
 8004dd0:	4b12      	ldr	r3, [pc, #72]	; (8004e1c <modbus_receive_packet+0x124>)
 8004dd2:	8b5b      	ldrh	r3, [r3, #26]
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	f7ff ff17 	bl	8004c08 <Modbud_fun_06>
			break;
 8004dda:	e01a      	b.n	8004e12 <modbus_receive_packet+0x11a>

		case 0x10: // 
			modbus.write_data32 = (rx_data[7] << 24) +(rx_data[8] << 16)+(rx_data[9] << 8) + rx_data[10];
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	3307      	adds	r3, #7
 8004de0:	781b      	ldrb	r3, [r3, #0]
 8004de2:	061a      	lsls	r2, r3, #24
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	3308      	adds	r3, #8
 8004de8:	781b      	ldrb	r3, [r3, #0]
 8004dea:	041b      	lsls	r3, r3, #16
 8004dec:	441a      	add	r2, r3
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	3309      	adds	r3, #9
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	021b      	lsls	r3, r3, #8
 8004df6:	4413      	add	r3, r2
 8004df8:	687a      	ldr	r2, [r7, #4]
 8004dfa:	320a      	adds	r2, #10
 8004dfc:	7812      	ldrb	r2, [r2, #0]
 8004dfe:	4413      	add	r3, r2
 8004e00:	461a      	mov	r2, r3
 8004e02:	4b06      	ldr	r3, [pc, #24]	; (8004e1c <modbus_receive_packet+0x124>)
 8004e04:	621a      	str	r2, [r3, #32]
			Modbud_fun_10(modbus.reg_addr);
 8004e06:	4b05      	ldr	r3, [pc, #20]	; (8004e1c <modbus_receive_packet+0x124>)
 8004e08:	8b5b      	ldrh	r3, [r3, #26]
 8004e0a:	4618      	mov	r0, r3
 8004e0c:	f7ff ff4a 	bl	8004ca4 <Modbud_fun_10>
			break;
 8004e10:	bf00      	nop
		}
	}
	else if (rx_data[0] == 0) // 
	{
	}
	return 0;
 8004e12:	2300      	movs	r3, #0
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3710      	adds	r7, #16
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	20000214 	.word	0x20000214

08004e20 <modbus_send_packet>:

// modbus
void modbus_send_packet(uint8_t *data, uint8_t len)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b082      	sub	sp, #8
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
 8004e28:	460b      	mov	r3, r1
 8004e2a:	70fb      	strb	r3, [r7, #3]
	uart1_send_data(data, len);
 8004e2c:	78fb      	ldrb	r3, [r7, #3]
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	4619      	mov	r1, r3
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f000 fa50 	bl	80052d8 <uart1_send_data>
}
 8004e38:	bf00      	nop
 8004e3a:	3708      	adds	r7, #8
 8004e3c:	46bd      	mov	sp, r7
 8004e3e:	bd80      	pop	{r7, pc}

08004e40 <uart1_callback>:


void uart1_callback(void)
{
 8004e40:	b580      	push	{r7, lr}
 8004e42:	b082      	sub	sp, #8
 8004e44:	af00      	add	r7, sp, #0
	uint8_t res = 0;
 8004e46:	2300      	movs	r3, #0
 8004e48:	71fb      	strb	r3, [r7, #7]
	res = uart1_Receive_one_byte();
 8004e4a:	f000 fa3b 	bl	80052c4 <uart1_Receive_one_byte>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	71fb      	strb	r3, [r7, #7]
	modbus.ReceiveBuff[modbus.ReceiveCount] = res;
 8004e52:	4b0f      	ldr	r3, [pc, #60]	; (8004e90 <uart1_callback+0x50>)
 8004e54:	7d5b      	ldrb	r3, [r3, #21]
 8004e56:	461a      	mov	r2, r3
 8004e58:	4b0d      	ldr	r3, [pc, #52]	; (8004e90 <uart1_callback+0x50>)
 8004e5a:	4413      	add	r3, r2
 8004e5c:	79fa      	ldrb	r2, [r7, #7]
 8004e5e:	705a      	strb	r2, [r3, #1]
	modbus.ReceiveCount++;
 8004e60:	4b0b      	ldr	r3, [pc, #44]	; (8004e90 <uart1_callback+0x50>)
 8004e62:	7d5b      	ldrb	r3, [r3, #21]
 8004e64:	3301      	adds	r3, #1
 8004e66:	b2da      	uxtb	r2, r3
 8004e68:	4b09      	ldr	r3, [pc, #36]	; (8004e90 <uart1_callback+0x50>)
 8004e6a:	755a      	strb	r2, [r3, #21]
	if(modbus.ReceiveCount >=RX_SIZE)
 8004e6c:	4b08      	ldr	r3, [pc, #32]	; (8004e90 <uart1_callback+0x50>)
 8004e6e:	7d5b      	ldrb	r3, [r3, #21]
 8004e70:	2b13      	cmp	r3, #19
 8004e72:	d902      	bls.n	8004e7a <uart1_callback+0x3a>
	{
		modbus.ReceiveCount = 0;
 8004e74:	4b06      	ldr	r3, [pc, #24]	; (8004e90 <uart1_callback+0x50>)
 8004e76:	2200      	movs	r2, #0
 8004e78:	755a      	strb	r2, [r3, #21]
	}
	if (modbus.ReceiveCount == 1)
 8004e7a:	4b05      	ldr	r3, [pc, #20]	; (8004e90 <uart1_callback+0x50>)
 8004e7c:	7d5b      	ldrb	r3, [r3, #21]
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d102      	bne.n	8004e88 <uart1_callback+0x48>
	{
		modbus.timerun = 1;
 8004e82:	4b03      	ldr	r3, [pc, #12]	; (8004e90 <uart1_callback+0x50>)
 8004e84:	2201      	movs	r2, #1
 8004e86:	75da      	strb	r2, [r3, #23]
	}

}
 8004e88:	bf00      	nop
 8004e8a:	3708      	adds	r7, #8
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}
 8004e90:	20000214 	.word	0x20000214

08004e94 <modbus_timeout>:
void modbus_timeout(void)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	af00      	add	r7, sp, #0
	if (modbus.timerun == 1)
 8004e98:	4b0f      	ldr	r3, [pc, #60]	; (8004ed8 <modbus_timeout+0x44>)
 8004e9a:	7ddb      	ldrb	r3, [r3, #23]
 8004e9c:	2b01      	cmp	r3, #1
 8004e9e:	d105      	bne.n	8004eac <modbus_timeout+0x18>
	{
		modbus.timecount++;
 8004ea0:	4b0d      	ldr	r3, [pc, #52]	; (8004ed8 <modbus_timeout+0x44>)
 8004ea2:	7d9b      	ldrb	r3, [r3, #22]
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	b2da      	uxtb	r2, r3
 8004ea8:	4b0b      	ldr	r3, [pc, #44]	; (8004ed8 <modbus_timeout+0x44>)
 8004eaa:	759a      	strb	r2, [r3, #22]
	}
	if (modbus.timecount >= 200) // 3.5,
 8004eac:	4b0a      	ldr	r3, [pc, #40]	; (8004ed8 <modbus_timeout+0x44>)
 8004eae:	7d9b      	ldrb	r3, [r3, #22]
 8004eb0:	2bc7      	cmp	r3, #199	; 0xc7
 8004eb2:	d90e      	bls.n	8004ed2 <modbus_timeout+0x3e>
	{
		modbus.timerun = 0;
 8004eb4:	4b08      	ldr	r3, [pc, #32]	; (8004ed8 <modbus_timeout+0x44>)
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	75da      	strb	r2, [r3, #23]
		modbus.timecount = 0;
 8004eba:	4b07      	ldr	r3, [pc, #28]	; (8004ed8 <modbus_timeout+0x44>)
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	759a      	strb	r2, [r3, #22]
		modbus.ReceiveComplete = 1;
 8004ec0:	4b05      	ldr	r3, [pc, #20]	; (8004ed8 <modbus_timeout+0x44>)
 8004ec2:	2201      	movs	r2, #1
 8004ec4:	761a      	strb	r2, [r3, #24]
		modbus_receive_packet(modbus.ReceiveBuff); //
 8004ec6:	4805      	ldr	r0, [pc, #20]	; (8004edc <modbus_timeout+0x48>)
 8004ec8:	f7ff ff16 	bl	8004cf8 <modbus_receive_packet>
		modbus.ReceiveCount = 0;
 8004ecc:	4b02      	ldr	r3, [pc, #8]	; (8004ed8 <modbus_timeout+0x44>)
 8004ece:	2200      	movs	r2, #0
 8004ed0:	755a      	strb	r2, [r3, #21]
	//			modbus.ReceiveComplete = 0;
	}

}
 8004ed2:	bf00      	nop
 8004ed4:	bd80      	pop	{r7, pc}
 8004ed6:	bf00      	nop
 8004ed8:	20000214 	.word	0x20000214
 8004edc:	20000215 	.word	0x20000215

08004ee0 <modbus_init>:

void modbus_init(void)
{
 8004ee0:	b580      	push	{r7, lr}
 8004ee2:	b082      	sub	sp, #8
 8004ee4:	af00      	add	r7, sp, #0
	uint16_t flash_read[4] = {0x00, 0x00, 0x00, 0x00};
 8004ee6:	463b      	mov	r3, r7
 8004ee8:	2200      	movs	r2, #0
 8004eea:	601a      	str	r2, [r3, #0]
 8004eec:	605a      	str	r2, [r3, #4]

	STMFLASH_Read(DEVICE_ADDR, flash_read, 1); // modbus
 8004eee:	463b      	mov	r3, r7
 8004ef0:	2201      	movs	r2, #1
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	480a      	ldr	r0, [pc, #40]	; (8004f20 <modbus_init+0x40>)
 8004ef6:	f000 f9b1 	bl	800525c <STMFLASH_Read>
	SPI_Delay_us(200);
 8004efa:	20c8      	movs	r0, #200	; 0xc8
 8004efc:	f7ff fb24 	bl	8004548 <SPI_Delay_us>
	modbus.Slave_addr = flash_read[0];
 8004f00:	883b      	ldrh	r3, [r7, #0]
 8004f02:	b2da      	uxtb	r2, r3
 8004f04:	4b07      	ldr	r3, [pc, #28]	; (8004f24 <modbus_init+0x44>)
 8004f06:	701a      	strb	r2, [r3, #0]
	if (flash_read[0] == 0xffff) // 
 8004f08:	883b      	ldrh	r3, [r7, #0]
 8004f0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	d102      	bne.n	8004f18 <modbus_init+0x38>
	{
		modbus.Slave_addr = 1;
 8004f12:	4b04      	ldr	r3, [pc, #16]	; (8004f24 <modbus_init+0x44>)
 8004f14:	2201      	movs	r2, #1
 8004f16:	701a      	strb	r2, [r3, #0]
	}


}
 8004f18:	bf00      	nop
 8004f1a:	3708      	adds	r7, #8
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	bd80      	pop	{r7, pc}
 8004f20:	0801fc20 	.word	0x0801fc20
 8004f24:	20000214 	.word	0x20000214

08004f28 <set_modbus_address>:

void set_modbus_address(uint8_t addr)
{
 8004f28:	b580      	push	{r7, lr}
 8004f2a:	b084      	sub	sp, #16
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	4603      	mov	r3, r0
 8004f30:	71fb      	strb	r3, [r7, #7]
	uint16_t flash_write[2] = {0x00, 0x00};
 8004f32:	2300      	movs	r3, #0
 8004f34:	81bb      	strh	r3, [r7, #12]
 8004f36:	2300      	movs	r3, #0
 8004f38:	81fb      	strh	r3, [r7, #14]

	flash_write[0] = (uint16_t)(addr);
 8004f3a:	79fb      	ldrb	r3, [r7, #7]
 8004f3c:	b29b      	uxth	r3, r3
 8004f3e:	81bb      	strh	r3, [r7, #12]
	STMFLASH_Write(DEVICE_ADDR, flash_write, 1);
 8004f40:	f107 030c 	add.w	r3, r7, #12
 8004f44:	2201      	movs	r2, #1
 8004f46:	4619      	mov	r1, r3
 8004f48:	4803      	ldr	r0, [pc, #12]	; (8004f58 <set_modbus_address+0x30>)
 8004f4a:	f000 f85d 	bl	8005008 <STMFLASH_Write>


}
 8004f4e:	bf00      	nop
 8004f50:	3710      	adds	r7, #16
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bd80      	pop	{r7, pc}
 8004f56:	bf00      	nop
 8004f58:	0801fc20 	.word	0x0801fc20

08004f5c <STMFLASH_ReadHalfWord>:
#include "flash.h"

uint16_t STMFLASH_ReadHalfWord(uint32_t faddr)
{
 8004f5c:	b480      	push	{r7}
 8004f5e:	b083      	sub	sp, #12
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
	return *(__IO uint16_t *)faddr;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	881b      	ldrh	r3, [r3, #0]
 8004f68:	b29b      	uxth	r3, r3
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	370c      	adds	r7, #12
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bc80      	pop	{r7}
 8004f72:	4770      	bx	lr

08004f74 <STMFLASH_Write_NoCheck>:

void STMFLASH_Write_NoCheck(uint32_t WriteAddr, uint16_t *pBuffer, uint16_t NumToWrite)
{
 8004f74:	b5b0      	push	{r4, r5, r7, lr}
 8004f76:	b086      	sub	sp, #24
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	60f8      	str	r0, [r7, #12]
 8004f7c:	60b9      	str	r1, [r7, #8]
 8004f7e:	4613      	mov	r3, r2
 8004f80:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	for (i = 0; i < NumToWrite; i++)
 8004f82:	2300      	movs	r3, #0
 8004f84:	82fb      	strh	r3, [r7, #22]
 8004f86:	e014      	b.n	8004fb2 <STMFLASH_Write_NoCheck+0x3e>
	{
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_HALFWORD, WriteAddr, pBuffer[i]);
 8004f88:	8afb      	ldrh	r3, [r7, #22]
 8004f8a:	005b      	lsls	r3, r3, #1
 8004f8c:	68ba      	ldr	r2, [r7, #8]
 8004f8e:	4413      	add	r3, r2
 8004f90:	881b      	ldrh	r3, [r3, #0]
 8004f92:	b29b      	uxth	r3, r3
 8004f94:	2200      	movs	r2, #0
 8004f96:	461c      	mov	r4, r3
 8004f98:	4615      	mov	r5, r2
 8004f9a:	4622      	mov	r2, r4
 8004f9c:	462b      	mov	r3, r5
 8004f9e:	68f9      	ldr	r1, [r7, #12]
 8004fa0:	2001      	movs	r0, #1
 8004fa2:	f7fc fdd7 	bl	8001b54 <HAL_FLASH_Program>
		WriteAddr += 2;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	3302      	adds	r3, #2
 8004faa:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < NumToWrite; i++)
 8004fac:	8afb      	ldrh	r3, [r7, #22]
 8004fae:	3301      	adds	r3, #1
 8004fb0:	82fb      	strh	r3, [r7, #22]
 8004fb2:	8afa      	ldrh	r2, [r7, #22]
 8004fb4:	88fb      	ldrh	r3, [r7, #6]
 8004fb6:	429a      	cmp	r2, r3
 8004fb8:	d3e6      	bcc.n	8004f88 <STMFLASH_Write_NoCheck+0x14>
	}
}
 8004fba:	bf00      	nop
 8004fbc:	bf00      	nop
 8004fbe:	3718      	adds	r7, #24
 8004fc0:	46bd      	mov	sp, r7
 8004fc2:	bdb0      	pop	{r4, r5, r7, pc}

08004fc4 <FLASH_ErasePage>:
 @param pageAddress -[in] 
 @param nbPages -[in] 
 @return 0 - -1 - 
*/
int FLASH_ErasePage(uint32_t pageAddress, uint32_t nbPages)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b088      	sub	sp, #32
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	6078      	str	r0, [r7, #4]
 8004fcc:	6039      	str	r1, [r7, #0]
	uint32_t pageError = 0;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	61fb      	str	r3, [r7, #28]
	FLASH_EraseInitTypeDef eraseInit;
	eraseInit.TypeErase = FLASH_TYPEERASE_PAGES;
 8004fd2:	2300      	movs	r3, #0
 8004fd4:	60fb      	str	r3, [r7, #12]
	eraseInit.PageAddress = pageAddress;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	617b      	str	r3, [r7, #20]
	eraseInit.Banks = FLASH_BANK_1;
 8004fda:	2301      	movs	r3, #1
 8004fdc:	613b      	str	r3, [r7, #16]
	eraseInit.NbPages = 1;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	61bb      	str	r3, [r7, #24]
	if (HAL_FLASHEx_Erase(&eraseInit, &pageError) != HAL_OK)
 8004fe2:	f107 021c 	add.w	r2, r7, #28
 8004fe6:	f107 030c 	add.w	r3, r7, #12
 8004fea:	4611      	mov	r1, r2
 8004fec:	4618      	mov	r0, r3
 8004fee:	f7fc ff09 	bl	8001e04 <HAL_FLASHEx_Erase>
 8004ff2:	4603      	mov	r3, r0
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d002      	beq.n	8004ffe <FLASH_ErasePage+0x3a>
	{
		return -1;
 8004ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8004ffc:	e000      	b.n	8005000 <FLASH_ErasePage+0x3c>
	}
	return 0;
 8004ffe:	2300      	movs	r3, #0
}
 8005000:	4618      	mov	r0, r3
 8005002:	3720      	adds	r7, #32
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}

08005008 <STMFLASH_Write>:

void STMFLASH_Write(uint32_t WriteAddr, uint16_t *pBuffer, uint16_t NumToWrite)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	f5ad 6d84 	sub.w	sp, sp, #1056	; 0x420
 800500e:	af00      	add	r7, sp, #0
 8005010:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8005014:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 8005018:	6018      	str	r0, [r3, #0]
 800501a:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800501e:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 8005022:	6019      	str	r1, [r3, #0]
 8005024:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8005028:	f2a3 431a 	subw	r3, r3, #1050	; 0x41a
 800502c:	801a      	strh	r2, [r3, #0]
	uint32_t secpos;
	uint16_t secoff;
	uint16_t secremain;
	uint16_t i;
	uint32_t offaddr;
	if (WriteAddr < STM32_FLASH_BASE || (WriteAddr >= (STM32_FLASH_BASE + 1024 * STM32_FLASH_SIZE)))
 800502e:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8005032:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800503c:	f0c0 8107 	bcc.w	800524e <STMFLASH_Write+0x246>
 8005040:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8005044:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	4a83      	ldr	r2, [pc, #524]	; (8005258 <STMFLASH_Write+0x250>)
 800504c:	4293      	cmp	r3, r2
 800504e:	f200 80fe 	bhi.w	800524e <STMFLASH_Write+0x246>
		return;
	HAL_FLASH_Unlock();
 8005052:	f7fc fdef 	bl	8001c34 <HAL_FLASH_Unlock>
	offaddr = WriteAddr - USER_FLASH_ADDR_START;
 8005056:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800505a:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8005064:	f5a3 33fe 	sub.w	r3, r3, #130048	; 0x1fc00
 8005068:	f8c7 3410 	str.w	r3, [r7, #1040]	; 0x410
	secpos = offaddr / STM_SECTOR_SIZE;
 800506c:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 8005070:	0a9b      	lsrs	r3, r3, #10
 8005072:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
	secoff = (offaddr % STM_SECTOR_SIZE) / 2;
 8005076:	f8d7 3410 	ldr.w	r3, [r7, #1040]	; 0x410
 800507a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800507e:	085b      	lsrs	r3, r3, #1
 8005080:	f8a7 341a 	strh.w	r3, [r7, #1050]	; 0x41a
	secremain = STM_SECTOR_SIZE / 2 - secoff;
 8005084:	f8b7 341a 	ldrh.w	r3, [r7, #1050]	; 0x41a
 8005088:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800508c:	f8a7 3418 	strh.w	r3, [r7, #1048]	; 0x418
	if (NumToWrite <= secremain)
 8005090:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8005094:	f2a3 431a 	subw	r3, r3, #1050	; 0x41a
 8005098:	881a      	ldrh	r2, [r3, #0]
 800509a:	f8b7 3418 	ldrh.w	r3, [r7, #1048]	; 0x418
 800509e:	429a      	cmp	r2, r3
 80050a0:	d806      	bhi.n	80050b0 <STMFLASH_Write+0xa8>
		secremain = NumToWrite;
 80050a2:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80050a6:	f2a3 431a 	subw	r3, r3, #1050	; 0x41a
 80050aa:	881b      	ldrh	r3, [r3, #0]
 80050ac:	f8a7 3418 	strh.w	r3, [r7, #1048]	; 0x418
	while (1)
	{
		STMFLASH_Read(secpos * STM_SECTOR_SIZE + USER_FLASH_ADDR_START, STMFLASH_BUF, STM_SECTOR_SIZE / 2);
 80050b0:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 80050b4:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 80050b8:	337f      	adds	r3, #127	; 0x7f
 80050ba:	029b      	lsls	r3, r3, #10
 80050bc:	f107 0110 	add.w	r1, r7, #16
 80050c0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80050c4:	4618      	mov	r0, r3
 80050c6:	f000 f8c9 	bl	800525c <STMFLASH_Read>
		for (i = 0; i < secremain; i++)
 80050ca:	2300      	movs	r3, #0
 80050cc:	f8a7 3416 	strh.w	r3, [r7, #1046]	; 0x416
 80050d0:	e013      	b.n	80050fa <STMFLASH_Write+0xf2>
		{
			if (STMFLASH_BUF[secoff + i] != 0XFFFF)
 80050d2:	f8b7 241a 	ldrh.w	r2, [r7, #1050]	; 0x41a
 80050d6:	f8b7 3416 	ldrh.w	r3, [r7, #1046]	; 0x416
 80050da:	441a      	add	r2, r3
 80050dc:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80050e0:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 80050e4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80050e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80050ec:	4293      	cmp	r3, r2
 80050ee:	d10b      	bne.n	8005108 <STMFLASH_Write+0x100>
		for (i = 0; i < secremain; i++)
 80050f0:	f8b7 3416 	ldrh.w	r3, [r7, #1046]	; 0x416
 80050f4:	3301      	adds	r3, #1
 80050f6:	f8a7 3416 	strh.w	r3, [r7, #1046]	; 0x416
 80050fa:	f8b7 2416 	ldrh.w	r2, [r7, #1046]	; 0x416
 80050fe:	f8b7 3418 	ldrh.w	r3, [r7, #1048]	; 0x418
 8005102:	429a      	cmp	r2, r3
 8005104:	d3e5      	bcc.n	80050d2 <STMFLASH_Write+0xca>
 8005106:	e000      	b.n	800510a <STMFLASH_Write+0x102>
				break;
 8005108:	bf00      	nop
		}
		if (i < secremain)
 800510a:	f8b7 2416 	ldrh.w	r2, [r7, #1046]	; 0x416
 800510e:	f8b7 3418 	ldrh.w	r3, [r7, #1048]	; 0x418
 8005112:	429a      	cmp	r2, r3
 8005114:	d23b      	bcs.n	800518e <STMFLASH_Write+0x186>
		{
			FLASH_ErasePage(secpos * STM_SECTOR_SIZE + USER_FLASH_ADDR_START, 1);
 8005116:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 800511a:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800511e:	337f      	adds	r3, #127	; 0x7f
 8005120:	029b      	lsls	r3, r3, #10
 8005122:	2101      	movs	r1, #1
 8005124:	4618      	mov	r0, r3
 8005126:	f7ff ff4d 	bl	8004fc4 <FLASH_ErasePage>
			for (i = 0; i < secremain; i++)
 800512a:	2300      	movs	r3, #0
 800512c:	f8a7 3416 	strh.w	r3, [r7, #1046]	; 0x416
 8005130:	e019      	b.n	8005166 <STMFLASH_Write+0x15e>
			{
				STMFLASH_BUF[i + secoff] = pBuffer[i];
 8005132:	f8b7 3416 	ldrh.w	r3, [r7, #1046]	; 0x416
 8005136:	005b      	lsls	r3, r3, #1
 8005138:	f507 6284 	add.w	r2, r7, #1056	; 0x420
 800513c:	f5a2 6283 	sub.w	r2, r2, #1048	; 0x418
 8005140:	6812      	ldr	r2, [r2, #0]
 8005142:	4413      	add	r3, r2
 8005144:	f8b7 1416 	ldrh.w	r1, [r7, #1046]	; 0x416
 8005148:	f8b7 241a 	ldrh.w	r2, [r7, #1050]	; 0x41a
 800514c:	440a      	add	r2, r1
 800514e:	8819      	ldrh	r1, [r3, #0]
 8005150:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8005154:	f5a3 6382 	sub.w	r3, r3, #1040	; 0x410
 8005158:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (i = 0; i < secremain; i++)
 800515c:	f8b7 3416 	ldrh.w	r3, [r7, #1046]	; 0x416
 8005160:	3301      	adds	r3, #1
 8005162:	f8a7 3416 	strh.w	r3, [r7, #1046]	; 0x416
 8005166:	f8b7 2416 	ldrh.w	r2, [r7, #1046]	; 0x416
 800516a:	f8b7 3418 	ldrh.w	r3, [r7, #1048]	; 0x418
 800516e:	429a      	cmp	r2, r3
 8005170:	d3df      	bcc.n	8005132 <STMFLASH_Write+0x12a>
			}
			STMFLASH_Write_NoCheck(secpos * STM_SECTOR_SIZE + USER_FLASH_ADDR_START, STMFLASH_BUF, STM_SECTOR_SIZE / 2);
 8005172:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 8005176:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 800517a:	337f      	adds	r3, #127	; 0x7f
 800517c:	029b      	lsls	r3, r3, #10
 800517e:	f107 0110 	add.w	r1, r7, #16
 8005182:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005186:	4618      	mov	r0, r3
 8005188:	f7ff fef4 	bl	8004f74 <STMFLASH_Write_NoCheck>
 800518c:	e00d      	b.n	80051aa <STMFLASH_Write+0x1a2>
		}
		else
			STMFLASH_Write_NoCheck(WriteAddr, pBuffer, secremain);
 800518e:	f8b7 2418 	ldrh.w	r2, [r7, #1048]	; 0x418
 8005192:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8005196:	f5a3 6183 	sub.w	r1, r3, #1048	; 0x418
 800519a:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800519e:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 80051a2:	6809      	ldr	r1, [r1, #0]
 80051a4:	6818      	ldr	r0, [r3, #0]
 80051a6:	f7ff fee5 	bl	8004f74 <STMFLASH_Write_NoCheck>
		if (NumToWrite == secremain)
 80051aa:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80051ae:	f2a3 431a 	subw	r3, r3, #1050	; 0x41a
 80051b2:	881a      	ldrh	r2, [r3, #0]
 80051b4:	f8b7 3418 	ldrh.w	r3, [r7, #1048]	; 0x418
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d044      	beq.n	8005246 <STMFLASH_Write+0x23e>
			break;
		else
		{
			secpos++;
 80051bc:	f8d7 341c 	ldr.w	r3, [r7, #1052]	; 0x41c
 80051c0:	3301      	adds	r3, #1
 80051c2:	f8c7 341c 	str.w	r3, [r7, #1052]	; 0x41c
			secoff = 0;
 80051c6:	2300      	movs	r3, #0
 80051c8:	f8a7 341a 	strh.w	r3, [r7, #1050]	; 0x41a
			pBuffer += secremain;
 80051cc:	f8b7 3418 	ldrh.w	r3, [r7, #1048]	; 0x418
 80051d0:	005a      	lsls	r2, r3, #1
 80051d2:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80051d6:	f5a3 6383 	sub.w	r3, r3, #1048	; 0x418
 80051da:	f507 6184 	add.w	r1, r7, #1056	; 0x420
 80051de:	f5a1 6183 	sub.w	r1, r1, #1048	; 0x418
 80051e2:	6809      	ldr	r1, [r1, #0]
 80051e4:	440a      	add	r2, r1
 80051e6:	601a      	str	r2, [r3, #0]
			WriteAddr += secremain;
 80051e8:	f8b7 2418 	ldrh.w	r2, [r7, #1048]	; 0x418
 80051ec:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 80051f0:	f2a3 4314 	subw	r3, r3, #1044	; 0x414
 80051f4:	f507 6184 	add.w	r1, r7, #1056	; 0x420
 80051f8:	f2a1 4114 	subw	r1, r1, #1044	; 0x414
 80051fc:	6809      	ldr	r1, [r1, #0]
 80051fe:	440a      	add	r2, r1
 8005200:	601a      	str	r2, [r3, #0]
			NumToWrite -= secremain;
 8005202:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8005206:	f2a3 431a 	subw	r3, r3, #1050	; 0x41a
 800520a:	f507 6284 	add.w	r2, r7, #1056	; 0x420
 800520e:	f2a2 421a 	subw	r2, r2, #1050	; 0x41a
 8005212:	8811      	ldrh	r1, [r2, #0]
 8005214:	f8b7 2418 	ldrh.w	r2, [r7, #1048]	; 0x418
 8005218:	1a8a      	subs	r2, r1, r2
 800521a:	801a      	strh	r2, [r3, #0]
			if (NumToWrite > (STM_SECTOR_SIZE / 2))
 800521c:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 8005220:	f2a3 431a 	subw	r3, r3, #1050	; 0x41a
 8005224:	881b      	ldrh	r3, [r3, #0]
 8005226:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800522a:	d904      	bls.n	8005236 <STMFLASH_Write+0x22e>
				secremain = STM_SECTOR_SIZE / 2;
 800522c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005230:	f8a7 3418 	strh.w	r3, [r7, #1048]	; 0x418
 8005234:	e73c      	b.n	80050b0 <STMFLASH_Write+0xa8>
			else
				secremain = NumToWrite;
 8005236:	f507 6384 	add.w	r3, r7, #1056	; 0x420
 800523a:	f2a3 431a 	subw	r3, r3, #1050	; 0x41a
 800523e:	881b      	ldrh	r3, [r3, #0]
 8005240:	f8a7 3418 	strh.w	r3, [r7, #1048]	; 0x418
		STMFLASH_Read(secpos * STM_SECTOR_SIZE + USER_FLASH_ADDR_START, STMFLASH_BUF, STM_SECTOR_SIZE / 2);
 8005244:	e734      	b.n	80050b0 <STMFLASH_Write+0xa8>
			break;
 8005246:	bf00      	nop
		}
	};
	HAL_FLASH_Lock();
 8005248:	f7fc fd1a 	bl	8001c80 <HAL_FLASH_Lock>
 800524c:	e000      	b.n	8005250 <STMFLASH_Write+0x248>
		return;
 800524e:	bf00      	nop
}
 8005250:	f507 6784 	add.w	r7, r7, #1056	; 0x420
 8005254:	46bd      	mov	sp, r7
 8005256:	bd80      	pop	{r7, pc}
 8005258:	0801ffff 	.word	0x0801ffff

0800525c <STMFLASH_Read>:

void STMFLASH_Read(uint32_t ReadAddr, uint16_t *pBuffer, uint16_t NumToRead)
{
 800525c:	b590      	push	{r4, r7, lr}
 800525e:	b087      	sub	sp, #28
 8005260:	af00      	add	r7, sp, #0
 8005262:	60f8      	str	r0, [r7, #12]
 8005264:	60b9      	str	r1, [r7, #8]
 8005266:	4613      	mov	r3, r2
 8005268:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	for (i = 0; i < NumToRead; i++)
 800526a:	2300      	movs	r3, #0
 800526c:	82fb      	strh	r3, [r7, #22]
 800526e:	e00e      	b.n	800528e <STMFLASH_Read+0x32>
	{
		pBuffer[i] = STMFLASH_ReadHalfWord(ReadAddr);
 8005270:	8afb      	ldrh	r3, [r7, #22]
 8005272:	005b      	lsls	r3, r3, #1
 8005274:	68ba      	ldr	r2, [r7, #8]
 8005276:	18d4      	adds	r4, r2, r3
 8005278:	68f8      	ldr	r0, [r7, #12]
 800527a:	f7ff fe6f 	bl	8004f5c <STMFLASH_ReadHalfWord>
 800527e:	4603      	mov	r3, r0
 8005280:	8023      	strh	r3, [r4, #0]
		ReadAddr += 2;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	3302      	adds	r3, #2
 8005286:	60fb      	str	r3, [r7, #12]
	for (i = 0; i < NumToRead; i++)
 8005288:	8afb      	ldrh	r3, [r7, #22]
 800528a:	3301      	adds	r3, #1
 800528c:	82fb      	strh	r3, [r7, #22]
 800528e:	8afa      	ldrh	r2, [r7, #22]
 8005290:	88fb      	ldrh	r3, [r7, #6]
 8005292:	429a      	cmp	r2, r3
 8005294:	d3ec      	bcc.n	8005270 <STMFLASH_Read+0x14>
	}
}
 8005296:	bf00      	nop
 8005298:	bf00      	nop
 800529a:	371c      	adds	r7, #28
 800529c:	46bd      	mov	sp, r7
 800529e:	bd90      	pop	{r4, r7, pc}

080052a0 <modbus_uart_init>:
  return len;
}

//
void modbus_uart_init(void)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	af00      	add	r7, sp, #0

//  HAL_UART_Transmit_IT(&huart1, (uint8_t *)StaMessages, sizeof(StaMessages));
  HAL_UART_Receive_IT(&huart1, (uint8_t *)RxBuffer, 1); // 1
 80052a4:	2201      	movs	r2, #1
 80052a6:	4904      	ldr	r1, [pc, #16]	; (80052b8 <modbus_uart_init+0x18>)
 80052a8:	4804      	ldr	r0, [pc, #16]	; (80052bc <modbus_uart_init+0x1c>)
 80052aa:	f7fe f900 	bl	80034ae <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 80052ae:	4804      	ldr	r0, [pc, #16]	; (80052c0 <modbus_uart_init+0x20>)
 80052b0:	f7fd fc7c 	bl	8002bac <HAL_TIM_Base_Start_IT>
}
 80052b4:	bf00      	nop
 80052b6:	bd80      	pop	{r7, pc}
 80052b8:	2000023c 	.word	0x2000023c
 80052bc:	200000cc 	.word	0x200000cc
 80052c0:	2000003c 	.word	0x2000003c

080052c4 <uart1_Receive_one_byte>:


}

uint8_t uart1_Receive_one_byte(void)
{
 80052c4:	b480      	push	{r7}
 80052c6:	af00      	add	r7, sp, #0
	return RxBuffer[0];
 80052c8:	4b02      	ldr	r3, [pc, #8]	; (80052d4 <uart1_Receive_one_byte+0x10>)
 80052ca:	781b      	ldrb	r3, [r3, #0]
}
 80052cc:	4618      	mov	r0, r3
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bc80      	pop	{r7}
 80052d2:	4770      	bx	lr
 80052d4:	2000023c 	.word	0x2000023c

080052d8 <uart1_send_data>:



void uart1_send_data(uint8_t *data, uint16_t len)
{
 80052d8:	b580      	push	{r7, lr}
 80052da:	b082      	sub	sp, #8
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	460b      	mov	r3, r1
 80052e2:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart1, data, len, 100); // 
 80052e4:	887a      	ldrh	r2, [r7, #2]
 80052e6:	2364      	movs	r3, #100	; 0x64
 80052e8:	6879      	ldr	r1, [r7, #4]
 80052ea:	4803      	ldr	r0, [pc, #12]	; (80052f8 <uart1_send_data+0x20>)
 80052ec:	f7fe f85c 	bl	80033a8 <HAL_UART_Transmit>
}
 80052f0:	bf00      	nop
 80052f2:	3708      	adds	r7, #8
 80052f4:	46bd      	mov	sp, r7
 80052f6:	bd80      	pop	{r7, pc}
 80052f8:	200000cc 	.word	0x200000cc

080052fc <XOR_Check>:
}



uint8_t XOR_Check(uint8_t *bufpt, uint8_t num)
{
 80052fc:	b480      	push	{r7}
 80052fe:	b085      	sub	sp, #20
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
 8005304:	460b      	mov	r3, r1
 8005306:	70fb      	strb	r3, [r7, #3]
    uint8_t i;
    uint8_t temp;
    temp = *bufpt++;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	1c5a      	adds	r2, r3, #1
 800530c:	607a      	str	r2, [r7, #4]
 800530e:	781b      	ldrb	r3, [r3, #0]
 8005310:	73bb      	strb	r3, [r7, #14]
    for (i = 1; i < num; i++)
 8005312:	2301      	movs	r3, #1
 8005314:	73fb      	strb	r3, [r7, #15]
 8005316:	e009      	b.n	800532c <XOR_Check+0x30>
    {
        temp = temp ^ *bufpt++;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	1c5a      	adds	r2, r3, #1
 800531c:	607a      	str	r2, [r7, #4]
 800531e:	781a      	ldrb	r2, [r3, #0]
 8005320:	7bbb      	ldrb	r3, [r7, #14]
 8005322:	4053      	eors	r3, r2
 8005324:	73bb      	strb	r3, [r7, #14]
    for (i = 1; i < num; i++)
 8005326:	7bfb      	ldrb	r3, [r7, #15]
 8005328:	3301      	adds	r3, #1
 800532a:	73fb      	strb	r3, [r7, #15]
 800532c:	7bfa      	ldrb	r2, [r7, #15]
 800532e:	78fb      	ldrb	r3, [r7, #3]
 8005330:	429a      	cmp	r2, r3
 8005332:	d3f1      	bcc.n	8005318 <XOR_Check+0x1c>
    }

    return temp;
 8005334:	7bbb      	ldrb	r3, [r7, #14]
}
 8005336:	4618      	mov	r0, r3
 8005338:	3714      	adds	r7, #20
 800533a:	46bd      	mov	sp, r7
 800533c:	bc80      	pop	{r7}
 800533e:	4770      	bx	lr

08005340 <ble_Message_analysis>:
/**
 * @brief 
 *
 */
void ble_Message_analysis(void)
{
 8005340:	b580      	push	{r7, lr}
 8005342:	af00      	add	r7, sp, #0
    if (ble_uart.RxBuf[0] == 0xAA)
 8005344:	4b2b      	ldr	r3, [pc, #172]	; (80053f4 <ble_Message_analysis+0xb4>)
 8005346:	7a1b      	ldrb	r3, [r3, #8]
 8005348:	2baa      	cmp	r3, #170	; 0xaa
 800534a:	d148      	bne.n	80053de <ble_Message_analysis+0x9e>
    {
        if (ble_uart.RxCnt == 4)
 800534c:	4b29      	ldr	r3, [pc, #164]	; (80053f4 <ble_Message_analysis+0xb4>)
 800534e:	885b      	ldrh	r3, [r3, #2]
 8005350:	2b04      	cmp	r3, #4
 8005352:	d104      	bne.n	800535e <ble_Message_analysis+0x1e>
        {
        	ble_uart.RxNum = ble_uart.RxBuf[3];
 8005354:	4b27      	ldr	r3, [pc, #156]	; (80053f4 <ble_Message_analysis+0xb4>)
 8005356:	7adb      	ldrb	r3, [r3, #11]
 8005358:	b29a      	uxth	r2, r3
 800535a:	4b26      	ldr	r3, [pc, #152]	; (80053f4 <ble_Message_analysis+0xb4>)
 800535c:	80da      	strh	r2, [r3, #6]
        }
        if (((ble_uart.RxNum > Uart_Rx_MaxSize) || (ble_uart.RxNum < 7) || (ble_uart.RxCnt > ble_uart.RxNum)) && (ble_uart.RxCnt > 4))
 800535e:	4b25      	ldr	r3, [pc, #148]	; (80053f4 <ble_Message_analysis+0xb4>)
 8005360:	88db      	ldrh	r3, [r3, #6]
 8005362:	2b14      	cmp	r3, #20
 8005364:	d809      	bhi.n	800537a <ble_Message_analysis+0x3a>
 8005366:	4b23      	ldr	r3, [pc, #140]	; (80053f4 <ble_Message_analysis+0xb4>)
 8005368:	88db      	ldrh	r3, [r3, #6]
 800536a:	2b06      	cmp	r3, #6
 800536c:	d905      	bls.n	800537a <ble_Message_analysis+0x3a>
 800536e:	4b21      	ldr	r3, [pc, #132]	; (80053f4 <ble_Message_analysis+0xb4>)
 8005370:	885a      	ldrh	r2, [r3, #2]
 8005372:	4b20      	ldr	r3, [pc, #128]	; (80053f4 <ble_Message_analysis+0xb4>)
 8005374:	88db      	ldrh	r3, [r3, #6]
 8005376:	429a      	cmp	r2, r3
 8005378:	d90d      	bls.n	8005396 <ble_Message_analysis+0x56>
 800537a:	4b1e      	ldr	r3, [pc, #120]	; (80053f4 <ble_Message_analysis+0xb4>)
 800537c:	885b      	ldrh	r3, [r3, #2]
 800537e:	2b04      	cmp	r3, #4
 8005380:	d909      	bls.n	8005396 <ble_Message_analysis+0x56>
        {
        	ble_uart.RxCnt = 0;
 8005382:	4b1c      	ldr	r3, [pc, #112]	; (80053f4 <ble_Message_analysis+0xb4>)
 8005384:	2200      	movs	r2, #0
 8005386:	805a      	strh	r2, [r3, #2]
        	ble_uart.RxNum = 0;
 8005388:	4b1a      	ldr	r3, [pc, #104]	; (80053f4 <ble_Message_analysis+0xb4>)
 800538a:	2200      	movs	r2, #0
 800538c:	80da      	strh	r2, [r3, #6]
        	ble_uart.RxState = 0;
 800538e:	4b19      	ldr	r3, [pc, #100]	; (80053f4 <ble_Message_analysis+0xb4>)
 8005390:	2200      	movs	r2, #0
 8005392:	701a      	strb	r2, [r3, #0]
    	ble_uart.RxCnt = 0;
    	ble_uart.RxNum = 0;
    	ble_uart.RxState = 0;
//    	ble_uart.valid = 0;
    }
}
 8005394:	e02c      	b.n	80053f0 <ble_Message_analysis+0xb0>
        else if (ble_uart.RxNum == ble_uart.RxCnt)
 8005396:	4b17      	ldr	r3, [pc, #92]	; (80053f4 <ble_Message_analysis+0xb4>)
 8005398:	88da      	ldrh	r2, [r3, #6]
 800539a:	4b16      	ldr	r3, [pc, #88]	; (80053f4 <ble_Message_analysis+0xb4>)
 800539c:	885b      	ldrh	r3, [r3, #2]
 800539e:	429a      	cmp	r2, r3
 80053a0:	d126      	bne.n	80053f0 <ble_Message_analysis+0xb0>
            if (XOR_Check(ble_uart.RxBuf, ble_uart.RxNum) == 0)
 80053a2:	4b14      	ldr	r3, [pc, #80]	; (80053f4 <ble_Message_analysis+0xb4>)
 80053a4:	88db      	ldrh	r3, [r3, #6]
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	4619      	mov	r1, r3
 80053aa:	4813      	ldr	r0, [pc, #76]	; (80053f8 <ble_Message_analysis+0xb8>)
 80053ac:	f7ff ffa6 	bl	80052fc <XOR_Check>
 80053b0:	4603      	mov	r3, r0
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d109      	bne.n	80053ca <ble_Message_analysis+0x8a>
            	ble_uart.RxState = 1;
 80053b6:	4b0f      	ldr	r3, [pc, #60]	; (80053f4 <ble_Message_analysis+0xb4>)
 80053b8:	2201      	movs	r2, #1
 80053ba:	701a      	strb	r2, [r3, #0]
            	ble_uart.RxCnt = 0;
 80053bc:	4b0d      	ldr	r3, [pc, #52]	; (80053f4 <ble_Message_analysis+0xb4>)
 80053be:	2200      	movs	r2, #0
 80053c0:	805a      	strh	r2, [r3, #2]
            	ble_uart.RxNum = 0;
 80053c2:	4b0c      	ldr	r3, [pc, #48]	; (80053f4 <ble_Message_analysis+0xb4>)
 80053c4:	2200      	movs	r2, #0
 80053c6:	80da      	strh	r2, [r3, #6]
}
 80053c8:	e012      	b.n	80053f0 <ble_Message_analysis+0xb0>
            	ble_uart.RxCnt = 0;
 80053ca:	4b0a      	ldr	r3, [pc, #40]	; (80053f4 <ble_Message_analysis+0xb4>)
 80053cc:	2200      	movs	r2, #0
 80053ce:	805a      	strh	r2, [r3, #2]
            	ble_uart.RxNum = 0;
 80053d0:	4b08      	ldr	r3, [pc, #32]	; (80053f4 <ble_Message_analysis+0xb4>)
 80053d2:	2200      	movs	r2, #0
 80053d4:	80da      	strh	r2, [r3, #6]
            	ble_uart.RxState = 0;
 80053d6:	4b07      	ldr	r3, [pc, #28]	; (80053f4 <ble_Message_analysis+0xb4>)
 80053d8:	2200      	movs	r2, #0
 80053da:	701a      	strb	r2, [r3, #0]
}
 80053dc:	e008      	b.n	80053f0 <ble_Message_analysis+0xb0>
    	ble_uart.RxCnt = 0;
 80053de:	4b05      	ldr	r3, [pc, #20]	; (80053f4 <ble_Message_analysis+0xb4>)
 80053e0:	2200      	movs	r2, #0
 80053e2:	805a      	strh	r2, [r3, #2]
    	ble_uart.RxNum = 0;
 80053e4:	4b03      	ldr	r3, [pc, #12]	; (80053f4 <ble_Message_analysis+0xb4>)
 80053e6:	2200      	movs	r2, #0
 80053e8:	80da      	strh	r2, [r3, #6]
    	ble_uart.RxState = 0;
 80053ea:	4b02      	ldr	r3, [pc, #8]	; (80053f4 <ble_Message_analysis+0xb4>)
 80053ec:	2200      	movs	r2, #0
 80053ee:	701a      	strb	r2, [r3, #0]
}
 80053f0:	bf00      	nop
 80053f2:	bd80      	pop	{r7, pc}
 80053f4:	20000248 	.word	0x20000248
 80053f8:	20000250 	.word	0x20000250

080053fc <HAL_UART_RxCpltCallback>:




void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80053fc:	b580      	push	{r7, lr}
 80053fe:	b082      	sub	sp, #8
 8005400:	af00      	add	r7, sp, #0
 8005402:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a12      	ldr	r2, [pc, #72]	; (8005454 <HAL_UART_RxCpltCallback+0x58>)
 800540a:	4293      	cmp	r3, r2
 800540c:	d106      	bne.n	800541c <HAL_UART_RxCpltCallback+0x20>
	{
		  UNUSED(huart);
		  HAL_UART_Receive_IT(&huart1, (uint8_t *)RxBuffer, 1);       // 
 800540e:	2201      	movs	r2, #1
 8005410:	4911      	ldr	r1, [pc, #68]	; (8005458 <HAL_UART_RxCpltCallback+0x5c>)
 8005412:	4812      	ldr	r0, [pc, #72]	; (800545c <HAL_UART_RxCpltCallback+0x60>)
 8005414:	f7fe f84b 	bl	80034ae <HAL_UART_Receive_IT>
		  uart1_callback();
 8005418:	f7ff fd12 	bl	8004e40 <uart1_callback>
	}
	if(huart->Instance == USART3)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	4a0f      	ldr	r2, [pc, #60]	; (8005460 <HAL_UART_RxCpltCallback+0x64>)
 8005422:	4293      	cmp	r3, r2
 8005424:	d112      	bne.n	800544c <HAL_UART_RxCpltCallback+0x50>
	{
		HAL_UART_Receive_IT(&huart3, (uint8_t *)uart_RxBuffer, 1);       // 
 8005426:	2201      	movs	r2, #1
 8005428:	490e      	ldr	r1, [pc, #56]	; (8005464 <HAL_UART_RxCpltCallback+0x68>)
 800542a:	480f      	ldr	r0, [pc, #60]	; (8005468 <HAL_UART_RxCpltCallback+0x6c>)
 800542c:	f7fe f83f 	bl	80034ae <HAL_UART_Receive_IT>
		ble_uart.RxBuf[ble_uart.RxCnt++] = uart_RxBuffer[0];//
 8005430:	4b0e      	ldr	r3, [pc, #56]	; (800546c <HAL_UART_RxCpltCallback+0x70>)
 8005432:	885b      	ldrh	r3, [r3, #2]
 8005434:	1c5a      	adds	r2, r3, #1
 8005436:	b291      	uxth	r1, r2
 8005438:	4a0c      	ldr	r2, [pc, #48]	; (800546c <HAL_UART_RxCpltCallback+0x70>)
 800543a:	8051      	strh	r1, [r2, #2]
 800543c:	4619      	mov	r1, r3
 800543e:	4b09      	ldr	r3, [pc, #36]	; (8005464 <HAL_UART_RxCpltCallback+0x68>)
 8005440:	781a      	ldrb	r2, [r3, #0]
 8005442:	4b0a      	ldr	r3, [pc, #40]	; (800546c <HAL_UART_RxCpltCallback+0x70>)
 8005444:	440b      	add	r3, r1
 8005446:	721a      	strb	r2, [r3, #8]
		ble_Message_analysis();
 8005448:	f7ff ff7a 	bl	8005340 <ble_Message_analysis>
	}

}
 800544c:	bf00      	nop
 800544e:	3708      	adds	r7, #8
 8005450:	46bd      	mov	sp, r7
 8005452:	bd80      	pop	{r7, pc}
 8005454:	40013800 	.word	0x40013800
 8005458:	2000023c 	.word	0x2000023c
 800545c:	200000cc 	.word	0x200000cc
 8005460:	40004800 	.word	0x40004800
 8005464:	20000278 	.word	0x20000278
 8005468:	20000114 	.word	0x20000114
 800546c:	20000248 	.word	0x20000248

08005470 <memset>:
 8005470:	4603      	mov	r3, r0
 8005472:	4402      	add	r2, r0
 8005474:	4293      	cmp	r3, r2
 8005476:	d100      	bne.n	800547a <memset+0xa>
 8005478:	4770      	bx	lr
 800547a:	f803 1b01 	strb.w	r1, [r3], #1
 800547e:	e7f9      	b.n	8005474 <memset+0x4>

08005480 <__libc_init_array>:
 8005480:	b570      	push	{r4, r5, r6, lr}
 8005482:	2600      	movs	r6, #0
 8005484:	4d0c      	ldr	r5, [pc, #48]	; (80054b8 <__libc_init_array+0x38>)
 8005486:	4c0d      	ldr	r4, [pc, #52]	; (80054bc <__libc_init_array+0x3c>)
 8005488:	1b64      	subs	r4, r4, r5
 800548a:	10a4      	asrs	r4, r4, #2
 800548c:	42a6      	cmp	r6, r4
 800548e:	d109      	bne.n	80054a4 <__libc_init_array+0x24>
 8005490:	f000 f81a 	bl	80054c8 <_init>
 8005494:	2600      	movs	r6, #0
 8005496:	4d0a      	ldr	r5, [pc, #40]	; (80054c0 <__libc_init_array+0x40>)
 8005498:	4c0a      	ldr	r4, [pc, #40]	; (80054c4 <__libc_init_array+0x44>)
 800549a:	1b64      	subs	r4, r4, r5
 800549c:	10a4      	asrs	r4, r4, #2
 800549e:	42a6      	cmp	r6, r4
 80054a0:	d105      	bne.n	80054ae <__libc_init_array+0x2e>
 80054a2:	bd70      	pop	{r4, r5, r6, pc}
 80054a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80054a8:	4798      	blx	r3
 80054aa:	3601      	adds	r6, #1
 80054ac:	e7ee      	b.n	800548c <__libc_init_array+0xc>
 80054ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80054b2:	4798      	blx	r3
 80054b4:	3601      	adds	r6, #1
 80054b6:	e7f2      	b.n	800549e <__libc_init_array+0x1e>
 80054b8:	0800550c 	.word	0x0800550c
 80054bc:	0800550c 	.word	0x0800550c
 80054c0:	0800550c 	.word	0x0800550c
 80054c4:	08005510 	.word	0x08005510

080054c8 <_init>:
 80054c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054ca:	bf00      	nop
 80054cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054ce:	bc08      	pop	{r3}
 80054d0:	469e      	mov	lr, r3
 80054d2:	4770      	bx	lr

080054d4 <_fini>:
 80054d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054d6:	bf00      	nop
 80054d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80054da:	bc08      	pop	{r3}
 80054dc:	469e      	mov	lr, r3
 80054de:	4770      	bx	lr
