{"hands_on_practices": [{"introduction": "A fundamental aspect of digital circuit design is understanding the load a logic gate can drive. This concept, known as 'fan-out,' is determined by the gate's current sourcing and sinking capabilities. This first exercise [@problem_id:1973523] provides a practical calculation of fan-out in the logic LOW state, a critical specification for ensuring reliable circuit operation, particularly in standard TTL families where current sinking is a key performance metric.", "problem": "An electronics engineer is designing a digital circuit that interfaces a standard Transistor-Transistor Logic (TTL) gate with a set of identical, custom-designed input stages. For the circuit to function correctly, the output of the standard TTL gate must be able to control all connected custom inputs simultaneously.\n\nThe specifications indicate that when its output is in the logic LOW state, a single standard TTL gate can absorb a current of up to 16.0 mA from the connected devices while maintaining a valid LOW output voltage. Each input of the custom logic devices, when connected to a LOW signal, sources a current of 2.2 mA into the driving gate's output.\n\nDetermine the maximum number of these custom inputs that a single standard TTL gate can reliably drive when its output is in the logic LOW state.", "solution": "Let $I_{\\text{sink,max}}$ denote the maximum current the TTL gate can absorb at a valid LOW output, and let $I_{\\text{in}}$ denote the current sourced by each custom input when driven LOW. For $N$ identical inputs connected, the total sourced current is\n$$\nI_{\\text{tot}} = N I_{\\text{in}}.\n$$\nFor correct operation in the LOW state, the TTL gate must satisfy\n$$\nI_{\\text{tot}} \\leq I_{\\text{sink,max}} \\quad \\Rightarrow \\quad N I_{\\text{in}} \\leq I_{\\text{sink,max}}.\n$$\nSolving for $N$ gives\n$$\nN \\leq \\frac{I_{\\text{sink,max}}}{I_{\\text{in}}}.\n$$\nThe maximum integer number of inputs is therefore\n$$\nN_{\\max} = \\left\\lfloor \\frac{I_{\\text{sink,max}}}{I_{\\text{in}}} \\right\\rfloor.\n$$\nSubstituting the given values $I_{\\text{sink,max}} = 16.0 \\text{ mA}$ and $I_{\\text{in}} = 2.2 \\text{ mA}$,\n$$\nN_{\\max} = \\left\\lfloor \\frac{16.0}{2.2} \\right\\rfloor = \\left\\lfloor \\frac{80}{11} \\right\\rfloor = 7.\n$$", "answer": "$$\\boxed{7}$$", "id": "1973523"}, {"introduction": "Beyond driving capability, power consumption is a critical consideration in any digital system. Unlike ideal logic, real-world TTL gates consume power even in a static state, and this consumption varies with the output logic level. This problem [@problem_id:1973554] guides you through calculating the average static power dissipation, an essential skill for designing power supplies and managing thermal performance in larger circuits.", "problem": "A digital design engineer is evaluating a specific family of Transistor-Transistor Logic (TTL) circuits for a custom control board. The design requires a total of 12 logic gates. The entire board is powered by a single, regulated DC power supply providing a constant voltage $V_{CC} = 5.0$ V.\n\nFrom the manufacturer's datasheet, the current drawn from the supply for a single gate depends on its output logic level. The specifications are as follows:\n- The supply current when the gate's output is in the HIGH logic state is $I_{CCH} = 2.2$ mA.\n- The supply current when the gate's output is in the LOW logic state is $I_{CCL} = 6.8$ mA.\n\nAssuming that during typical, steady-state operation, an equal number of gates on the board are in the HIGH and LOW output states at any given moment, calculate the total average static power dissipated by all 12 gates combined.\n\nExpress your answer in milliwatts (mW), rounded to three significant figures.", "solution": "The static power dissipation of a logic gate is the power it consumes when its output is not changing. This power is the product of the supply voltage, $V_{CC}$, and the current drawn from the supply, $I_{CC}$. The current $I_{CC}$ depends on the output state of the gate. We are given the current for a HIGH output, $I_{CCH}$, and for a LOW output, $I_{CCL}$.\n\nFirst, let's determine the average static power dissipation for a single gate. The problem states that, on average, half the gates are in a HIGH state and half are in a LOW state. This is equivalent to considering the average power of a single gate that spends 50% of its time in the HIGH state and 50% in the LOW state.\n\nThe average current, $I_{CC(avg)}$, drawn by a single gate under these conditions is the arithmetic mean of the currents in the two states:\n$$I_{CC(avg)} = \\frac{I_{CCH} + I_{CCL}}{2}$$\nSubstituting the given values:\n$$I_{CC(avg)} = \\frac{2.2 \\text{ mA} + 6.8 \\text{ mA}}{2} = \\frac{9.0 \\text{ mA}}{2} = 4.5 \\text{ mA}$$\n\nThe average static power dissipation for a single gate, $P_{gate(avg)}$, is the product of the supply voltage $V_{CC}$ and this average current $I_{CC(avg)}$:\n$$P_{gate(avg)} = V_{CC} \\times I_{CC(avg)}$$\nSubstituting the values for $V_{CC}$ and $I_{CC(avg)}$:\n$$P_{gate(avg)} = 5.0 \\text{ V} \\times 4.5 \\text{ mA} = 5.0 \\text{ V} \\times 4.5 \\times 10^{-3} \\text{ A}$$\n$$P_{gate(avg)} = 22.5 \\times 10^{-3} \\text{ W} = 22.5 \\text{ mW}$$\n\nNext, we need to calculate the total average static power dissipation, $P_{total}$, for the entire control board, which contains $N_{gates} = 12$ gates. This is simply the average power per gate multiplied by the number of gates.\n$$P_{total} = N_{gates} \\times P_{gate(avg)}$$\nSubstituting the known values:\n$$P_{total} = 12 \\times 22.5 \\text{ mW}$$\n$$P_{total} = 270 \\text{ mW}$$\n\nThe problem asks for the answer in milliwatts, rounded to three significant figures. The calculated value is 270 mW. To express this with three significant figures, we can write it as $2.70 \\times 10^2$ mW, so the number 270 is already correctly specified.", "answer": "$$\\boxed{270}$$", "id": "1973554"}, {"introduction": "Moving to a more complex design task, we explore open-collector logic, which enables useful configurations like wired-logic buses. These circuits require an external pull-up resistor, and selecting its value is a classic engineering trade-off. This culminating exercise [@problem_id:1973564] challenges you to determine the valid operating range for this resistor by carefully balancing the worst-case current and voltage requirements for both HIGH and LOW logic states.", "problem": "An engineer is designing a digital interface using Transistor-Transistor Logic (TTL) components. A single 74LS05 open-collector inverter is configured to drive the inputs of five separate 74LS04 standard inverters simultaneously. The common connection point (the output of the 74LS05 and the inputs of the 74LS04s) is connected to the power supply rail, $V_{CC}$, through a single pull-up resistor, $R_P$. To guarantee correct logic levels under all worst-case operating conditions, the value of this pull-up resistor must be within a specific range.\n\nYour task is to calculate the minimum and maximum allowable values for this pull-up resistor, denoted as $R_{P(min)}$ and $R_{P(max)}$, respectively.\n\nUse the following worst-case datasheet parameters for your calculation:\n\n- **System Supply Voltage:**\n    - $V_{CC} = 5.0$ V\n\n- **74LS05 Driver (Open-Collector Output):**\n    - Maximum output LOW voltage: $V_{OL(max)} = 0.5$ V\n    - Maximum output sink current: $I_{OL(max)} = 8.0$ mA\n    - Maximum output HIGH leakage current (output transistor is OFF): $I_{OH(leak)} = 100$ µA\n\n- **74LS04 Loads (Standard Inputs, $N=5$ gates):**\n    - Minimum input HIGH voltage: $V_{IH(min)} = 2.0$ V\n    - Maximum input HIGH current: $I_{IH(max)} = 20$ µA\n    - Maximum input LOW current: $I_{IL(max)} = -0.4$ mA (The negative sign indicates that current flows out of the input terminal in the LOW state).\n\nProvide your final answer as the calculated values for $R_{P(min)}$ and $R_{P(max)}$. Express both values in kilohms (kΩ), rounded to three significant figures.", "solution": "Let the node driven by the 74LS05 open-collector output and feeding $N=5$ 74LS04 inputs be tied to $V_{CC}$ through the pull-up resistor $R_{P}$. We determine bounds on $R_{P}$ from the LOW-state sink capability (which sets a minimum on $R_{P}$) and the HIGH-state input threshold (which sets a maximum on $R_{P}$).\n\nLOW-state constraint (driver ON, sinking current):\n- The current through the pull-up at the specified LOW level is\n$$\nI_{R}=\\frac{V_{CC}-V_{OL(\\max)}}{R_{P}}.\n$$\n- Each 74LS04 input sources up to $-I_{IL(\\max)}$ into the node in the LOW state, so the total input current that must be sunk is\n$$\nI_{\\text{in,LOW}}=N\\left(-I_{IL(\\max)}\\right).\n$$\n- The 74LS05 must sink the sum while keeping $V_{OL}\\leq V_{OL(\\max)}$, so\n$$\nI_{R}+I_{\\text{in,LOW}}\\leq I_{OL(\\max)}.\n$$\nSubstitute and solve for $R_{P}$:\n$$\n\\frac{V_{CC}-V_{OL(\\max)}}{R_{P}}+N\\left(-I_{IL(\\max)}\\right)\\leq I_{OL(\\max)}\n\\quad\\Rightarrow\\quad\n\\frac{V_{CC}-V_{OL(\\max)}}{R_{P}}\\leq I_{OL(\\max)}-N\\left(-I_{IL(\\max)}\\right),\n$$\n$$\nR_{P}\\geq \\frac{V_{CC}-V_{OL(\\max)}}{I_{OL(\\max)}-N\\left(-I_{IL(\\max)}\\right)}.\n$$\nInsert the given values $V_{CC}=5.0$, $V_{OL(\\max)}=0.5$, $I_{OL(\\max)}=8.0\\times 10^{-3}$, $I_{IL(\\max)}=-0.4\\times 10^{-3}$, $N=5$:\n$$\nR_{P(\\min)}=\\frac{5.0-0.5}{8.0\\times 10^{-3}-5\\left(0.4\\times 10^{-3}\\right)}=\\frac{4.5}{6.0\\times 10^{-3}}=750\\ \\Omega=0.750\\ \\text{k}\\Omega.\n$$\n\nHIGH-state constraint (driver OFF, pulled up through $R_{P}$):\n- With the output transistor OFF, the pull-up must supply the total current\n$$\nI_{\\text{HIGH}}=N\\,I_{IH(\\max)}+I_{OH(\\text{leak})}.\n$$\n- The node voltage is $V=V_{CC}-I_{\\text{HIGH}}R_{P}$, which must satisfy $V\\geq V_{IH(\\min)}$:\n$$\nV_{CC}-I_{\\text{HIGH}}R_{P}\\geq V_{IH(\\min)}\n\\quad\\Rightarrow\\quad\nR_{P}\\leq \\frac{V_{CC}-V_{IH(\\min)}}{I_{\\text{HIGH}}}.\n$$\nInsert the given values $V_{IH(\\min)}=2.0$, $I_{IH(\\max)}=20\\times 10^{-6}$, $I_{OH(\\text{leak})}=100\\times 10^{-6}$, $N=5$:\n$$\nI_{\\text{HIGH}}=5\\left(20\\times 10^{-6}\\right)+100\\times 10^{-6}=200\\times 10^{-6}\\ \\text{A},\n$$\n$$\nR_{P(\\max)}=\\frac{5.0-2.0}{200\\times 10^{-6}}=\\frac{3.0}{2.0\\times 10^{-4}}=1.5\\times 10^{4}\\ \\Omega=15.0\\ \\text{k}\\Omega.\n$$\n\nThus, the allowable range for the pull-up resistor is from $0.750$ k$\\Omega$ to $15.0$ k$\\Omega$, rounded to three significant figures as required.", "answer": "$$\\boxed{\\begin{pmatrix}0.750 & 15.0\\end{pmatrix}}$$", "id": "1973564"}]}