Avritzer, A., Gerla, M., Ribeiro, B. A. N., Carlyle, J. W., and Karplus, W. J. 1990. The advantage of dynamic tuning in distributed asymmetric systems. In Proceedings of the IEEE INFOCOM. 881--818.
Rajeshwari Banakar , Stefan Steinke , Bo-Sik Lee , M. Balakrishnan , Peter Marwedel, Scratchpad memory: design alternative for cache on-chip memory in embedded systems, Proceedings of the tenth international symposium on Hardware/software codesign, May 06-08, 2002, Estes Park, Colorado[doi>10.1145/774789.774805]
Sanjoy Baruah, Feasibility Analysis of Preemptive Real-Time Systems upon Heterogeneous Multiprocessor Platforms, Proceedings of the 25th IEEE International Real-Time Systems Symposium, p.37-46, December 05-08, 2004[doi>10.1109/REAL.2004.20]
R. L. Cancian, Performance Evaluation of Real Time Schedulers for a Multicomputer, Proceedings of the Sixth IEEE International Workshop on Distributed Simulation and Real-Time Applications, p.71, October 11-13, 2002
Chiu, C.-N. 2005. H.264 Video encoding optimization on dual-core platform. Master thesis, National Chiao Tung University, Hsinchu, Taiwan.
Chiu C.-N., Tseng, C.-T., and Tsai, C.-J. 2005. Tightly-coupled MPEG-4 video encoder framework on asymmetric dual-core platforms. In Proceedings of the International Symposium on Circuits and Systems (ISCAS'05). Vol. 3, 2132--2135.
Choi, B.-D., Choi, K.-S., Ko, S.-J., and Morales, A. W. 2003. Efficient real-time implementation of MPEG-4 audiovisual decoder using DSP and RISC chips. In Proceedings of the IEEE International Conference on Consumer Electronics (ICCE). 246--247.
Chou, C. and Marculescu, R. 2008. Contention-aware application mapping for network-on-chip communication architectures. In Proceedings of International Conference on computer Design. 164--169.
Wanessa Pereira Dias , Emilia Colonese, Performance Analysis of Cache and Scratchpad Memory in an Embedded High Performance Processor, Proceedings of the Fifth International Conference on Information Technology: New Generations, p.657-661, April 07-09, 2008[doi>10.1109/ITNG.2008.226]
Freescale, 2008. mobile extreme convergence architecture. White Paper, MXCWP, Rev. 5.
Stefan Valentin Gheorghita , Martin Palkovic , Juan Hamers , Arnout Vandecappelle , Stelios Mamagkakis , Twan Basten , Lieven Eeckhout , Henk Corporaal , Francky Catthoor , Frederik Vandeputte , Koen De Bosschere, System-scenario-based design of dynamic embedded systems, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-45, January 2009[doi>10.1145/1455229.1455232]
Greenberg, A. G. and Wright, P. E. 1991. Design and analysis of master/slave multiprocessors. IEEE Trans. Computers 40, 8, 963--976.
Philip K. F. HÃ¶lzenspies , Johann L. Hurink , Jan Kuper , Gerard J. M. Smit, Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip (MPSoC), Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403427]
Andhi Janapsatya , Sri Parameswaran , A. Ignjatovic, Hardware/software managed scratchpad memory for embedded system, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.370-377, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382603]
Janssens, M. D., Annot, J. K., and van de Goor, A. J. 1986. Adopting UNIX for a multiprocessor environment. Comm. ACM 29, 9, 895-901.
Lee, K.-C. 2006. Design and analysis of a dynamic fine-granularity task scheduler for heterogeneous dual-core platforms. Master thesis, National Chiao Tung University, Hsinchu, Taiwan.
Kyu Ha Lee , Keun-Sup Lee , Tae-Hoon Hwang , Young-Cheol Park , Dae Hee Youn, An architecture and implementation of MPEG audio layer III decoder using dual-core DSP, IEEE Transactions on Consumer Electronics, v.47 n.4, p.928-933, November 2001[doi>10.1109/30.982810]
G. Manimaran , C. Siva Ram Murthy, A Fault-Tolerant Dynamic Scheduling Algorithm for Multiprocessor Real-Time Systems and Its Analysis, IEEE Transactions on Parallel and Distributed Systems, v.9 n.11, p.1137-1152, November 1998[doi>10.1109/71.735960]
Anthony Massa, Embedded Software Development with eCos, Prentice Hall Professional Technical Reference, 2002
Momtchil Momtchev , Philippe Marquet, An Asymmetric Real-Time Scheduling for Linux, Proceedings of the 16th International Parallel and Distributed Processing Symposium, p.65, April 15-19, 2002
Nxp 2005, PNX8526 programmable source decoder with integrated peripherals data sheet, Rev. 02.
C. Reuter , M. Schwiegershausen , P. Pirsch, Heterogeneous Multiprocessor Scheduling and Allocation using Evolutionary Algorithms, Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors, p.294, July 14-16, 1997
Shamshiri S. and Fakhraie, S. M. 2004. Parallel alias reduction for MP3 decoding. In Proceedings of the 16th International Conference on Microelectronics. 438--441.
Krishnan Srinivasan , Karam S. Chatha, A technique for low energy mapping and routing in network-on-chip architectures, Proceedings of the 2005 international symposium on Low power electronics and design, August 08-10, 2005, San Diego, CA, USA[doi>10.1145/1077603.1077695]
Su, Y.-Y. and Tsai, C.-J. 2006. A dual-core dynamic scheduling paradigm for embedded multimedia applications. In Proceedings of the VLSI Design/CAD Symposium.
Ti. 2004. TMS320C55x Image/Video Processing Library Programmer's Reference. SPRU037C, Texas Instruments, Dallas, Texas.
Ti. 2005a. OMAP5912 Applications Processor Data Manual. SPRS231E, Texas Instruments, Dallas, Texas.
Ti. 2005b. OMAP5912 Multimedia Processor Direct Memory Access (DMA) Support Reference Guide. SPRU755C, Texas Instruments, Dallas, Texas.
Tran, T. 2003. OMAP 5910 video encoding and decoding, TI Appl. rep. SPRA985.
Tomas Henriksson , Jeffrey Kang , Pieter van der Wolf, Implementation of dynamic streaming Applications on heterogeneous multi-Processor architectures, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084853]
Wang, C.-P. and Tsai, C.-J. 2005. Design and analysis of a unified asymmetric multiprocessor scheduler. In Proceedings of the VLSI Design/CAD Symposium.
Wendorf, J. W., Wendorf, R. G., and Tokuda, 1989. H., Scheduling operating system processing on small-scale multiprocessors. In Proceedings of the 22nd Annual Hawaii International Conference on System Sciences.
Wayne Wolf , Jorgen Staunstrup, Hardware/Software CO-Design: Principles and Practice, Kluwer Academic Publishers, Norwell, MA, 1997
Liping Xue , Ozcan ozturk , Feihui Li , Mahmut Kandemir , I. Kolcu, Dynamic partitioning of processing and memory resources in embedded MPSoC architectures, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Peng Yang , Paul Marchal , Chun Wong , Stefaan Himpe , Francky Catthoor , Patrick David , Johan Vounckx , Rudy Lauwereins, Managing dynamic concurrent tasks in embedded real-time multimedia systems, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581226]
