// Seed: 973046821
module module_0 (
    output wire id_0,
    input wire id_1,
    output tri id_2,
    output tri id_3,
    output tri0 id_4,
    input tri id_5,
    input supply1 id_6,
    output tri id_7,
    input tri1 id_8,
    output tri1 id_9,
    output tri0 id_10,
    output supply1 id_11,
    output wire id_12
    , id_28,
    output wire id_13,
    input wire id_14,
    input wor id_15,
    input supply1 id_16,
    input tri id_17,
    output uwire id_18,
    input wire id_19,
    output uwire id_20,
    output wor id_21,
    input uwire id_22,
    input wor id_23,
    input supply0 id_24,
    input tri0 id_25,
    output supply0 id_26
);
endmodule
module module_1 (
    input uwire id_0,
    inout supply0 id_1,
    output wire id_2,
    output wand id_3,
    input supply0 id_4,
    input tri1 id_5,
    input tri id_6,
    input wor id_7
);
  assign id_3 = 1 * 1 - id_0;
  module_0(
      id_2,
      id_5,
      id_3,
      id_1,
      id_3,
      id_4,
      id_5,
      id_2,
      id_6,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_1,
      id_5,
      id_0,
      id_7,
      id_3,
      id_6,
      id_2,
      id_3,
      id_1,
      id_4,
      id_7,
      id_7,
      id_3
  );
endmodule
