
*** Running vivado
    with args -log design_1_assign_1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_assign_1_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_assign_1_0_0.tcl -notrace
Command: synth_design -top design_1_assign_1_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_assign_1_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17232
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_assign_1_0_0' [d:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/bd/design_1/ip/design_1_assign_1_0_0/synth/design_1_assign_1_0_0.vhd:67]
INFO: [Synth 8-3491] module 'assign_1' declared at 'D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/assign_1.vhd:34' bound to instance 'U0' of component 'assign_1' [d:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/bd/design_1/ip/design_1_assign_1_0_0/synth/design_1_assign_1_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'assign_1' [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/assign_1.vhd:46]
INFO: [Synth 8-638] synthesizing module 'toggle_cnt' [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
	Parameter cFREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'toggle_cnt' (1#1) [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
INFO: [Synth 8-638] synthesizing module 'toggle_cnt__parameterized0' [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
	Parameter cFREQ bound to: 12500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'toggle_cnt__parameterized0' (1#1) [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
INFO: [Synth 8-638] synthesizing module 'toggle_cnt__parameterized1' [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
	Parameter cFREQ bound to: 6250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'toggle_cnt__parameterized1' (1#1) [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
INFO: [Synth 8-638] synthesizing module 'toggle_cnt__parameterized2' [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
	Parameter cFREQ bound to: 3125000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'toggle_cnt__parameterized2' (1#1) [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'assign_1' (2#1) [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/assign_1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_1_assign_1_0_0' (3#1) [d:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/bd/design_1/ip/design_1_assign_1_0_0/synth/design_1_assign_1_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.266 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1012.266 ; gain = 0.000

*** Running vivado
    with args -log design_1_assign_1_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_assign_1_0_0.tcl



****** Vivado v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_assign_1_0_0.tcl -notrace
Command: synth_design -top design_1_assign_1_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'design_1_assign_1_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_assign_1_0_0' [d:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/bd/design_1/ip/design_1_assign_1_0_0/synth/design_1_assign_1_0_0.vhd:67]
INFO: [Synth 8-3491] module 'assign_1' declared at 'D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/assign_1.vhd:34' bound to instance 'U0' of component 'assign_1' [d:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/bd/design_1/ip/design_1_assign_1_0_0/synth/design_1_assign_1_0_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'assign_1' [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/assign_1.vhd:46]
INFO: [Synth 8-638] synthesizing module 'toggle_cnt' [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
	Parameter cFREQ bound to: 25000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'toggle_cnt' (1#1) [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
INFO: [Synth 8-638] synthesizing module 'toggle_cnt__parameterized0' [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
	Parameter cFREQ bound to: 12500000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'toggle_cnt__parameterized0' (1#1) [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
INFO: [Synth 8-638] synthesizing module 'toggle_cnt__parameterized1' [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
	Parameter cFREQ bound to: 6250000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'toggle_cnt__parameterized1' (1#1) [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
INFO: [Synth 8-638] synthesizing module 'toggle_cnt__parameterized2' [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
	Parameter cFREQ bound to: 3125000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'toggle_cnt__parameterized2' (1#1) [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/toggle_cnt.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'assign_1' (2#1) [D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/new/assign_1.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'design_1_assign_1_0_0' (3#1) [d:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.srcs/sources_1/bd/design_1/ip/design_1_assign_1_0_0/synth/design_1_assign_1_0_0.vhd:67]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1012.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 1     
	   2 Input   25 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 1     
	   2 Input   23 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   23 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    37|
|2     |LUT1   |    12|
|3     |LUT2   |   112|
|4     |LUT3   |    25|
|5     |LUT4   |    20|
|6     |LUT5   |     3|
|7     |LUT6   |    29|
|8     |FDRE   |    98|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.238 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1012.238 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1012.238 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1012.238 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1020.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 1020.848 ; gain = 8.609
INFO: [Common 17-1381] The checkpoint 'D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.runs/design_1_assign_1_0_0_synth_1/design_1_assign_1_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/file/aika univer/semester 6/digital system/vhdl_studies/DS_lab2/DS_lab2.runs/design_1_assign_1_0_0_synth_1/design_1_assign_1_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_assign_1_0_0_utilization_synth.rpt -pb design_1_assign_1_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 18 18:14:31 2021...
