SCUBA, Version Diamond (64-bit) 3.12.0.240.2
Sun Jun 29 01:16:35 2025
  
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
  
BEGIN SCUBA Module Synthesis
  
    Issued command   : C:\lscc\diamond\3.12\ispfpga\bin\nt64\scuba.exe -w -n dphy_raw_fifo -lang verilog -synth lse -bus_exp 7 -bb -arch sn5w00 -type ebfifo -depth 32 -width 32 -rwidth 32 -reset_rel SYNC -pe -1 -pf -1 -rfill -fill 
    Circuit name     : dphy_raw_fifo
    Module type      : ebfifo
    Module Version   : 5.8
    Ports            : 
    Inputs       : Data[31:0], WrClock, RdClock, WrEn, RdEn, Reset, RPReset
    Outputs      : Q[31:0], WCNT[5:0], RCNT[5:0], Empty, Full
    I/O buffer       : not inserted
    EDIF output      : dphy_raw_fifo.edn
    Verilog output   : dphy_raw_fifo.v
    Verilog template : dphy_raw_fifo_tmpl.v
    Verilog testbench: tb_dphy_raw_fifo_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : dphy_raw_fifo.srp
    Estimated Resource Usage:
            LUT : 85
            EBR : 2
            Reg : 74
  
END   SCUBA Module Synthesis

