Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /media/alfredo/5b31c87c-a2a0-4727-9d33-45f0f629570d1/Xilinx_prog/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 --maxdelay -d BUS_MSB=31 -d BUS_WIDTH=32 -L xil_defaultlib -L simprims_ver -L secureip --snapshot Pipeline_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Pipeline_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Pipeline_tb_time_impl.sdf", for root module "Pipeline_tb/test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Pipeline_tb_time_impl.sdf", for root module "Pipeline_tb/test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.top_level
Compiling module xil_defaultlib.Pipeline_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Pipeline_tb_time_impl
