{
  "design": {
    "design_info": {
      "boundary_crc": "0xDC2AE8C664737743",
      "device": "xc7a100tcsg324-1",
      "gen_directory": "../../../../blink_led.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "system_clock": "",
      "controller": ""
    },
    "ports": {
      "sysclk100": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "GPIO_LED0": {
        "direction": "O"
      }
    },
    "components": {
      "system_clock": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "xci_path": "ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xci",
        "inst_hier_path": "system_clock",
        "parameters": {
          "CLKOUT1_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFGCE"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFGCE"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_out100"
          },
          "FEEDBACK_SOURCE": {
            "value": "FDBK_AUTO"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          },
          "USE_SAFE_CLOCK_STARTUP": {
            "value": "true"
          }
        }
      },
      "controller": {
        "vlnv": "xilinx.com:module_ref:controller:1.0",
        "xci_name": "design_1_controller_0_1",
        "xci_path": "ip/design_1_controller_0_1/design_1_controller_0_1.xci",
        "inst_hier_path": "controller",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "CLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/system_clock_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "LED": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "sysclk100",
          "system_clock/clk_in1"
        ]
      },
      "controller_LED": {
        "ports": [
          "controller/LED",
          "GPIO_LED0"
        ]
      },
      "system_clock_clk_out100": {
        "ports": [
          "system_clock/clk_out100",
          "controller/CLK"
        ]
      }
    }
  }
}