FIRRTL version 1.2.0
circuit Execute :
  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_func : UInt<4> @[src/main/scala/riscv/core/ALU.scala 16:14]
    input io_op1 : UInt<32> @[src/main/scala/riscv/core/ALU.scala 16:14]
    input io_op2 : UInt<32> @[src/main/scala/riscv/core/ALU.scala 16:14]
    output io_result : UInt<32> @[src/main/scala/riscv/core/ALU.scala 16:14]

    node _T = asUInt(UInt<1>("h1")) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_1 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _io_result_T = add(io_op1, io_op2) @[src/main/scala/riscv/core/ALU.scala 28:27]
    node _io_result_T_1 = tail(_io_result_T, 1) @[src/main/scala/riscv/core/ALU.scala 28:27]
    node _T_3 = asUInt(UInt<2>("h2")) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_4 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_5 = eq(_T_3, _T_4) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _io_result_T_2 = sub(io_op1, io_op2) @[src/main/scala/riscv/core/ALU.scala 31:27]
    node _io_result_T_3 = tail(_io_result_T_2, 1) @[src/main/scala/riscv/core/ALU.scala 31:27]
    node _T_6 = asUInt(UInt<2>("h3")) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_7 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_8 = eq(_T_6, _T_7) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _io_result_T_4 = bits(io_op2, 4, 0) @[src/main/scala/riscv/core/ALU.scala 34:36]
    node _io_result_T_5 = dshl(io_op1, _io_result_T_4) @[src/main/scala/riscv/core/ALU.scala 34:27]
    node _T_9 = asUInt(UInt<3>("h4")) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_10 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_11 = eq(_T_9, _T_10) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _io_result_T_6 = asSInt(io_op1) @[src/main/scala/riscv/core/ALU.scala 37:27]
    node _io_result_T_7 = asSInt(io_op2) @[src/main/scala/riscv/core/ALU.scala 37:43]
    node _io_result_T_8 = lt(_io_result_T_6, _io_result_T_7) @[src/main/scala/riscv/core/ALU.scala 37:34]
    node _T_12 = asUInt(UInt<3>("h5")) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_13 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_14 = eq(_T_12, _T_13) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _io_result_T_9 = xor(io_op1, io_op2) @[src/main/scala/riscv/core/ALU.scala 40:27]
    node _T_15 = asUInt(UInt<3>("h6")) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_16 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_17 = eq(_T_15, _T_16) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _io_result_T_10 = or(io_op1, io_op2) @[src/main/scala/riscv/core/ALU.scala 43:27]
    node _T_18 = asUInt(UInt<3>("h7")) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_19 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_20 = eq(_T_18, _T_19) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _io_result_T_11 = and(io_op1, io_op2) @[src/main/scala/riscv/core/ALU.scala 46:27]
    node _T_21 = asUInt(UInt<4>("h8")) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_22 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_23 = eq(_T_21, _T_22) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _io_result_T_12 = bits(io_op2, 4, 0) @[src/main/scala/riscv/core/ALU.scala 49:36]
    node _io_result_T_13 = dshr(io_op1, _io_result_T_12) @[src/main/scala/riscv/core/ALU.scala 49:27]
    node _T_24 = asUInt(UInt<4>("h9")) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_25 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_26 = eq(_T_24, _T_25) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _io_result_T_14 = asSInt(io_op1) @[src/main/scala/riscv/core/ALU.scala 52:28]
    node _io_result_T_15 = bits(io_op2, 4, 0) @[src/main/scala/riscv/core/ALU.scala 52:44]
    node _io_result_T_16 = dshr(_io_result_T_14, _io_result_T_15) @[src/main/scala/riscv/core/ALU.scala 52:35]
    node _io_result_T_17 = asUInt(_io_result_T_16) @[src/main/scala/riscv/core/ALU.scala 52:52]
    node _T_27 = asUInt(UInt<4>("ha")) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_28 = asUInt(io_func) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_29 = eq(_T_27, _T_28) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _io_result_T_18 = lt(io_op1, io_op2) @[src/main/scala/riscv/core/ALU.scala 55:27]
    node _GEN_0 = mux(_T_29, _io_result_T_18, UInt<1>("h0")) @[src/main/scala/riscv/core/ALU.scala 25:13 26:19 55:17]
    node _GEN_1 = mux(_T_26, _io_result_T_17, _GEN_0) @[src/main/scala/riscv/core/ALU.scala 26:19 52:17]
    node _GEN_2 = mux(_T_23, _io_result_T_13, _GEN_1) @[src/main/scala/riscv/core/ALU.scala 26:19 49:17]
    node _GEN_3 = mux(_T_20, _io_result_T_11, _GEN_2) @[src/main/scala/riscv/core/ALU.scala 26:19 46:17]
    node _GEN_4 = mux(_T_17, _io_result_T_10, _GEN_3) @[src/main/scala/riscv/core/ALU.scala 26:19 43:17]
    node _GEN_5 = mux(_T_14, _io_result_T_9, _GEN_4) @[src/main/scala/riscv/core/ALU.scala 26:19 40:17]
    node _GEN_6 = mux(_T_11, _io_result_T_8, _GEN_5) @[src/main/scala/riscv/core/ALU.scala 26:19 37:17]
    node _GEN_7 = mux(_T_8, _io_result_T_5, _GEN_6) @[src/main/scala/riscv/core/ALU.scala 26:19 34:17]
    node _GEN_8 = mux(_T_5, _io_result_T_3, _GEN_7) @[src/main/scala/riscv/core/ALU.scala 26:19 31:17]
    node _GEN_9 = mux(_T_2, _io_result_T_1, _GEN_8) @[src/main/scala/riscv/core/ALU.scala 26:19 28:17]
    io_result <= bits(_GEN_9, 31, 0)

  module ALUControl :
    input clock : Clock
    input reset : UInt<1>
    input io_opcode : UInt<7> @[src/main/scala/riscv/core/ALUControl.scala 10:14]
    input io_funct3 : UInt<3> @[src/main/scala/riscv/core/ALUControl.scala 10:14]
    input io_funct7 : UInt<7> @[src/main/scala/riscv/core/ALUControl.scala 10:14]
    output io_alu_funct : UInt<4> @[src/main/scala/riscv/core/ALUControl.scala 10:14]

    node _T = eq(UInt<5>("h13"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
    node _io_alu_funct_T = bits(io_funct7, 5, 5) @[src/main/scala/riscv/core/ALUControl.scala 33:51]
    node _io_alu_funct_T_1 = mux(_io_alu_funct_T, UInt<4>("h9"), UInt<4>("h8")) @[src/main/scala/riscv/core/ALUControl.scala 33:41]
    node _io_alu_funct_T_2 = eq(UInt<1>("h1"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_3 = mux(_io_alu_funct_T_2, UInt<2>("h3"), UInt<1>("h1")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_4 = eq(UInt<2>("h2"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_5 = mux(_io_alu_funct_T_4, UInt<3>("h4"), _io_alu_funct_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_6 = eq(UInt<2>("h3"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_7 = mux(_io_alu_funct_T_6, UInt<4>("ha"), _io_alu_funct_T_5) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_8 = eq(UInt<3>("h4"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_9 = mux(_io_alu_funct_T_8, UInt<3>("h5"), _io_alu_funct_T_7) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_10 = eq(UInt<3>("h6"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_11 = mux(_io_alu_funct_T_10, UInt<3>("h6"), _io_alu_funct_T_9) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_12 = eq(UInt<3>("h7"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_13 = mux(_io_alu_funct_T_12, UInt<3>("h7"), _io_alu_funct_T_11) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_14 = eq(UInt<3>("h5"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_15 = mux(_io_alu_funct_T_14, _io_alu_funct_T_1, _io_alu_funct_T_13) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _T_1 = eq(UInt<6>("h33"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
    node _io_alu_funct_T_16 = bits(io_funct7, 5, 5) @[src/main/scala/riscv/core/ALUControl.scala 42:53]
    node _io_alu_funct_T_17 = mux(_io_alu_funct_T_16, UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/riscv/core/ALUControl.scala 42:43]
    node _io_alu_funct_T_18 = bits(io_funct7, 5, 5) @[src/main/scala/riscv/core/ALUControl.scala 49:53]
    node _io_alu_funct_T_19 = mux(_io_alu_funct_T_18, UInt<4>("h9"), UInt<4>("h8")) @[src/main/scala/riscv/core/ALUControl.scala 49:43]
    node _io_alu_funct_T_20 = eq(UInt<1>("h1"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_21 = mux(_io_alu_funct_T_20, UInt<2>("h3"), _io_alu_funct_T_17) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_22 = eq(UInt<2>("h2"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_23 = mux(_io_alu_funct_T_22, UInt<3>("h4"), _io_alu_funct_T_21) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_24 = eq(UInt<2>("h3"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_25 = mux(_io_alu_funct_T_24, UInt<4>("ha"), _io_alu_funct_T_23) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_26 = eq(UInt<3>("h4"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_27 = mux(_io_alu_funct_T_26, UInt<3>("h5"), _io_alu_funct_T_25) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_28 = eq(UInt<3>("h6"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_29 = mux(_io_alu_funct_T_28, UInt<3>("h6"), _io_alu_funct_T_27) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_30 = eq(UInt<3>("h7"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_31 = mux(_io_alu_funct_T_30, UInt<3>("h7"), _io_alu_funct_T_29) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_32 = eq(UInt<3>("h5"), io_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_alu_funct_T_33 = mux(_io_alu_funct_T_32, _io_alu_funct_T_19, _io_alu_funct_T_31) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _T_2 = eq(UInt<7>("h63"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
    node _T_3 = eq(UInt<2>("h3"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
    node _T_4 = eq(UInt<6>("h23"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
    node _T_5 = eq(UInt<7>("h6f"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
    node _T_6 = eq(UInt<7>("h67"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
    node _T_7 = eq(UInt<6>("h37"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
    node _T_8 = eq(UInt<5>("h17"), io_opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
    node _GEN_0 = mux(_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/ALUControl.scala 18:16 20:21 72:20]
    node _GEN_1 = mux(_T_7, UInt<1>("h1"), _GEN_0) @[src/main/scala/riscv/core/ALUControl.scala 20:21 69:20]
    node _GEN_2 = mux(_T_6, UInt<1>("h1"), _GEN_1) @[src/main/scala/riscv/core/ALUControl.scala 20:21 66:20]
    node _GEN_3 = mux(_T_5, UInt<1>("h1"), _GEN_2) @[src/main/scala/riscv/core/ALUControl.scala 20:21 63:20]
    node _GEN_4 = mux(_T_4, UInt<1>("h1"), _GEN_3) @[src/main/scala/riscv/core/ALUControl.scala 20:21 60:20]
    node _GEN_5 = mux(_T_3, UInt<1>("h1"), _GEN_4) @[src/main/scala/riscv/core/ALUControl.scala 20:21 57:20]
    node _GEN_6 = mux(_T_2, UInt<1>("h1"), _GEN_5) @[src/main/scala/riscv/core/ALUControl.scala 20:21 54:20]
    node _GEN_7 = mux(_T_1, _io_alu_funct_T_33, _GEN_6) @[src/main/scala/riscv/core/ALUControl.scala 20:21 38:20]
    node _GEN_8 = mux(_T, _io_alu_funct_T_15, _GEN_7) @[src/main/scala/riscv/core/ALUControl.scala 20:21 22:20]
    io_alu_funct <= _GEN_8

  module Execute :
    input clock : Clock
    input reset : UInt<1>
    input io_instruction : UInt<32> @[src/main/scala/riscv/core/Execute.scala 12:14]
    input io_instruction_address : UInt<32> @[src/main/scala/riscv/core/Execute.scala 12:14]
    input io_reg1_data : UInt<32> @[src/main/scala/riscv/core/Execute.scala 12:14]
    input io_reg2_data : UInt<32> @[src/main/scala/riscv/core/Execute.scala 12:14]
    input io_immediate : UInt<32> @[src/main/scala/riscv/core/Execute.scala 12:14]
    input io_aluop1_source : UInt<1> @[src/main/scala/riscv/core/Execute.scala 12:14]
    input io_aluop2_source : UInt<1> @[src/main/scala/riscv/core/Execute.scala 12:14]
    output io_mem_alu_result : UInt<32> @[src/main/scala/riscv/core/Execute.scala 12:14]
    output io_if_jump_flag : UInt<1> @[src/main/scala/riscv/core/Execute.scala 12:14]
    output io_if_jump_address : UInt<32> @[src/main/scala/riscv/core/Execute.scala 12:14]

    inst alu of ALU @[src/main/scala/riscv/core/Execute.scala 32:24]
    inst alu_ctrl of ALUControl @[src/main/scala/riscv/core/Execute.scala 33:24]
    node opcode = bits(io_instruction, 6, 0) @[src/main/scala/riscv/core/Execute.scala 26:30]
    node funct3 = bits(io_instruction, 14, 12) @[src/main/scala/riscv/core/Execute.scala 27:30]
    node funct7 = bits(io_instruction, 31, 25) @[src/main/scala/riscv/core/Execute.scala 28:30]
    node rd = bits(io_instruction, 11, 7) @[src/main/scala/riscv/core/Execute.scala 29:30]
    node uimm = bits(io_instruction, 19, 15) @[src/main/scala/riscv/core/Execute.scala 30:30]
    node _alu_io_op1_T = eq(UInt<1>("h1"), io_aluop1_source) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _alu_io_op1_T_1 = mux(_alu_io_op1_T, io_instruction_address, io_reg1_data) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _alu_io_op2_T = eq(UInt<1>("h1"), io_aluop2_source) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _alu_io_op2_T_1 = mux(_alu_io_op2_T, io_immediate, io_reg2_data) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/Execute.scala 61:29]
    node _io_if_jump_flag_T_1 = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/Execute.scala 62:13]
    node _io_if_jump_flag_T_2 = or(_io_if_jump_flag_T, _io_if_jump_flag_T_1) @[src/main/scala/riscv/core/Execute.scala 61:50]
    node _io_if_jump_flag_T_3 = eq(opcode, UInt<7>("h63")) @[src/main/scala/riscv/core/Execute.scala 63:13]
    node _io_if_jump_flag_T_4 = eq(io_reg1_data, io_reg2_data) @[src/main/scala/riscv/core/Execute.scala 67:49]
    node _io_if_jump_flag_T_5 = neq(io_reg1_data, io_reg2_data) @[src/main/scala/riscv/core/Execute.scala 68:49]
    node _io_if_jump_flag_T_6 = asSInt(io_reg1_data) @[src/main/scala/riscv/core/Execute.scala 69:49]
    node _io_if_jump_flag_T_7 = asSInt(io_reg2_data) @[src/main/scala/riscv/core/Execute.scala 69:71]
    node _io_if_jump_flag_T_8 = lt(_io_if_jump_flag_T_6, _io_if_jump_flag_T_7) @[src/main/scala/riscv/core/Execute.scala 69:56]
    node _io_if_jump_flag_T_9 = asSInt(io_reg1_data) @[src/main/scala/riscv/core/Execute.scala 70:49]
    node _io_if_jump_flag_T_10 = asSInt(io_reg2_data) @[src/main/scala/riscv/core/Execute.scala 70:72]
    node _io_if_jump_flag_T_11 = geq(_io_if_jump_flag_T_9, _io_if_jump_flag_T_10) @[src/main/scala/riscv/core/Execute.scala 70:56]
    node _io_if_jump_flag_T_12 = lt(io_reg1_data, io_reg2_data) @[src/main/scala/riscv/core/Execute.scala 71:56]
    node _io_if_jump_flag_T_13 = geq(io_reg1_data, io_reg2_data) @[src/main/scala/riscv/core/Execute.scala 72:56]
    node _io_if_jump_flag_T_14 = eq(UInt<1>("h0"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_15 = mux(_io_if_jump_flag_T_14, _io_if_jump_flag_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_16 = eq(UInt<1>("h1"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_17 = mux(_io_if_jump_flag_T_16, _io_if_jump_flag_T_5, _io_if_jump_flag_T_15) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_18 = eq(UInt<3>("h4"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_19 = mux(_io_if_jump_flag_T_18, _io_if_jump_flag_T_8, _io_if_jump_flag_T_17) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_20 = eq(UInt<3>("h5"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_21 = mux(_io_if_jump_flag_T_20, _io_if_jump_flag_T_11, _io_if_jump_flag_T_19) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_22 = eq(UInt<3>("h6"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_23 = mux(_io_if_jump_flag_T_22, _io_if_jump_flag_T_12, _io_if_jump_flag_T_21) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_24 = eq(UInt<3>("h7"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_25 = mux(_io_if_jump_flag_T_24, _io_if_jump_flag_T_13, _io_if_jump_flag_T_23) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_26 = and(_io_if_jump_flag_T_3, _io_if_jump_flag_T_25) @[src/main/scala/riscv/core/Execute.scala 63:37]
    node _io_if_jump_flag_T_27 = or(_io_if_jump_flag_T_2, _io_if_jump_flag_T_26) @[src/main/scala/riscv/core/Execute.scala 62:36]
    node _io_if_jump_address_T = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/Execute.scala 75:51]
    node _io_if_jump_address_T_1 = mux(_io_if_jump_address_T, io_reg1_data, io_instruction_address) @[src/main/scala/riscv/core/Execute.scala 75:43]
    node _io_if_jump_address_T_2 = add(io_immediate, _io_if_jump_address_T_1) @[src/main/scala/riscv/core/Execute.scala 75:38]
    node _io_if_jump_address_T_3 = tail(_io_if_jump_address_T_2, 1) @[src/main/scala/riscv/core/Execute.scala 75:38]
    io_mem_alu_result <= alu.io_result @[src/main/scala/riscv/core/Execute.scala 60:21]
    io_if_jump_flag <= _io_if_jump_flag_T_27 @[src/main/scala/riscv/core/Execute.scala 61:19]
    io_if_jump_address <= _io_if_jump_address_T_3 @[src/main/scala/riscv/core/Execute.scala 75:22]
    alu.clock <= clock
    alu.reset <= reset
    alu.io_func <= alu_ctrl.io_alu_funct @[src/main/scala/riscv/core/Execute.scala 41:15]
    alu.io_op1 <= _alu_io_op1_T_1 @[src/main/scala/riscv/core/Execute.scala 42:14]
    alu.io_op2 <= _alu_io_op2_T_1 @[src/main/scala/riscv/core/Execute.scala 50:14]
    alu_ctrl.clock <= clock
    alu_ctrl.reset <= reset
    alu_ctrl.io_opcode <= opcode @[src/main/scala/riscv/core/Execute.scala 35:22]
    alu_ctrl.io_funct3 <= funct3 @[src/main/scala/riscv/core/Execute.scala 36:22]
    alu_ctrl.io_funct7 <= funct7 @[src/main/scala/riscv/core/Execute.scala 37:22]
