// Seed: 525678556
module module_0 (
    input id_0,
    input logic id_1,
    output id_2
);
  initial id_2[1] <= (1);
endmodule
