# 
# Synthesis run script generated by Vivado
# 

set_msg_config -id {HDL 9-1061} -limit 100000
set_msg_config -id {HDL 9-1654} -limit 100000
create_project -in_memory -part xc7k160tfbg484-1

set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_property webtalk.parent_dir /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/project.cache/wt [current_project]
set_property parent.project_path /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/project.xpr [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language VHDL [current_project]
set_property vhdl_version vhdl_2k [current_fileset]
read_vhdl -library xil_defaultlib {
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_mac_muladd_16s_14ns_29s_29_1.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_mul_mul_16s_15s_29_1.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_dct_1d_dct_coeff_table_0.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_dct_1d_dct_coeff_table_3.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_dct_1d_dct_coeff_table_5.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_mac_muladd_16s_15s_29s_29_1.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_mac_muladd_16s_15s_14ns_29_1.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_dct_1d_dct_coeff_table_7.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_dct_1d_dct_coeff_table_4.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_dct_1d_dct_coeff_table_2.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_dct_1d_dct_coeff_table_1.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_dct_1d_dct_coeff_table_6.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_dct_1d.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_dct_2d_row_outbuf.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_dct_2d_col_inbuf_0.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_read_data.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct_dct_2d.vhd
  /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct.vhd
}
read_xdc /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct.xdc
set_property used_in_implementation false [get_files /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Design_Analysis/lab1/dct_prj/solution4/impl/vhdl/dct.xdc]

synth_design -top dct -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
write_checkpoint -noxdef dct.dcp
catch { report_utilization -file dct_utilization_synth.rpt -pb dct_utilization_synth.pb }
