 arch	  circuit	  script_params	  vtr_flow_elapsed_time	  vtr_max_mem_stage	  vtr_max_mem	  error	  odin_synth_time	  max_odin_mem	  parmys_synth_time	  max_parmys_mem	  abc_depth	  abc_synth_time	  abc_cec_time	  abc_sec_time	  max_abc_mem	  ace_time	  max_ace_mem	  num_clb	  num_io	  num_memories	  num_mult	  vpr_status	  vpr_revision	  vpr_build_info	  vpr_compiler	  vpr_compiled	  hostname	  rundir	  max_vpr_mem	  num_primary_inputs	  num_primary_outputs	  num_pre_packed_nets	  num_pre_packed_blocks	  num_netlist_clocks	  num_post_packed_nets	  num_post_packed_blocks	  device_width	  device_height	  device_grid_tiles	  device_limiting_resources	  device_name	  pack_mem	  pack_time	  placed_wirelength_est	  place_mem	  place_time	  place_quench_time	  placed_CPD_est	  placed_setup_TNS_est	  placed_setup_WNS_est	  placed_geomean_nonvirtual_intradomain_critical_path_delay_est	  place_delay_matrix_lookup_time	  place_quench_timing_analysis_time	  place_quench_sta_time	  place_total_timing_analysis_time	  place_total_sta_time	  min_chan_width	  routed_wirelength	  min_chan_width_route_success_iteration	  logic_block_area_total	  logic_block_area_used	  min_chan_width_routing_area_total	  min_chan_width_routing_area_per_tile	  min_chan_width_route_time	  min_chan_width_total_timing_analysis_time	  min_chan_width_total_sta_time	  crit_path_routed_wirelength	  crit_path_route_success_iteration	  crit_path_total_nets_routed	  crit_path_total_connections_routed	  crit_path_total_heap_pushes	  crit_path_total_heap_pops	  critical_path_delay	  geomean_nonvirtual_intradomain_critical_path_delay	  setup_TNS	  setup_WNS	  hold_TNS	  hold_WNS	  crit_path_routing_area_total	  crit_path_routing_area_per_tile	  router_lookahead_computation_time	  crit_path_route_time	  crit_path_total_timing_analysis_time	  crit_path_total_sta_time	 
 k4_n4_v7_bidir.xml	  styr.blif	  common	  1.48	  vpr	  57.20 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  67	  10	  -1	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  58568	  10	  10	  253	  263	  1	  169	  87	  11	  11	  121	  clb	  auto	  19.0 MiB	  0.04	  1270	  57.2 MiB	  0.04	  0.00	  5.46016	  -69.6089	  -5.46016	  5.46016	  0.13	  0.000215331	  0.000171987	  0.00792391	  0.00665338	  13	  1998	  44	  2.43e+06	  2.01e+06	  -1	  -1	  0.67	  0.0832184	  0.0722661	  2006	  27	  1483	  4679	  322103	  41342	  9.23088	  9.23088	  -107.619	  -9.23088	  0	  0	  -1	  -1	  0.03	  0.08	  0.0198743	  0.0176388	 
 k4_n4_v7_longline_bidir.xml	  styr.blif	  common	  2.03	  vpr	  57.30 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  67	  10	  -1	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  58680	  10	  10	  253	  263	  1	  169	  87	  11	  11	  121	  clb	  auto	  19.1 MiB	  0.04	  1274	  57.3 MiB	  0.04	  0.00	  5.85046	  -74.2233	  -5.85046	  5.85046	  0.19	  0.000232214	  0.000188182	  0.00878653	  0.00745938	  18	  2532	  43	  2.43e+06	  2.01e+06	  -1	  -1	  0.88	  0.0924504	  0.0755557	  2435	  38	  2098	  6378	  540887	  56511	  9.2499	  9.2499	  -108.539	  -9.2499	  0	  0	  -1	  -1	  0.07	  0.11	  0.0228221	  0.0199636	 
 k4_n4_v7_l1_bidir.xml	  styr.blif	  common	  2.31	  vpr	  57.05 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  67	  10	  -1	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  58420	  10	  10	  253	  263	  1	  169	  87	  11	  11	  121	  clb	  auto	  18.8 MiB	  0.04	  1314	  57.1 MiB	  0.05	  0.00	  7.03989	  -83.5605	  -7.03989	  7.03989	  0.17	  0.000198421	  0.000157186	  0.0109691	  0.00909187	  11	  1696	  38	  2.43e+06	  2.01e+06	  -1	  -1	  1.33	  0.0788319	  0.0684137	  1347	  23	  1338	  4185	  371579	  77951	  8.29094	  8.29094	  -101.157	  -8.29094	  0	  0	  -1	  -1	  0.04	  0.10	  0.0180735	  0.0162332	 
 k4_n4_v7_bidir_pass_gate.xml	  styr.blif	  common	  2.59	  vpr	  57.04 MiB	  	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  -1	  67	  10	  -1	  -1	  success	  v8.0.0-6989-g4a9293e1e-dirty	  release IPO VTR_ASSERT_LEVEL=3	  GNU 11.3.0 on Linux-5.15.0-58-generic x86_64	  2023-02-04T01:37:29	  dev	  /home/dev/Desktop/CAS-Atlantic/vtr-verilog-to-routing	  58404	  10	  10	  253	  263	  1	  169	  87	  11	  11	  121	  clb	  auto	  18.8 MiB	  0.04	  1338	  57.0 MiB	  0.06	  0.00	  6.19376	  -68.5604	  -6.19376	  6.19376	  0.46	  0.000203538	  0.000160851	  0.0127857	  0.0106469	  16	  2173	  41	  2.43e+06	  2.01e+06	  -1	  -1	  1.21	  0.0981799	  0.0859522	  2120	  27	  1736	  5578	  1452395	  185427	  17.5032	  17.5032	  -249.6	  -17.5032	  0	  0	  -1	  -1	  0.04	  0.26	  0.0209466	  0.0188615
