
Analog-Board-DAC-Test.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000004c  00800100  0000078c  00000820  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000078c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000027  0080014c  0080014c  0000086c  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  0000086c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00000f38  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000000a0  00000000  00000000  00000fc0  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000089c  00000000  00000000  00001060  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000223  00000000  00000000  000018fc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000004f2  00000000  00000000  00001b1f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000124  00000000  00000000  00002014  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000301  00000000  00000000  00002138  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000384  00000000  00000000  00002439  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000018  00000000  00000000  000027bd  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 32 00 	jmp	0x64	; 0x64 <__ctors_end>
   4:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
   8:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
   c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  10:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  14:	0c 94 0f 01 	jmp	0x21e	; 0x21e <__vector_5>
  18:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  1c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  20:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  24:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  28:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  2c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  30:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  34:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  38:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  3c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  40:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  44:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  48:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  4c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  50:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  54:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  58:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  5c:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>
  60:	0c 94 4f 00 	jmp	0x9e	; 0x9e <__bad_interrupt>

00000064 <__ctors_end>:
  64:	11 24       	eor	r1, r1
  66:	1f be       	out	0x3f, r1	; 63
  68:	cf ef       	ldi	r28, 0xFF	; 255
  6a:	d0 e1       	ldi	r29, 0x10	; 16
  6c:	de bf       	out	0x3e, r29	; 62
  6e:	cd bf       	out	0x3d, r28	; 61

00000070 <__do_copy_data>:
  70:	11 e0       	ldi	r17, 0x01	; 1
  72:	a0 e0       	ldi	r26, 0x00	; 0
  74:	b1 e0       	ldi	r27, 0x01	; 1
  76:	ec e8       	ldi	r30, 0x8C	; 140
  78:	f7 e0       	ldi	r31, 0x07	; 7
  7a:	02 c0       	rjmp	.+4      	; 0x80 <__do_copy_data+0x10>
  7c:	05 90       	lpm	r0, Z+
  7e:	0d 92       	st	X+, r0
  80:	ac 34       	cpi	r26, 0x4C	; 76
  82:	b1 07       	cpc	r27, r17
  84:	d9 f7       	brne	.-10     	; 0x7c <__do_copy_data+0xc>

00000086 <__do_clear_bss>:
  86:	11 e0       	ldi	r17, 0x01	; 1
  88:	ac e4       	ldi	r26, 0x4C	; 76
  8a:	b1 e0       	ldi	r27, 0x01	; 1
  8c:	01 c0       	rjmp	.+2      	; 0x90 <.do_clear_bss_start>

0000008e <.do_clear_bss_loop>:
  8e:	1d 92       	st	X+, r1

00000090 <.do_clear_bss_start>:
  90:	a3 37       	cpi	r26, 0x73	; 115
  92:	b1 07       	cpc	r27, r17
  94:	e1 f7       	brne	.-8      	; 0x8e <.do_clear_bss_loop>
  96:	0e 94 6a 03 	call	0x6d4	; 0x6d4 <main>
  9a:	0c 94 c4 03 	jmp	0x788	; 0x788 <_exit>

0000009e <__bad_interrupt>:
  9e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000a2 <_Z8setupDACv>:
	{RELEASE_1,		DAC_MUX_EN3}							
};

void setupDAC(void) //set up DAC
{
	DDRG |= (1<<DAC_WR) | (1<<DAC_RS); //set DAC control bits as outputs
  a2:	83 b3       	in	r24, 0x13	; 19
  a4:	83 60       	ori	r24, 0x03	; 3
  a6:	83 bb       	out	0x13, r24	; 19
	DDRD = 0xFF; //set DAC_BUS_LOW bits to outputs
  a8:	8f ef       	ldi	r24, 0xFF	; 255
  aa:	8a b9       	out	0x0a, r24	; 10
	DDRC |= 0xFF;//set DAC_BUS_HIGH bits to outputs
  ac:	97 b1       	in	r25, 0x07	; 7
  ae:	87 b9       	out	0x07, r24	; 7
	DDRH |= (1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3); //set DAC_MUX_EN pins as outputs
  b0:	e9 ed       	ldi	r30, 0xD9	; 217
  b2:	f0 e0       	ldi	r31, 0x00	; 0
  b4:	80 81       	ld	r24, Z
  b6:	8f 60       	ori	r24, 0x0F	; 15
  b8:	80 83       	st	Z, r24
	
	DAC_MUX &= ~((1<<DAC_MUX_EN0) | (1<<DAC_MUX_EN1) | (1<<DAC_MUX_EN2) | (1<<DAC_MUX_EN3)); //disable DG408 VDAC multiplexers 
  ba:	ea ed       	ldi	r30, 0xDA	; 218
  bc:	f0 e0       	ldi	r31, 0x00	; 0
  be:	80 81       	ld	r24, Z
  c0:	80 7f       	andi	r24, 0xF0	; 240
  c2:	80 83       	st	Z, r24
	
	DAC_CTRL |= (1<<DAC_RS) | (1<<DAC_WR); //disable DAC
  c4:	84 b3       	in	r24, 0x14	; 20
  c6:	83 60       	ori	r24, 0x03	; 3
  c8:	84 bb       	out	0x14, r24	; 20
	
	DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
  ca:	a1 98       	cbi	0x14, 1	; 20
	DAC_CTRL |= (1<<DAC_RS);
  cc:	a1 9a       	sbi	0x14, 1	; 20
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA - falling edge then rising edge to toggle DAC bits to output register
  ce:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
  d0:	a0 9a       	sbi	0x14, 0	; 20
}
  d2:	08 95       	ret

000000d4 <_Z7set_dachhj>:
void set_dac(uint8_t dac_mux_address, uint8_t channel, uint16_t value)
{
	
	
	DAC_BUS_LOW = value & 0b00000011111111; //mask top 6 MSBs to set low byte
  d4:	4b b9       	out	0x0b, r20	; 11
	
	DAC_BUS_HIGH = value >> 8; //shift away bottom LSBs to set high byte
  d6:	58 b9       	out	0x08, r21	; 8
	
	DAC_CTRL &= ~(1<<DAC_WR); //write DATA
  d8:	a0 98       	cbi	0x14, 0	; 20
	DAC_CTRL |= (1<<DAC_WR);
  da:	a0 9a       	sbi	0x14, 0	; 20
	
	DATA_BUS = channel; //set channel for DG408 multiplexer output
  dc:	62 b9       	out	0x02, r22	; 2
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  de:	2d e0       	ldi	r18, 0x0D	; 13
  e0:	2a 95       	dec	r18
  e2:	f1 f7       	brne	.-4      	; 0xe0 <_Z7set_dachhj+0xc>
  e4:	00 00       	nop
	//} else {
		//
		//dac_mux_address = DAC_MUX_EN1;
	//}
	_delay_us(2); //AD5556 DAC has 0.5 us settling time. 1 us wasn't long enough for transitions from 10V to 0V
	DAC_MUX |= (1<<dac_mux_address); //enable multiplexer
  e6:	ea ed       	ldi	r30, 0xDA	; 218
  e8:	f0 e0       	ldi	r31, 0x00	; 0
  ea:	40 81       	ld	r20, Z
  ec:	21 e0       	ldi	r18, 0x01	; 1
  ee:	30 e0       	ldi	r19, 0x00	; 0
  f0:	b9 01       	movw	r22, r18
  f2:	02 c0       	rjmp	.+4      	; 0xf8 <_Z7set_dachhj+0x24>
  f4:	66 0f       	add	r22, r22
  f6:	77 1f       	adc	r23, r23
  f8:	8a 95       	dec	r24
  fa:	e2 f7       	brpl	.-8      	; 0xf4 <_Z7set_dachhj+0x20>
  fc:	cb 01       	movw	r24, r22
  fe:	94 2f       	mov	r25, r20
 100:	98 2b       	or	r25, r24
 102:	90 83       	st	Z, r25
 104:	72 e4       	ldi	r23, 0x42	; 66
 106:	7a 95       	dec	r23
 108:	f1 f7       	brne	.-4      	; 0x106 <_Z7set_dachhj+0x32>
 10a:	00 c0       	rjmp	.+0      	; 0x10c <_Z7set_dachhj+0x38>
	_delay_us(10); //wait for S&H cap to charge - need to figure out how to do this more time efficiently
	DAC_MUX &= ~(1<<dac_mux_address); //disable multiplexer
 10c:	90 81       	ld	r25, Z
 10e:	80 95       	com	r24
 110:	89 23       	and	r24, r25
 112:	80 83       	st	Z, r24
	
}
 114:	08 95       	ret

00000116 <_Z11display_DECjh>:


void display_DEC(uint16_t number, uint8_t digit)
{
 116:	cf 93       	push	r28
 118:	df 93       	push	r29
 11a:	cd b7       	in	r28, 0x3d	; 61
 11c:	de b7       	in	r29, 0x3e	; 62
 11e:	2a 97       	sbiw	r28, 0x0a	; 10
 120:	0f b6       	in	r0, 0x3f	; 63
 122:	f8 94       	cli
 124:	de bf       	out	0x3e, r29	; 62
 126:	0f be       	out	0x3f, r0	; 63
 128:	cd bf       	out	0x3d, r28	; 61
		SEVEN,
		EIGHT,
		NINE,
		
		
	};
 12a:	de 01       	movw	r26, r28
 12c:	11 96       	adiw	r26, 0x01	; 1
 12e:	e0 e0       	ldi	r30, 0x00	; 0
 130:	f1 e0       	ldi	r31, 0x01	; 1
 132:	3a e0       	ldi	r19, 0x0A	; 10
 134:	01 90       	ld	r0, Z+
 136:	0d 92       	st	X+, r0
 138:	31 50       	subi	r19, 0x01	; 1
 13a:	e1 f7       	brne	.-8      	; 0x134 <_Z11display_DECjh+0x1e>
	
	//clear cathode bits
	DATA_BUS = 0xFF; //set bits for cathode (current sinks, active LOW)
 13c:	3f ef       	ldi	r19, 0xFF	; 255
 13e:	32 b9       	out	0x02, r19	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
 140:	ea ed       	ldi	r30, 0xDA	; 218
 142:	f0 e0       	ldi	r31, 0x00	; 0
 144:	30 81       	ld	r19, Z
 146:	30 61       	ori	r19, 0x10	; 16
 148:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
 14a:	30 81       	ld	r19, Z
 14c:	3f 7e       	andi	r19, 0xEF	; 239
 14e:	30 83       	st	Z, r19
	
	//set anode bit
	DATA_BUS = digit;
 150:	62 b9       	out	0x02, r22	; 2
	//latch data to anode lines
	DISPLAY_PORT |= (1<<DISP_ANODE_LATCH);
 152:	30 81       	ld	r19, Z
 154:	30 62       	ori	r19, 0x20	; 32
 156:	30 83       	st	Z, r19
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH);
 158:	30 81       	ld	r19, Z
 15a:	3f 7d       	andi	r19, 0xDF	; 223
 15c:	30 83       	st	Z, r19

	
	//determine cathode byte based on digit to display
	uint8_t cathode_byte;
	
	switch(digit) {
 15e:	62 30       	cpi	r22, 0x02	; 2
 160:	f9 f0       	breq	.+62     	; 0x1a0 <_Z11display_DECjh+0x8a>
 162:	63 30       	cpi	r22, 0x03	; 3
 164:	18 f4       	brcc	.+6      	; 0x16c <_Z11display_DECjh+0x56>
 166:	61 30       	cpi	r22, 0x01	; 1
 168:	a1 f5       	brne	.+104    	; 0x1d2 <_Z11display_DECjh+0xbc>
 16a:	0d c0       	rjmp	.+26     	; 0x186 <_Z11display_DECjh+0x70>
 16c:	64 30       	cpi	r22, 0x04	; 4
 16e:	29 f1       	breq	.+74     	; 0x1ba <_Z11display_DECjh+0xa4>
 170:	68 30       	cpi	r22, 0x08	; 8
 172:	79 f5       	brne	.+94     	; 0x1d2 <_Z11display_DECjh+0xbc>
		
		case ONES:
		cathode_byte = DEC[(number % 10)]; //print first decimal digit
 174:	6a e0       	ldi	r22, 0x0A	; 10
 176:	70 e0       	ldi	r23, 0x00	; 0
 178:	0e 94 b0 03 	call	0x760	; 0x760 <__udivmodhi4>
 17c:	fe 01       	movw	r30, r28
 17e:	e8 0f       	add	r30, r24
 180:	f9 1f       	adc	r31, r25
 182:	21 81       	ldd	r18, Z+1	; 0x01
		break;
 184:	26 c0       	rjmp	.+76     	; 0x1d2 <_Z11display_DECjh+0xbc>
		
		case TENS:
		cathode_byte = DEC[((number % 100) / 10)]; //print second decimal digit
 186:	64 e6       	ldi	r22, 0x64	; 100
 188:	70 e0       	ldi	r23, 0x00	; 0
 18a:	0e 94 b0 03 	call	0x760	; 0x760 <__udivmodhi4>
 18e:	6a e0       	ldi	r22, 0x0A	; 10
 190:	70 e0       	ldi	r23, 0x00	; 0
 192:	0e 94 b0 03 	call	0x760	; 0x760 <__udivmodhi4>
 196:	fe 01       	movw	r30, r28
 198:	e6 0f       	add	r30, r22
 19a:	f7 1f       	adc	r31, r23
 19c:	21 81       	ldd	r18, Z+1	; 0x01
		break;
 19e:	19 c0       	rjmp	.+50     	; 0x1d2 <_Z11display_DECjh+0xbc>
		
		case HUNDS:
		cathode_byte = DEC[((number % 1000) / 100)]; //print third decimal digit
 1a0:	68 ee       	ldi	r22, 0xE8	; 232
 1a2:	73 e0       	ldi	r23, 0x03	; 3
 1a4:	0e 94 b0 03 	call	0x760	; 0x760 <__udivmodhi4>
 1a8:	64 e6       	ldi	r22, 0x64	; 100
 1aa:	70 e0       	ldi	r23, 0x00	; 0
 1ac:	0e 94 b0 03 	call	0x760	; 0x760 <__udivmodhi4>
 1b0:	fe 01       	movw	r30, r28
 1b2:	e6 0f       	add	r30, r22
 1b4:	f7 1f       	adc	r31, r23
 1b6:	21 81       	ldd	r18, Z+1	; 0x01
		break;
 1b8:	0c c0       	rjmp	.+24     	; 0x1d2 <_Z11display_DECjh+0xbc>
		
		case THOUS:
		cathode_byte = DEC[((number % 10000) / 1000)]; //print fourth decimal digit
 1ba:	60 e1       	ldi	r22, 0x10	; 16
 1bc:	77 e2       	ldi	r23, 0x27	; 39
 1be:	0e 94 b0 03 	call	0x760	; 0x760 <__udivmodhi4>
 1c2:	68 ee       	ldi	r22, 0xE8	; 232
 1c4:	73 e0       	ldi	r23, 0x03	; 3
 1c6:	0e 94 b0 03 	call	0x760	; 0x760 <__udivmodhi4>
 1ca:	fe 01       	movw	r30, r28
 1cc:	e6 0f       	add	r30, r22
 1ce:	f7 1f       	adc	r31, r23
 1d0:	21 81       	ldd	r18, Z+1	; 0x01
		break;
		
	}
	
	//set cathode byte
	DATA_BUS = ~(cathode_byte); //set bits for cathode (current sinks, active LOW)
 1d2:	20 95       	com	r18
 1d4:	22 b9       	out	0x02, r18	; 2
	//latch data to cathode lines
	DISPLAY_PORT |= (1<<DISP_CATHODE_LATCH);
 1d6:	ea ed       	ldi	r30, 0xDA	; 218
 1d8:	f0 e0       	ldi	r31, 0x00	; 0
 1da:	80 81       	ld	r24, Z
 1dc:	80 61       	ori	r24, 0x10	; 16
 1de:	80 83       	st	Z, r24
	DISPLAY_PORT &= ~(1<<DISP_CATHODE_LATCH);
 1e0:	80 81       	ld	r24, Z
 1e2:	8f 7e       	andi	r24, 0xEF	; 239
 1e4:	80 83       	st	Z, r24
	
	//DATA_BUS = 0; //clear DATA_BUS before return
}
 1e6:	2a 96       	adiw	r28, 0x0a	; 10
 1e8:	0f b6       	in	r0, 0x3f	; 63
 1ea:	f8 94       	cli
 1ec:	de bf       	out	0x3e, r29	; 62
 1ee:	0f be       	out	0x3f, r0	; 63
 1f0:	cd bf       	out	0x3d, r28	; 61
 1f2:	df 91       	pop	r29
 1f4:	cf 91       	pop	r28
 1f6:	08 95       	ret

000001f8 <_Z8setupADCv>:

void setupADC(void)
{
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1) | (1<<ADPS0); //set ADC clock to 156.25 KHz for 20 MHz clock
	//ADCSRA |= (1<<ADPS2) | (1<<ADPS1); //set ADC clock to 312.5 KHz for 20 MHz clock
	ADCSRA |= (1<<ADPS2);// | (1<<ADPS0); //set ADC clock to 1.25 MHz for 20 MHz clock
 1f8:	ea e7       	ldi	r30, 0x7A	; 122
 1fa:	f0 e0       	ldi	r31, 0x00	; 0
 1fc:	80 81       	ld	r24, Z
 1fe:	84 60       	ori	r24, 0x04	; 4
 200:	80 83       	st	Z, r24
	ADMUX |= (1<<REFS0); //set ADC reference to AVCC (+5V)
 202:	ac e7       	ldi	r26, 0x7C	; 124
 204:	b0 e0       	ldi	r27, 0x00	; 0
 206:	8c 91       	ld	r24, X
 208:	80 64       	ori	r24, 0x40	; 64
 20a:	8c 93       	st	X, r24
	//MUX2:0 is 000 by default in ADMUX
	//ADMUX &= ~(1<<MUX0); //set ADC multiplexer to read ADC0 (PF0 on PORTF, pin 97)
	
	//ADCSRA |= (1<<ADATE); //set ADC in free running mode
	
	DIDR0 |= 0x01; //disable digital input buffer for ADC0
 20c:	ae e7       	ldi	r26, 0x7E	; 126
 20e:	b0 e0       	ldi	r27, 0x00	; 0
 210:	8c 91       	ld	r24, X
 212:	81 60       	ori	r24, 0x01	; 1
 214:	8c 93       	st	X, r24
	
	ADCSRA |= (1<<ADEN); //enable ADC
 216:	80 81       	ld	r24, Z
 218:	80 68       	ori	r24, 0x80	; 128
 21a:	80 83       	st	Z, r24
	//adc_value = ADCL;
	//adc_value = adc_value | (ADCH <<8);
	//adc_previous = adc_value;
	//PORTH |= (1<<POTMUX_EN0); //set POTMUX_EN0
	
}
 21c:	08 95       	ret

0000021e <__vector_5>:

ISR (TIMER2_OVF_vect) { //main scanning interrupt handler
 21e:	1f 92       	push	r1
 220:	0f 92       	push	r0
 222:	0f b6       	in	r0, 0x3f	; 63
 224:	0f 92       	push	r0
 226:	11 24       	eor	r1, r1
 228:	2f 92       	push	r2
 22a:	3f 92       	push	r3
 22c:	4f 92       	push	r4
 22e:	5f 92       	push	r5
 230:	6f 92       	push	r6
 232:	7f 92       	push	r7
 234:	8f 92       	push	r8
 236:	9f 92       	push	r9
 238:	af 92       	push	r10
 23a:	bf 92       	push	r11
 23c:	cf 92       	push	r12
 23e:	df 92       	push	r13
 240:	ef 92       	push	r14
 242:	ff 92       	push	r15
 244:	0f 93       	push	r16
 246:	1f 93       	push	r17
 248:	2f 93       	push	r18
 24a:	3f 93       	push	r19
 24c:	4f 93       	push	r20
 24e:	5f 93       	push	r21
 250:	6f 93       	push	r22
 252:	7f 93       	push	r23
 254:	8f 93       	push	r24
 256:	9f 93       	push	r25
 258:	af 93       	push	r26
 25a:	bf 93       	push	r27
 25c:	cf 93       	push	r28
 25e:	df 93       	push	r29
 260:	ef 93       	push	r30
 262:	ff 93       	push	r31
	
	display_DEC(value_to_display, digit[place]);
 264:	80 91 5c 01 	lds	r24, 0x015C
 268:	90 91 5d 01 	lds	r25, 0x015D
 26c:	e0 91 64 01 	lds	r30, 0x0164
 270:	f0 e0       	ldi	r31, 0x00	; 0
 272:	e6 5f       	subi	r30, 0xF6	; 246
 274:	fe 4f       	sbci	r31, 0xFE	; 254
 276:	60 81       	ld	r22, Z
 278:	0e 94 8b 00 	call	0x116	; 0x116 <_Z11display_DECjh>
		    //POT_MUX &= ~(1<<POTMUX_EN0); //clear POTMUX_EN0 to select input on U2
			//_delay_us(10);
			//POT_MUX |= (1<<POTMUX_EN0);
			
			//read pots on U2 and set appriate DAC S&H channel
			for (int i = 0; i <=15; i++)
 27c:	00 e0       	ldi	r16, 0x00	; 0
 27e:	10 e0       	ldi	r17, 0x00	; 0
			{
				DATA_BUS = i;
				POT_MUX &= ~(1<<POTMUX_EN0);
 280:	0f 2e       	mov	r0, r31
 282:	fa ed       	ldi	r31, 0xDA	; 218
 284:	ef 2e       	mov	r14, r31
 286:	ff 24       	eor	r15, r15
 288:	f0 2d       	mov	r31, r0
				_delay_us(10);	
				ADCSRA |= (1<<ADSC); //start ADC conversion
 28a:	ca e7       	ldi	r28, 0x7A	; 122
 28c:	d0 e0       	ldi	r29, 0x00	; 0
				while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock) - need to figure out what to do with this time - would interrupt be more efficient?
				POT_MUX |= (1<<POTMUX_EN0); //disable pot multiplexer U2
				//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
								
				//adc_previous = adc_value;
				adc_value = ADCL;
 28e:	0f 2e       	mov	r0, r31
 290:	f8 e7       	ldi	r31, 0x78	; 120
 292:	af 2e       	mov	r10, r31
 294:	bb 24       	eor	r11, r11
 296:	f0 2d       	mov	r31, r0
				adc_value = adc_value | (ADCH <<8);
 298:	0f 2e       	mov	r0, r31
 29a:	f9 e7       	ldi	r31, 0x79	; 121
 29c:	8f 2e       	mov	r8, r31
 29e:	99 24       	eor	r9, r9
 2a0:	f0 2d       	mov	r31, r0
				//} else if (i == 0) //when i = 0 need to set DAC to value read by pot 15 on U2
				//{
					//set_dac(dac_pot_decoder_0[15][1],dac_pot_decoder_0[15][0], adc_value << 4);
					//value_to_display = adc_value;
				} else {
					set_dac(dac_pot_decoder_0[i][1],dac_pot_decoder_0[i][0], adc_value << 4);
 2a2:	0f 2e       	mov	r0, r31
 2a4:	fc e2       	ldi	r31, 0x2C	; 44
 2a6:	6f 2e       	mov	r6, r31
 2a8:	f1 e0       	ldi	r31, 0x01	; 1
 2aa:	7f 2e       	mov	r7, r31
 2ac:	f0 2d       	mov	r31, r0
							
				
				if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
				{
					uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
					if (i == 9) tune_value += 1638; //add an octave (1V) to VCO2 pitch
 2ae:	0f 2e       	mov	r0, r31
 2b0:	f5 e0       	ldi	r31, 0x05	; 5
 2b2:	2f 2e       	mov	r2, r31
 2b4:	ff e1       	ldi	r31, 0x1F	; 31
 2b6:	3f 2e       	mov	r3, r31
 2b8:	f0 2d       	mov	r31, r0
				//currently using this to set OSCA_INIT_CV and do fine tuning
							
				
				if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
				{
					uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
 2ba:	0f 2e       	mov	r0, r31
 2bc:	ff e9       	ldi	r31, 0x9F	; 159
 2be:	4f 2e       	mov	r4, r31
 2c0:	f8 e1       	ldi	r31, 0x18	; 24
 2c2:	5f 2e       	mov	r5, r31
 2c4:	f0 2d       	mov	r31, r0
			//POT_MUX |= (1<<POTMUX_EN0);
			
			//read pots on U2 and set appriate DAC S&H channel
			for (int i = 0; i <=15; i++)
			{
				DATA_BUS = i;
 2c6:	02 b9       	out	0x02, r16	; 2
				POT_MUX &= ~(1<<POTMUX_EN0);
 2c8:	f7 01       	movw	r30, r14
 2ca:	80 81       	ld	r24, Z
 2cc:	8f 7b       	andi	r24, 0xBF	; 191
 2ce:	80 83       	st	Z, r24
 2d0:	f2 e4       	ldi	r31, 0x42	; 66
 2d2:	fa 95       	dec	r31
 2d4:	f1 f7       	brne	.-4      	; 0x2d2 <__vector_5+0xb4>
 2d6:	00 c0       	rjmp	.+0      	; 0x2d8 <__vector_5+0xba>
				_delay_us(10);	
				ADCSRA |= (1<<ADSC); //start ADC conversion
 2d8:	88 81       	ld	r24, Y
 2da:	80 64       	ori	r24, 0x40	; 64
 2dc:	88 83       	st	Y, r24
				while ((ADCSRA & (1<<ADSC))); //wait for ADC conversion to complete (13 cycles of ADC clock) - need to figure out what to do with this time - would interrupt be more efficient?
 2de:	88 81       	ld	r24, Y
 2e0:	86 fd       	sbrc	r24, 6
 2e2:	fd cf       	rjmp	.-6      	; 0x2de <__vector_5+0xc0>
				POT_MUX |= (1<<POTMUX_EN0); //disable pot multiplexer U2
 2e4:	f7 01       	movw	r30, r14
 2e6:	80 81       	ld	r24, Z
 2e8:	80 64       	ori	r24, 0x40	; 64
 2ea:	80 83       	st	Z, r24
				//note that ADSC reads HIGH as long as conversion is in progress, goes LOW when conversion is complete
								
				//adc_previous = adc_value;
				adc_value = ADCL;
 2ec:	f5 01       	movw	r30, r10
 2ee:	80 81       	ld	r24, Z
 2f0:	90 e0       	ldi	r25, 0x00	; 0
 2f2:	90 93 61 01 	sts	0x0161, r25
 2f6:	80 93 60 01 	sts	0x0160, r24
				adc_value = adc_value | (ADCH <<8);
 2fa:	f4 01       	movw	r30, r8
 2fc:	20 81       	ld	r18, Z
 2fe:	80 91 60 01 	lds	r24, 0x0160
 302:	90 91 61 01 	lds	r25, 0x0161
 306:	d2 2e       	mov	r13, r18
 308:	cc 24       	eor	r12, r12
 30a:	8c 29       	or	r24, r12
 30c:	9d 29       	or	r25, r13
 30e:	90 93 61 01 	sts	0x0161, r25
 312:	80 93 60 01 	sts	0x0160, r24
				//set_dac(i, dac_channel[i]); //set DAC
				//for testing, set one DAC S&H channel to a fixed value and measure it as flanking S&H channels are swept from 0-10V
				//currently using this to set OSCA_INIT_CV and do fine tuning
							
				
				if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
 316:	c8 01       	movw	r24, r16
 318:	08 97       	sbiw	r24, 0x08	; 8
 31a:	82 30       	cpi	r24, 0x02	; 2
 31c:	91 05       	cpc	r25, r1
 31e:	08 f0       	brcs	.+2      	; 0x322 <__vector_5+0x104>
 320:	44 c0       	rjmp	.+136    	; 0x3aa <__vector_5+0x18c>
				{
					uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
					if (i == 9) tune_value += 1638; //add an octave (1V) to VCO2 pitch
 322:	09 30       	cpi	r16, 0x09	; 9
 324:	11 05       	cpc	r17, r1
 326:	11 f0       	breq	.+4      	; 0x32c <__vector_5+0x10e>
				//currently using this to set OSCA_INIT_CV and do fine tuning
							
				
				if (i == 8 || i == 9) //exception to handle tune and fine for VCO1 and VCO2
				{
					uint16_t tune_value = 6303;//9759; //init CV offset of about -5.8V
 328:	92 01       	movw	r18, r4
 32a:	01 c0       	rjmp	.+2      	; 0x32e <__vector_5+0x110>
					if (i == 9) tune_value += 1638; //add an octave (1V) to VCO2 pitch
 32c:	91 01       	movw	r18, r2
					if (adc_value >= 512) {
 32e:	80 91 60 01 	lds	r24, 0x0160
 332:	90 91 61 01 	lds	r25, 0x0161
 336:	f2 e0       	ldi	r31, 0x02	; 2
 338:	80 30       	cpi	r24, 0x00	; 0
 33a:	9f 07       	cpc	r25, r31
 33c:	e0 f0       	brcs	.+56     	; 0x376 <__vector_5+0x158>
						set_dac(dac_pot_decoder_0[i][1],dac_pot_decoder_0[i][0],(tune_value + (adc_value - 512)));
 33e:	f8 01       	movw	r30, r16
 340:	ee 0f       	add	r30, r30
 342:	ff 1f       	adc	r31, r31
 344:	e6 0d       	add	r30, r6
 346:	f7 1d       	adc	r31, r7
 348:	81 81       	ldd	r24, Z+1	; 0x01
 34a:	60 81       	ld	r22, Z
 34c:	40 91 60 01 	lds	r20, 0x0160
 350:	50 91 61 01 	lds	r21, 0x0161
 354:	40 50       	subi	r20, 0x00	; 0
 356:	52 40       	sbci	r21, 0x02	; 2
 358:	42 0f       	add	r20, r18
 35a:	53 1f       	adc	r21, r19
 35c:	0e 94 6a 00 	call	0xd4	; 0xd4 <_Z7set_dachhj>
						tune_offset = adc_value - 512;
 360:	80 91 60 01 	lds	r24, 0x0160
 364:	90 91 61 01 	lds	r25, 0x0161
 368:	80 50       	subi	r24, 0x00	; 0
 36a:	92 40       	sbci	r25, 0x02	; 2
 36c:	90 93 5f 01 	sts	0x015F, r25
 370:	80 93 5e 01 	sts	0x015E, r24
 374:	2d c0       	rjmp	.+90     	; 0x3d0 <__vector_5+0x1b2>
					} else {
						set_dac(dac_pot_decoder_0[i][1],dac_pot_decoder_0[i][0],(tune_value - (512- adc_value))); 
 376:	f8 01       	movw	r30, r16
 378:	ee 0f       	add	r30, r30
 37a:	ff 1f       	adc	r31, r31
 37c:	e6 0d       	add	r30, r6
 37e:	f7 1d       	adc	r31, r7
 380:	81 81       	ldd	r24, Z+1	; 0x01
 382:	60 81       	ld	r22, Z
 384:	40 91 60 01 	lds	r20, 0x0160
 388:	50 91 61 01 	lds	r21, 0x0161
 38c:	40 50       	subi	r20, 0x00	; 0
 38e:	52 40       	sbci	r21, 0x02	; 2
 390:	42 0f       	add	r20, r18
 392:	53 1f       	adc	r21, r19
 394:	0e 94 6a 00 	call	0xd4	; 0xd4 <_Z7set_dachhj>
						tune_offset = adc_value;
 398:	80 91 60 01 	lds	r24, 0x0160
 39c:	90 91 61 01 	lds	r25, 0x0161
 3a0:	90 93 5f 01 	sts	0x015F, r25
 3a4:	80 93 5e 01 	sts	0x015E, r24
 3a8:	13 c0       	rjmp	.+38     	; 0x3d0 <__vector_5+0x1b2>
				//} else if (i == 0) //when i = 0 need to set DAC to value read by pot 15 on U2
				//{
					//set_dac(dac_pot_decoder_0[15][1],dac_pot_decoder_0[15][0], adc_value << 4);
					//value_to_display = adc_value;
				} else {
					set_dac(dac_pot_decoder_0[i][1],dac_pot_decoder_0[i][0], adc_value << 4);
 3aa:	f8 01       	movw	r30, r16
 3ac:	ee 0f       	add	r30, r30
 3ae:	ff 1f       	adc	r31, r31
 3b0:	e6 0d       	add	r30, r6
 3b2:	f7 1d       	adc	r31, r7
 3b4:	81 81       	ldd	r24, Z+1	; 0x01
 3b6:	60 81       	ld	r22, Z
 3b8:	40 91 60 01 	lds	r20, 0x0160
 3bc:	50 91 61 01 	lds	r21, 0x0161
 3c0:	42 95       	swap	r20
 3c2:	52 95       	swap	r21
 3c4:	50 7f       	andi	r21, 0xF0	; 240
 3c6:	54 27       	eor	r21, r20
 3c8:	40 7f       	andi	r20, 0xF0	; 240
 3ca:	54 27       	eor	r21, r20
 3cc:	0e 94 6a 00 	call	0xd4	; 0xd4 <_Z7set_dachhj>
		    //POT_MUX &= ~(1<<POTMUX_EN0); //clear POTMUX_EN0 to select input on U2
			//_delay_us(10);
			//POT_MUX |= (1<<POTMUX_EN0);
			
			//read pots on U2 and set appriate DAC S&H channel
			for (int i = 0; i <=15; i++)
 3d0:	0f 5f       	subi	r16, 0xFF	; 255
 3d2:	1f 4f       	sbci	r17, 0xFF	; 255
 3d4:	00 31       	cpi	r16, 0x10	; 16
 3d6:	11 05       	cpc	r17, r1
 3d8:	09 f0       	breq	.+2      	; 0x3dc <__vector_5+0x1be>
 3da:	75 cf       	rjmp	.-278    	; 0x2c6 <__vector_5+0xa8>
				//}
								//
				//POT_MUX |= (1<<POTMUX_EN1); //disable pot multiplexer U4
		  //}

		DAC_CTRL &= ~(1<<DAC_RS); //reset DAC
 3dc:	a1 98       	cbi	0x14, 1	; 20
		DAC_CTRL |= (1<<DAC_RS);
 3de:	a1 9a       	sbi	0x14, 1	; 20
	//do SPI read/write every 5 interrupts (16.5 ms)
	if (switch_timer++ == 5)
 3e0:	80 91 65 01 	lds	r24, 0x0165
 3e4:	98 2f       	mov	r25, r24
 3e6:	9f 5f       	subi	r25, 0xFF	; 255
 3e8:	90 93 65 01 	sts	0x0165, r25
 3ec:	85 30       	cpi	r24, 0x05	; 5
 3ee:	09 f0       	breq	.+2      	; 0x3f2 <__vector_5+0x1d4>
 3f0:	44 c1       	rjmp	.+648    	; 0x67a <__vector_5+0x45c>
	{
		switch_timer = 0;
 3f2:	10 92 65 01 	sts	0x0165, r1
		
		
		SPI_PORT |= SPI_SW_LATCH;
 3f6:	2d 9a       	sbi	0x05, 5	; 5
		((sw_latch_five >> ISW2_SW) & 1) << ISW2_LED |
		((sw_latch_five >> ISW3_SW) & 1) << ISW3_LED |
		((sw_latch_five >> ISW5_SW) & 1) << ISW5_LED |
		((sw_latch_five >> ISW6_SW) & 1) << ISW6_LED |
		((sw_latch_five >> ISW7_SW) & 1) << ISW7_LED |
		ISW8_SW_ON << ISW8_LED; 
 3f8:	20 91 6a 01 	lds	r18, 0x016A
 3fc:	60 91 6a 01 	lds	r22, 0x016A
 400:	80 91 6a 01 	lds	r24, 0x016A
 404:	70 91 6a 01 	lds	r23, 0x016A
 408:	50 91 6a 01 	lds	r21, 0x016A
 40c:	40 91 6a 01 	lds	r20, 0x016A
 410:	30 91 6a 01 	lds	r19, 0x016A
 414:	90 91 6f 01 	lds	r25, 0x016F
 418:	71 70       	andi	r23, 0x01	; 1
 41a:	64 70       	andi	r22, 0x04	; 4
 41c:	67 2b       	or	r22, r23
 41e:	50 71       	andi	r21, 0x10	; 16
 420:	56 2b       	or	r21, r22
 422:	40 72       	andi	r20, 0x20	; 32
 424:	45 2b       	or	r20, r21
 426:	30 74       	andi	r19, 0x40	; 64
 428:	34 2b       	or	r19, r20
 42a:	97 95       	ror	r25
 42c:	99 27       	eor	r25, r25
 42e:	97 95       	ror	r25
 430:	93 2b       	or	r25, r19
 432:	22 1f       	adc	r18, r18
 434:	22 27       	eor	r18, r18
 436:	22 1f       	adc	r18, r18
 438:	22 0f       	add	r18, r18
 43a:	29 2b       	or	r18, r25
 43c:	90 e0       	ldi	r25, 0x00	; 0
 43e:	88 0f       	add	r24, r24
 440:	99 1f       	adc	r25, r25
 442:	88 0f       	add	r24, r24
 444:	99 1f       	adc	r25, r25
 446:	88 70       	andi	r24, 0x08	; 8
 448:	90 70       	andi	r25, 0x00	; 0
 44a:	82 2b       	or	r24, r18
 44c:	8e bd       	out	0x2e, r24	; 46
		
		while (!(SPSR & (1<<SPIF)));
 44e:	0d b4       	in	r0, 0x2d	; 45
 450:	07 fe       	sbrs	r0, 7
 452:	fd cf       	rjmp	.-6      	; 0x44e <__vector_5+0x230>
		
		//Now read SPDR for switch data shifted in from 74XX165 U14
		spi_sw_current_state = SPDR;
 454:	8e b5       	in	r24, 0x2e	; 46
 456:	80 93 6c 01 	sts	0x016C, r24
		
		spi_sw_current_state ^= spi_sw_previous_state;
 45a:	80 91 6c 01 	lds	r24, 0x016C
 45e:	90 91 6b 01 	lds	r25, 0x016B
 462:	89 27       	eor	r24, r25
 464:	80 93 6c 01 	sts	0x016C, r24
		spi_sw_previous_state ^= spi_sw_current_state;
 468:	80 91 6b 01 	lds	r24, 0x016B
 46c:	90 91 6c 01 	lds	r25, 0x016C
 470:	89 27       	eor	r24, r25
 472:	80 93 6b 01 	sts	0x016B, r24
		spi_sw_current_state &= spi_sw_previous_state;
 476:	80 91 6c 01 	lds	r24, 0x016C
 47a:	90 91 6b 01 	lds	r25, 0x016B
 47e:	89 23       	and	r24, r25
 480:	80 93 6c 01 	sts	0x016C, r24
		
		//toggle switch state 		

		if (spi_sw_current_state & (1<<ISW1_SW)) sw_latch_five ^= (1 << ISW1_SW);
 484:	80 91 6c 01 	lds	r24, 0x016C
 488:	82 ff       	sbrs	r24, 2
 48a:	06 c0       	rjmp	.+12     	; 0x498 <__vector_5+0x27a>
 48c:	90 91 6a 01 	lds	r25, 0x016A
 490:	84 e0       	ldi	r24, 0x04	; 4
 492:	89 27       	eor	r24, r25
 494:	80 93 6a 01 	sts	0x016A, r24
		if (spi_sw_current_state & (1<<ISW2_SW)) sw_latch_five ^= (1 << ISW2_SW);					
 498:	80 91 6c 01 	lds	r24, 0x016C
 49c:	81 ff       	sbrs	r24, 1
 49e:	06 c0       	rjmp	.+12     	; 0x4ac <__vector_5+0x28e>
 4a0:	90 91 6a 01 	lds	r25, 0x016A
 4a4:	82 e0       	ldi	r24, 0x02	; 2
 4a6:	89 27       	eor	r24, r25
 4a8:	80 93 6a 01 	sts	0x016A, r24
		if (spi_sw_current_state & (1<<ISW3_SW)) sw_latch_five ^= (1 << ISW3_SW);
 4ac:	80 91 6c 01 	lds	r24, 0x016C
 4b0:	80 ff       	sbrs	r24, 0
 4b2:	06 c0       	rjmp	.+12     	; 0x4c0 <__vector_5+0x2a2>
 4b4:	90 91 6a 01 	lds	r25, 0x016A
 4b8:	81 e0       	ldi	r24, 0x01	; 1
 4ba:	89 27       	eor	r24, r25
 4bc:	80 93 6a 01 	sts	0x016A, r24
		if (spi_sw_current_state & (1<<ISW4_SW)) sw_latch_five ^= (1 << ISW4_SW);	
 4c0:	80 91 6c 01 	lds	r24, 0x016C
 4c4:	88 23       	and	r24, r24
 4c6:	2c f4       	brge	.+10     	; 0x4d2 <__vector_5+0x2b4>
 4c8:	80 91 6a 01 	lds	r24, 0x016A
 4cc:	80 58       	subi	r24, 0x80	; 128
 4ce:	80 93 6a 01 	sts	0x016A, r24
		if (spi_sw_current_state & (1<<ISW5_SW)) sw_latch_five ^= (1 << ISW5_SW);
 4d2:	80 91 6c 01 	lds	r24, 0x016C
 4d6:	84 ff       	sbrs	r24, 4
 4d8:	06 c0       	rjmp	.+12     	; 0x4e6 <__vector_5+0x2c8>
 4da:	90 91 6a 01 	lds	r25, 0x016A
 4de:	80 e1       	ldi	r24, 0x10	; 16
 4e0:	89 27       	eor	r24, r25
 4e2:	80 93 6a 01 	sts	0x016A, r24
		if (spi_sw_current_state & (1<<ISW6_SW)) sw_latch_five ^= (1 << ISW6_SW);
 4e6:	80 91 6c 01 	lds	r24, 0x016C
 4ea:	85 ff       	sbrs	r24, 5
 4ec:	06 c0       	rjmp	.+12     	; 0x4fa <__vector_5+0x2dc>
 4ee:	90 91 6a 01 	lds	r25, 0x016A
 4f2:	80 e2       	ldi	r24, 0x20	; 32
 4f4:	89 27       	eor	r24, r25
 4f6:	80 93 6a 01 	sts	0x016A, r24
		if (spi_sw_current_state & (1<<ISW7_SW)) sw_latch_five ^= (1 << ISW7_SW);
 4fa:	80 91 6c 01 	lds	r24, 0x016C
 4fe:	86 ff       	sbrs	r24, 6
 500:	06 c0       	rjmp	.+12     	; 0x50e <__vector_5+0x2f0>
 502:	90 91 6a 01 	lds	r25, 0x016A
 506:	80 e4       	ldi	r24, 0x40	; 64
 508:	89 27       	eor	r24, r25
 50a:	80 93 6a 01 	sts	0x016A, r24
		
		//SHIFT 4th BYTE
		SPDR = 0; //no LEDs connected in current test set up
 50e:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1<<SPIF)));
 510:	0d b4       	in	r0, 0x2d	; 45
 512:	07 fe       	sbrs	r0, 7
 514:	fd cf       	rjmp	.-6      	; 0x510 <__vector_5+0x2f2>
		//Now read SPDR for switch data shifted in from 74XX165 (U9)
		//check if ISW12_SW bit is set
		if (SPDR >> 5 & 1)
 516:	0e b4       	in	r0, 0x2e	; 46
 518:	05 fe       	sbrs	r0, 5
 51a:	04 c0       	rjmp	.+8      	; 0x524 <__vector_5+0x306>
		{
			ISW12_SW_ON = 1;
 51c:	81 e0       	ldi	r24, 0x01	; 1
 51e:	80 93 72 01 	sts	0x0172, r24
 522:	02 c0       	rjmp	.+4      	; 0x528 <__vector_5+0x30a>
		}
		else
		{
			ISW12_SW_ON = 0;
 524:	10 92 72 01 	sts	0x0172, r1
		}
		//check if ISW13_SW bit is set
		if (SPDR >> 6 & 1)
 528:	0e b4       	in	r0, 0x2e	; 46
 52a:	06 fe       	sbrs	r0, 6
 52c:	04 c0       	rjmp	.+8      	; 0x536 <__vector_5+0x318>
		{
			ISW13_SW_ON = 1;
 52e:	81 e0       	ldi	r24, 0x01	; 1
 530:	80 93 71 01 	sts	0x0171, r24
 534:	02 c0       	rjmp	.+4      	; 0x53a <__vector_5+0x31c>
		}
		else
		{
			ISW13_SW_ON = 0;
 536:	10 92 71 01 	sts	0x0171, r1
		}
		
		//SHIFT 3th BYTE
		SPDR = 0;
 53a:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1<<SPIF)));
 53c:	0d b4       	in	r0, 0x2d	; 45
 53e:	07 fe       	sbrs	r0, 7
 540:	fd cf       	rjmp	.-6      	; 0x53c <__vector_5+0x31e>

		//SHIFT 2th BYTE
		SPDR = 0;
 542:	1e bc       	out	0x2e, r1	; 46
		while (!(SPSR & (1<<SPIF)));
 544:	0d b4       	in	r0, 0x2d	; 45
 546:	07 fe       	sbrs	r0, 7
 548:	fd cf       	rjmp	.-6      	; 0x544 <__vector_5+0x326>
		
		//SHIFT 1st BYTE
		//SPDR = (ISW12_SW_ON << 2) | ISW11_LED; //TURN ON ISW12 (if ISW12_SW is ON) and ISW11 LEDs, both on 74XX595 U8, first shift register in chain
		SPDR = (ISW12_SW_ON <<2) | (ISW13_SW_ON << 7); //turn on ISW12 if ISW12_SW is ON, turn ISW11 (MSB of first shift register chain) if ISW13_SW is ON
 54a:	80 91 72 01 	lds	r24, 0x0172
 54e:	90 91 71 01 	lds	r25, 0x0171
 552:	97 95       	ror	r25
 554:	99 27       	eor	r25, r25
 556:	97 95       	ror	r25
 558:	88 0f       	add	r24, r24
 55a:	88 0f       	add	r24, r24
 55c:	89 2b       	or	r24, r25
 55e:	8e bd       	out	0x2e, r24	; 46
		//Wait for SPI shift to complete
		while (!(SPSR & (1<<SPIF)));
 560:	0d b4       	in	r0, 0x2d	; 45
 562:	07 fe       	sbrs	r0, 7
 564:	fd cf       	rjmp	.-6      	; 0x560 <__vector_5+0x342>
		
		//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
		
		SPI_LATCH_PORT &= ~LED_LATCH;
 566:	ed ed       	ldi	r30, 0xDD	; 221
 568:	f0 e0       	ldi	r31, 0x00	; 0
 56a:	80 81       	ld	r24, Z
 56c:	87 7f       	andi	r24, 0xF7	; 247
 56e:	80 83       	st	Z, r24
		SPI_LATCH_PORT |= LED_LATCH;
 570:	80 81       	ld	r24, Z
 572:	88 60       	ori	r24, 0x08	; 8
 574:	80 83       	st	Z, r24
		
		//clear SPI_SW_LATCH
		SPI_PORT &= ~SPI_SW_LATCH;	
 576:	2d 98       	cbi	0x05, 5	; 5
		//this toggle code works, but I haven't figured out how it works
		//source: http://forum.allaboutcircuits.com/threads/help-with-programming-uc-toggle-led-using-one-switch.51602/
		current_sw_state = SWITCH_PORT;
 578:	8f b1       	in	r24, 0x0f	; 15
 57a:	80 93 6d 01 	sts	0x016D, r24
		current_sw_state ^= previous_sw_state;
 57e:	80 91 6d 01 	lds	r24, 0x016D
 582:	90 91 6e 01 	lds	r25, 0x016E
 586:	89 27       	eor	r24, r25
 588:	80 93 6d 01 	sts	0x016D, r24
		previous_sw_state ^= current_sw_state;
 58c:	80 91 6e 01 	lds	r24, 0x016E
 590:	90 91 6d 01 	lds	r25, 0x016D
 594:	89 27       	eor	r24, r25
 596:	80 93 6e 01 	sts	0x016E, r24
		current_sw_state &= previous_sw_state;
 59a:	80 91 6d 01 	lds	r24, 0x016D
 59e:	90 91 6e 01 	lds	r25, 0x016E
 5a2:	89 23       	and	r24, r25
 5a4:	80 93 6d 01 	sts	0x016D, r24
		
		if (current_sw_state & (1<<ISW8_SW)) 
 5a8:	80 91 6d 01 	lds	r24, 0x016D
 5ac:	82 ff       	sbrs	r24, 2
 5ae:	06 c0       	rjmp	.+12     	; 0x5bc <__vector_5+0x39e>
		{
			ISW8_SW_ON ^= 1 << 0; //toggle switch state
 5b0:	90 91 6f 01 	lds	r25, 0x016F
 5b4:	81 e0       	ldi	r24, 0x01	; 1
 5b6:	89 27       	eor	r24, r25
 5b8:	80 93 6f 01 	sts	0x016F, r24
		}
		
		//update analog switch latch:
		VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
 5bc:	ed ed       	ldi	r30, 0xDD	; 221
 5be:	f0 e0       	ldi	r31, 0x00	; 0
 5c0:	80 81       	ld	r24, Z
 5c2:	8f 7b       	andi	r24, 0xBF	; 191
 5c4:	80 83       	st	Z, r24
		((sw_latch_five >> ISW2_SW) & 1) << 2 |
		((sw_latch_five >> ISW3_SW) & 1) << 1 |
		((sw_latch_five >> ISW5_SW) & 1) << 6 |
		((sw_latch_five >> ISW6_SW) & 1) << 7 |
		((sw_latch_five >> ISW7_SW) & 1) << 5 |
		ISW8_SW_ON << 4;
 5c6:	40 91 6a 01 	lds	r20, 0x016A
 5ca:	a0 91 6a 01 	lds	r26, 0x016A
 5ce:	30 91 6a 01 	lds	r19, 0x016A
 5d2:	60 91 6a 01 	lds	r22, 0x016A
 5d6:	20 91 6a 01 	lds	r18, 0x016A
 5da:	80 91 6a 01 	lds	r24, 0x016A
 5de:	50 91 6a 01 	lds	r21, 0x016A
 5e2:	90 91 6f 01 	lds	r25, 0x016F
 5e6:	b0 e0       	ldi	r27, 0x00	; 0
 5e8:	b5 95       	asr	r27
 5ea:	a7 95       	ror	r26
 5ec:	b5 95       	asr	r27
 5ee:	a7 95       	ror	r26
 5f0:	a1 70       	andi	r26, 0x01	; 1
 5f2:	70 e0       	ldi	r23, 0x00	; 0
 5f4:	61 70       	andi	r22, 0x01	; 1
 5f6:	70 70       	andi	r23, 0x00	; 0
 5f8:	66 0f       	add	r22, r22
 5fa:	77 1f       	adc	r23, r23
 5fc:	6a 2b       	or	r22, r26
 5fe:	92 95       	swap	r25
 600:	90 7f       	andi	r25, 0xF0	; 240
 602:	69 2b       	or	r22, r25
 604:	90 e0       	ldi	r25, 0x00	; 0
 606:	95 95       	asr	r25
 608:	87 95       	ror	r24
 60a:	95 95       	asr	r25
 60c:	87 95       	ror	r24
 60e:	95 95       	asr	r25
 610:	87 95       	ror	r24
 612:	95 95       	asr	r25
 614:	87 95       	ror	r24
 616:	95 95       	asr	r25
 618:	87 95       	ror	r24
 61a:	96 95       	lsr	r25
 61c:	98 2f       	mov	r25, r24
 61e:	88 27       	eor	r24, r24
 620:	97 95       	ror	r25
 622:	87 95       	ror	r24
 624:	86 2b       	or	r24, r22
 626:	44 1f       	adc	r20, r20
 628:	44 27       	eor	r20, r20
 62a:	44 1f       	adc	r20, r20
 62c:	44 0f       	add	r20, r20
 62e:	44 0f       	add	r20, r20
 630:	44 0f       	add	r20, r20
 632:	84 2b       	or	r24, r20
 634:	63 2f       	mov	r22, r19
 636:	70 e0       	ldi	r23, 0x00	; 0
 638:	66 0f       	add	r22, r22
 63a:	77 1f       	adc	r23, r23
 63c:	64 70       	andi	r22, 0x04	; 4
 63e:	70 70       	andi	r23, 0x00	; 0
 640:	68 2b       	or	r22, r24
 642:	30 e0       	ldi	r19, 0x00	; 0
 644:	c9 01       	movw	r24, r18
 646:	88 0f       	add	r24, r24
 648:	99 1f       	adc	r25, r25
 64a:	88 0f       	add	r24, r24
 64c:	99 1f       	adc	r25, r25
 64e:	80 74       	andi	r24, 0x40	; 64
 650:	90 70       	andi	r25, 0x00	; 0
 652:	68 2b       	or	r22, r24
 654:	85 2f       	mov	r24, r21
 656:	90 e0       	ldi	r25, 0x00	; 0
 658:	96 95       	lsr	r25
 65a:	87 95       	ror	r24
 65c:	80 72       	andi	r24, 0x20	; 32
 65e:	90 70       	andi	r25, 0x00	; 0
 660:	86 2b       	or	r24, r22
 662:	82 b9       	out	0x02, r24	; 2
		VCO_SW_LATCH_PORT |= (1<<VCO_SW_LATCH);
 664:	80 81       	ld	r24, Z
 666:	80 64       	ori	r24, 0x40	; 64
 668:	80 83       	st	Z, r24
 66a:	46 e0       	ldi	r20, 0x06	; 6
 66c:	4a 95       	dec	r20
 66e:	f1 f7       	brne	.-4      	; 0x66c <__vector_5+0x44e>
 670:	00 c0       	rjmp	.+0      	; 0x672 <__vector_5+0x454>
		_delay_us(1);
		VCO_SW_LATCH_PORT &= ~(1<<VCO_SW_LATCH);
 672:	80 81       	ld	r24, Z
 674:	8f 7b       	andi	r24, 0xBF	; 191
 676:	80 83       	st	Z, r24
		DATA_BUS = 0;			  	
 678:	12 b8       	out	0x02, r1	; 2
	}
	
	

	//increment digit display place
	if (place++ == 3) //post increment
 67a:	80 91 64 01 	lds	r24, 0x0164
 67e:	98 2f       	mov	r25, r24
 680:	9f 5f       	subi	r25, 0xFF	; 255
 682:	90 93 64 01 	sts	0x0164, r25
 686:	83 30       	cpi	r24, 0x03	; 3
 688:	11 f4       	brne	.+4      	; 0x68e <__vector_5+0x470>
	{
		place = 0;
 68a:	10 92 64 01 	sts	0x0164, r1
	}
	

	
}	
 68e:	ff 91       	pop	r31
 690:	ef 91       	pop	r30
 692:	df 91       	pop	r29
 694:	cf 91       	pop	r28
 696:	bf 91       	pop	r27
 698:	af 91       	pop	r26
 69a:	9f 91       	pop	r25
 69c:	8f 91       	pop	r24
 69e:	7f 91       	pop	r23
 6a0:	6f 91       	pop	r22
 6a2:	5f 91       	pop	r21
 6a4:	4f 91       	pop	r20
 6a6:	3f 91       	pop	r19
 6a8:	2f 91       	pop	r18
 6aa:	1f 91       	pop	r17
 6ac:	0f 91       	pop	r16
 6ae:	ff 90       	pop	r15
 6b0:	ef 90       	pop	r14
 6b2:	df 90       	pop	r13
 6b4:	cf 90       	pop	r12
 6b6:	bf 90       	pop	r11
 6b8:	af 90       	pop	r10
 6ba:	9f 90       	pop	r9
 6bc:	8f 90       	pop	r8
 6be:	7f 90       	pop	r7
 6c0:	6f 90       	pop	r6
 6c2:	5f 90       	pop	r5
 6c4:	4f 90       	pop	r4
 6c6:	3f 90       	pop	r3
 6c8:	2f 90       	pop	r2
 6ca:	0f 90       	pop	r0
 6cc:	0f be       	out	0x3f, r0	; 63
 6ce:	0f 90       	pop	r0
 6d0:	1f 90       	pop	r1
 6d2:	18 95       	reti

000006d4 <main>:


int main(void)
{
	//turn off JTAG so all outputs of PORTC can be used
	MCUCR = (1<<JTD);
 6d4:	80 e8       	ldi	r24, 0x80	; 128
 6d6:	85 bf       	out	0x35, r24	; 53
	MCUCR = (1<<JTD);
 6d8:	85 bf       	out	0x35, r24	; 53
		
	//SET PORTB PIN 7 (PB7) as OUTPUT
	DDRB |= (1<<ARP_SYNC_LED);
 6da:	27 9a       	sbi	0x04, 7	; 4
	
	DDRF |= (1<<GATE); //set gate as output
 6dc:	81 9a       	sbi	0x10, 1	; 16
	//PORTF |= (1<<GATE); //turn gate on for testing
	
	//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH pins as outputs
	//also set Slave Select (PB0) as output just to ensure it doesn't interfere with SPI communication (currently floating)
	//ACTUALLY, Slave Select ***MUST*** be set as output. Leaving it floating without setting its data direction bit breaks SPI!
	DDRB |= (SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH |(1<<PB0));
 6de:	84 b1       	in	r24, 0x04	; 4
 6e0:	87 62       	ori	r24, 0x27	; 39
 6e2:	84 b9       	out	0x04, r24	; 4
	
	//SET SPI_EN and LED_LATCH and VCO_SW_LATCH pins as outputs
	DDRJ |= (SPI_EN | LED_LATCH | (1<<VCO_SW_LATCH));
 6e4:	ec ed       	ldi	r30, 0xDC	; 220
 6e6:	f0 e0       	ldi	r31, 0x00	; 0
 6e8:	80 81       	ld	r24, Z
 6ea:	8c 64       	ori	r24, 0x4C	; 76
 6ec:	80 83       	st	Z, r24
	
	//SET SPI_DATA_OUT and SPI_CLK and SPI_SW_LATCH outputs LOW
	SPI_PORT &= ~(SPI_DATA_OUT | SPI_CLK | SPI_SW_LATCH);
 6ee:	85 b1       	in	r24, 0x05	; 5
 6f0:	89 7d       	andi	r24, 0xD9	; 217
 6f2:	85 b9       	out	0x05, r24	; 5
	
	//SET SPI_EN LOW (active) and LED_LATCH LOW (active)
	SPI_LATCH_PORT &= ~(SPI_EN | LED_LATCH);
 6f4:	ed ed       	ldi	r30, 0xDD	; 221
 6f6:	f0 e0       	ldi	r31, 0x00	; 0
 6f8:	80 81       	ld	r24, Z
 6fa:	83 7f       	andi	r24, 0xF3	; 243
 6fc:	80 83       	st	Z, r24
	
	//SET UP SPI
	SPCR = (1<<SPE) | (1<<MSTR); //Start SPI as MASTER
 6fe:	80 e5       	ldi	r24, 0x50	; 80
 700:	8c bd       	out	0x2c, r24	; 44
	
	//Pull LED_LATCH LOW
	SPI_LATCH_PORT &= ~LED_LATCH;
 702:	80 81       	ld	r24, Z
 704:	87 7f       	andi	r24, 0xF7	; 247
 706:	80 83       	st	Z, r24
	////Wait for SPI shift to complete
	//while (!(SPSR & (1<<SPIF)));
	
	//Toggle LED_LATCH to shift data to 74HC595 shift register outputs
	
	SPI_LATCH_PORT &= ~LED_LATCH;
 708:	80 81       	ld	r24, Z
 70a:	87 7f       	andi	r24, 0xF7	; 247
 70c:	80 83       	st	Z, r24
	SPI_LATCH_PORT |= LED_LATCH;
 70e:	80 81       	ld	r24, Z
 710:	88 60       	ori	r24, 0x08	; 8
 712:	80 83       	st	Z, r24
	
	
	DDRH |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins as outputs
 714:	a9 ed       	ldi	r26, 0xD9	; 217
 716:	b0 e0       	ldi	r27, 0x00	; 0
 718:	8c 91       	ld	r24, X
 71a:	80 6c       	ori	r24, 0xC0	; 192
 71c:	8c 93       	st	X, r24
	POT_MUX |= (1<<POTMUX_EN0) | (1<<POTMUX_EN1); //set POTMUX_EN pins HIGH (active LOW)
 71e:	ea ed       	ldi	r30, 0xDA	; 218
 720:	f0 e0       	ldi	r31, 0x00	; 0
 722:	80 81       	ld	r24, Z
 724:	80 6c       	ori	r24, 0xC0	; 192
 726:	80 83       	st	Z, r24
	//POT_MUX |= (1<<POTMUX_EN1);
	
	//set up LED display
	DDRA |= 0b11111111; //set all lines or DATA_BUS to outputs
 728:	81 b1       	in	r24, 0x01	; 1
 72a:	8f ef       	ldi	r24, 0xFF	; 255
 72c:	81 b9       	out	0x01, r24	; 1
	DATA_BUS |= 0b11111111; //set all DATA_BUS lines to HIGH (cathodes OFF)
 72e:	92 b1       	in	r25, 0x02	; 2
 730:	82 b9       	out	0x02, r24	; 2
	DDRH |= (1<<DISP_CATHODE_LATCH) | (1<<DISP_ANODE_LATCH); //set display latches to outputs
 732:	8c 91       	ld	r24, X
 734:	80 63       	ori	r24, 0x30	; 48
 736:	8c 93       	st	X, r24
	DISPLAY_PORT &= ~(1<<DISP_ANODE_LATCH | 1<< DISP_CATHODE_LATCH); //set DISP latches to LOW (inactive)
 738:	80 81       	ld	r24, Z
 73a:	8f 7c       	andi	r24, 0xCF	; 207
 73c:	80 83       	st	Z, r24
	
	//set up switch port
	DDRF &= ~(1<<ISW8_SW); //set ISW8_SW pin as input
 73e:	82 98       	cbi	0x10, 2	; 16
	//setup ADC, free running for now. Not sure if this is the way it should be done. Look into benefits of one-shot ADC
    setupADC();	
 740:	0e 94 fc 00 	call	0x1f8	; 0x1f8 <_Z8setupADCv>
	
	//setup DAC
	setupDAC();
 744:	0e 94 51 00 	call	0xa2	; 0xa2 <_Z8setupDACv>
	
	//set up main timer interrupt
	//this generates the main scanning interrupt
	TCCR2A |= (1<<CS22) | (1<<CS21); //Timer2 20MHz/256 prescaler
 748:	e0 eb       	ldi	r30, 0xB0	; 176
 74a:	f0 e0       	ldi	r31, 0x00	; 0
 74c:	80 81       	ld	r24, Z
 74e:	86 60       	ori	r24, 0x06	; 6
 750:	80 83       	st	Z, r24
	TIMSK2 |= (1<<TOIE2); //enable Timer2 overflow interrupt over flows approx. every 3ms	
 752:	e0 e7       	ldi	r30, 0x70	; 112
 754:	f0 e0       	ldi	r31, 0x00	; 0
 756:	80 81       	ld	r24, Z
 758:	81 60       	ori	r24, 0x01	; 1
 75a:	80 83       	st	Z, r24
	sei(); //enable global interrupts
 75c:	78 94       	sei
 75e:	ff cf       	rjmp	.-2      	; 0x75e <main+0x8a>

00000760 <__udivmodhi4>:
 760:	aa 1b       	sub	r26, r26
 762:	bb 1b       	sub	r27, r27
 764:	51 e1       	ldi	r21, 0x11	; 17
 766:	07 c0       	rjmp	.+14     	; 0x776 <__udivmodhi4_ep>

00000768 <__udivmodhi4_loop>:
 768:	aa 1f       	adc	r26, r26
 76a:	bb 1f       	adc	r27, r27
 76c:	a6 17       	cp	r26, r22
 76e:	b7 07       	cpc	r27, r23
 770:	10 f0       	brcs	.+4      	; 0x776 <__udivmodhi4_ep>
 772:	a6 1b       	sub	r26, r22
 774:	b7 0b       	sbc	r27, r23

00000776 <__udivmodhi4_ep>:
 776:	88 1f       	adc	r24, r24
 778:	99 1f       	adc	r25, r25
 77a:	5a 95       	dec	r21
 77c:	a9 f7       	brne	.-22     	; 0x768 <__udivmodhi4_loop>
 77e:	80 95       	com	r24
 780:	90 95       	com	r25
 782:	bc 01       	movw	r22, r24
 784:	cd 01       	movw	r24, r26
 786:	08 95       	ret

00000788 <_exit>:
 788:	f8 94       	cli

0000078a <__stop_program>:
 78a:	ff cf       	rjmp	.-2      	; 0x78a <__stop_program>
