LIBRARY ieee  ; 
LIBRARY std  ; 
USE ieee.std_logic_1164.all  ; 
USE ieee.std_logic_arith.all;
USE ieee.std_logic_textio.all  ; 
USE ieee.std_logic_unsigned.all  ; 
USE std.textio.all  ; 
USE work.Declarations.all;
ENTITY Multiplier_tb  IS 
  GENERIC (
    n  : INTEGER   := 4 ); 
END ; 
 
ARCHITECTURE Multiplier_tb_arch OF Multiplier_tb IS
  SIGNAL High   :  STD_LOGIC_VECTOR (n - 1 downto 0)  ; 
  SIGNAL SI   :  STD_LOGIC  ; 
  SIGNAL OUTA   :  STD_LOGIC_VECTOR (n - 1 downto 0)  ; 
  SIGNAL Rst   :  STD_LOGIC  ; 
  SIGNAL OUTB   :  STD_LOGIC_VECTOR (n - 1 downto 0)  ; 
  SIGNAL Low   :  STD_LOGIC_VECTOR (n - 1 downto 0)  ; 
  SIGNAL CLK   :  STD_LOGIC  ; 
  SIGNAL OUTC   :  STD_LOGIC_VECTOR (0 downto 0)  ; 
  SIGNAL monitor_state  :  state_type;
  COMPONENT Multiplier  
    GENERIC ( 
      n  : INTEGER  );  
    PORT ( 
      High  : out STD_LOGIC_VECTOR (n - 1 downto 0) ; 
      SI  : in STD_LOGIC ; 
      OUTA  : out STD_LOGIC_VECTOR (n - 1 downto 0) ; 
      Rst  : in STD_LOGIC ; 
      OUTB  : out STD_LOGIC_VECTOR (n - 1 downto 0) ; 
      Low  : out STD_LOGIC_VECTOR (n - 1 downto 0) ; 
      CLK  : in STD_LOGIC ; 
      OUTC  : out STD_LOGIC_VECTOR (0 downto 0) ); 
  END COMPONENT ; 
BEGIN
monitor_state	<=	<<	signal DUT.U_Ctl.state : state_type>>;
  DUT  : Multiplier  
    GENERIC MAP ( 
      n  => n   )
    PORT MAP ( 
      High   => High  ,
      SI   => SI  ,
      OUTA   => OUTA  ,
      Rst   => Rst  ,
      OUTB   => OUTB  ,
      Low   => Low  ,
      CLK   => CLK  ,
      OUTC   => OUTC   ) ; 



-- "Constant Pattern"
-- Start Time = 0 ps, End Time = 1 us, Period = 0 ps
  Process
	Begin
	 Rst  <= '1'  ;
	wait for 5 ns ;
	 Rst  <= '0'  ;
	wait for 335 ns ;
	 Rst  <= '1'  ;
	wait for 5 ns ;
	 Rst  <= '0'  ;
	wait for 335 ns ;
	 Rst  <= '1'  ;
	wait for 5 ns ;
	 Rst  <= '0'  ;
	wait for 335 ns ;
-- dumped values till 1 ns
	wait;
 End Process;


-- "Clock Pattern" : dutyCycle = 50
-- Start Time = 0 ns, End Time = 1 us, Period = 20 ns
  Process
	Begin
	 clk  <= '0'  ;
	wait for 10 ns ;
-- 10 ns, single loop till start period.
	for Z in 1 to 51
	loop
	    clk  <= '1'  ;
	   wait for 10 ns ;
	    clk  <= '0'  ;
	   wait for 10 ns ;
-- 980 ns, repeat pattern in loop.
	end  loop;
	 clk  <= '1'  ;
	wait for 10 ns ;
-- dumped values till 1 us
	wait;
 End Process;
 
-- "Constant Pattern"
-- Start Time = 0 ns, End Time = 1 us, Period = 0 ns
  Process
 	Begin
	-- First cycle
	 SI	<= '1'   ;
	wait for 60 ns ;
	 SI	<= '0'   ;
	wait for 20 ns ;
	 SI	<= '1'   ;
	wait for 20 ns ;
	 SI	<= '0'   ;
	wait for 20 ns ;
	 SI	<= '1'   ;
	wait for 20 ns ;
	 SI	<= '0'   ;
	wait for 200 ns;
	-- Second cycle
	 SI	<= '1'   ;
	wait for 40 ns ;
	 SI	<= '0'   ;
	wait for 60 ns ;
	 SI	<= '1'   ;
	wait for 40 ns ;
	 SI	<= '0'   ;
	wait for 200 ns;
	-- Third cycle
	 SI	<= '0'   ;
	wait for 40 ns ;
	 SI	<= '1'   ;
	wait for 20 ns ;
	 SI	<= '0'   ;
	wait for 20 ns ;
	 SI	<= '1'   ;
	wait for 60 ns ;
	 SI	<= '0'   ;
	wait;
 End Process;

  Process
   Begin
		wait on monitor_state;
		if (monitor_state = FINISH) then
			wait on clk;
			assert (FALSE)	report "Checking..."	severity note;
			assert ((Low="0011" and High="0010") or (Low="0010" and High="0001") or (Low="1100" and High="0001"))	report "Check Failed" severity error;
		end if;
 End Process;
 
END;
