Reading OpenROAD database at '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/06-openroad-repairdesignpostgpl/generic_simple_adder.odb'…
Reading library file at '/home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/giv9dbfir1g36hiqrccwznrmafdg2jhb-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[WARNING STA-0366] port 'clk' not found.
[INFO] Using clock clk…
[INFO] Setting output delay to: 2.0
[INFO] Setting input delay to: 2.0
[WARNING STA-0366] port 'clk' not found.
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[WARNING STA-0419] transition time can not be specified for virtual clocks.
[INFO] Setting timing derate to: 5%
[WARNING STA-0450] virtual clock clk can not be propagated.
Placement Analysis
---------------------------------
total displacement          0.0 u
average displacement        0.0 u
max displacement            0.0 u
original HPWL             666.7 u
legalized HPWL            707.2 u
delta HPWL                    6 %

[INFO DPL-0020] Mirrored 29 instances
[INFO DPL-0021] HPWL before             707.2 u
[INFO DPL-0022] HPWL after              666.7 u
[INFO DPL-0023] HPWL delta               -5.7 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Timing Repair Buffer                     25     105.10
  Multi-Input combinational cell           40     252.74
  Total                                    65     357.84
Writing OpenROAD database to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/07-openroad-detailedplacement/generic_simple_adder.odb'…
Writing netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/07-openroad-detailedplacement/generic_simple_adder.nl.v'…
Writing powered netlist to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/07-openroad-detailedplacement/generic_simple_adder.pnl.v'…
Writing layout to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/07-openroad-detailedplacement/generic_simple_adder.def'…
Writing timing constraints to '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-57-59/07-openroad-detailedplacement/generic_simple_adder.sdc'…
