

================================================================
== Vitis HLS Report for 'apply_watermark'
================================================================
* Date:           Wed May  3 22:20:15 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        HLS_project_apply_watermark
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+----------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline |
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type   |
    +---------+---------+----------+----------+-------+-------+----------+
    |    31731|    31731|  0.317 ms|  0.317 ms|  31643|  31643|  dataflow|
    +---------+---------+----------+----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+----------+----------+-------+-------+---------+
        |                      |                   |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------+-------------------+---------+---------+----------+----------+-------+-------+---------+
        |entry_proc_U0         |entry_proc         |        0|        0|      0 ns|      0 ns|      0|      0|       no|
        |load_input_U0         |load_input         |    31642|    31642|  0.316 ms|  0.316 ms|  31642|  31642|       no|
        |compute_watermark_U0  |compute_watermark  |    31588|    31588|  0.316 ms|  0.316 ms|  31588|  31588|       no|
        |store_result_U0       |store_result       |    31642|    31642|  0.316 ms|  0.316 ms|  31642|  31642|       no|
        +----------------------+-------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     12|    -|
|FIFO             |        -|    -|     495|    340|    -|
|Instance         |       15|    -|    8183|  11645|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     18|    -|
|Register         |        -|    -|       5|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       15|    0|    8683|  12015|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        5|    0|       8|     22|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+----+------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------+-------------------+---------+----+------+------+-----+
    |compute_watermark_U0  |compute_watermark  |       15|   0|  3334|  5171|    0|
    |control_s_axi_U       |control_s_axi      |        0|   0|   176|   296|    0|
    |entry_proc_U0         |entry_proc         |        0|   0|     3|    29|    0|
    |gmem0_m_axi_U         |gmem0_m_axi        |        0|   0|  1621|  2323|    0|
    |gmem1_m_axi_U         |gmem1_m_axi        |        0|   0|  1621|  2323|    0|
    |load_input_U0         |load_input         |        0|   0|   763|   871|    0|
    |store_result_U0       |store_result       |        0|   0|   665|   632|    0|
    +----------------------+-------------------+---------+----+------+------+-----+
    |Total                 |                   |       15|   0|  8183| 11645|    0|
    +----------------------+-------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +--------------+---------+----+----+-----+------+-----+---------+
    |     Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +--------------+---------+----+----+-----+------+-----+---------+
    |inStream_U    |        0|  99|   0|    -|     2|  512|     1024|
    |outStream_U   |        0|  99|   0|    -|     2|  512|     1024|
    |output_r_c_U  |        0|  99|   0|    -|     4|   64|      256|
    |xStream_U     |        0|  99|   0|    -|     2|   32|       64|
    |yStream_U     |        0|  99|   0|    -|     2|   32|       64|
    +--------------+---------+----+----+-----+------+-----+---------+
    |Total         |        0| 495|   0|    0|    12| 1152|     2432|
    +--------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                   |       and|   0|  0|   2|           1|           1|
    |entry_proc_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |load_input_U0_ap_start          |       and|   0|  0|   2|           1|           1|
    |ap_sync_entry_proc_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    |ap_sync_load_input_U0_ap_ready  |        or|   0|  0|   2|           1|           1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  12|           6|           6|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_entry_proc_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_load_input_U0_ap_ready  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  18|          4|    2|          4|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_rst_n_inv                        |  1|   0|    1|          0|
    |ap_rst_reg_1                        |  1|   0|    1|          0|
    |ap_rst_reg_2                        |  1|   0|    1|          0|
    |ap_sync_reg_entry_proc_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_load_input_U0_ap_ready  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  5|   0|    5|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|          control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|          control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|          control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|          control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|          control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|          control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|          control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|          control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|          control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  apply_watermark|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  apply_watermark|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  apply_watermark|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|  512|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|   64|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|  512|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|            gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|  512|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|   64|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|  512|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|            gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|            gmem1|       pointer|
+-----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 7, States = { 1 2 3 4 5 6 7 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.63>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:168]   --->   Operation 8 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:168]   --->   Operation 9 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%output_r_c = alloca i64 1" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:168]   --->   Operation 10 'alloca' 'output_r_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 11 [1/1] (3.63ns)   --->   "%call_ln168 = call void @entry_proc, i64 %output_r_read, i64 %output_r_c" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:168]   --->   Operation 11 'call' 'call_ln168' <Predicate = true> <Delay = 3.63> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 12 [2/2] (7.30ns)   --->   "%call_ln170 = call void @load_input, i512 %gmem0, i64 %input_r_read, i512 %inStream, i32 %xStream, i32 %yStream" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:170]   --->   Operation 12 'call' 'call_ln170' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln170 = call void @load_input, i512 %gmem0, i64 %input_r_read, i512 %inStream, i32 %xStream, i32 %yStream" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:170]   --->   Operation 13 'call' 'call_ln170' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln171 = call void @compute_watermark, i512 %inStream, i32 %xStream, i32 %yStream, i17 %watermark, i512 %outStream" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:171]   --->   Operation 14 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln171 = call void @compute_watermark, i512 %inStream, i32 %xStream, i32 %yStream, i17 %watermark, i512 %outStream" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:171]   --->   Operation 15 'call' 'call_ln171' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln172 = call void @store_result, i512 %gmem1, i64 %output_r_c, i512 %outStream" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:172]   --->   Operation 16 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 17 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @output_r_c_str, i32 1, void @p_str, void @p_str, i32 4, i32 0, i64 %output_r_c, i64 %output_r_c" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:168]   --->   Operation 17 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln168 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:168]   --->   Operation 18 'specinterface' 'specinterface_ln168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln168 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_13" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:168]   --->   Operation 19 'specdataflowpipeline' 'specdataflowpipeline_ln168' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @inStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %inStream, i512 %inStream"   --->   Operation 20 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @outStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i512 %outStream, i512 %outStream"   --->   Operation 21 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @xStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %xStream, i32 %xStream"   --->   Operation 22 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @yStream_str, i32 1, void @p_str, void @p_str, i32 2, i32 2, i32 %yStream, i32 %yStream"   --->   Operation 23 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "%spectopmodule_ln147 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:147]   --->   Operation 24 'spectopmodule' 'spectopmodule_ln147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem0, void @empty_10, i32 0, i32 0, void @empty_13, i32 64, i32 31568, void @empty_1, void @empty_11, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem0"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem1, void @empty_10, i32 0, i32 0, void @empty_13, i32 64, i32 31568, void @empty_2, void @empty_11, void @empty_13, i32 16, i32 16, i32 16, i32 16, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i512 %gmem1"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_14, void @empty, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_12, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_3, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_12, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_14, void @empty_4, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_12, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_3, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_12, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_14, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %inStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %yStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %outStream, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 38 [1/2] (0.00ns)   --->   "%call_ln172 = call void @store_result, i512 %gmem1, i64 %output_r_c, i512 %outStream" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:172]   --->   Operation 38 'call' 'call_ln172' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln173 = ret" [Vitis_Accel_Examples/cpp_kernels/critical_path/src/apply_watermark.cpp:173]   --->   Operation 39 'ret' 'ret_ln173' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ xStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ yStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
Port [ watermark]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1111111111111111]; IO mode=ap_memory:ce=0
Port [ outStream]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=3; pingpong=0; private_global=1; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
output_r_read              (read                ) [ 00000000]
input_r_read               (read                ) [ 00110000]
output_r_c                 (alloca              ) [ 01111111]
call_ln168                 (call                ) [ 00000000]
call_ln170                 (call                ) [ 00000000]
call_ln171                 (call                ) [ 00000000]
empty                      (specchannel         ) [ 00000000]
specinterface_ln168        (specinterface       ) [ 00000000]
specdataflowpipeline_ln168 (specdataflowpipeline) [ 00000000]
empty_32                   (specchannel         ) [ 00000000]
empty_33                   (specchannel         ) [ 00000000]
empty_34                   (specchannel         ) [ 00000000]
empty_35                   (specchannel         ) [ 00000000]
spectopmodule_ln147        (spectopmodule       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specbitsmap_ln0            (specbitsmap         ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
specinterface_ln0          (specinterface       ) [ 00000000]
call_ln172                 (call                ) [ 00000000]
ret_ln173                  (ret                 ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inStream">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="xStream">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xStream"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="yStream">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="yStream"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="watermark">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="watermark"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="outStream">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="entry_proc"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="load_input"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_watermark"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="store_result"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_c_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="outStream_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="xStream_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="yStream_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="output_r_c_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="output_r_c/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="output_r_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="64" slack="0"/>
<pin id="102" dir="0" index="1" bw="64" slack="0"/>
<pin id="103" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="input_r_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="call_ln168_entry_proc_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="64" slack="0"/>
<pin id="115" dir="0" index="2" bw="64" slack="0"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln168/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_load_input_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="512" slack="0"/>
<pin id="122" dir="0" index="2" bw="64" slack="1"/>
<pin id="123" dir="0" index="3" bw="512" slack="0"/>
<pin id="124" dir="0" index="4" bw="32" slack="0"/>
<pin id="125" dir="0" index="5" bw="32" slack="0"/>
<pin id="126" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln170/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_compute_watermark_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="512" slack="0"/>
<pin id="135" dir="0" index="2" bw="32" slack="0"/>
<pin id="136" dir="0" index="3" bw="32" slack="0"/>
<pin id="137" dir="0" index="4" bw="17" slack="0"/>
<pin id="138" dir="0" index="5" bw="512" slack="0"/>
<pin id="139" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln171/4 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_store_result_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="512" slack="0"/>
<pin id="149" dir="0" index="2" bw="64" slack="5"/>
<pin id="150" dir="0" index="3" bw="512" slack="0"/>
<pin id="151" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln172/6 "/>
</bind>
</comp>

<comp id="155" class="1005" name="input_r_read_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="160" class="1005" name="output_r_c_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="64" slack="0"/>
<pin id="162" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="output_r_c "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="100" pin="2"/><net_sink comp="112" pin=1"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="119" pin=3"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="119" pin=4"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="119" pin=5"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="132" pin=4"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="132" pin=5"/></net>

<net id="152"><net_src comp="28" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="146" pin=3"/></net>

<net id="158"><net_src comp="106" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="163"><net_src comp="96" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="165"><net_src comp="160" pin="1"/><net_sink comp="146" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem1 | {6 7 }
	Port: inStream | {2 3 }
	Port: xStream | {2 3 }
	Port: yStream | {2 3 }
	Port: outStream | {4 5 }
 - Input state : 
	Port: apply_watermark : gmem0 | {2 3 }
	Port: apply_watermark : input_r | {1 }
	Port: apply_watermark : output_r | {1 }
	Port: apply_watermark : inStream | {4 5 }
	Port: apply_watermark : xStream | {4 5 }
	Port: apply_watermark : yStream | {4 5 }
	Port: apply_watermark : watermark | {4 5 }
	Port: apply_watermark : outStream | {6 7 }
  - Chain level:
	State 1
		call_ln168 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|          | call_ln168_entry_proc_fu_112 |    0    |    0    |    0    |
|   call   |     grp_load_input_fu_119    |  1.588  |   1259  |   240   |
|          | grp_compute_watermark_fu_132 |  25.408 |   1520  |   4499  |
|          |    grp_store_result_fu_146   |  3.176  |   1674  |    41   |
|----------|------------------------------|---------|---------|---------|
|   read   |   output_r_read_read_fu_100  |    0    |    0    |    0    |
|          |   input_r_read_read_fu_106   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |  30.172 |   4453  |   4780  |
|----------|------------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|watermark|   15   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |   15   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|input_r_read_reg_155|   64   |
| output_r_c_reg_160 |   64   |
+--------------------+--------+
|        Total       |   128  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   30   |  4453  |  4780  |
|   Memory  |   15   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   15   |   30   |  4581  |  4780  |
+-----------+--------+--------+--------+--------+
