interface cibd_if(input clk,input rstn);

    logic [`DW-1:0] data;
    logic valid,ready;
    
endinterface