

================================================================
== Vitis HLS Report for 'aes_invMain_Pipeline_aesInvMainLoop'
================================================================
* Date:           Thu Apr 25 11:55:52 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_PM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.982 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      416|      600|  4.160 us|  6.000 us|  416|  600|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |    Module    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_invRound_fu_381  |aes_invRound  |       36|       36|  0.360 us|  0.360 us|   37|   37|      yes|
        +-------------------------+--------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- aesInvMainLoop  |      414|      598|        46|         46|         46|  9 ~ 13|       yes|
        +------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     71|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        1|    -|     413|   1479|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    564|    -|
|Register         |        -|    -|     121|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     534|   2114|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+--------------+---------+----+-----+------+-----+
    |         Instance        |    Module    | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------+--------------+---------+----+-----+------+-----+
    |grp_aes_invRound_fu_381  |aes_invRound  |        1|   0|  413|  1479|    0|
    +-------------------------+--------------+---------+----+-----+------+-----+
    |Total                    |              |        1|   0|  413|  1479|    0|
    +-------------------------+--------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln660_fu_463_p2    |         +|   0|  0|  13|           5|           2|
    |icmp_ln660_fu_427_p2   |      icmp|   0|  0|   9|           5|           1|
    |or_ln442_10_fu_507_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln442_11_fu_518_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln442_12_fu_529_p2  |        or|   0|  0|   7|           7|           3|
    |or_ln442_7_fu_474_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln442_8_fu_485_p2   |        or|   0|  0|   7|           7|           2|
    |or_ln442_9_fu_496_p2   |        or|   0|  0|   7|           7|           3|
    |or_ln442_fu_451_p2     |        or|   0|  0|   7|           7|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  71|          59|          20|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+-----+-----------+-----+-----------+
    |          Name          | LUT | Input Size| Bits| Total Bits|
    +------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm               |  205|         47|    1|         47|
    |ap_done_int             |    9|          2|    1|          2|
    |ap_sig_allocacmp_i_10   |    9|          2|    5|         10|
    |expandedKey_0_address0  |   25|          5|    7|         35|
    |expandedKey_0_address1  |   25|          5|    7|         35|
    |expandedKey_1_address0  |   25|          5|    7|         35|
    |expandedKey_1_address1  |   25|          5|    7|         35|
    |i_fu_86                 |    9|          2|    5|         10|
    |reg_391                 |    9|          2|    8|         16|
    |reg_397                 |    9|          2|    8|         16|
    |reg_403                 |    9|          2|    8|         16|
    |reg_409                 |    9|          2|    8|         16|
    |roundKey_address0       |   53|         10|    4|         40|
    |roundKey_address1       |   53|         10|    4|         40|
    |roundKey_ce0            |   14|          3|    1|          3|
    |roundKey_ce1            |   14|          3|    1|          3|
    |roundKey_d0             |   31|          6|    8|         48|
    |roundKey_d1             |   31|          6|    8|         48|
    +------------------------+-----+-----------+-----+-----------+
    |Total                   |  564|        119|   98|        455|
    +------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |  46|   0|   46|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |expandedKey_0_load_17_reg_700         |   8|   0|    8|          0|
    |expandedKey_0_load_19_reg_730         |   8|   0|    8|          0|
    |expandedKey_1_load_17_reg_705         |   8|   0|    8|          0|
    |expandedKey_1_load_19_reg_735         |   8|   0|    8|          0|
    |grp_aes_invRound_fu_381_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_86                               |   5|   0|    5|          0|
    |reg_391                               |   8|   0|    8|          0|
    |reg_397                               |   8|   0|    8|          0|
    |reg_403                               |   8|   0|    8|          0|
    |reg_409                               |   8|   0|    8|          0|
    |shl_ln_reg_630                        |   4|   0|    7|          3|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 121|   0|  124|          3|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_aesInvMainLoop|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_aesInvMainLoop|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_aesInvMainLoop|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_aesInvMainLoop|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_aesInvMainLoop|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  aes_invMain_Pipeline_aesInvMainLoop|  return value|
|zext_ln442              |   in|    4|     ap_none|                           zext_ln442|        scalar|
|roundKey_address0       |  out|    4|   ap_memory|                             roundKey|         array|
|roundKey_ce0            |  out|    1|   ap_memory|                             roundKey|         array|
|roundKey_we0            |  out|    1|   ap_memory|                             roundKey|         array|
|roundKey_d0             |  out|    8|   ap_memory|                             roundKey|         array|
|roundKey_q0             |   in|    8|   ap_memory|                             roundKey|         array|
|roundKey_address1       |  out|    4|   ap_memory|                             roundKey|         array|
|roundKey_ce1            |  out|    1|   ap_memory|                             roundKey|         array|
|roundKey_we1            |  out|    1|   ap_memory|                             roundKey|         array|
|roundKey_d1             |  out|    8|   ap_memory|                             roundKey|         array|
|roundKey_q1             |   in|    8|   ap_memory|                             roundKey|         array|
|expandedKey_0_address0  |  out|    7|   ap_memory|                        expandedKey_0|         array|
|expandedKey_0_ce0       |  out|    1|   ap_memory|                        expandedKey_0|         array|
|expandedKey_0_q0        |   in|    8|   ap_memory|                        expandedKey_0|         array|
|expandedKey_0_address1  |  out|    7|   ap_memory|                        expandedKey_0|         array|
|expandedKey_0_ce1       |  out|    1|   ap_memory|                        expandedKey_0|         array|
|expandedKey_0_q1        |   in|    8|   ap_memory|                        expandedKey_0|         array|
|expandedKey_1_address0  |  out|    7|   ap_memory|                        expandedKey_1|         array|
|expandedKey_1_ce0       |  out|    1|   ap_memory|                        expandedKey_1|         array|
|expandedKey_1_q0        |   in|    8|   ap_memory|                        expandedKey_1|         array|
|expandedKey_1_address1  |  out|    7|   ap_memory|                        expandedKey_1|         array|
|expandedKey_1_ce1       |  out|    1|   ap_memory|                        expandedKey_1|         array|
|expandedKey_1_q1        |   in|    8|   ap_memory|                        expandedKey_1|         array|
|state_address0          |  out|    4|   ap_memory|                                state|         array|
|state_ce0               |  out|    1|   ap_memory|                                state|         array|
|state_we0               |  out|    1|   ap_memory|                                state|         array|
|state_d0                |  out|    8|   ap_memory|                                state|         array|
|state_q0                |   in|    8|   ap_memory|                                state|         array|
|state_address1          |  out|    4|   ap_memory|                                state|         array|
|state_ce1               |  out|    1|   ap_memory|                                state|         array|
|state_we1               |  out|    1|   ap_memory|                                state|         array|
|state_d1                |  out|    8|   ap_memory|                                state|         array|
|state_q1                |   in|    8|   ap_memory|                                state|         array|
+------------------------+-----+-----+------------+-------------------------------------+--------------+

