20:37:17 **** Build of configuration Debug for project 20_AXI_TIMER_IP_APP_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 54669 C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/20_AXI_TIMER_IP.xpfm standalone_domain C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP_APP_system/Debug/system.bif
sdcard_gen --xpfm C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP/export/20_AXI_TIMER_IP/20_AXI_TIMER_IP.xpfm --sys_config 20_AXI_TIMER_IP --bif C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP_APP_system/Debug/system.bif --bitstream C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP_APP/_ide/bitstream/design_1_wrapper.bit --elf C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP_APP/Debug/20_AXI_TIMER_IP_APP.elf,ps7_cortexa9_0
creating BOOT.BIN using C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP_APP/_ide/bitstream/design_1_wrapper.bit
Running C:/Xilinx/Vitis/2019.2/bin/bootgen  -image C:/eFPGA/20_AXI_TIMER_IP/20_AXI_TIMER_IP_APP_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

20:37:21 Build Finished (took 3s.464ms)

