$comment
	File created using the following command:
		vcd file Aula4.msim.vcd -direction
$end
$date
	Thu Sep 08 13:03:57 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " KEY [3] $end
$var wire 1 # KEY [2] $end
$var wire 1 $ KEY [1] $end
$var wire 1 % KEY [0] $end
$var wire 1 & LED_INSTRU [12] $end
$var wire 1 ' LED_INSTRU [11] $end
$var wire 1 ( LED_INSTRU [10] $end
$var wire 1 ) LED_INSTRU [9] $end
$var wire 1 * LED_INSTRU [8] $end
$var wire 1 + LED_INSTRU [7] $end
$var wire 1 , LED_INSTRU [6] $end
$var wire 1 - LED_INSTRU [5] $end
$var wire 1 . LED_INSTRU [4] $end
$var wire 1 / LED_INSTRU [3] $end
$var wire 1 0 LED_INSTRU [2] $end
$var wire 1 1 LED_INSTRU [1] $end
$var wire 1 2 LED_INSTRU [0] $end
$var wire 1 3 LED_OUT [7] $end
$var wire 1 4 LED_OUT [6] $end
$var wire 1 5 LED_OUT [5] $end
$var wire 1 6 LED_OUT [4] $end
$var wire 1 7 LED_OUT [3] $end
$var wire 1 8 LED_OUT [2] $end
$var wire 1 9 LED_OUT [1] $end
$var wire 1 : LED_OUT [0] $end
$var wire 1 ; PC_OUT [7] $end
$var wire 1 < PC_OUT [6] $end
$var wire 1 = PC_OUT [5] $end
$var wire 1 > PC_OUT [4] $end
$var wire 1 ? PC_OUT [3] $end
$var wire 1 @ PC_OUT [2] $end
$var wire 1 A PC_OUT [1] $end
$var wire 1 B PC_OUT [0] $end

$scope module i1 $end
$var wire 1 C gnd $end
$var wire 1 D vcc $end
$var wire 1 E unknown $end
$var wire 1 F devoe $end
$var wire 1 G devclrn $end
$var wire 1 H devpor $end
$var wire 1 I ww_devoe $end
$var wire 1 J ww_devclrn $end
$var wire 1 K ww_devpor $end
$var wire 1 L ww_CLOCK_50 $end
$var wire 1 M ww_KEY [3] $end
$var wire 1 N ww_KEY [2] $end
$var wire 1 O ww_KEY [1] $end
$var wire 1 P ww_KEY [0] $end
$var wire 1 Q ww_PC_OUT [7] $end
$var wire 1 R ww_PC_OUT [6] $end
$var wire 1 S ww_PC_OUT [5] $end
$var wire 1 T ww_PC_OUT [4] $end
$var wire 1 U ww_PC_OUT [3] $end
$var wire 1 V ww_PC_OUT [2] $end
$var wire 1 W ww_PC_OUT [1] $end
$var wire 1 X ww_PC_OUT [0] $end
$var wire 1 Y ww_LED_INSTRU [12] $end
$var wire 1 Z ww_LED_INSTRU [11] $end
$var wire 1 [ ww_LED_INSTRU [10] $end
$var wire 1 \ ww_LED_INSTRU [9] $end
$var wire 1 ] ww_LED_INSTRU [8] $end
$var wire 1 ^ ww_LED_INSTRU [7] $end
$var wire 1 _ ww_LED_INSTRU [6] $end
$var wire 1 ` ww_LED_INSTRU [5] $end
$var wire 1 a ww_LED_INSTRU [4] $end
$var wire 1 b ww_LED_INSTRU [3] $end
$var wire 1 c ww_LED_INSTRU [2] $end
$var wire 1 d ww_LED_INSTRU [1] $end
$var wire 1 e ww_LED_INSTRU [0] $end
$var wire 1 f ww_LED_OUT [7] $end
$var wire 1 g ww_LED_OUT [6] $end
$var wire 1 h ww_LED_OUT [5] $end
$var wire 1 i ww_LED_OUT [4] $end
$var wire 1 j ww_LED_OUT [3] $end
$var wire 1 k ww_LED_OUT [2] $end
$var wire 1 l ww_LED_OUT [1] $end
$var wire 1 m ww_LED_OUT [0] $end
$var wire 1 n \CLOCK_50~input_o\ $end
$var wire 1 o \KEY[1]~input_o\ $end
$var wire 1 p \KEY[2]~input_o\ $end
$var wire 1 q \KEY[3]~input_o\ $end
$var wire 1 r \PC_OUT[0]~output_o\ $end
$var wire 1 s \PC_OUT[1]~output_o\ $end
$var wire 1 t \PC_OUT[2]~output_o\ $end
$var wire 1 u \PC_OUT[3]~output_o\ $end
$var wire 1 v \PC_OUT[4]~output_o\ $end
$var wire 1 w \PC_OUT[5]~output_o\ $end
$var wire 1 x \PC_OUT[6]~output_o\ $end
$var wire 1 y \PC_OUT[7]~output_o\ $end
$var wire 1 z \LED_INSTRU[0]~output_o\ $end
$var wire 1 { \LED_INSTRU[1]~output_o\ $end
$var wire 1 | \LED_INSTRU[2]~output_o\ $end
$var wire 1 } \LED_INSTRU[3]~output_o\ $end
$var wire 1 ~ \LED_INSTRU[4]~output_o\ $end
$var wire 1 !! \LED_INSTRU[5]~output_o\ $end
$var wire 1 "! \LED_INSTRU[6]~output_o\ $end
$var wire 1 #! \LED_INSTRU[7]~output_o\ $end
$var wire 1 $! \LED_INSTRU[8]~output_o\ $end
$var wire 1 %! \LED_INSTRU[9]~output_o\ $end
$var wire 1 &! \LED_INSTRU[10]~output_o\ $end
$var wire 1 '! \LED_INSTRU[11]~output_o\ $end
$var wire 1 (! \LED_INSTRU[12]~output_o\ $end
$var wire 1 )! \LED_OUT[0]~output_o\ $end
$var wire 1 *! \LED_OUT[1]~output_o\ $end
$var wire 1 +! \LED_OUT[2]~output_o\ $end
$var wire 1 ,! \LED_OUT[3]~output_o\ $end
$var wire 1 -! \LED_OUT[4]~output_o\ $end
$var wire 1 .! \LED_OUT[5]~output_o\ $end
$var wire 1 /! \LED_OUT[6]~output_o\ $end
$var wire 1 0! \LED_OUT[7]~output_o\ $end
$var wire 1 1! \KEY[0]~input_o\ $end
$var wire 1 2! \PC|DOUT[0]~0_combout\ $end
$var wire 1 3! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 4! \incrementaPC|Add0~2\ $end
$var wire 1 5! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 6! \incrementaPC|Add0~6\ $end
$var wire 1 7! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 8! \incrementaPC|Add0~10\ $end
$var wire 1 9! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 :! \incrementaPC|Add0~14\ $end
$var wire 1 ;! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 <! \incrementaPC|Add0~18\ $end
$var wire 1 =! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 >! \incrementaPC|Add0~22\ $end
$var wire 1 ?! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 @! \ROM1|memROM~0_combout\ $end
$var wire 1 A! \ROM1|memROM~1_combout\ $end
$var wire 1 B! \ROM1|memROM~13_combout\ $end
$var wire 1 C! \ROM1|memROM~2_combout\ $end
$var wire 1 D! \ROM1|memROM~3_combout\ $end
$var wire 1 E! \ROM1|memROM~4_combout\ $end
$var wire 1 F! \ROM1|memROM~5_combout\ $end
$var wire 1 G! \ROM1|memROM~6_combout\ $end
$var wire 1 H! \ROM1|memROM~7_combout\ $end
$var wire 1 I! \ROM1|memROM~8_combout\ $end
$var wire 1 J! \ROM1|memROM~9_combout\ $end
$var wire 1 K! \ROM1|memROM~10_combout\ $end
$var wire 1 L! \ROM1|memROM~11_combout\ $end
$var wire 1 M! \ROM1|memROM~12_combout\ $end
$var wire 1 N! \decoder|saida[5]~0_combout\ $end
$var wire 1 O! \RAM|process_0~0_combout\ $end
$var wire 1 P! \RAM|ram~145_combout\ $end
$var wire 1 Q! \RAM|ram~57_q\ $end
$var wire 1 R! \RAM|ram~146_combout\ $end
$var wire 1 S! \RAM|ram~73_q\ $end
$var wire 1 T! \RAM|ram~148_combout\ $end
$var wire 1 U! \RAM|ram~65_q\ $end
$var wire 1 V! \RAM|ram~149_combout\ $end
$var wire 1 W! \RAM|ram~25_q\ $end
$var wire 1 X! \RAM|ram~150_combout\ $end
$var wire 1 Y! \RAM|ram~41_q\ $end
$var wire 1 Z! \RAM|ram~152_combout\ $end
$var wire 1 [! \RAM|ram~33_q\ $end
$var wire 1 \! \RAM|ram~151_combout\ $end
$var wire 1 ]! \RAM|ram~17_q\ $end
$var wire 1 ^! \RAM|ram~113_combout\ $end
$var wire 1 _! \RAM|ram~147_combout\ $end
$var wire 1 `! \RAM|ram~49_q\ $end
$var wire 1 a! \RAM|ram~81_combout\ $end
$var wire 1 b! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 c! \decoder|Equal5~0_combout\ $end
$var wire 1 d! \decoder|Equal5~1_combout\ $end
$var wire 1 e! \ULA1|Equal1~0_combout\ $end
$var wire 1 f! \ULA1|Add0~34_cout\ $end
$var wire 1 g! \ULA1|Add0~1_sumout\ $end
$var wire 1 h! \decoder|saida[3]~1_combout\ $end
$var wire 1 i! \decoder|saida[4]~2_combout\ $end
$var wire 1 j! \RAM|ram~58_q\ $end
$var wire 1 k! \RAM|ram~74_q\ $end
$var wire 1 l! \RAM|ram~66_q\ $end
$var wire 1 m! \RAM|ram~26_q\ $end
$var wire 1 n! \RAM|ram~42_q\ $end
$var wire 1 o! \RAM|ram~34_q\ $end
$var wire 1 p! \RAM|ram~18_q\ $end
$var wire 1 q! \RAM|ram~117_combout\ $end
$var wire 1 r! \RAM|ram~50_q\ $end
$var wire 1 s! \RAM|ram~85_combout\ $end
$var wire 1 t! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 u! \ULA1|Add0~2\ $end
$var wire 1 v! \ULA1|Add0~5_sumout\ $end
$var wire 1 w! \RAM|ram~59_q\ $end
$var wire 1 x! \RAM|ram~75_q\ $end
$var wire 1 y! \RAM|ram~67_q\ $end
$var wire 1 z! \RAM|ram~27_q\ $end
$var wire 1 {! \RAM|ram~43_q\ $end
$var wire 1 |! \RAM|ram~35_q\ $end
$var wire 1 }! \RAM|ram~19_q\ $end
$var wire 1 ~! \RAM|ram~121_combout\ $end
$var wire 1 !" \RAM|ram~51_q\ $end
$var wire 1 "" \RAM|ram~89_combout\ $end
$var wire 1 #" \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 $" \ULA1|Add0~6\ $end
$var wire 1 %" \ULA1|Add0~9_sumout\ $end
$var wire 1 &" \ULA1|Equal1~1_combout\ $end
$var wire 1 '" \RAM|ram~60_q\ $end
$var wire 1 (" \RAM|ram~76_q\ $end
$var wire 1 )" \RAM|ram~68_q\ $end
$var wire 1 *" \RAM|ram~28_q\ $end
$var wire 1 +" \RAM|ram~44_q\ $end
$var wire 1 ," \RAM|ram~36_q\ $end
$var wire 1 -" \RAM|ram~20_q\ $end
$var wire 1 ." \RAM|ram~125_combout\ $end
$var wire 1 /" \RAM|ram~52_q\ $end
$var wire 1 0" \RAM|ram~93_combout\ $end
$var wire 1 1" \ULA1|Add0~10\ $end
$var wire 1 2" \ULA1|Add0~13_sumout\ $end
$var wire 1 3" \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 4" \RAM|ram~61_q\ $end
$var wire 1 5" \RAM|ram~77_q\ $end
$var wire 1 6" \RAM|ram~69_q\ $end
$var wire 1 7" \RAM|ram~29_q\ $end
$var wire 1 8" \RAM|ram~45_q\ $end
$var wire 1 9" \RAM|ram~37_q\ $end
$var wire 1 :" \RAM|ram~21_q\ $end
$var wire 1 ;" \RAM|ram~129_combout\ $end
$var wire 1 <" \RAM|ram~53_q\ $end
$var wire 1 =" \RAM|ram~97_combout\ $end
$var wire 1 >" \ULA1|Add0~14\ $end
$var wire 1 ?" \ULA1|Add0~17_sumout\ $end
$var wire 1 @" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 A" \RAM|ram~62_q\ $end
$var wire 1 B" \RAM|ram~78_q\ $end
$var wire 1 C" \RAM|ram~70_q\ $end
$var wire 1 D" \RAM|ram~30_q\ $end
$var wire 1 E" \RAM|ram~46_q\ $end
$var wire 1 F" \RAM|ram~38_q\ $end
$var wire 1 G" \RAM|ram~22_q\ $end
$var wire 1 H" \RAM|ram~133_combout\ $end
$var wire 1 I" \RAM|ram~54_q\ $end
$var wire 1 J" \RAM|ram~101_combout\ $end
$var wire 1 K" \ULA1|Add0~18\ $end
$var wire 1 L" \ULA1|Add0~21_sumout\ $end
$var wire 1 M" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 N" \RAM|ram~63_q\ $end
$var wire 1 O" \RAM|ram~79_q\ $end
$var wire 1 P" \RAM|ram~71_q\ $end
$var wire 1 Q" \RAM|ram~31_q\ $end
$var wire 1 R" \RAM|ram~47_q\ $end
$var wire 1 S" \RAM|ram~39_q\ $end
$var wire 1 T" \RAM|ram~23_q\ $end
$var wire 1 U" \RAM|ram~137_combout\ $end
$var wire 1 V" \RAM|ram~55_q\ $end
$var wire 1 W" \RAM|ram~105_combout\ $end
$var wire 1 X" \ULA1|Add0~22\ $end
$var wire 1 Y" \ULA1|Add0~25_sumout\ $end
$var wire 1 Z" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 [" \RAM|ram~64_q\ $end
$var wire 1 \" \RAM|ram~80_q\ $end
$var wire 1 ]" \RAM|ram~72_q\ $end
$var wire 1 ^" \RAM|ram~32_q\ $end
$var wire 1 _" \RAM|ram~48_q\ $end
$var wire 1 `" \RAM|ram~40_q\ $end
$var wire 1 a" \RAM|ram~24_q\ $end
$var wire 1 b" \RAM|ram~141_combout\ $end
$var wire 1 c" \RAM|ram~56_q\ $end
$var wire 1 d" \RAM|ram~109_combout\ $end
$var wire 1 e" \ULA1|Add0~26\ $end
$var wire 1 f" \ULA1|Add0~29_sumout\ $end
$var wire 1 g" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 h" \REGA|DOUT\ [7] $end
$var wire 1 i" \REGA|DOUT\ [6] $end
$var wire 1 j" \REGA|DOUT\ [5] $end
$var wire 1 k" \REGA|DOUT\ [4] $end
$var wire 1 l" \REGA|DOUT\ [3] $end
$var wire 1 m" \REGA|DOUT\ [2] $end
$var wire 1 n" \REGA|DOUT\ [1] $end
$var wire 1 o" \REGA|DOUT\ [0] $end
$var wire 1 p" \PC|DOUT\ [7] $end
$var wire 1 q" \PC|DOUT\ [6] $end
$var wire 1 r" \PC|DOUT\ [5] $end
$var wire 1 s" \PC|DOUT\ [4] $end
$var wire 1 t" \PC|DOUT\ [3] $end
$var wire 1 u" \PC|DOUT\ [2] $end
$var wire 1 v" \PC|DOUT\ [1] $end
$var wire 1 w" \PC|DOUT\ [0] $end
$var wire 1 x" \RAM|ALT_INV_ram~40_q\ $end
$var wire 1 y" \RAM|ALT_INV_ram~24_q\ $end
$var wire 1 z" \RAM|ALT_INV_ram~48_q\ $end
$var wire 1 {" \RAM|ALT_INV_ram~32_q\ $end
$var wire 1 |" \RAM|ALT_INV_ram~39_q\ $end
$var wire 1 }" \RAM|ALT_INV_ram~23_q\ $end
$var wire 1 ~" \RAM|ALT_INV_ram~47_q\ $end
$var wire 1 !# \RAM|ALT_INV_ram~31_q\ $end
$var wire 1 "# \RAM|ALT_INV_ram~38_q\ $end
$var wire 1 ## \RAM|ALT_INV_ram~22_q\ $end
$var wire 1 $# \RAM|ALT_INV_ram~46_q\ $end
$var wire 1 %# \RAM|ALT_INV_ram~30_q\ $end
$var wire 1 &# \RAM|ALT_INV_ram~37_q\ $end
$var wire 1 '# \RAM|ALT_INV_ram~21_q\ $end
$var wire 1 (# \RAM|ALT_INV_ram~45_q\ $end
$var wire 1 )# \RAM|ALT_INV_ram~29_q\ $end
$var wire 1 *# \RAM|ALT_INV_ram~36_q\ $end
$var wire 1 +# \RAM|ALT_INV_ram~20_q\ $end
$var wire 1 ,# \RAM|ALT_INV_ram~44_q\ $end
$var wire 1 -# \RAM|ALT_INV_ram~28_q\ $end
$var wire 1 .# \RAM|ALT_INV_ram~35_q\ $end
$var wire 1 /# \RAM|ALT_INV_ram~19_q\ $end
$var wire 1 0# \RAM|ALT_INV_ram~43_q\ $end
$var wire 1 1# \RAM|ALT_INV_ram~27_q\ $end
$var wire 1 2# \RAM|ALT_INV_ram~34_q\ $end
$var wire 1 3# \RAM|ALT_INV_ram~18_q\ $end
$var wire 1 4# \RAM|ALT_INV_ram~42_q\ $end
$var wire 1 5# \RAM|ALT_INV_ram~26_q\ $end
$var wire 1 6# \RAM|ALT_INV_ram~33_q\ $end
$var wire 1 7# \RAM|ALT_INV_ram~17_q\ $end
$var wire 1 8# \RAM|ALT_INV_ram~41_q\ $end
$var wire 1 9# \RAM|ALT_INV_ram~25_q\ $end
$var wire 1 :# \RAM|ALT_INV_process_0~0_combout\ $end
$var wire 1 ;# \RAM|ALT_INV_ram~72_q\ $end
$var wire 1 <# \RAM|ALT_INV_ram~56_q\ $end
$var wire 1 =# \RAM|ALT_INV_ram~80_q\ $end
$var wire 1 ># \RAM|ALT_INV_ram~64_q\ $end
$var wire 1 ?# \RAM|ALT_INV_ram~71_q\ $end
$var wire 1 @# \RAM|ALT_INV_ram~55_q\ $end
$var wire 1 A# \RAM|ALT_INV_ram~79_q\ $end
$var wire 1 B# \RAM|ALT_INV_ram~63_q\ $end
$var wire 1 C# \RAM|ALT_INV_ram~70_q\ $end
$var wire 1 D# \RAM|ALT_INV_ram~54_q\ $end
$var wire 1 E# \RAM|ALT_INV_ram~78_q\ $end
$var wire 1 F# \RAM|ALT_INV_ram~62_q\ $end
$var wire 1 G# \RAM|ALT_INV_ram~69_q\ $end
$var wire 1 H# \RAM|ALT_INV_ram~53_q\ $end
$var wire 1 I# \RAM|ALT_INV_ram~77_q\ $end
$var wire 1 J# \RAM|ALT_INV_ram~61_q\ $end
$var wire 1 K# \RAM|ALT_INV_ram~68_q\ $end
$var wire 1 L# \RAM|ALT_INV_ram~52_q\ $end
$var wire 1 M# \RAM|ALT_INV_ram~76_q\ $end
$var wire 1 N# \RAM|ALT_INV_ram~60_q\ $end
$var wire 1 O# \ULA1|ALT_INV_Equal1~1_combout\ $end
$var wire 1 P# \RAM|ALT_INV_ram~67_q\ $end
$var wire 1 Q# \RAM|ALT_INV_ram~51_q\ $end
$var wire 1 R# \RAM|ALT_INV_ram~75_q\ $end
$var wire 1 S# \RAM|ALT_INV_ram~59_q\ $end
$var wire 1 T# \RAM|ALT_INV_ram~66_q\ $end
$var wire 1 U# \RAM|ALT_INV_ram~50_q\ $end
$var wire 1 V# \RAM|ALT_INV_ram~74_q\ $end
$var wire 1 W# \RAM|ALT_INV_ram~58_q\ $end
$var wire 1 X# \RAM|ALT_INV_ram~65_q\ $end
$var wire 1 Y# \RAM|ALT_INV_ram~49_q\ $end
$var wire 1 Z# \RAM|ALT_INV_ram~73_q\ $end
$var wire 1 [# \RAM|ALT_INV_ram~57_q\ $end
$var wire 1 \# \ULA1|ALT_INV_Equal1~0_combout\ $end
$var wire 1 ]# \decoder|ALT_INV_Equal5~1_combout\ $end
$var wire 1 ^# \decoder|ALT_INV_Equal5~0_combout\ $end
$var wire 1 _# \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 `# \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 a# \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 b# \decoder|ALT_INV_saida[5]~0_combout\ $end
$var wire 1 c# \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 d# \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 e# \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 f# \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 g# \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 h# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 i# \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 j# \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 k# \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 l# \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 m# \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 n# \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 o# \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 p# \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 q# \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 r# \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 s# \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 t# \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 u# \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 v# \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 w# \RAM|ALT_INV_ram~141_combout\ $end
$var wire 1 x# \RAM|ALT_INV_ram~137_combout\ $end
$var wire 1 y# \RAM|ALT_INV_ram~133_combout\ $end
$var wire 1 z# \RAM|ALT_INV_ram~129_combout\ $end
$var wire 1 {# \RAM|ALT_INV_ram~125_combout\ $end
$var wire 1 |# \RAM|ALT_INV_ram~121_combout\ $end
$var wire 1 }# \RAM|ALT_INV_ram~117_combout\ $end
$var wire 1 ~# \RAM|ALT_INV_ram~113_combout\ $end
$var wire 1 !$ \RAM|ALT_INV_ram~109_combout\ $end
$var wire 1 "$ \RAM|ALT_INV_ram~105_combout\ $end
$var wire 1 #$ \RAM|ALT_INV_ram~101_combout\ $end
$var wire 1 $$ \RAM|ALT_INV_ram~97_combout\ $end
$var wire 1 %$ \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 &$ \RAM|ALT_INV_ram~93_combout\ $end
$var wire 1 '$ \RAM|ALT_INV_ram~89_combout\ $end
$var wire 1 ($ \RAM|ALT_INV_ram~85_combout\ $end
$var wire 1 )$ \RAM|ALT_INV_ram~81_combout\ $end
$var wire 1 *$ \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 +$ \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 ,$ \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 -$ \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 .$ \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 /$ \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 0$ \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 1$ \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0C
1D
xE
1F
1G
1H
1I
1J
1K
xL
xn
xo
xp
xq
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
1|
0}
0~
0!!
0"!
0#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
12!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
1@!
0A!
1B!
0C!
1D!
1E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
1N!
0O!
0P!
0Q!
0R!
0S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
0_!
0`!
0a!
0b!
0c!
0d!
1e!
1f!
0g!
1h!
1i!
0j!
0k!
0l!
0m!
0n!
0o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
1#"
1$"
1%"
1&"
0'"
0("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
12"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
1?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
0K"
1L"
0M"
0N"
0O"
0P"
0Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
1Y"
0Z"
0["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
1x"
1y"
1z"
1{"
1|"
1}"
1~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
1+#
1,#
1-#
1.#
1/#
10#
11#
12#
13#
14#
15#
16#
17#
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
1H#
1I#
1J#
1K#
1L#
1M#
1N#
0O#
1P#
1Q#
1R#
1S#
1T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
0\#
1]#
1^#
0_#
1`#
1a#
0b#
1c#
0d#
1e#
1f#
1g#
1h#
1i#
0j#
0k#
1l#
1m#
0n#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
1#$
1$$
0%$
1&$
1'$
1($
1)$
x"
x#
x$
0%
xM
xN
xO
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
1Z
0[
0\
0]
0^
0_
0`
0a
0b
1c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0h"
0i"
0j"
0k"
0l"
0m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1*$
1+$
1,$
1-$
1.$
1/$
10$
11$
0&
1'
0(
0)
0*
0+
0,
0-
0.
0/
10
01
02
03
04
05
06
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
$end
#10000
1%
1P
11!
1w"
1m"
0/$
0v#
02!
13!
1A!
0B!
0D!
1F!
1H!
0%"
11"
0h#
0i#
1k#
1%$
0m#
1+!
1r
02"
1>"
1b!
0#"
1G!
1I!
0N!
1O!
1k
1X
0?"
1K"
0:#
1b#
0g#
1_#
0a#
18
1B
0|
1z
1g!
0u!
1%"
0i!
0b!
1V!
0L"
1X"
0c
1e
1a#
12
00
1%!
1$!
0Y"
1e"
1v!
0$"
0g!
1u!
1\
1]
0%"
0f"
1*
1)
0v!
1$"
1%"
#20000
0%
0P
01!
#30000
1%
1P
11!
0w"
1v"
1z!
01#
0u#
1v#
12!
1B!
0F!
0H!
1~!
0|#
1h#
1i#
0%$
1s
0r
1C!
0G!
0I!
1N!
0O!
1""
1W
0X
0'$
1:#
0b#
1g#
0l#
0B
1A
0~!
1i!
1b!
1t!
0V!
0`#
0a#
1|#
0%!
0$!
1{
0""
1g!
0u!
1v!
0$"
0\
0]
1d
1'$
11
0*
0)
0%"
0v!
#40000
0%
0P
01!
#50000
1%
1P
11!
1w"
1o"
1n"
0m"
1/$
00$
01$
0v#
02!
03!
14!
0A!
0B!
1F!
1H!
0g!
1u!
1v!
1%"
01"
0h#
0i#
1%$
1m#
0+!
1*!
1)!
1r
12"
0>"
0v!
1$"
15!
0b!
0C!
1G!
1I!
0N!
1O!
0k
1l
1m
1X
0%"
11"
1?"
0K"
0:#
1b#
0g#
1l#
1a#
1:
19
08
1B
0z
1g!
0i!
0t!
1\!
1L"
0X"
02"
1>"
0e
1`#
02
1%!
1$!
0{
0?"
1K"
1Y"
0e"
1v!
1\
1]
0d
1f"
0L"
1X"
01
1*
1)
0Y"
1e"
0f"
#60000
0%
0P
01!
#70000
1%
1P
11!
0w"
0v"
1u"
1]!
1p!
03#
07#
0t#
1u#
1v#
12!
04!
05!
16!
0H!
1J!
0L!
1^!
1q!
1d#
0f#
1h#
1t
0s
0r
17!
15!
06!
0}#
0~#
0I!
1K!
1M!
0O!
0e!
0h!
0&"
1V
0W
0X
1a!
1s!
07!
1O#
1\#
1:#
0c#
0e#
1g#
0B
0A
1@
0($
0)$
1i!
0\!
0f!
0g!
0v!
1%"
01"
12"
0>"
1?"
0K"
1L"
0X"
1Y"
0e"
1f"
1b!
1t!
1&!
0%!
0f"
0Y"
0L"
0?"
02"
1g!
0u!
0`#
0a#
0'!
1[
0\
0g!
1u!
0Z
0)
1(
0'
1v!
#80000
0%
0P
01!
#90000
1%
1P
11!
1w"
0o"
1m"
0/$
11$
0v#
02!
13!
1B!
1g!
0u!
0%"
11"
0%$
1+!
0)!
1r
12"
0v!
1k
0m
1X
0:
18
1B
#100000
0%
0P
01!
#110000
1%
1P
11!
0w"
1v"
1o"
0n"
0m"
1l"
0.$
1/$
10$
01$
0u#
1v#
12!
0B!
1A!
1C!
1H!
0g!
1u!
1v!
0$"
1%"
01"
02"
1>"
0h#
0l#
0m#
1%$
1,!
0+!
0*!
1)!
1s
0r
1?"
12"
0>"
0%"
0v!
1$"
0C!
0^!
0q!
1I!
1e!
1&"
1j
0k
0l
1m
1W
0X
1%"
0?"
0O#
0\#
0g#
1}#
1~#
1l#
1:
09
08
17
0B
1A
1{
1z
1~!
0a!
0s!
1f!
1g!
0u!
1v!
0$"
0%"
11"
02"
1>"
1?"
1L"
1Y"
1f"
1d
1e
1($
1)$
0|#
12
11
1%!
0{
0?"
1K"
12"
1%"
01"
0v!
0g!
1u!
1""
0b!
0t!
1\
0d
1v!
02"
0L"
1X"
1`#
1a#
0'$
01
1)
1#"
1g!
0v!
1$"
0Y"
1e"
0_#
0f"
0%"
11"
1%"
01"
12"
02"
#120000
0%
0P
01!
#130000
1%
1P
11!
1w"
1m"
0l"
1.$
0/$
0v#
02!
03!
14!
0A!
1B!
0J!
1L!
0%"
11"
12"
0>"
0d#
1f#
0%$
1m#
0,!
1+!
1r
1?"
0K"
02"
1>"
05!
16!
1^!
1q!
0~!
1C!
0K!
0M!
1O!
1h!
0j
1k
1X
17!
0?"
1K"
1L"
0X"
0:#
1c#
1e#
0l#
1|#
0}#
0~#
18
07
1B
0z
0^!
1a!
0q!
1s!
0""
0i!
1Z!
1Y"
0e"
0L"
1X"
0e
1'$
0($
1}#
0)$
1~#
02
0&!
1{
0Y"
1e"
1f"
1'!
0a!
1b!
0s!
1t!
0#"
0[
1d
0f"
1_#
0`#
1($
0a#
1)$
1Z
11
0(
1'
0b!
0g!
0t!
1v!
0$"
1%"
1`#
1a#
0%"
1g!
0v!
1$"
1%"
#140000
0%
0P
01!
#150000
1%
1P
11!
0w"
0v"
0u"
1t"
1[!
1|!
0.#
06#
0s#
1t#
1u#
1v#
12!
04!
0C!
15!
06!
07!
18!
0B!
0F!
0H!
0L!
1^!
1~!
0|#
0~#
1d#
1h#
1i#
1%$
1l#
1u
0t
0s
0r
19!
17!
08!
05!
0Z!
1\!
1q!
0~!
0G!
0I!
1M!
0O!
0e!
0h!
0&"
1a!
1""
1U
0V
0W
0X
09!
0'$
0)$
1O#
1\#
1:#
0c#
1g#
1|#
0}#
0B
0A
0@
1?
0{
1s!
0""
1c!
0\!
0f!
0g!
1v!
0$"
0%"
12"
0>"
1?"
0K"
1L"
0X"
1Y"
0e"
1f"
1b!
1#"
0d
0_#
0a#
0^#
1'$
0($
01
0%!
0$!
0f"
0Y"
0L"
0?"
1%"
01"
1g!
0u!
0'!
1t!
0#"
0g!
1u!
0%"
11"
0\
0]
0v!
02"
1_#
0`#
0Z
0*
0)
12"
1v!
0'
0v!
1$"
1%"
01"
02"
0%"
11"
12"
#160000
0%
0P
01!
#170000
1%
1P
11!
1w"
0v#
02!
13!
1r
1X
1B
#180000
0%
0P
01!
#190000
1%
1P
11!
0w"
1v"
0u#
1v#
12!
1s
0r
1W
0X
0B
1A
#200000
0%
0P
01!
#210000
1%
1P
11!
1w"
0v#
02!
03!
14!
1r
15!
1X
1B
#220000
0%
0P
01!
#230000
1%
1P
11!
0w"
0v"
1u"
0t#
1u#
1v#
12!
04!
05!
16!
1t
0s
0r
07!
18!
15!
06!
1V
0W
0X
17!
08!
19!
0B
0A
1@
09!
#240000
0%
0P
01!
#250000
