/*
 * Copyright (c) 2025 Renesas Electronics Corporation
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef ZEPHYR_SOC_RENESAS_RZA2M_SOC_H_
#define ZEPHYR_SOC_RENESAS_RZA2M_SOC_H_

/*
 * The following definitions are required for the inclusion of the CMSIS
 * Common Peripheral Access Layer for aarch32 Cortex-A CPUs:
 */

#define __CORTEX_A 9U

#endif /* ZEPHYR_SOC_RENESAS_RZA2M_SOC_H_ */
