Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Oct 27 00:35:53 2023
| Host         : Shuff-Alv running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file controladorVGA_timing_summary_routed.rpt -pb controladorVGA_timing_summary_routed.pb -rpx controladorVGA_timing_summary_routed.rpx -warn_on_violation
| Design       : controladorVGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.824        0.000                      0                   68        0.163        0.000                      0                   68        4.500        0.000                       0                    40  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.824        0.000                      0                   68        0.163        0.000                      0                   68        4.500        0.000                       0                    40  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.824ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 ComparadorY/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorY/count_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.608ns (22.500%)  route 2.094ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    ComparadorY/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ComparadorY/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  ComparadorY/O3_reg/Q
                         net (fo=14, routed)          1.296     6.911    RelojPixel/O3_aux2
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.152     7.063 r  RelojPixel/count[9]_i_1/O
                         net (fo=10, routed)          0.798     7.861    ContadorY/E[0]
    SLICE_X1Y41          FDCE                                         r  ContadorY/count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    ContadorY/clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  ContadorY/count_reg[1]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y41          FDCE (Setup_fdce_C_CE)      -0.413    14.685    ContadorY/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 ComparadorY/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorY/count_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.608ns (22.500%)  route 2.094ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    ComparadorY/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ComparadorY/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  ComparadorY/O3_reg/Q
                         net (fo=14, routed)          1.296     6.911    RelojPixel/O3_aux2
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.152     7.063 r  RelojPixel/count[9]_i_1/O
                         net (fo=10, routed)          0.798     7.861    ContadorY/E[0]
    SLICE_X1Y41          FDCE                                         r  ContadorY/count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    ContadorY/clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  ContadorY/count_reg[2]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y41          FDCE (Setup_fdce_C_CE)      -0.413    14.685    ContadorY/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 ComparadorY/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorY/count_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.608ns (22.500%)  route 2.094ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    ComparadorY/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ComparadorY/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  ComparadorY/O3_reg/Q
                         net (fo=14, routed)          1.296     6.911    RelojPixel/O3_aux2
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.152     7.063 r  RelojPixel/count[9]_i_1/O
                         net (fo=10, routed)          0.798     7.861    ContadorY/E[0]
    SLICE_X1Y41          FDCE                                         r  ContadorY/count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    ContadorY/clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  ContadorY/count_reg[3]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y41          FDCE (Setup_fdce_C_CE)      -0.413    14.685    ContadorY/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 ComparadorY/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorY/count_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.608ns (22.500%)  route 2.094ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    ComparadorY/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ComparadorY/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  ComparadorY/O3_reg/Q
                         net (fo=14, routed)          1.296     6.911    RelojPixel/O3_aux2
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.152     7.063 r  RelojPixel/count[9]_i_1/O
                         net (fo=10, routed)          0.798     7.861    ContadorY/E[0]
    SLICE_X1Y41          FDCE                                         r  ContadorY/count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    ContadorY/clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  ContadorY/count_reg[7]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y41          FDCE (Setup_fdce_C_CE)      -0.413    14.685    ContadorY/count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 ComparadorY/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorY/count_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.702ns  (logic 0.608ns (22.500%)  route 2.094ns (77.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    ComparadorY/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ComparadorY/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  ComparadorY/O3_reg/Q
                         net (fo=14, routed)          1.296     6.911    RelojPixel/O3_aux2
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.152     7.063 r  RelojPixel/count[9]_i_1/O
                         net (fo=10, routed)          0.798     7.861    ContadorY/E[0]
    SLICE_X1Y41          FDCE                                         r  ContadorY/count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    ContadorY/clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  ContadorY/count_reg[8]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X1Y41          FDCE (Setup_fdce_C_CE)      -0.413    14.685    ContadorY/count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.861    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.960ns  (required time - arrival time)
  Source:                 ComparadorY/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorY/count_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.608ns (23.841%)  route 1.942ns (76.159%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    ComparadorY/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ComparadorY/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  ComparadorY/O3_reg/Q
                         net (fo=14, routed)          1.296     6.911    RelojPixel/O3_aux2
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.152     7.063 r  RelojPixel/count[9]_i_1/O
                         net (fo=10, routed)          0.646     7.708    ContadorY/E[0]
    SLICE_X5Y41          FDCE                                         r  ContadorY/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.516    14.857    ContadorY/clk_IBUF_BUFG
    SLICE_X5Y41          FDCE                                         r  ContadorY/count_reg[0]/C
                         clock pessimism              0.260    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X5Y41          FDCE (Setup_fdce_C_CE)      -0.413    14.669    ContadorY/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                          -7.708    
  -------------------------------------------------------------------
                         slack                                  6.960    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 ComparadorY/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorY/count_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.608ns (23.887%)  route 1.937ns (76.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    ComparadorY/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ComparadorY/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  ComparadorY/O3_reg/Q
                         net (fo=14, routed)          1.296     6.911    RelojPixel/O3_aux2
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.152     7.063 r  RelojPixel/count[9]_i_1/O
                         net (fo=10, routed)          0.641     7.704    ContadorY/E[0]
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    ContadorY/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[4]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y41          FDCE (Setup_fdce_C_CE)      -0.413    14.685    ContadorY/count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 ComparadorY/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorY/count_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.608ns (23.887%)  route 1.937ns (76.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    ComparadorY/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ComparadorY/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  ComparadorY/O3_reg/Q
                         net (fo=14, routed)          1.296     6.911    RelojPixel/O3_aux2
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.152     7.063 r  RelojPixel/count[9]_i_1/O
                         net (fo=10, routed)          0.641     7.704    ContadorY/E[0]
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    ContadorY/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[5]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y41          FDCE (Setup_fdce_C_CE)      -0.413    14.685    ContadorY/count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 ComparadorY/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorY/count_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.608ns (23.887%)  route 1.937ns (76.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    ComparadorY/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ComparadorY/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  ComparadorY/O3_reg/Q
                         net (fo=14, routed)          1.296     6.911    RelojPixel/O3_aux2
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.152     7.063 r  RelojPixel/count[9]_i_1/O
                         net (fo=10, routed)          0.641     7.704    ContadorY/E[0]
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    ContadorY/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[6]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y41          FDCE (Setup_fdce_C_CE)      -0.413    14.685    ContadorY/count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 ComparadorY/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorY/count_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.545ns  (logic 0.608ns (23.887%)  route 1.937ns (76.113%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.637     5.158    ComparadorY/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ComparadorY/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456     5.614 r  ComparadorY/O3_reg/Q
                         net (fo=14, routed)          1.296     6.911    RelojPixel/O3_aux2
    SLICE_X7Y38          LUT4 (Prop_lut4_I0_O)        0.152     7.063 r  RelojPixel/count[9]_i_1/O
                         net (fo=10, routed)          0.641     7.704    ContadorY/E[0]
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518    14.859    ContadorY/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[9]/C
                         clock pessimism              0.274    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X3Y41          FDCE (Setup_fdce_C_CE)      -0.413    14.685    ContadorY/count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.685    
                         arrival time                          -7.704    
  -------------------------------------------------------------------
                         slack                                  6.981    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 ContadorX/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorX/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.525%)  route 0.111ns (37.475%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.592     1.475    ContadorX/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  ContadorX/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y37          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  ContadorX/count_reg[0]/Q
                         net (fo=15, routed)          0.111     1.728    ContadorX/Q[0]
    SLICE_X2Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.773 r  ContadorX/count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.773    ContadorX/p_count__0[4]
    SLICE_X2Y37          FDCE                                         r  ContadorX/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    ContadorX/clk_IBUF_BUFG
    SLICE_X2Y37          FDCE                                         r  ContadorX/count_reg[4]/C
                         clock pessimism             -0.501     1.488    
    SLICE_X2Y37          FDCE (Hold_fdce_C_D)         0.121     1.609    ContadorX/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 ContadorY/count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ComparadorY/O2_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (66.998%)  route 0.092ns (33.002%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    ContadorY/clk_IBUF_BUFG
    SLICE_X1Y41          FDCE                                         r  ContadorY/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  ContadorY/count_reg[1]/Q
                         net (fo=15, routed)          0.092     1.710    ContadorY/Q[1]
    SLICE_X0Y41          LUT5 (Prop_lut5_I3_O)        0.045     1.755 r  ContadorY/O2_i_1/O
                         net (fo=1, routed)           0.000     1.755    ComparadorY/O2_reg_0
    SLICE_X0Y41          FDCE                                         r  ComparadorY/O2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    ComparadorY/clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  ComparadorY/O2_reg/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.092     1.582    ComparadorY/O2_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ContadorY/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ComparadorY/O1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.867%)  route 0.147ns (44.133%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    ContadorY/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  ContadorY/count_reg[9]/Q
                         net (fo=11, routed)          0.147     1.765    ContadorY/Q[9]
    SLICE_X0Y41          LUT5 (Prop_lut5_I4_O)        0.045     1.810 r  ContadorY/O1_i_1/O
                         net (fo=1, routed)           0.000     1.810    ComparadorY/O1_reg_0
    SLICE_X0Y41          FDCE                                         r  ComparadorY/O1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    ComparadorY/clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  ComparadorY/O1_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y41          FDCE (Hold_fdce_C_D)         0.091     1.584    ComparadorY/O1_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 ComparadorX/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorX/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.189ns (53.213%)  route 0.166ns (46.787%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    ComparadorX/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  ComparadorX/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  ComparadorX/O3_reg/Q
                         net (fo=7, routed)           0.166     1.781    ContadorX/O3_aux1
    SLICE_X3Y37          LUT4 (Prop_lut4_I0_O)        0.048     1.829 r  ContadorX/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    ContadorX/p_count__0[2]
    SLICE_X3Y37          FDCE                                         r  ContadorX/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    ContadorX/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  ContadorX/count_reg[2]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.107     1.597    ContadorX/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 ComparadorY/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorY/count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.189ns (51.744%)  route 0.176ns (48.256%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    ComparadorY/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ComparadorY/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  ComparadorY/O3_reg/Q
                         net (fo=14, routed)          0.176     1.794    ContadorY/O3_aux2
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.048     1.842 r  ContadorY/count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.842    ContadorY/p_count[6]
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    ContadorY/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[6]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.107     1.600    ContadorY/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 ComparadorX/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorX/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.815%)  route 0.166ns (47.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    ComparadorX/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  ComparadorX/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDCE (Prop_fdce_C_Q)         0.141     1.615 f  ComparadorX/O3_reg/Q
                         net (fo=7, routed)           0.166     1.781    ContadorX/O3_aux1
    SLICE_X3Y37          LUT3 (Prop_lut3_I0_O)        0.045     1.826 r  ContadorX/count[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.826    ContadorX/p_count__0[1]
    SLICE_X3Y37          FDCE                                         r  ContadorX/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    ContadorX/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  ContadorX/count_reg[1]/C
                         clock pessimism             -0.499     1.490    
    SLICE_X3Y37          FDCE (Hold_fdce_C_D)         0.091     1.581    ContadorX/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ContadorX/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorX/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.985%)  route 0.172ns (48.015%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.473    ContadorX/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  ContadorX/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  ContadorX/count_reg[8]/Q
                         net (fo=12, routed)          0.172     1.786    ContadorX/Q[8]
    SLICE_X4Y37          LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  ContadorX/count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.831    ContadorX/p_count__0[9]
    SLICE_X4Y37          FDCE                                         r  ContadorX/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     1.987    ContadorX/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  ContadorX/count_reg[9]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X4Y37          FDCE (Hold_fdce_C_D)         0.091     1.579    ContadorX/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ContadorX/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ComparadorX/O3_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.930%)  route 0.194ns (51.070%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.473    ContadorX/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  ContadorX/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  ContadorX/count_reg[8]/Q
                         net (fo=12, routed)          0.194     1.808    ContadorX/Q[8]
    SLICE_X3Y36          LUT6 (Prop_lut6_I0_O)        0.045     1.853 r  ContadorX/O3_i_1__0/O
                         net (fo=1, routed)           0.000     1.853    ComparadorX/p_O3
    SLICE_X3Y36          FDCE                                         r  ComparadorX/O3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    ComparadorX/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  ComparadorX/O3_reg/C
                         clock pessimism             -0.478     1.510    
    SLICE_X3Y36          FDCE (Hold_fdce_C_D)         0.091     1.601    ComparadorX/O3_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 ComparadorY/O3_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorY/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.345%)  route 0.176ns (48.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    ComparadorY/clk_IBUF_BUFG
    SLICE_X3Y42          FDCE                                         r  ComparadorY/O3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141     1.618 f  ComparadorY/O3_reg/Q
                         net (fo=14, routed)          0.176     1.794    ContadorY/O3_aux2
    SLICE_X3Y41          LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  ContadorY/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.839    ContadorY/p_count[5]
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.865     1.992    ContadorY/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[5]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X3Y41          FDCE (Hold_fdce_C_D)         0.091     1.584    ContadorY/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ContadorX/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ContadorX/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.590     1.473    ContadorX/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  ContadorX/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y37          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  ContadorX/count_reg[8]/Q
                         net (fo=12, routed)          0.168     1.782    ContadorX/Q[8]
    SLICE_X7Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.827 r  ContadorX/count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.827    ContadorX/p_count__0[8]
    SLICE_X7Y37          FDCE                                         r  ContadorX/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     1.987    ContadorX/clk_IBUF_BUFG
    SLICE_X7Y37          FDCE                                         r  ContadorX/count_reg[8]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X7Y37          FDCE (Hold_fdce_C_D)         0.091     1.564    ContadorX/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    Coche/FSM_sequential_estado_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y36    Coche/FSM_sequential_estado_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38    Coche/posX_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X6Y37    Coche/posX_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y37    Coche/posX_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y37    Coche/posX_reg[3]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X6Y37    Coche/posX_reg[4]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38    Coche/posX_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y38    Coche/posX_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Coche/FSM_sequential_estado_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Coche/FSM_sequential_estado_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Coche/FSM_sequential_estado_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Coche/FSM_sequential_estado_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    Coche/posX_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    Coche/posX_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y37    Coche/posX_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y37    Coche/posX_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y37    Coche/posX_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y37    Coche/posX_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Coche/FSM_sequential_estado_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Coche/FSM_sequential_estado_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Coche/FSM_sequential_estado_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y36    Coche/FSM_sequential_estado_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    Coche/posX_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38    Coche/posX_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y37    Coche/posX_reg[1]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X6Y37    Coche/posX_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y37    Coche/posX_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y37    Coche/posX_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Coche/posX_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.186ns  (logic 5.272ns (43.263%)  route 6.914ns (56.737%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    Coche/clk_IBUF_BUFG
    SLICE_X6Y37          FDPE                                         r  Coche/posX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDPE (Prop_fdpe_C_Q)         0.518     5.670 r  Coche/posX_reg[1]/Q
                         net (fo=21, routed)          1.332     7.002    Coche/posX_reg[8]_1[1]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.126 r  Coche/i__carry__0_i_9/O
                         net (fo=7, routed)           1.410     8.537    Coche/i__carry__0_i_9_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.661 r  Coche/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     8.661    Coche/i__carry__0_i_5__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  Coche/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.062    Coche/_inferred__4/i__carry__0_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  Coche/_inferred__4/i__carry__1/CO[1]
                         net (fo=2, routed)           0.972    10.191    ContadorY/GRN[0]_0[0]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.329    10.520 f  ContadorY/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.884    11.404    ContadorY/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I1_O)        0.124    11.528 r  ContadorY/BLU_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.315    13.843    BLU_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    17.339 r  BLU_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.339    BLU[0]
    N18                                                               r  BLU[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Coche/posX_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.070ns  (logic 5.296ns (43.876%)  route 6.774ns (56.124%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    Coche/clk_IBUF_BUFG
    SLICE_X6Y37          FDPE                                         r  Coche/posX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDPE (Prop_fdpe_C_Q)         0.518     5.670 r  Coche/posX_reg[1]/Q
                         net (fo=21, routed)          1.332     7.002    Coche/posX_reg[8]_1[1]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.126 r  Coche/i__carry__0_i_9/O
                         net (fo=7, routed)           1.410     8.537    Coche/i__carry__0_i_9_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.661 r  Coche/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     8.661    Coche/i__carry__0_i_5__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  Coche/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.062    Coche/_inferred__4/i__carry__0_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  Coche/_inferred__4/i__carry__1/CO[1]
                         net (fo=2, routed)           0.972    10.191    ContadorY/GRN[0]_0[0]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.329    10.520 f  ContadorY/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.884    11.404    ContadorY/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I1_O)        0.124    11.528 r  ContadorY/BLU_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.175    13.703    BLU_OBUF[0]
    K18                  OBUF (Prop_obuf_I_O)         3.519    17.222 r  BLU_OBUF[2]_inst/O
                         net (fo=0)                   0.000    17.222    BLU[2]
    K18                                                               r  BLU[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Coche/posX_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.905ns  (logic 5.280ns (44.356%)  route 6.624ns (55.644%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    Coche/clk_IBUF_BUFG
    SLICE_X6Y37          FDPE                                         r  Coche/posX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDPE (Prop_fdpe_C_Q)         0.518     5.670 r  Coche/posX_reg[1]/Q
                         net (fo=21, routed)          1.332     7.002    Coche/posX_reg[8]_1[1]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.126 r  Coche/i__carry__0_i_9/O
                         net (fo=7, routed)           1.410     8.537    Coche/i__carry__0_i_9_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.661 r  Coche/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     8.661    Coche/i__carry__0_i_5__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  Coche/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.062    Coche/_inferred__4/i__carry__0_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  Coche/_inferred__4/i__carry__1/CO[1]
                         net (fo=2, routed)           0.972    10.191    ContadorY/GRN[0]_0[0]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.329    10.520 f  ContadorY/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.884    11.404    ContadorY/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I1_O)        0.124    11.528 r  ContadorY/BLU_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.025    13.554    BLU_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.503    17.057 r  BLU_OBUF[1]_inst/O
                         net (fo=0)                   0.000    17.057    BLU[1]
    L18                                                               r  BLU[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Coche/posX_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.784ns  (logic 5.279ns (44.802%)  route 6.505ns (55.198%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    Coche/clk_IBUF_BUFG
    SLICE_X6Y37          FDPE                                         r  Coche/posX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDPE (Prop_fdpe_C_Q)         0.518     5.670 r  Coche/posX_reg[1]/Q
                         net (fo=21, routed)          1.332     7.002    Coche/posX_reg[8]_1[1]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.126 r  Coche/i__carry__0_i_9/O
                         net (fo=7, routed)           1.410     8.537    Coche/i__carry__0_i_9_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.661 r  Coche/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     8.661    Coche/i__carry__0_i_5__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  Coche/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.062    Coche/_inferred__4/i__carry__0_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 f  Coche/_inferred__4/i__carry__1/CO[1]
                         net (fo=2, routed)           0.972    10.191    ContadorY/GRN[0]_0[0]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.329    10.520 r  ContadorY/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.887    11.407    ContadorY/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I1_O)        0.124    11.531 r  ContadorY/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.903    13.434    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         3.502    16.936 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.936    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Coche/posX_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.776ns  (logic 5.302ns (45.021%)  route 6.474ns (54.979%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    Coche/clk_IBUF_BUFG
    SLICE_X6Y37          FDPE                                         r  Coche/posX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDPE (Prop_fdpe_C_Q)         0.518     5.670 r  Coche/posX_reg[1]/Q
                         net (fo=21, routed)          1.332     7.002    Coche/posX_reg[8]_1[1]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.126 r  Coche/i__carry__0_i_9/O
                         net (fo=7, routed)           1.410     8.537    Coche/i__carry__0_i_9_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.661 r  Coche/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     8.661    Coche/i__carry__0_i_5__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  Coche/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.062    Coche/_inferred__4/i__carry__0_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 r  Coche/_inferred__4/i__carry__1/CO[1]
                         net (fo=2, routed)           0.972    10.191    ContadorY/GRN[0]_0[0]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.329    10.520 f  ContadorY/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.884    11.404    ContadorY/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I1_O)        0.124    11.528 r  ContadorY/BLU_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.875    13.404    BLU_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525    16.928 r  BLU_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.928    BLU[3]
    J18                                                               r  BLU[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Coche/posX_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.747ns  (logic 5.296ns (45.085%)  route 6.451ns (54.915%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    Coche/clk_IBUF_BUFG
    SLICE_X6Y37          FDPE                                         r  Coche/posX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDPE (Prop_fdpe_C_Q)         0.518     5.670 r  Coche/posX_reg[1]/Q
                         net (fo=21, routed)          1.332     7.002    Coche/posX_reg[8]_1[1]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.126 r  Coche/i__carry__0_i_9/O
                         net (fo=7, routed)           1.410     8.537    Coche/i__carry__0_i_9_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.661 r  Coche/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     8.661    Coche/i__carry__0_i_5__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  Coche/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.062    Coche/_inferred__4/i__carry__0_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 f  Coche/_inferred__4/i__carry__1/CO[1]
                         net (fo=2, routed)           0.972    10.191    ContadorY/GRN[0]_0[0]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.329    10.520 r  ContadorY/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.887    11.407    ContadorY/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I1_O)        0.124    11.531 r  ContadorY/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.849    13.380    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    16.900 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.900    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Coche/posX_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.603ns  (logic 5.301ns (45.686%)  route 6.302ns (54.314%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    Coche/clk_IBUF_BUFG
    SLICE_X6Y37          FDPE                                         r  Coche/posX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDPE (Prop_fdpe_C_Q)         0.518     5.670 r  Coche/posX_reg[1]/Q
                         net (fo=21, routed)          1.332     7.002    Coche/posX_reg[8]_1[1]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.126 r  Coche/i__carry__0_i_9/O
                         net (fo=7, routed)           1.410     8.537    Coche/i__carry__0_i_9_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.661 r  Coche/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     8.661    Coche/i__carry__0_i_5__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  Coche/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.062    Coche/_inferred__4/i__carry__0_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 f  Coche/_inferred__4/i__carry__1/CO[1]
                         net (fo=2, routed)           0.972    10.191    ContadorY/GRN[0]_0[0]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.329    10.520 r  ContadorY/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.887    11.407    ContadorY/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I1_O)        0.124    11.531 r  ContadorY/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.700    13.231    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         3.524    16.755 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.755    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Coche/posX_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.600ns  (logic 5.301ns (45.697%)  route 6.299ns (54.303%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    Coche/clk_IBUF_BUFG
    SLICE_X6Y37          FDPE                                         r  Coche/posX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDPE (Prop_fdpe_C_Q)         0.518     5.670 r  Coche/posX_reg[1]/Q
                         net (fo=21, routed)          1.332     7.002    Coche/posX_reg[8]_1[1]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.126 r  Coche/i__carry__0_i_9/O
                         net (fo=7, routed)           1.410     8.537    Coche/i__carry__0_i_9_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.661 r  Coche/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     8.661    Coche/i__carry__0_i_5__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  Coche/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.062    Coche/_inferred__4/i__carry__0_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 f  Coche/_inferred__4/i__carry__1/CO[1]
                         net (fo=2, routed)           0.972    10.191    ContadorY/GRN[0]_0[0]
    SLICE_X1Y39          LUT4 (Prop_lut4_I2_O)        0.329    10.520 r  ContadorY/RED_OBUF[3]_inst_i_3/O
                         net (fo=2, routed)           0.887    11.407    ContadorY/RED_OBUF[3]_inst_i_3_n_0
    SLICE_X0Y39          LUT6 (Prop_lut6_I1_O)        0.124    11.531 r  ContadorY/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.697    13.228    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    16.752 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.752    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Coche/posX_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GRN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.988ns  (logic 5.183ns (47.175%)  route 5.804ns (52.825%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    Coche/clk_IBUF_BUFG
    SLICE_X6Y37          FDPE                                         r  Coche/posX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDPE (Prop_fdpe_C_Q)         0.518     5.670 r  Coche/posX_reg[1]/Q
                         net (fo=21, routed)          1.332     7.002    Coche/posX_reg[8]_1[1]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.126 r  Coche/i__carry__0_i_9/O
                         net (fo=7, routed)           1.410     8.537    Coche/i__carry__0_i_9_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.661 r  Coche/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     8.661    Coche/i__carry__0_i_5__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  Coche/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.062    Coche/_inferred__4/i__carry__0_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 f  Coche/_inferred__4/i__carry__1/CO[1]
                         net (fo=2, routed)           0.744     9.963    ContadorY/GRN[0]_0[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.329    10.292 r  ContadorY/GRN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           2.318    12.610    GRN_OBUF[0]
    D17                  OBUF (Prop_obuf_I_O)         3.530    16.140 r  GRN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.140    GRN[3]
    D17                                                               r  GRN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Coche/posX_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GRN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.633ns  (logic 5.174ns (48.659%)  route 5.459ns (51.341%))
  Logic Levels:           6  (CARRY4=2 LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.631     5.152    Coche/clk_IBUF_BUFG
    SLICE_X6Y37          FDPE                                         r  Coche/posX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y37          FDPE (Prop_fdpe_C_Q)         0.518     5.670 r  Coche/posX_reg[1]/Q
                         net (fo=21, routed)          1.332     7.002    Coche/posX_reg[8]_1[1]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     7.126 r  Coche/i__carry__0_i_9/O
                         net (fo=7, routed)           1.410     8.537    Coche/i__carry__0_i_9_n_0
    SLICE_X4Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.661 r  Coche/i__carry__0_i_5__0/O
                         net (fo=1, routed)           0.000     8.661    Coche/i__carry__0_i_5__0_n_0
    SLICE_X4Y39          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  Coche/_inferred__4/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.062    Coche/_inferred__4/i__carry__0_n_0
    SLICE_X4Y40          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.219 f  Coche/_inferred__4/i__carry__1/CO[1]
                         net (fo=2, routed)           0.744     9.963    ContadorY/GRN[0]_0[0]
    SLICE_X1Y39          LUT6 (Prop_lut6_I1_O)        0.329    10.292 r  ContadorY/GRN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           1.972    12.264    GRN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.521    15.785 r  GRN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.785    GRN[0]
    J17                                                               r  GRN[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ComparadorX/O2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.362ns (76.768%)  route 0.412ns (23.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.591     1.474    ComparadorX/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  ComparadorX/O2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y36          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  ComparadorX/O2_reg/Q
                         net (fo=1, routed)           0.412     2.050    HS_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.248 r  HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.248    HS
    P19                                                               r  HS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ComparadorY/O2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.345ns (74.868%)  route 0.452ns (25.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.594     1.477    ComparadorY/clk_IBUF_BUFG
    SLICE_X0Y41          FDCE                                         r  ComparadorY/O2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDCE (Prop_fdce_C_Q)         0.141     1.618 r  ComparadorY/O2_reg/Q
                         net (fo=1, routed)           0.452     2.070    VS_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.274 r  VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.274    VS
    R19                                                               r  VS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ComparadorX/O1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.456ns (75.027%)  route 0.485ns (24.973%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    ComparadorX/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  ComparadorX/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  ComparadorX/O1_reg/Q
                         net (fo=2, routed)           0.069     1.686    ComparadorX/O1_aux1
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.045     1.731 r  ComparadorX/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.069     1.800    ContadorY/BLU[0]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  ContadorY/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.346     2.192    RED_OBUF[0]
    J19                  OBUF (Prop_obuf_I_O)         1.225     3.417 r  RED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.417    RED[2]
    J19                                                               r  RED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ComparadorX/O1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.962ns  (logic 1.456ns (74.183%)  route 0.507ns (25.817%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    ComparadorX/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  ComparadorX/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  ComparadorX/O1_reg/Q
                         net (fo=2, routed)           0.069     1.686    ComparadorX/O1_aux1
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.045     1.731 r  ComparadorX/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.069     1.800    ContadorY/BLU[0]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  ContadorY/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.368     2.214    RED_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.438 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.438    RED[0]
    G19                                                               r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ComparadorX/O1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GRN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.416ns (70.808%)  route 0.584ns (29.192%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    ComparadorX/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  ComparadorX/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  ComparadorX/O1_reg/Q
                         net (fo=2, routed)           0.230     1.848    ContadorY/O1_aux1
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.893 r  ContadorY/GRN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.353     2.246    GRN_OBUF[0]
    G17                  OBUF (Prop_obuf_I_O)         1.230     3.476 r  GRN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.476    GRN[2]
    G17                                                               r  GRN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ComparadorX/O1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.003ns  (logic 1.435ns (71.633%)  route 0.568ns (28.367%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    ComparadorX/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  ComparadorX/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  ComparadorX/O1_reg/Q
                         net (fo=2, routed)           0.069     1.686    ComparadorX/O1_aux1
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.045     1.731 r  ComparadorX/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.069     1.800    ContadorY/BLU[0]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  ContadorY/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.430     2.275    RED_OBUF[0]
    N19                  OBUF (Prop_obuf_I_O)         1.204     3.479 r  RED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.479    RED[3]
    N19                                                               r  RED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ComparadorX/O1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.006ns  (logic 1.451ns (72.357%)  route 0.554ns (27.643%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    ComparadorX/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  ComparadorX/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  ComparadorX/O1_reg/Q
                         net (fo=2, routed)           0.069     1.686    ComparadorX/O1_aux1
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.045     1.731 r  ComparadorX/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.069     1.800    ContadorY/BLU[0]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.845 r  ContadorY/RED_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.416     2.262    RED_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.482 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.482    RED[1]
    H19                                                               r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ComparadorX/O1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.011ns  (logic 1.457ns (72.428%)  route 0.555ns (27.572%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    ComparadorX/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  ComparadorX/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  ComparadorX/O1_reg/Q
                         net (fo=2, routed)           0.069     1.686    ComparadorX/O1_aux1
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.045     1.731 r  ComparadorX/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.070     1.801    ContadorY/BLU[0]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  ContadorY/BLU_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.415     2.262    BLU_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.487 r  BLU_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.487    BLU[3]
    J18                                                               r  BLU[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ComparadorX/O1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GRN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.041ns  (logic 1.393ns (68.220%)  route 0.649ns (31.780%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    ComparadorX/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  ComparadorX/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  ComparadorX/O1_reg/Q
                         net (fo=2, routed)           0.230     1.848    ContadorY/O1_aux1
    SLICE_X1Y39          LUT6 (Prop_lut6_I5_O)        0.045     1.893 r  ContadorY/GRN_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.418     2.311    GRN_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.517 r  GRN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.517    GRN[1]
    H17                                                               r  GRN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ComparadorX/O1_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.436ns (69.924%)  route 0.617ns (30.076%))
  Logic Levels:           3  (LUT2=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.593     1.476    ComparadorX/clk_IBUF_BUFG
    SLICE_X1Y39          FDCE                                         r  ComparadorX/O1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y39          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  ComparadorX/O1_reg/Q
                         net (fo=2, routed)           0.069     1.686    ComparadorX/O1_aux1
    SLICE_X0Y39          LUT2 (Prop_lut2_I0_O)        0.045     1.731 r  ComparadorX/RED_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.070     1.801    ContadorY/BLU[0]
    SLICE_X0Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  ContadorY/BLU_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           0.478     2.325    BLU_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.529 r  BLU_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.529    BLU[1]
    L18                                                               r  BLU[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            41 Endpoints
Min Delay            41 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Coche/posX_reg[5]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 1.441ns (34.118%)  route 2.783ns (65.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=39, routed)          2.783     4.224    Coche/reset_IBUF
    SLICE_X6Y38          FDPE                                         f  Coche/posX_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514     4.855    Coche/clk_IBUF_BUFG
    SLICE_X6Y38          FDPE                                         r  Coche/posX_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Coche/posX_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 1.441ns (34.118%)  route 2.783ns (65.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=39, routed)          2.783     4.224    Coche/reset_IBUF
    SLICE_X6Y38          FDCE                                         f  Coche/posX_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514     4.855    Coche/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  Coche/posX_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Coche/posX_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 1.441ns (34.118%)  route 2.783ns (65.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=39, routed)          2.783     4.224    Coche/reset_IBUF
    SLICE_X6Y38          FDCE                                         f  Coche/posX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514     4.855    Coche/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  Coche/posX_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Coche/posX_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 1.441ns (34.118%)  route 2.783ns (65.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=39, routed)          2.783     4.224    Coche/reset_IBUF
    SLICE_X6Y38          FDCE                                         f  Coche/posX_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514     4.855    Coche/clk_IBUF_BUFG
    SLICE_X6Y38          FDCE                                         r  Coche/posX_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RelojPixel/count_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 1.441ns (34.118%)  route 2.783ns (65.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=39, routed)          2.783     4.224    RelojPixel/reset_IBUF
    SLICE_X7Y38          FDCE                                         f  RelojPixel/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514     4.855    RelojPixel/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  RelojPixel/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            RelojPixel/count_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.224ns  (logic 1.441ns (34.118%)  route 2.783ns (65.882%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=39, routed)          2.783     4.224    RelojPixel/reset_IBUF
    SLICE_X7Y38          FDCE                                         f  RelojPixel/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.514     4.855    RelojPixel/clk_IBUF_BUFG
    SLICE_X7Y38          FDCE                                         r  RelojPixel/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ContadorY/count_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 1.441ns (35.031%)  route 2.673ns (64.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=39, routed)          2.673     4.114    ContadorY/reset_IBUF
    SLICE_X3Y41          FDCE                                         f  ContadorY/count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518     4.859    ContadorY/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ContadorY/count_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 1.441ns (35.031%)  route 2.673ns (64.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=39, routed)          2.673     4.114    ContadorY/reset_IBUF
    SLICE_X3Y41          FDCE                                         f  ContadorY/count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518     4.859    ContadorY/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ContadorY/count_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 1.441ns (35.031%)  route 2.673ns (64.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=39, routed)          2.673     4.114    ContadorY/reset_IBUF
    SLICE_X3Y41          FDCE                                         f  ContadorY/count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518     4.859    ContadorY/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ContadorY/count_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.114ns  (logic 1.441ns (35.031%)  route 2.673ns (64.969%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=39, routed)          2.673     4.114    ContadorY/reset_IBUF
    SLICE_X3Y41          FDCE                                         f  ContadorY/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          1.518     4.859    ContadorY/clk_IBUF_BUFG
    SLICE_X3Y41          FDCE                                         r  ContadorY/count_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LEFT
                            (input port)
  Destination:            Coche/FSM_sequential_estado_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.983ns  (logic 0.262ns (26.679%)  route 0.721ns (73.321%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  LEFT (IN)
                         net (fo=0)                   0.000     0.000    LEFT
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  LEFT_IBUF_inst/O
                         net (fo=2, routed)           0.721     0.940    Coche/LEFT_IBUF
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.043     0.983 r  Coche/FSM_sequential_estado[1]_i_1/O
                         net (fo=1, routed)           0.000     0.983    Coche/FSM_sequential_estado[1]_i_1_n_0
    SLICE_X2Y36          FDCE                                         r  Coche/FSM_sequential_estado_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    Coche/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  Coche/FSM_sequential_estado_reg[1]/C

Slack:                    inf
  Source:                 LEFT
                            (input port)
  Destination:            Coche/FSM_sequential_estado_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.985ns  (logic 0.264ns (26.828%)  route 0.721ns (73.172%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  LEFT (IN)
                         net (fo=0)                   0.000     0.000    LEFT
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  LEFT_IBUF_inst/O
                         net (fo=2, routed)           0.721     0.940    Coche/LEFT_IBUF
    SLICE_X2Y36          LUT5 (Prop_lut5_I1_O)        0.045     0.985 r  Coche/FSM_sequential_estado[0]_i_1/O
                         net (fo=1, routed)           0.000     0.985    Coche/FSM_sequential_estado[0]_i_1_n_0
    SLICE_X2Y36          FDCE                                         r  Coche/FSM_sequential_estado_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    Coche/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  Coche/FSM_sequential_estado_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Coche/FSM_sequential_estado_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.210ns (20.994%)  route 0.788ns (79.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=39, routed)          0.788     0.998    Coche/reset_IBUF
    SLICE_X2Y36          FDCE                                         f  Coche/FSM_sequential_estado_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    Coche/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  Coche/FSM_sequential_estado_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Coche/FSM_sequential_estado_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.210ns (20.994%)  route 0.788ns (79.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=39, routed)          0.788     0.998    Coche/reset_IBUF
    SLICE_X2Y36          FDCE                                         f  Coche/FSM_sequential_estado_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    Coche/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  Coche/FSM_sequential_estado_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ComparadorX/O2_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.210ns (20.994%)  route 0.788ns (79.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=39, routed)          0.788     0.998    ComparadorX/reset_IBUF
    SLICE_X2Y36          FDCE                                         f  ComparadorX/O2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    ComparadorX/clk_IBUF_BUFG
    SLICE_X2Y36          FDCE                                         r  ComparadorX/O2_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ComparadorX/O3_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.210ns (20.994%)  route 0.788ns (79.006%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=39, routed)          0.788     0.998    ComparadorX/reset_IBUF
    SLICE_X3Y36          FDCE                                         f  ComparadorX/O3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.861     1.988    ComparadorX/clk_IBUF_BUFG
    SLICE_X3Y36          FDCE                                         r  ComparadorX/O3_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ContadorX/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.047ns  (logic 0.210ns (20.002%)  route 0.838ns (79.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=39, routed)          0.838     1.047    ContadorX/reset_IBUF
    SLICE_X4Y37          FDCE                                         f  ContadorX/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.860     1.987    ContadorX/clk_IBUF_BUFG
    SLICE_X4Y37          FDCE                                         r  ContadorX/count_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ContadorX/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.210ns (19.605%)  route 0.859ns (80.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=39, routed)          0.859     1.069    ContadorX/reset_IBUF
    SLICE_X3Y37          FDCE                                         f  ContadorX/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    ContadorX/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  ContadorX/count_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ContadorX/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.210ns (19.605%)  route 0.859ns (80.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=39, routed)          0.859     1.069    ContadorX/reset_IBUF
    SLICE_X3Y37          FDCE                                         f  ContadorX/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    ContadorX/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  ContadorX/count_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ContadorX/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.069ns  (logic 0.210ns (19.605%)  route 0.859ns (80.395%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=39, routed)          0.859     1.069    ContadorX/reset_IBUF
    SLICE_X3Y37          FDCE                                         f  ContadorX/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=39, routed)          0.862     1.989    ContadorX/clk_IBUF_BUFG
    SLICE_X3Y37          FDCE                                         r  ContadorX/count_reg[2]/C





