`timescale 1ns / 1ns

module DevelopmentBoard(
    input wire clk, //50MHz
    input wire reset, B2, B3, B4, B5,
	 // reset is "a"
	 // B2 is "s"
	 // B3 is "d"
	 // B4 is "f"
	 // B5 is "g"
    output wire h_sync, v_sync,
    output wire [15:0] rgb,
	
	output wire led1,
	output wire led2,
	output wire led3,
	output wire led4,
	output wire led5
);

	// instance your model
	vga_must vga_must_inst(
		.vga_clk(clk),      
    .sys_rst_n(reset),
    .pix_x(hsync),
    .pix_y(vsync), 
    .pix_data(rgb)
	);
    


endmodule
