{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1683192276353 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1683192276354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 13:54:36 2023 " "Processing started: Thu May 04 13:54:36 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1683192276354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1683192276354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AW -c AW " "Command: quartus_map --read_settings_files=on --write_settings_files=off AW -c AW" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1683192276354 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1683192276800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "TB.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregisterii.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregisterii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegisterII " "Found entity 1: ShiftRegisterII" {  } { { "shiftRegisterII.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/shiftRegisterII.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftregister.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftRegister " "Found entity 1: ShiftRegister" {  } { { "shiftRegister.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/shiftRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftcomb.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftcomb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ShiftComb " "Found entity 1: ShiftComb" {  } { { "shiftComb.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/shiftComb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register2.v 1 1 " "Found 1 design units, including 1 entities, in source file register2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register2bit " "Found entity 1: Register2bit" {  } { { "register2.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/register2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register18.v 1 1 " "Found 1 design units, including 1 entities, in source file register18.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register18bit " "Found entity 1: Register18bit" {  } { { "register18.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/register18.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "register.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onepulser.v 1 1 " "Found 1 design units, including 1 entities, in source file onepulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnePulser " "Found entity 1: OnePulser" {  } { { "OnePulser.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/OnePulser.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "mux2to1.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplier.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplier.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier " "Found entity 1: Multiplier" {  } { { "multiplier.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/multiplier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lutexp.v 1 1 " "Found 1 design units, including 1 entities, in source file lutexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 LUT " "Found entity 1: LUT" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exponential.v 1 1 " "Found 1 design units, including 1 entities, in source file exponential.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exponential " "Found entity 1: Exponential" {  } { { "exponential.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/exponential.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engdatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file engdatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 EngDatapath " "Found entity 1: EngDatapath" {  } { { "engDatapath.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file engcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EngCounter " "Found entity 1: EngCounter" {  } { { "engCounter.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/engCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "engcontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file engcontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 EngController " "Found entity 1: EngController" {  } { { "engController.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/engController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "datapath.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276893 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A OnePulser.v 2 controller.v(2) " "Verilog HDL macro warning at controller.v(2): overriding existing definition for macro \"A\", which was defined in \"OnePulser.v\", line 2" {  } { { "controller.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/controller.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1 1683192276893 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "B OnePulser.v 3 controller.v(3) " "Verilog HDL macro warning at controller.v(3): overriding existing definition for macro \"B\", which was defined in \"OnePulser.v\", line 3" {  } { { "controller.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/controller.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1 1683192276893 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "C OnePulser.v 4 controller.v(4) " "Verilog HDL macro warning at controller.v(4): overriding existing definition for macro \"C\", which was defined in \"OnePulser.v\", line 4" {  } { { "controller.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/controller.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "" 0 -1 1683192276893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "controller.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "adder.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accwrtb.v 1 1 " "Found 1 design units, including 1 entities, in source file accwrtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AccWrTb " "Found entity 1: AccWrTb" {  } { { "AccWrTb.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/AccWrTb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "accelerator&wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file accelerator&wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 AcceleratorWrappers " "Found entity 1: AcceleratorWrappers" {  } { { "accelerator&wrapper.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/accelerator&wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo0.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo0.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo0 " "Found entity 1: fifo0" {  } { { "fifo0.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/fifo0.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aw.bdf 1 1 " "Found 1 design units, including 1 entities, in source file aw.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 AW " "Found entity 1: AW" {  } { { "AW.bdf" "" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192276909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192276909 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AW " "Elaborating entity \"AW\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1683192276956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AcceleratorWrappers AcceleratorWrappers:inst " "Elaborating entity \"AcceleratorWrappers\" for hierarchy \"AcceleratorWrappers:inst\"" {  } { { "AW.bdf" "inst" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 200 336 520 344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192276971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath AcceleratorWrappers:inst\|Datapath:dp " "Elaborating entity \"Datapath\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\"" {  } { { "accelerator&wrapper.v" "dp" { Text "C:/Users/DLDLab 6/Desktop/fuck/accelerator&wrapper.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192276971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftRegisterII AcceleratorWrappers:inst\|Datapath:dp\|ShiftRegisterII:shift_reg " "Elaborating entity \"ShiftRegisterII\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|ShiftRegisterII:shift_reg\"" {  } { { "datapath.v" "shift_reg" { Text "C:/Users/DLDLab 6/Desktop/fuck/datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192276971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register2bit AcceleratorWrappers:inst\|Datapath:dp\|Register2bit:ui_reg " "Elaborating entity \"Register2bit\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Register2bit:ui_reg\"" {  } { { "datapath.v" "ui_reg" { Text "C:/Users/DLDLab 6/Desktop/fuck/datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192276971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftComb AcceleratorWrappers:inst\|Datapath:dp\|ShiftComb:shift_comb " "Elaborating entity \"ShiftComb\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|ShiftComb:shift_comb\"" {  } { { "datapath.v" "shift_comb" { Text "C:/Users/DLDLab 6/Desktop/fuck/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192276971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exponential AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng " "Elaborating entity \"Exponential\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\"" {  } { { "datapath.v" "exp_eng" { Text "C:/Users/DLDLab 6/Desktop/fuck/datapath.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192276971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EngController AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngController:control " "Elaborating entity \"EngController\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngController:control\"" {  } { { "exponential.v" "control" { Text "C:/Users/DLDLab 6/Desktop/fuck/exponential.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192276987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EngDatapath AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP " "Elaborating entity \"EngDatapath\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\"" {  } { { "exponential.v" "dP" { Text "C:/Users/DLDLab 6/Desktop/fuck/exponential.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192276987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Register:regx " "Elaborating entity \"Register\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Register:regx\"" {  } { { "engDatapath.v" "regx" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192276987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EngCounter AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter " "Elaborating entity \"EngCounter\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|EngCounter:counter\"" {  } { { "engDatapath.v" "counter" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192276987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LUT AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut " "Elaborating entity \"LUT\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\"" {  } { { "engDatapath.v" "lut" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192276987 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "LUTExp.v(6) " "Verilog HDL Case Statement warning at LUTExp.v(6): incomplete case statement has no default case item" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "datat LUTExp.v(5) " "Verilog HDL Always Construct warning at LUTExp.v(5): inferring latch(es) for variable \"datat\", which holds its previous value in one or more paths through the always construct" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[0\] LUTExp.v(5) " "Inferred latch for \"datat\[0\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[1\] LUTExp.v(5) " "Inferred latch for \"datat\[1\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[2\] LUTExp.v(5) " "Inferred latch for \"datat\[2\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[3\] LUTExp.v(5) " "Inferred latch for \"datat\[3\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[4\] LUTExp.v(5) " "Inferred latch for \"datat\[4\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[5\] LUTExp.v(5) " "Inferred latch for \"datat\[5\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[6\] LUTExp.v(5) " "Inferred latch for \"datat\[6\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[7\] LUTExp.v(5) " "Inferred latch for \"datat\[7\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[8\] LUTExp.v(5) " "Inferred latch for \"datat\[8\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[9\] LUTExp.v(5) " "Inferred latch for \"datat\[9\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[10\] LUTExp.v(5) " "Inferred latch for \"datat\[10\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[11\] LUTExp.v(5) " "Inferred latch for \"datat\[11\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[12\] LUTExp.v(5) " "Inferred latch for \"datat\[12\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[13\] LUTExp.v(5) " "Inferred latch for \"datat\[13\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[14\] LUTExp.v(5) " "Inferred latch for \"datat\[14\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "datat\[15\] LUTExp.v(5) " "Inferred latch for \"datat\[15\]\" at LUTExp.v(5)" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1683192276987 "|AW|AcceleratorWrappers:inst|Datapath:dp|Exponential:exp_eng|EngDatapath:dP|LUT:lut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2to1 AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Mux2to1:mux " "Elaborating entity \"Mux2to1\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Mux2to1:mux\"" {  } { { "engDatapath.v" "mux" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192276987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult " "Elaborating entity \"Multiplier\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\"" {  } { { "engDatapath.v" "mult" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Adder:add " "Elaborating entity \"Adder\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Adder:add\"" {  } { { "engDatapath.v" "add" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register18bit AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Register18bit:rres " "Elaborating entity \"Register18bit\" for hierarchy \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Register18bit:rres\"" {  } { { "engDatapath.v" "rres" { Text "C:/Users/DLDLab 6/Desktop/fuck/engDatapath.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller AcceleratorWrappers:inst\|Controller:cntrl " "Elaborating entity \"Controller\" for hierarchy \"AcceleratorWrappers:inst\|Controller:cntrl\"" {  } { { "accelerator&wrapper.v" "cntrl" { Text "C:/Users/DLDLab 6/Desktop/fuck/accelerator&wrapper.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277002 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(33) " "Verilog HDL Case Statement information at controller.v(33): all case item expressions in this case statement are onehot" {  } { { "controller.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/controller.v" 33 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1683192277002 "|AW|AcceleratorWrappers:inst|Controller:cntrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller.v(51) " "Verilog HDL assignment warning at controller.v(51): truncated value with size 32 to match size of target (2)" {  } { { "controller.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/controller.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1683192277002 "|AW|AcceleratorWrappers:inst|Controller:cntrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo0 fifo0:inst10 " "Elaborating entity \"fifo0\" for hierarchy \"fifo0:inst10\"" {  } { { "AW.bdf" "inst10" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 24 736 912 192 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo fifo0:inst10\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\"" {  } { { "fifo0.v" "scfifo_component" { Text "C:/Users/DLDLab 6/Desktop/fuck/fifo0.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fifo0:inst10\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"fifo0:inst10\|scfifo:scfifo_component\"" {  } { { "fifo0.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/fifo0.v" 79 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1683192277127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fifo0:inst10\|scfifo:scfifo_component " "Instantiated megafunction \"fifo0:inst10\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192277127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192277127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 4 " "Parameter \"lpm_numwords\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192277127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192277127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192277127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192277127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 2 " "Parameter \"lpm_widthu\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192277127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192277127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192277127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192277127 ""}  } { { "fifo0.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/fifo0.v" 79 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1683192277127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5b31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5b31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5b31 " "Found entity 1: scfifo_5b31" {  } { { "db/scfifo_5b31.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/scfifo_5b31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192277205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192277205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5b31 fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated " "Elaborating entity \"scfifo_5b31\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ch31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ch31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ch31 " "Found entity 1: a_dpfifo_ch31" {  } { { "db/a_dpfifo_ch31.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/a_dpfifo_ch31.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192277205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192277205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ch31 fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo " "Elaborating entity \"a_dpfifo_ch31\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\"" {  } { { "db/scfifo_5b31.tdf" "dpfifo" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/scfifo_5b31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_h4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_h4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_h4f " "Found entity 1: a_fefifo_h4f" {  } { { "db/a_fefifo_h4f.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/a_fefifo_h4f.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192277221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192277221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_h4f fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|a_fefifo_h4f:fifo_state " "Elaborating entity \"a_fefifo_h4f\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|a_fefifo_h4f:fifo_state\"" {  } { { "db/a_dpfifo_ch31.tdf" "fifo_state" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/a_dpfifo_ch31.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_nj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_nj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_nj7 " "Found entity 1: cntr_nj7" {  } { { "db/cntr_nj7.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/cntr_nj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192277283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192277283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_nj7 fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_nj7:count_usedw " "Elaborating entity \"cntr_nj7\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|a_fefifo_h4f:fifo_state\|cntr_nj7:count_usedw\"" {  } { { "db/a_fefifo_h4f.tdf" "count_usedw" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/a_fefifo_h4f.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5v01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5v01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5v01 " "Found entity 1: dpram_5v01" {  } { { "db/dpram_5v01.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/dpram_5v01.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192277361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192277361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5v01 fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|dpram_5v01:FIFOram " "Elaborating entity \"dpram_5v01\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|dpram_5v01:FIFOram\"" {  } { { "db/a_dpfifo_ch31.tdf" "FIFOram" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/a_dpfifo_ch31.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_muj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_muj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_muj1 " "Found entity 1: altsyncram_muj1" {  } { { "db/altsyncram_muj1.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/altsyncram_muj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192277439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192277439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_muj1 fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|dpram_5v01:FIFOram\|altsyncram_muj1:altsyncram2 " "Elaborating entity \"altsyncram_muj1\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|dpram_5v01:FIFOram\|altsyncram_muj1:altsyncram2\"" {  } { { "db/dpram_5v01.tdf" "altsyncram2" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/dpram_5v01.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bjb " "Found entity 1: cntr_bjb" {  } { { "db/cntr_bjb.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/cntr_bjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192277517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192277517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bjb fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|cntr_bjb:rd_ptr_count " "Elaborating entity \"cntr_bjb\" for hierarchy \"fifo0:inst10\|scfifo:scfifo_component\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|cntr_bjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_ch31.tdf" "rd_ptr_count" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/a_dpfifo_ch31.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnePulser OnePulser:inst2 " "Elaborating entity \"OnePulser\" for hierarchy \"OnePulser:inst2\"" {  } { { "AW.bdf" "inst2" { Schematic "C:/Users/DLDLab 6/Desktop/fuck/AW.bdf" { { 16 336 456 128 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1683192277517 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\|Mult0\"" {  } { { "multiplier.v" "Mult0" { Text "C:/Users/DLDLab 6/Desktop/fuck/multiplier.v" 3 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1683192278079 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1683192278079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\|lpm_mult:Mult0\"" {  } { { "multiplier.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/multiplier.v" 3 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1683192278141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\|lpm_mult:Mult0 " "Instantiated megafunction \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|Multiplier:mult\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192278141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192278141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192278141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192278141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192278141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192278141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192278141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192278141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1683192278141 ""}  } { { "multiplier.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/multiplier.v" 3 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1683192278141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1683192278219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1683192278219 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[12\] AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[12\]\" merged with LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1683192278625 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[8\] AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[0\] " "Duplicate LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[8\]\" merged with LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[0\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1683192278625 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[6\] AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[2\] " "Duplicate LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[6\]\" merged with LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[2\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1683192278625 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[11\] AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[3\] " "Duplicate LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[11\]\" merged with LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[3\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1683192278625 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[9\] AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[5\] " "Duplicate LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[9\]\" merged with LATCH primitive \"AcceleratorWrappers:inst\|Datapath:dp\|Exponential:exp_eng\|EngDatapath:dP\|LUT:lut\|datat\[5\]\"" {  } { { "LUTExp.v" "" { Text "C:/Users/DLDLab 6/Desktop/fuck/LUTExp.v" 5 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1683192278625 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1683192278625 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1683192278843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1683192279030 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1683192279030 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1683192279108 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1683192279108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "165 " "Implemented 165 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1683192279108 ""} { "Info" "ICUT_CUT_TM_RAMS" "21 " "Implemented 21 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1683192279108 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1683192279108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1683192279108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "363 " "Peak virtual memory: 363 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1683192279140 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 13:54:39 2023 " "Processing ended: Thu May 04 13:54:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1683192279140 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1683192279140 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1683192279140 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1683192279140 ""}
