[{"DBLP title": "Improving Energy Efficiency of Coarse-Grain Reconfigurable Arrays Through Modulo Schedule Compression/Decompression.", "DBLP authors": ["Hochan Lee", "Mansureh S. Moghaddam", "Dongkwan Suh", "Bernhard Egger"], "year": 2018, "MAG papers": [{"PaperId": 2789501424, "PaperTitle": "improving energy efficiency of coarse grain reconfigurable arrays through modulo schedule compression decompression", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"seoul national university": 3.0, "samsung": 1.0}}], "source": "ES"}, {"DBLP title": "SynchroTrace: Synchronization-Aware Architecture-Agnostic Traces for Lightweight Multicore Simulation of CMP and HPC Workloads.", "DBLP authors": ["Karthik Sangaiah", "Michael Lui", "Radhika Jagtap", "Stephan Diestelhorst", "Siddharth Nilakantan", "Ankit More", "Baris Taskin", "Mark Hempstead"], "year": 2018, "MAG papers": [{"PaperId": 2793449904, "PaperTitle": "synchrotrace synchronization aware architecture agnostic traces for lightweight multicore simulation of cmp and hpc workloads", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"tufts university": 1.0, "drexel university": 3.0, "nvidia": 1.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient and Scalable Graph Parallel Processing With Symbolic Execution.", "DBLP authors": ["Long Zheng", "Xiaofei Liao", "Hai Jin"], "year": 2018, "MAG papers": [{"PaperId": 2793508496, "PaperTitle": "efficient and scalable graph parallel processing with symbolic execution", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"huazhong university of science and technology": 3.0}}], "source": "ES"}, {"DBLP title": "DiagSim: Systematically Diagnosing Simulators for Healthy Simulations.", "DBLP authors": ["Jae-Eon Jo", "Gyu-hyeon Lee", "Hanhwi Jang", "Jaewon Lee", "Mohammadamin Ajdari", "Jangwoo Kim"], "year": 2018, "MAG papers": [{"PaperId": 2791289333, "PaperTitle": "diagsim systematically diagnosing simulators for healthy simulations", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"pohang university of science and technology": 4.0, "seoul national university": 2.0}}], "source": "ES"}, {"DBLP title": "A Case for a More Effective, Power-Efficient Turbo Boosting.", "DBLP authors": ["Sushant Kondguli", "Michael Huang"], "year": 2018, "MAG papers": [{"PaperId": 2791692693, "PaperTitle": "a case for a more effective power efficient turbo boosting", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of rochester": 2.0}}], "source": "ES"}, {"DBLP title": "Enabling SIMT Execution Model on Homogeneous Multi-Core System.", "DBLP authors": ["Kuan-Chung Chen", "Chung-Ho Chen"], "year": 2018, "MAG papers": [{"PaperId": 2794160862, "PaperTitle": "enabling simt execution model on homogeneous multi core system", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national cheng kung university": 2.0}}], "source": "ES"}, {"DBLP title": "SIMPO: A Scalable In-Memory Persistent Object Framework Using NVRAM for Reliable Big Data Computing.", "DBLP authors": ["Mingzhe Zhang", "King Tin Lam", "Xin Yao", "Cho-Li Wang"], "year": 2018, "MAG papers": [{"PaperId": 2790090124, "PaperTitle": "simpo a scalable in memory persistent object framework using nvram for reliable big data computing", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of hong kong": 4.0}}], "source": "ES"}, {"DBLP title": "Extending Moore's Law via Computationally Error-Tolerant Computing.", "DBLP authors": ["Bobin Deng", "Sriseshan Srikanth", "Eric R. Hein", "Thomas M. Conte", "Erik DeBenedictis", "Jeanine E. Cook", "Michael P. Frank"], "year": 2018, "MAG papers": [{"PaperId": 2792850741, "PaperTitle": "extending moore s law via computationally error tolerant computing", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"sandia national laboratories": 3.0, "georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Improving Parallelism in Hardware Transactional Memory.", "DBLP authors": ["Dave Dice", "Maurice Herlihy", "Alex Kogan"], "year": 2018, "MAG papers": [{"PaperId": 2792782933, "PaperTitle": "improving parallelism in hardware transactional memory", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brown university": 1.0, "oracle corporation": 2.0}}], "source": "ES"}, {"DBLP title": "Benzene: An Energy-Efficient Distributed Hybrid Cache Architecture for Manycore Systems.", "DBLP authors": ["Namhyung Kim", "Junwhan Ahn", "Kiyoung Choi", "Daniel S\u00e1nchez", "Donghoon Yoo", "Soojung Ryu"], "year": 2018, "MAG papers": [{"PaperId": 2790582756, "PaperTitle": "benzene an energy efficient distributed hybrid cache architecture for manycore systems", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"samsung": 2.0, "massachusetts institute of technology": 1.0, "seoul national university": 3.0}}], "source": "ES"}, {"DBLP title": "Performance Optimization of the HPCG Benchmark on the Sunway TaihuLight Supercomputer.", "DBLP authors": ["Yulong Ao", "Chao Yang", "Fangfang Liu", "Wanwang Yin", "Lijuan Jiang", "Qiao Sun"], "year": 2018, "MAG papers": [{"PaperId": 2794424798, "PaperTitle": "performance optimization of the hpcg benchmark on the sunway taihulight supercomputer", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"chinese academy of sciences": 5.0}}], "source": "ES"}, {"DBLP title": "Improving MLC PCM Performance through Relaxed Write and Read for Intermediate Resistance Levels.", "DBLP authors": ["Saeed Rashidi", "Majid Jalili", "Hamid Sarbazi-Azad"], "year": 2018, "MAG papers": [{"PaperId": 2792868738, "PaperTitle": "improving mlc pcm performance through relaxed write and read for intermediate resistance levels", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"sharif university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing Convolutional Neural Networks on the Sunway TaihuLight Supercomputer.", "DBLP authors": ["Wenlai Zhao", "Haohuan Fu", "Jiarui Fang", "Weijie Zheng", "Lin Gan", "Guangwen Yang"], "year": 2018, "MAG papers": [{"PaperId": 2790601347, "PaperTitle": "optimizing convolutional neural networks on the sunway taihulight supercomputer", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"tsinghua university": 6.0}}], "source": "ES"}, {"DBLP title": "Energy-Performance Considerations for Data Offloading to FPGA-Based Accelerators Over PCIe.", "DBLP authors": ["Dimitrios Mbakoyiannis", "Othon Tomoutzoglou", "George Kornaros"], "year": 2018, "MAG papers": [{"PaperId": 2789687162, "PaperTitle": "energy performance considerations for data offloading to fpga based accelerators over pcie", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"technological educational institute of crete": 3.0}}], "source": "ES"}, {"DBLP title": "GPU Performance vs. Thread-Level Parallelism: Scalability Analysis and a Novel Way to Improve TLP.", "DBLP authors": ["Zhen Lin", "Michael Mantor", "Huiyang Zhou"], "year": 2018, "MAG papers": [{"PaperId": 2791833900, "PaperTitle": "gpu performance vs thread level parallelism scalability analysis and a novel way to improve tlp", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"north carolina state university": 2.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Visual Program Manipulation in the Polyhedral Model.", "DBLP authors": ["Oleksandr Zinenko", "St\u00e9phane Huot", "C\u00e9dric Bastoul"], "year": 2018, "MAG papers": [{"PaperId": 2792716933, "PaperTitle": "visual program manipulation in the polyhedral model", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of strasbourg": 1.0, "french institute for research in computer science and automation": 1.0}}], "source": "ES"}, {"DBLP title": "ReveNAND: A Fast-Drift-Aware Resilient 3D NAND Flash Design.", "DBLP authors": ["Mustafa M. Shihab", "Jie Zhang", "Myoungsoo Jung", "Mahmut T. Kandemir"], "year": 2018, "MAG papers": [{"PaperId": 2800250775, "PaperTitle": "revenand a fast drift aware resilient 3d nand flash design", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of texas at dallas": 1.0, "yonsei university": 2.0, "pennsylvania state university": 1.0}}], "source": "ES"}, {"DBLP title": "Managing Heterogeneous Datacenters with Tokens.", "DBLP authors": ["Seyed Majid Zahedi", "Songchun Fan", "Benjamin C. Lee"], "year": 2018, "MAG papers": [{"PaperId": 2803251212, "PaperTitle": "managing heterogeneous datacenters with tokens", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"duke university": 3.0}}], "source": "ES"}, {"DBLP title": "Elastic Places: An Adaptive Resource Manager for Scalable and Portable Performance.", "DBLP authors": ["Miquel Peric\u00e0s"], "year": 2018, "MAG papers": [{"PaperId": 2801090658, "PaperTitle": "elastic places an adaptive resource manager for scalable and portable performance", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"chalmers university of technology": 1.0}}], "source": "ES"}, {"DBLP title": "Cross-Layer Memory Management to Improve DRAM Energy Efficiency.", "DBLP authors": ["Matthew Benjamin Olson", "Joseph T. Teague", "Divyani Rao", "Michael R. Jantz", "Kshitij A. Doshi", "Prasad A. Kulkarni"], "year": 2018, "MAG papers": [{"PaperId": 2802330870, "PaperTitle": "cross layer memory management to improve dram energy efficiency", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of kansas": 1.0, "intel": 1.0, "university of tennessee": 4.0}}], "source": "ES"}, {"DBLP title": "DarkCache: Energy-Performance Optimization of Tiled Multi-Cores by Adaptively Power-Gating LLC Banks.", "DBLP authors": ["Davide Zoni", "Luca Colombo", "William Fornaciari"], "year": 2018, "MAG papers": [{"PaperId": 2802133576, "PaperTitle": "darkcache energy performance optimization of tiled multi cores by adaptively power gating llc banks", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"polytechnic university of milan": 3.0}}], "source": "ES"}, {"DBLP title": "Predictable Thread Coarsening.", "DBLP authors": ["Nicolai Stawinoga", "Tony Field"], "year": 2018, "MAG papers": [{"PaperId": 2808709390, "PaperTitle": "predictable thread coarsening", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "NUMA-Caffe: NUMA-Aware Deep Learning Neural Networks.", "DBLP authors": ["Probir Roy", "Shuaiwen Leon Song", "Sriram Krishnamoorthy", "Abhinav Vishnu", "Dipanjan Sengupta", "Xu Liu"], "year": 2018, "MAG papers": [{"PaperId": 2808072032, "PaperTitle": "numa caffe numa aware deep learning neural networks", "Year": 2018, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"college of william mary": 5.0, "los angeles mission college": 1.0}}], "source": "ES"}, {"DBLP title": "DDRNoC: Dual Data-Rate Network-on-Chip.", "DBLP authors": ["Ahsen Ejaz", "Vassilios Papaefstathiou", "Ioannis Sourdis"], "year": 2018, "MAG papers": [{"PaperId": 2750938214, "PaperTitle": "ddrnoc dual data rate network on chip", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"chalmers university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Extreme-Scale High-Order WENO Simulations of 3-D Detonation Wave with 10 Million Cores.", "DBLP authors": ["Ying Cai", "Yulong Ao", "Chao Yang", "Wenjing Ma", "Haitao Zhao"], "year": 2018, "MAG papers": [{"PaperId": 2808318845, "PaperTitle": "extreme scale high order weno simulations of 3 d detonation wave with 10 million cores", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"chinese academy of sciences": 3.0, "peking university": 2.0}}], "source": "ES"}, {"DBLP title": "QuMan: Profile-based Improvement of Cluster Utilization.", "DBLP authors": ["Yannis Sfakianakis", "Christos Kozanitis", "Christos Kozyrakis", "Angelos Bilas"], "year": 2018, "MAG papers": [{"PaperId": 2889265917, "PaperTitle": "quman profile based improvement of cluster utilization", "Year": 2018, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"foundation for research technology hellas": 3.0, "stanford university": 1.0}}], "source": "ES"}, {"DBLP title": "LAPPS: Locality-Aware Productive Prefetching Support for PGAS.", "DBLP authors": ["Engin Kayraklioglu", "Michael P. Ferguson", "Tarek A. El-Ghazawi"], "year": 2018, "MAG papers": [{"PaperId": 2888871693, "PaperTitle": "lapps locality aware productive prefetching support for pgas", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"george washington university": 2.0, "cray": 1.0}}], "source": "ES"}, {"DBLP title": "BestSF: A Sparse Meta-Format for Optimizing SpMV on GPU.", "DBLP authors": ["Akrem Benatia", "Weixing Ji", "Yizhuo Wang", "Feng Shi"], "year": 2018, "MAG papers": [{"PaperId": 2891818448, "PaperTitle": "bestsf a sparse meta format for optimizing spmv on gpu", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"beijing institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "An Alternative TAGE-like Conditional Branch Predictor.", "DBLP authors": ["Pierre Michaud"], "year": 2018, "MAG papers": [{"PaperId": 2806279293, "PaperTitle": "an alternative tage like conditional branch predictor", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of rennes": 1.0}}], "source": "ES"}, {"DBLP title": "Low Complexity Multiply-Accumulate Units for Convolutional Neural Networks with Weight-Sharing.", "DBLP authors": ["James Garland", "David Gregg"], "year": 2018, "MAG papers": [{"PaperId": 2963287959, "PaperTitle": "low complexity multiply accumulate units for convolutional neural networks with weight sharing", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"trinity college": 2.0}}, {"PaperId": 2785320757, "PaperTitle": "low complexity multiply accumulate units for convolutional neural networks with weight sharing", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"trinity college": 2.0}}], "source": "ES"}, {"DBLP title": "CODA: Enabling Co-location of Computation and Data for Multiple GPU Systems.", "DBLP authors": ["Hyojong Kim", "Ramyad Hadidi", "Lifeng Nai", "Hyesoon Kim", "Nuwan Jayasena", "Yasuko Eckert", "Onur Kayiran", "Gabriel H. Loh"], "year": 2018, "MAG papers": [{"PaperId": 3098136731, "PaperTitle": "coda enabling co location of computation and data for multiple gpu systems", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"advanced micro devices": 4.0, "georgia institute of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Global Dead-Block Management for Task-Parallel Programs.", "DBLP authors": ["Madhavan Manivannan", "Miquel Peric\u00e0s", "Vassilis Papaefstathiou", "Per Stenstr\u00f6m"], "year": 2018, "MAG papers": [{"PaperId": 2892217358, "PaperTitle": "global dead block management for task parallel programs", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"chalmers university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "High-Performance Generalized Tensor Operations: A Compiler-Oriented Approach.", "DBLP authors": ["Roman Gareev", "Tobias Grosser", "Michael Kruse"], "year": 2018, "MAG papers": [{"PaperId": 2891477368, "PaperTitle": "high performance generalized tensor operations a compiler oriented approach", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"ecole normale superieure": 1.0, "eth zurich": 1.0, "ural federal university": 1.0}}], "source": "ES"}, {"DBLP title": "Cluster Programming using the OpenMP Accelerator Model.", "DBLP authors": ["Herv\u00e9 Yviquel", "Lauro Cruz", "Guido Araujo"], "year": 2018, "MAG papers": [{"PaperId": 2889187474, "PaperTitle": "cluster programming using the openmp accelerator model", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"state university of campinas": 3.0}}], "source": "ES"}, {"DBLP title": "Block Cooperation: Advancing Lifetime of Resistive Memories by Increasing Utilization of Error Correcting Codes.", "DBLP authors": ["Mohammad Khavari Tavana", "Amir Kavyan Ziabari", "David R. Kaeli"], "year": 2018, "MAG papers": [{"PaperId": 2889258022, "PaperTitle": "block cooperation advancing lifetime of resistive memories by increasing utilization of error correcting codes", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"northeastern university": 3.0}}], "source": "ES"}, {"DBLP title": "Layer-Centric Memory Reuse and Data Migration for Extreme-Scale Deep Learning on Many-Core Architectures.", "DBLP authors": ["Hai Jin", "Bo Liu", "Wenbin Jiang", "Yang Ma", "Xuanhua Shi", "Bingsheng He", "Shaofeng Zhao"], "year": 2018, "MAG papers": [{"PaperId": 2891993230, "PaperTitle": "layer centric memory reuse and data migration for extreme scale deep learning on many core architectures", "Year": 2018, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"huazhong university of science and technology": 6.0, "national university of singapore": 1.0}}], "source": "ES"}, {"DBLP title": "Software-Directed Techniques for Improved GPU Register File Utilization.", "DBLP authors": ["Dani Voitsechov", "Arslan Zulfiqar", "Mark Stephenson", "Mark Gebhart", "Stephen W. Keckler"], "year": 2018, "MAG papers": [{"PaperId": 2892817096, "PaperTitle": "software directed techniques for improved gpu register file utilization", "Year": 2018, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"nvidia": 4.0, "technion israel institute of technology": 1.0}}], "source": "ES"}, {"DBLP title": "On-GPU Thread-Data Remapping for Branch Divergence Reduction.", "DBLP authors": ["Huanxin Lin", "Cho-Li Wang", "Hongyuan Liu"], "year": 2018, "MAG papers": [{"PaperId": 2895519740, "PaperTitle": "on gpu thread data remapping for branch divergence reduction", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of hong kong": 3.0}}], "source": "ES"}]