<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>pmc_atom.h source code [linux-4.18.y/include/linux/platform_data/x86/pmc_atom.h] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.18.y/include/linux/platform_data/x86/pmc_atom.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>linux-4.18.y</a>/<a href='../../..'>include</a>/<a href='../..'>linux</a>/<a href='..'>platform_data</a>/<a href='./'>x86</a>/<a href='pmc_atom.h.html'>pmc_atom.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Intel Atom SOC Power Management Controller Header File</i></td></tr>
<tr><th id="3">3</th><td><i> * Copyright (c) 2014, Intel Corporation.</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="6">6</th><td><i> * under the terms and conditions of the GNU General Public License,</i></td></tr>
<tr><th id="7">7</th><td><i> * version 2, as published by the Free Software Foundation.</i></td></tr>
<tr><th id="8">8</th><td><i> *</i></td></tr>
<tr><th id="9">9</th><td><i> * This program is distributed in the hope it will be useful, but WITHOUT</i></td></tr>
<tr><th id="10">10</th><td><i> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</i></td></tr>
<tr><th id="11">11</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</i></td></tr>
<tr><th id="12">12</th><td><i> * more details.</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> */</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#<span data-ppcond="16">ifndef</span> <span class="macro" data-ref="_M/PMC_ATOM_H">PMC_ATOM_H</span></u></td></tr>
<tr><th id="17">17</th><td><u>#define <dfn class="macro" id="_M/PMC_ATOM_H" data-ref="_M/PMC_ATOM_H">PMC_ATOM_H</dfn></u></td></tr>
<tr><th id="18">18</th><td></td></tr>
<tr><th id="19">19</th><td><i>/* ValleyView Power Control Unit PCI Device ID */</i></td></tr>
<tr><th id="20">20</th><td><u>#define	<dfn class="macro" id="_M/PCI_DEVICE_ID_VLV_PMC" data-ref="_M/PCI_DEVICE_ID_VLV_PMC">PCI_DEVICE_ID_VLV_PMC</dfn>	0x0F1C</u></td></tr>
<tr><th id="21">21</th><td><i>/* CherryTrail Power Control Unit PCI Device ID */</i></td></tr>
<tr><th id="22">22</th><td><u>#define	<dfn class="macro" id="_M/PCI_DEVICE_ID_CHT_PMC" data-ref="_M/PCI_DEVICE_ID_CHT_PMC">PCI_DEVICE_ID_CHT_PMC</dfn>	0x229C</u></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><i>/* PMC Memory mapped IO registers */</i></td></tr>
<tr><th id="25">25</th><td><u>#define	<dfn class="macro" id="_M/PMC_BASE_ADDR_OFFSET" data-ref="_M/PMC_BASE_ADDR_OFFSET">PMC_BASE_ADDR_OFFSET</dfn>	0x44</u></td></tr>
<tr><th id="26">26</th><td><u>#define	<dfn class="macro" id="_M/PMC_BASE_ADDR_MASK" data-ref="_M/PMC_BASE_ADDR_MASK">PMC_BASE_ADDR_MASK</dfn>	0xFFFFFE00</u></td></tr>
<tr><th id="27">27</th><td><u>#define	<dfn class="macro" id="_M/PMC_MMIO_REG_LEN" data-ref="_M/PMC_MMIO_REG_LEN">PMC_MMIO_REG_LEN</dfn>	0x100</u></td></tr>
<tr><th id="28">28</th><td><u>#define	<dfn class="macro" id="_M/PMC_REG_BIT_WIDTH" data-ref="_M/PMC_REG_BIT_WIDTH">PMC_REG_BIT_WIDTH</dfn>	32</u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/* BIOS uses FUNC_DIS to disable specific function */</i></td></tr>
<tr><th id="31">31</th><td><u>#define	<dfn class="macro" id="_M/PMC_FUNC_DIS" data-ref="_M/PMC_FUNC_DIS">PMC_FUNC_DIS</dfn>		0x34</u></td></tr>
<tr><th id="32">32</th><td><u>#define	<dfn class="macro" id="_M/PMC_FUNC_DIS_2" data-ref="_M/PMC_FUNC_DIS_2">PMC_FUNC_DIS_2</dfn>		0x38</u></td></tr>
<tr><th id="33">33</th><td></td></tr>
<tr><th id="34">34</th><td><i>/* CHT specific bits in FUNC_DIS2 register */</i></td></tr>
<tr><th id="35">35</th><td><u>#define	<dfn class="macro" id="_M/BIT_FD_GMM" data-ref="_M/BIT_FD_GMM">BIT_FD_GMM</dfn>		BIT(3)</u></td></tr>
<tr><th id="36">36</th><td><u>#define	<dfn class="macro" id="_M/BIT_FD_ISH" data-ref="_M/BIT_FD_ISH">BIT_FD_ISH</dfn>		BIT(4)</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i>/* S0ix wake event control */</i></td></tr>
<tr><th id="39">39</th><td><u>#define	<dfn class="macro" id="_M/PMC_S0IX_WAKE_EN" data-ref="_M/PMC_S0IX_WAKE_EN">PMC_S0IX_WAKE_EN</dfn>	0x3C</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPC_CLOCK_RUN" data-ref="_M/BIT_LPC_CLOCK_RUN">BIT_LPC_CLOCK_RUN</dfn>		BIT(4)</u></td></tr>
<tr><th id="42">42</th><td><u>#define	<dfn class="macro" id="_M/BIT_SHARED_IRQ_GPSC" data-ref="_M/BIT_SHARED_IRQ_GPSC">BIT_SHARED_IRQ_GPSC</dfn>		BIT(5)</u></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/BIT_ORED_DEDICATED_IRQ_GPSS" data-ref="_M/BIT_ORED_DEDICATED_IRQ_GPSS">BIT_ORED_DEDICATED_IRQ_GPSS</dfn>	BIT(18)</u></td></tr>
<tr><th id="44">44</th><td><u>#define	<dfn class="macro" id="_M/BIT_ORED_DEDICATED_IRQ_GPSC" data-ref="_M/BIT_ORED_DEDICATED_IRQ_GPSC">BIT_ORED_DEDICATED_IRQ_GPSC</dfn>	BIT(19)</u></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/BIT_SHARED_IRQ_GPSS" data-ref="_M/BIT_SHARED_IRQ_GPSS">BIT_SHARED_IRQ_GPSS</dfn>		BIT(20)</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define	<dfn class="macro" id="_M/PMC_WAKE_EN_SETTING" data-ref="_M/PMC_WAKE_EN_SETTING">PMC_WAKE_EN_SETTING</dfn>	~(BIT_LPC_CLOCK_RUN | \</u></td></tr>
<tr><th id="48">48</th><td><u>				BIT_SHARED_IRQ_GPSC | \</u></td></tr>
<tr><th id="49">49</th><td><u>				BIT_ORED_DEDICATED_IRQ_GPSS | \</u></td></tr>
<tr><th id="50">50</th><td><u>				BIT_ORED_DEDICATED_IRQ_GPSC | \</u></td></tr>
<tr><th id="51">51</th><td><u>				BIT_SHARED_IRQ_GPSS)</u></td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><i>/* The timers accumulate time spent in sleep state */</i></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/PMC_S0IR_TMR" data-ref="_M/PMC_S0IR_TMR">PMC_S0IR_TMR</dfn>		0x80</u></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/PMC_S0I1_TMR" data-ref="_M/PMC_S0I1_TMR">PMC_S0I1_TMR</dfn>		0x84</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/PMC_S0I2_TMR" data-ref="_M/PMC_S0I2_TMR">PMC_S0I2_TMR</dfn>		0x88</u></td></tr>
<tr><th id="57">57</th><td><u>#define	<dfn class="macro" id="_M/PMC_S0I3_TMR" data-ref="_M/PMC_S0I3_TMR">PMC_S0I3_TMR</dfn>		0x8C</u></td></tr>
<tr><th id="58">58</th><td><u>#define	<dfn class="macro" id="_M/PMC_S0_TMR" data-ref="_M/PMC_S0_TMR">PMC_S0_TMR</dfn>		0x90</u></td></tr>
<tr><th id="59">59</th><td><i>/* Sleep state counter is in units of of 32us */</i></td></tr>
<tr><th id="60">60</th><td><u>#define	<dfn class="macro" id="_M/PMC_TMR_SHIFT" data-ref="_M/PMC_TMR_SHIFT">PMC_TMR_SHIFT</dfn>		5</u></td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td><i>/* Power status of power islands */</i></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS" data-ref="_M/PMC_PSS">PMC_PSS</dfn>			0x98</u></td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_GBE" data-ref="_M/PMC_PSS_BIT_GBE">PMC_PSS_BIT_GBE</dfn>			BIT(0)</u></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_SATA" data-ref="_M/PMC_PSS_BIT_SATA">PMC_PSS_BIT_SATA</dfn>		BIT(1)</u></td></tr>
<tr><th id="67">67</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_HDA" data-ref="_M/PMC_PSS_BIT_HDA">PMC_PSS_BIT_HDA</dfn>			BIT(2)</u></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_SEC" data-ref="_M/PMC_PSS_BIT_SEC">PMC_PSS_BIT_SEC</dfn>			BIT(3)</u></td></tr>
<tr><th id="69">69</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_PCIE" data-ref="_M/PMC_PSS_BIT_PCIE">PMC_PSS_BIT_PCIE</dfn>		BIT(4)</u></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_LPSS" data-ref="_M/PMC_PSS_BIT_LPSS">PMC_PSS_BIT_LPSS</dfn>		BIT(5)</u></td></tr>
<tr><th id="71">71</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_LPE" data-ref="_M/PMC_PSS_BIT_LPE">PMC_PSS_BIT_LPE</dfn>			BIT(6)</u></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_DFX" data-ref="_M/PMC_PSS_BIT_DFX">PMC_PSS_BIT_DFX</dfn>			BIT(7)</u></td></tr>
<tr><th id="73">73</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_USH_CTRL" data-ref="_M/PMC_PSS_BIT_USH_CTRL">PMC_PSS_BIT_USH_CTRL</dfn>		BIT(8)</u></td></tr>
<tr><th id="74">74</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_USH_SUS" data-ref="_M/PMC_PSS_BIT_USH_SUS">PMC_PSS_BIT_USH_SUS</dfn>		BIT(9)</u></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_USH_VCCS" data-ref="_M/PMC_PSS_BIT_USH_VCCS">PMC_PSS_BIT_USH_VCCS</dfn>		BIT(10)</u></td></tr>
<tr><th id="76">76</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_USH_VCCA" data-ref="_M/PMC_PSS_BIT_USH_VCCA">PMC_PSS_BIT_USH_VCCA</dfn>		BIT(11)</u></td></tr>
<tr><th id="77">77</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_OTG_CTRL" data-ref="_M/PMC_PSS_BIT_OTG_CTRL">PMC_PSS_BIT_OTG_CTRL</dfn>		BIT(12)</u></td></tr>
<tr><th id="78">78</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_OTG_VCCS" data-ref="_M/PMC_PSS_BIT_OTG_VCCS">PMC_PSS_BIT_OTG_VCCS</dfn>		BIT(13)</u></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_OTG_VCCA_CLK" data-ref="_M/PMC_PSS_BIT_OTG_VCCA_CLK">PMC_PSS_BIT_OTG_VCCA_CLK</dfn>	BIT(14)</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_OTG_VCCA" data-ref="_M/PMC_PSS_BIT_OTG_VCCA">PMC_PSS_BIT_OTG_VCCA</dfn>		BIT(15)</u></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_USB" data-ref="_M/PMC_PSS_BIT_USB">PMC_PSS_BIT_USB</dfn>			BIT(16)</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/PMC_PSS_BIT_USB_SUS" data-ref="_M/PMC_PSS_BIT_USB_SUS">PMC_PSS_BIT_USB_SUS</dfn>		BIT(17)</u></td></tr>
<tr><th id="83">83</th><td></td></tr>
<tr><th id="84">84</th><td><i>/* CHT specific bits in PSS register */</i></td></tr>
<tr><th id="85">85</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_UFS" data-ref="_M/PMC_PSS_BIT_CHT_UFS">PMC_PSS_BIT_CHT_UFS</dfn>		BIT(7)</u></td></tr>
<tr><th id="86">86</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_UXD" data-ref="_M/PMC_PSS_BIT_CHT_UXD">PMC_PSS_BIT_CHT_UXD</dfn>		BIT(11)</u></td></tr>
<tr><th id="87">87</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_UXD_FD" data-ref="_M/PMC_PSS_BIT_CHT_UXD_FD">PMC_PSS_BIT_CHT_UXD_FD</dfn>		BIT(12)</u></td></tr>
<tr><th id="88">88</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_UX_ENG" data-ref="_M/PMC_PSS_BIT_CHT_UX_ENG">PMC_PSS_BIT_CHT_UX_ENG</dfn>		BIT(15)</u></td></tr>
<tr><th id="89">89</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_USB_SUS" data-ref="_M/PMC_PSS_BIT_CHT_USB_SUS">PMC_PSS_BIT_CHT_USB_SUS</dfn>		BIT(16)</u></td></tr>
<tr><th id="90">90</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_GMM" data-ref="_M/PMC_PSS_BIT_CHT_GMM">PMC_PSS_BIT_CHT_GMM</dfn>		BIT(17)</u></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_ISH" data-ref="_M/PMC_PSS_BIT_CHT_ISH">PMC_PSS_BIT_CHT_ISH</dfn>		BIT(18)</u></td></tr>
<tr><th id="92">92</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_DFX_MASTER" data-ref="_M/PMC_PSS_BIT_CHT_DFX_MASTER">PMC_PSS_BIT_CHT_DFX_MASTER</dfn>	BIT(26)</u></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_DFX_CLUSTER1" data-ref="_M/PMC_PSS_BIT_CHT_DFX_CLUSTER1">PMC_PSS_BIT_CHT_DFX_CLUSTER1</dfn>	BIT(27)</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_DFX_CLUSTER2" data-ref="_M/PMC_PSS_BIT_CHT_DFX_CLUSTER2">PMC_PSS_BIT_CHT_DFX_CLUSTER2</dfn>	BIT(28)</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_DFX_CLUSTER3" data-ref="_M/PMC_PSS_BIT_CHT_DFX_CLUSTER3">PMC_PSS_BIT_CHT_DFX_CLUSTER3</dfn>	BIT(29)</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_DFX_CLUSTER4" data-ref="_M/PMC_PSS_BIT_CHT_DFX_CLUSTER4">PMC_PSS_BIT_CHT_DFX_CLUSTER4</dfn>	BIT(30)</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/PMC_PSS_BIT_CHT_DFX_CLUSTER5" data-ref="_M/PMC_PSS_BIT_CHT_DFX_CLUSTER5">PMC_PSS_BIT_CHT_DFX_CLUSTER5</dfn>	BIT(31)</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/* These registers reflect D3 status of functions */</i></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/PMC_D3_STS_0" data-ref="_M/PMC_D3_STS_0">PMC_D3_STS_0</dfn>		0xA0</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS1_F0_DMA" data-ref="_M/BIT_LPSS1_F0_DMA">BIT_LPSS1_F0_DMA</dfn>	BIT(0)</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS1_F1_PWM1" data-ref="_M/BIT_LPSS1_F1_PWM1">BIT_LPSS1_F1_PWM1</dfn>	BIT(1)</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS1_F2_PWM2" data-ref="_M/BIT_LPSS1_F2_PWM2">BIT_LPSS1_F2_PWM2</dfn>	BIT(2)</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS1_F3_HSUART1" data-ref="_M/BIT_LPSS1_F3_HSUART1">BIT_LPSS1_F3_HSUART1</dfn>	BIT(3)</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS1_F4_HSUART2" data-ref="_M/BIT_LPSS1_F4_HSUART2">BIT_LPSS1_F4_HSUART2</dfn>	BIT(4)</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS1_F5_SPI" data-ref="_M/BIT_LPSS1_F5_SPI">BIT_LPSS1_F5_SPI</dfn>	BIT(5)</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS1_F6_XXX" data-ref="_M/BIT_LPSS1_F6_XXX">BIT_LPSS1_F6_XXX</dfn>	BIT(6)</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS1_F7_XXX" data-ref="_M/BIT_LPSS1_F7_XXX">BIT_LPSS1_F7_XXX</dfn>	BIT(7)</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/BIT_SCC_EMMC" data-ref="_M/BIT_SCC_EMMC">BIT_SCC_EMMC</dfn>		BIT(8)</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/BIT_SCC_SDIO" data-ref="_M/BIT_SCC_SDIO">BIT_SCC_SDIO</dfn>		BIT(9)</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/BIT_SCC_SDCARD" data-ref="_M/BIT_SCC_SDCARD">BIT_SCC_SDCARD</dfn>		BIT(10)</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/BIT_SCC_MIPI" data-ref="_M/BIT_SCC_MIPI">BIT_SCC_MIPI</dfn>		BIT(11)</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/BIT_HDA" data-ref="_M/BIT_HDA">BIT_HDA</dfn>			BIT(12)</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPE" data-ref="_M/BIT_LPE">BIT_LPE</dfn>			BIT(13)</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/BIT_OTG" data-ref="_M/BIT_OTG">BIT_OTG</dfn>			BIT(14)</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/BIT_USH" data-ref="_M/BIT_USH">BIT_USH</dfn>			BIT(15)</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/BIT_GBE" data-ref="_M/BIT_GBE">BIT_GBE</dfn>			BIT(16)</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/BIT_SATA" data-ref="_M/BIT_SATA">BIT_SATA</dfn>		BIT(17)</u></td></tr>
<tr><th id="120">120</th><td><u>#define	<dfn class="macro" id="_M/BIT_USB_EHCI" data-ref="_M/BIT_USB_EHCI">BIT_USB_EHCI</dfn>		BIT(18)</u></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/BIT_SEC" data-ref="_M/BIT_SEC">BIT_SEC</dfn>			BIT(19)</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/BIT_PCIE_PORT0" data-ref="_M/BIT_PCIE_PORT0">BIT_PCIE_PORT0</dfn>		BIT(20)</u></td></tr>
<tr><th id="123">123</th><td><u>#define	<dfn class="macro" id="_M/BIT_PCIE_PORT1" data-ref="_M/BIT_PCIE_PORT1">BIT_PCIE_PORT1</dfn>		BIT(21)</u></td></tr>
<tr><th id="124">124</th><td><u>#define	<dfn class="macro" id="_M/BIT_PCIE_PORT2" data-ref="_M/BIT_PCIE_PORT2">BIT_PCIE_PORT2</dfn>		BIT(22)</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/BIT_PCIE_PORT3" data-ref="_M/BIT_PCIE_PORT3">BIT_PCIE_PORT3</dfn>		BIT(23)</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS2_F0_DMA" data-ref="_M/BIT_LPSS2_F0_DMA">BIT_LPSS2_F0_DMA</dfn>	BIT(24)</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS2_F1_I2C1" data-ref="_M/BIT_LPSS2_F1_I2C1">BIT_LPSS2_F1_I2C1</dfn>	BIT(25)</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS2_F2_I2C2" data-ref="_M/BIT_LPSS2_F2_I2C2">BIT_LPSS2_F2_I2C2</dfn>	BIT(26)</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS2_F3_I2C3" data-ref="_M/BIT_LPSS2_F3_I2C3">BIT_LPSS2_F3_I2C3</dfn>	BIT(27)</u></td></tr>
<tr><th id="130">130</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS2_F4_I2C4" data-ref="_M/BIT_LPSS2_F4_I2C4">BIT_LPSS2_F4_I2C4</dfn>	BIT(28)</u></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS2_F5_I2C5" data-ref="_M/BIT_LPSS2_F5_I2C5">BIT_LPSS2_F5_I2C5</dfn>	BIT(29)</u></td></tr>
<tr><th id="132">132</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS2_F6_I2C6" data-ref="_M/BIT_LPSS2_F6_I2C6">BIT_LPSS2_F6_I2C6</dfn>	BIT(30)</u></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/BIT_LPSS2_F7_I2C7" data-ref="_M/BIT_LPSS2_F7_I2C7">BIT_LPSS2_F7_I2C7</dfn>	BIT(31)</u></td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td><u>#define	<dfn class="macro" id="_M/PMC_D3_STS_1" data-ref="_M/PMC_D3_STS_1">PMC_D3_STS_1</dfn>		0xA4</u></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/BIT_SMB" data-ref="_M/BIT_SMB">BIT_SMB</dfn>			BIT(0)</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/BIT_OTG_SS_PHY" data-ref="_M/BIT_OTG_SS_PHY">BIT_OTG_SS_PHY</dfn>		BIT(1)</u></td></tr>
<tr><th id="138">138</th><td><u>#define	<dfn class="macro" id="_M/BIT_USH_SS_PHY" data-ref="_M/BIT_USH_SS_PHY">BIT_USH_SS_PHY</dfn>		BIT(2)</u></td></tr>
<tr><th id="139">139</th><td><u>#define	<dfn class="macro" id="_M/BIT_DFX" data-ref="_M/BIT_DFX">BIT_DFX</dfn>			BIT(3)</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>/* CHT specific bits in PMC_D3_STS_1 register */</i></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/BIT_STS_GMM" data-ref="_M/BIT_STS_GMM">BIT_STS_GMM</dfn>		BIT(1)</u></td></tr>
<tr><th id="143">143</th><td><u>#define	<dfn class="macro" id="_M/BIT_STS_ISH" data-ref="_M/BIT_STS_ISH">BIT_STS_ISH</dfn>		BIT(2)</u></td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><i>/* PMC I/O Registers */</i></td></tr>
<tr><th id="146">146</th><td><u>#define	<dfn class="macro" id="_M/ACPI_BASE_ADDR_OFFSET" data-ref="_M/ACPI_BASE_ADDR_OFFSET">ACPI_BASE_ADDR_OFFSET</dfn>	0x40</u></td></tr>
<tr><th id="147">147</th><td><u>#define	<dfn class="macro" id="_M/ACPI_BASE_ADDR_MASK" data-ref="_M/ACPI_BASE_ADDR_MASK">ACPI_BASE_ADDR_MASK</dfn>	0xFFFFFE00</u></td></tr>
<tr><th id="148">148</th><td><u>#define	<dfn class="macro" id="_M/ACPI_MMIO_REG_LEN" data-ref="_M/ACPI_MMIO_REG_LEN">ACPI_MMIO_REG_LEN</dfn>	0x100</u></td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><u>#define	<dfn class="macro" id="_M/PM1_CNT" data-ref="_M/PM1_CNT">PM1_CNT</dfn>			0x4</u></td></tr>
<tr><th id="151">151</th><td><u>#define	<dfn class="macro" id="_M/SLEEP_TYPE_MASK" data-ref="_M/SLEEP_TYPE_MASK">SLEEP_TYPE_MASK</dfn>		0xFFFFECFF</u></td></tr>
<tr><th id="152">152</th><td><u>#define	<dfn class="macro" id="_M/SLEEP_TYPE_S5" data-ref="_M/SLEEP_TYPE_S5">SLEEP_TYPE_S5</dfn>		0x1C00</u></td></tr>
<tr><th id="153">153</th><td><u>#define	<dfn class="macro" id="_M/SLEEP_ENABLE" data-ref="_M/SLEEP_ENABLE">SLEEP_ENABLE</dfn>		0x2000</u></td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td><b>extern</b> <em>int</em> <dfn class="decl fn" id="pmc_atom_read" title='pmc_atom_read' data-ref="pmc_atom_read">pmc_atom_read</dfn>(<em>int</em> <dfn class="local col1 decl" id="1offset" title='offset' data-type='int' data-ref="1offset">offset</dfn>, <a class="typedef" href="../../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> *<dfn class="local col2 decl" id="2value" title='value' data-type='u32 *' data-ref="2value">value</dfn>);</td></tr>
<tr><th id="156">156</th><td><b>extern</b> <em>int</em> <dfn class="decl fn" id="pmc_atom_write" title='pmc_atom_write' data-ref="pmc_atom_write">pmc_atom_write</dfn>(<em>int</em> <dfn class="local col3 decl" id="3offset" title='offset' data-type='int' data-ref="3offset">offset</dfn>, <a class="typedef" href="../../../asm-generic/int-ll64.h.html#u32" title='u32' data-type='__u32' data-ref="u32">u32</a> <dfn class="local col4 decl" id="4value" title='value' data-type='u32' data-ref="4value">value</dfn>);</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td><u>#<span data-ppcond="16">endif</span> /* PMC_ATOM_H */</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../../../drivers/acpi/acpi_lpss.c.html'>linux-4.18.y/drivers/acpi/acpi_lpss.c</a><br/>Generated on <em>2018-Oct-01</em> from project linux-4.18.y revision <em>linux-4.18.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
