{"vcs1":{"timestamp_begin":1729254877.763710520, "rt":1.94, "ut":0.26, "st":0.22}}
{"vcselab":{"timestamp_begin":1729254879.782137586, "rt":0.95, "ut":0.17, "st":0.05}}
{"link":{"timestamp_begin":1729254880.813757290, "rt":0.36, "ut":0.21, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1729254877.121093810}
{"VCS_COMP_START_TIME": 1729254877.121093810}
{"VCS_COMP_END_TIME": 1729254882.334818592}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 329924}}
{"stitch_vcselab": {"peak_mem": 215124}}
