{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1517923063449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1517923063449 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 06 22:17:43 2018 " "Processing started: Tue Feb 06 22:17:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1517923063449 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1517923063449 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off riscv -c riscv_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1517923063450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1517923063910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1517923063911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 rv32i_core " "Found entity 1: rv32i_core" {  } { { "../src/rtl/rv32i_core.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rv32i_core.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517923075473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517923075473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v 0 0 " "Found 0 design units, including 0 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/sim_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517923075475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/ip/onchipram/onchipram.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/ip/onchipram/onchipram.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnChipRAM " "Found entity 1: OnChipRAM" {  } { { "../ip/OnChipRAM/OnChipRAM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517923075479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517923075479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/ip/coderom/coderom.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/ip/coderom/coderom.v" { { "Info" "ISGN_ENTITY_NAME" "1 CodeROM " "Found entity 1: CodeROM" {  } { { "../ip/CodeROM/CodeROM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517923075482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517923075482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v 2 2 " "Found 2 design units, including 2 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_ctrl " "Found entity 1: seg7_ctrl" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517923075485 ""} { "Info" "ISGN_ENTITY_NAME" "2 digit_dec " "Found entity 2: digit_dec" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517923075485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517923075485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_wrap " "Found entity 1: rom_wrap" {  } { { "../src/rtl/rom_wrap.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517923075487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517923075487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_top " "Found entity 1: riscv_top" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517923075490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517923075490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file /cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wrap " "Found entity 1: ram_wrap" {  } { { "../src/rtl/ram_wrap.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517923075493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517923075493 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "riscv_top " "Elaborating entity \"riscv_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1517923075559 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_core_p_reset riscv_top.v(34) " "Verilog HDL or VHDL warning at riscv_top.v(34): object \"_core_p_reset\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075560 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_core_m_clock riscv_top.v(35) " "Verilog HDL or VHDL warning at riscv_top.v(35): object \"_core_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075560 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_rom_p_reset riscv_top.v(38) " "Verilog HDL or VHDL warning at riscv_top.v(38): object \"_rom_p_reset\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075560 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_rom_m_clock riscv_top.v(39) " "Verilog HDL or VHDL warning at riscv_top.v(39): object \"_rom_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075561 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ram_p_reset riscv_top.v(45) " "Verilog HDL or VHDL warning at riscv_top.v(45): object \"_ram_p_reset\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075561 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_ram_m_clock riscv_top.v(46) " "Verilog HDL or VHDL warning at riscv_top.v(46): object \"_ram_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 46 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075561 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_segc_p_reset riscv_top.v(54) " "Verilog HDL or VHDL warning at riscv_top.v(54): object \"_segc_p_reset\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075561 "|riscv_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_segc_m_clock riscv_top.v(55) " "Verilog HDL or VHDL warning at riscv_top.v(55): object \"_segc_m_clock\" assigned a value but never read" {  } { { "../src/rtl/riscv_top.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 55 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075561 "|riscv_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_ctrl seg7_ctrl:segc " "Elaborating entity \"seg7_ctrl\" for hierarchy \"seg7_ctrl:segc\"" {  } { { "../src/rtl/riscv_top.v" "segc" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075581 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_p_reset seg7_ctrl.v(28) " "Verilog HDL or VHDL warning at seg7_ctrl.v(28): object \"_dec_p_reset\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075581 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_m_clock seg7_ctrl.v(29) " "Verilog HDL or VHDL warning at seg7_ctrl.v(29): object \"_dec_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075581 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_5_p_reset seg7_ctrl.v(32) " "Verilog HDL or VHDL warning at seg7_ctrl.v(32): object \"_dec_5_p_reset\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075581 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_5_m_clock seg7_ctrl.v(33) " "Verilog HDL or VHDL warning at seg7_ctrl.v(33): object \"_dec_5_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075581 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_4_p_reset seg7_ctrl.v(36) " "Verilog HDL or VHDL warning at seg7_ctrl.v(36): object \"_dec_4_p_reset\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075582 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_4_m_clock seg7_ctrl.v(37) " "Verilog HDL or VHDL warning at seg7_ctrl.v(37): object \"_dec_4_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075582 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_3_p_reset seg7_ctrl.v(40) " "Verilog HDL or VHDL warning at seg7_ctrl.v(40): object \"_dec_3_p_reset\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075582 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_3_m_clock seg7_ctrl.v(41) " "Verilog HDL or VHDL warning at seg7_ctrl.v(41): object \"_dec_3_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 41 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075582 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_2_p_reset seg7_ctrl.v(44) " "Verilog HDL or VHDL warning at seg7_ctrl.v(44): object \"_dec_2_p_reset\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075582 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_2_m_clock seg7_ctrl.v(45) " "Verilog HDL or VHDL warning at seg7_ctrl.v(45): object \"_dec_2_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075582 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_1_p_reset seg7_ctrl.v(48) " "Verilog HDL or VHDL warning at seg7_ctrl.v(48): object \"_dec_1_p_reset\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075582 "|riscv_top|seg7_ctrl:segc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "_dec_1_m_clock seg7_ctrl.v(49) " "Verilog HDL or VHDL warning at seg7_ctrl.v(49): object \"_dec_1_m_clock\" assigned a value but never read" {  } { { "../src/rtl/seg7_ctrl.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1517923075582 "|riscv_top|seg7_ctrl:segc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digit_dec seg7_ctrl:segc\|digit_dec:dec " "Elaborating entity \"digit_dec\" for hierarchy \"seg7_ctrl:segc\|digit_dec:dec\"" {  } { { "../src/rtl/seg7_ctrl.v" "dec" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/seg7_ctrl.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wrap ram_wrap:ram " "Elaborating entity \"ram_wrap\" for hierarchy \"ram_wrap:ram\"" {  } { { "../src/rtl/riscv_top.v" "ram" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnChipRAM ram_wrap:ram\|OnChipRAM:ram " "Elaborating entity \"OnChipRAM\" for hierarchy \"ram_wrap:ram\|OnChipRAM:ram\"" {  } { { "../src/rtl/ram_wrap.v" "ram" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/ram_wrap.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component\"" {  } { { "../ip/OnChipRAM/OnChipRAM.v" "altsyncram_component" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component\"" {  } { { "../ip/OnChipRAM/OnChipRAM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075675 ""}  } { { "../ip/OnChipRAM/OnChipRAM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/OnChipRAM/OnChipRAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1517923075675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f5g1 " "Found entity 1: altsyncram_f5g1" {  } { { "db/altsyncram_f5g1.tdf" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/prj/db/altsyncram_f5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517923075743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517923075743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f5g1 ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component\|altsyncram_f5g1:auto_generated " "Elaborating entity \"altsyncram_f5g1\" for hierarchy \"ram_wrap:ram\|OnChipRAM:ram\|altsyncram:altsyncram_component\|altsyncram_f5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_wrap rom_wrap:rom " "Elaborating entity \"rom_wrap\" for hierarchy \"rom_wrap:rom\"" {  } { { "../src/rtl/riscv_top.v" "rom" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeROM rom_wrap:rom\|CodeROM:rom " "Elaborating entity \"CodeROM\" for hierarchy \"rom_wrap:rom\|CodeROM:rom\"" {  } { { "../src/rtl/rom_wrap.v" "rom" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/rom_wrap.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\"" {  } { { "../ip/CodeROM/CodeROM.v" "altsyncram_component" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\"" {  } { { "../ip/CodeROM/CodeROM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1517923075780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ip/CodeROM/riscv_top.mif " "Parameter \"init_file\" = \"../ip/CodeROM/riscv_top.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075781 ""}  } { { "../ip/CodeROM/CodeROM.v" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/ip/CodeROM/CodeROM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1517923075781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fta1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fta1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fta1 " "Found entity 1: altsyncram_fta1" {  } { { "db/altsyncram_fta1.tdf" "" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/prj/db/altsyncram_fta1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1517923075845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1517923075845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fta1 rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\|altsyncram_fta1:auto_generated " "Elaborating entity \"altsyncram_fta1\" for hierarchy \"rom_wrap:rom\|CodeROM:rom\|altsyncram:altsyncram_component\|altsyncram_fta1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rv32i_core rv32i_core:core " "Elaborating entity \"rv32i_core\" for hierarchy \"rv32i_core:core\"" {  } { { "../src/rtl/riscv_top.v" "core" { Text "E:/cygwin64/home/tatsu/work/repo/riscv/src/rtl/riscv_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1517923075859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "722 " "Peak virtual memory: 722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1517923079753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 06 22:17:59 2018 " "Processing ended: Tue Feb 06 22:17:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1517923079753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1517923079753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1517923079753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1517923079753 ""}
