{
    "design_name": "bsg_shift_reg",
    "filelist": [
        "basejump_stl/bsg_dataflow/bsg_shift_reg.v"
    ],
    "run_config": [
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with small size at a clock period (in num of FO4) = 30",
            "design_size": "small",
            "name": "bsg_shift_reg_small_clk_30_FO4",
            "parameters": [
                "stages_p=10",
                "width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "40",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with small size at a clock period (in num of FO4) = 40",
            "design_size": "small",
            "name": "bsg_shift_reg_small_clk_40_FO4",
            "parameters": [
                "stages_p=10",
                "width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "50",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with small size at a clock period (in num of FO4) = 50",
            "design_size": "small",
            "name": "bsg_shift_reg_small_clk_50_FO4",
            "parameters": [
                "stages_p=10",
                "width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "60",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with small size at a clock period (in num of FO4) = 60",
            "design_size": "small",
            "name": "bsg_shift_reg_small_clk_60_FO4",
            "parameters": [
                "stages_p=10",
                "width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "70",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with small size at a clock period (in num of FO4) = 70",
            "design_size": "small",
            "name": "bsg_shift_reg_small_clk_70_FO4",
            "parameters": [
                "stages_p=10",
                "width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "80",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with small size at a clock period (in num of FO4) = 80",
            "design_size": "small",
            "name": "bsg_shift_reg_small_clk_80_FO4",
            "parameters": [
                "stages_p=10",
                "width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "90",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with small size at a clock period (in num of FO4) = 90",
            "design_size": "small",
            "name": "bsg_shift_reg_small_clk_90_FO4",
            "parameters": [
                "stages_p=10",
                "width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "100",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with small size at a clock period (in num of FO4) = 100",
            "design_size": "small",
            "name": "bsg_shift_reg_small_clk_100_FO4",
            "parameters": [
                "stages_p=10",
                "width_p=16"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with large size at a clock period (in num of FO4) = 30",
            "design_size": "large",
            "name": "bsg_shift_reg_large_clk_30_FO4",
            "parameters": [
                "stages_p=100",
                "width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "40",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with large size at a clock period (in num of FO4) = 40",
            "design_size": "large",
            "name": "bsg_shift_reg_large_clk_40_FO4",
            "parameters": [
                "stages_p=100",
                "width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "50",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with large size at a clock period (in num of FO4) = 50",
            "design_size": "large",
            "name": "bsg_shift_reg_large_clk_50_FO4",
            "parameters": [
                "stages_p=100",
                "width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "60",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with large size at a clock period (in num of FO4) = 60",
            "design_size": "large",
            "name": "bsg_shift_reg_large_clk_60_FO4",
            "parameters": [
                "stages_p=100",
                "width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "70",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with large size at a clock period (in num of FO4) = 70",
            "design_size": "large",
            "name": "bsg_shift_reg_large_clk_70_FO4",
            "parameters": [
                "stages_p=100",
                "width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "80",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with large size at a clock period (in num of FO4) = 80",
            "design_size": "large",
            "name": "bsg_shift_reg_large_clk_80_FO4",
            "parameters": [
                "stages_p=100",
                "width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "90",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with large size at a clock period (in num of FO4) = 90",
            "design_size": "large",
            "name": "bsg_shift_reg_large_clk_90_FO4",
            "parameters": [
                "stages_p=100",
                "width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "100",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with large size at a clock period (in num of FO4) = 100",
            "design_size": "large",
            "name": "bsg_shift_reg_large_clk_100_FO4",
            "parameters": [
                "stages_p=100",
                "width_p=64"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with very_large size at a clock period (in num of FO4) = 30",
            "design_size": "very_large",
            "name": "bsg_shift_reg_very_large_clk_30_FO4",
            "parameters": [
                "stages_p=200",
                "width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "40",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with very_large size at a clock period (in num of FO4) = 40",
            "design_size": "very_large",
            "name": "bsg_shift_reg_very_large_clk_40_FO4",
            "parameters": [
                "stages_p=200",
                "width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "50",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with very_large size at a clock period (in num of FO4) = 50",
            "design_size": "very_large",
            "name": "bsg_shift_reg_very_large_clk_50_FO4",
            "parameters": [
                "stages_p=200",
                "width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "60",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with very_large size at a clock period (in num of FO4) = 60",
            "design_size": "very_large",
            "name": "bsg_shift_reg_very_large_clk_60_FO4",
            "parameters": [
                "stages_p=200",
                "width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "70",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with very_large size at a clock period (in num of FO4) = 70",
            "design_size": "very_large",
            "name": "bsg_shift_reg_very_large_clk_70_FO4",
            "parameters": [
                "stages_p=200",
                "width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "80",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with very_large size at a clock period (in num of FO4) = 80",
            "design_size": "very_large",
            "name": "bsg_shift_reg_very_large_clk_80_FO4",
            "parameters": [
                "stages_p=200",
                "width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "90",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with very_large size at a clock period (in num of FO4) = 90",
            "design_size": "very_large",
            "name": "bsg_shift_reg_very_large_clk_90_FO4",
            "parameters": [
                "stages_p=200",
                "width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "100",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with very_large size at a clock period (in num of FO4) = 100",
            "design_size": "very_large",
            "name": "bsg_shift_reg_very_large_clk_100_FO4",
            "parameters": [
                "stages_p=200",
                "width_p=128"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "30",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with medium size at a clock period (in num of FO4) = 30",
            "design_size": "medium",
            "name": "bsg_shift_reg_medium_clk_30_FO4",
            "parameters": [
                "stages_p=50",
                "width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "40",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with medium size at a clock period (in num of FO4) = 40",
            "design_size": "medium",
            "name": "bsg_shift_reg_medium_clk_40_FO4",
            "parameters": [
                "stages_p=50",
                "width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "50",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with medium size at a clock period (in num of FO4) = 50",
            "design_size": "medium",
            "name": "bsg_shift_reg_medium_clk_50_FO4",
            "parameters": [
                "stages_p=50",
                "width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "60",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with medium size at a clock period (in num of FO4) = 60",
            "design_size": "medium",
            "name": "bsg_shift_reg_medium_clk_60_FO4",
            "parameters": [
                "stages_p=50",
                "width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "70",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with medium size at a clock period (in num of FO4) = 70",
            "design_size": "medium",
            "name": "bsg_shift_reg_medium_clk_70_FO4",
            "parameters": [
                "stages_p=50",
                "width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "80",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with medium size at a clock period (in num of FO4) = 80",
            "design_size": "medium",
            "name": "bsg_shift_reg_medium_clk_80_FO4",
            "parameters": [
                "stages_p=50",
                "width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "90",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with medium size at a clock period (in num of FO4) = 90",
            "design_size": "medium",
            "name": "bsg_shift_reg_medium_clk_90_FO4",
            "parameters": [
                "stages_p=50",
                "width_p=32"
            ]
        },
        {
            "constraints": [
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "input"
                },
                {
                    "clock": "clk",
                    "delay": "0",
                    "port": "all",
                    "type": "output"
                },
                {
                    "name": "clk",
                    "period_in_num_of_FO4": "100",
                    "port": "clk",
                    "type": "clock",
                    "uncertainty": "0"
                }
            ],
            "description": "implements a shift register of fixed latency with medium size at a clock period (in num of FO4) = 100",
            "design_size": "medium",
            "name": "bsg_shift_reg_medium_clk_100_FO4",
            "parameters": [
                "stages_p=50",
                "width_p=32"
            ]
        }
    ],
    "include_path": [
        "basejump_stl/bsg_misc/"
    ]
}