0.6
2019.1
May 24 2019
15:06:07
C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/memory/CSR_4x32Reg/CSR_4x32Reg_withWDogCtrl/CSR_4x32Reg_WithWDogCtrl.vhd,1631138002,vhdl,,,,csr_4x32reg_withwdogctrl,,,,,,,,
C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/memory/CSR_4x32Reg/CSR_4x32Reg_withWDogCtrl/testbench/CSR_4x32Reg_withWDogCtrl_TB.vhd,1631128838,vhdl,,,,csr_4x32reg_withwdogctrl_tb,,,,,,,,
C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/pkgAndComponents/arrayPackage.vhd,1631110823,vhdl,C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/memory/CSR_4x32Reg/CSR_4x32Reg_withWDogCtrl/CSR_4x32Reg_WithWDogCtrl.vhd;C:/top/f7/vicilab/sample_projects/applications/DSPProcFolders/DSPProc_S21/DSPProc/memory/CSR_4x32Reg/CSR_4x32Reg_withWDogCtrl/testbench/CSR_4x32Reg_withWDogCtrl_TB.vhd,,,arraypackage,,,,,,,,
