<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="LAB1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name=".prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name=".stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name=".xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="adder5_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="addsub.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="addsub.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="addsub.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="addsub_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fulladd_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/tb_adder5_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/tb_adder5_synthesis.v"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="tb_adder5.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="tb_adder5.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="tb_adder5.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="tb_adder5.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_adder5.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="tb_adder5.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="tb_adder5.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="tb_adder5.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_adder5_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_adder5_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="tb_adder5_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="tb_adder5_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_addsub_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_addsub_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb_addsub_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_addsub_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_fulladd_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb_fulladd_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1609710955" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="5438683702708918982" xil_pn:start_ts="1609710955">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609709937" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1609709937">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609723660" xil_pn:in_ck="2083153598844715423" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1609723660">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder5.v"/>
      <outfile xil_pn:name="addsub.v"/>
      <outfile xil_pn:name="fulladd.v"/>
      <outfile xil_pn:name="tb_adder5.v"/>
      <outfile xil_pn:name="tb_addsub.v"/>
      <outfile xil_pn:name="tb_fulladd.v"/>
    </transform>
    <transform xil_pn:end_ts="1609722339" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-664341104900464193" xil_pn:start_ts="1609722339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609722339" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-9178192743070383523" xil_pn:start_ts="1609722339">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609709938" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="4191723425833967271" xil_pn:start_ts="1609709938">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609723661" xil_pn:in_ck="2083153598844715423" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1609723661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="adder5.v"/>
      <outfile xil_pn:name="addsub.v"/>
      <outfile xil_pn:name="fulladd.v"/>
      <outfile xil_pn:name="tb_adder5.v"/>
      <outfile xil_pn:name="tb_addsub.v"/>
      <outfile xil_pn:name="tb_fulladd.v"/>
    </transform>
    <transform xil_pn:end_ts="1609723662" xil_pn:in_ck="2083153598844715423" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7473531518638167475" xil_pn:start_ts="1609723661">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_addsub_beh.prj"/>
      <outfile xil_pn:name="tb_addsub_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1609723662" xil_pn:in_ck="-9004502422979242864" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3257587049896502064" xil_pn:start_ts="1609723662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb_addsub_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1609721627" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1609721627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609721627" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6230818959879682623" xil_pn:start_ts="1609721627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609721627" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="4191723425833967271" xil_pn:start_ts="1609721627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609721627" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1609721627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609721627" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-6443683791574676319" xil_pn:start_ts="1609721627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609721627" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1609721627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609721627" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5252259335923170703" xil_pn:start_ts="1609721627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609721633" xil_pn:in_ck="-2977949584540010029" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-7496450639619257468" xil_pn:start_ts="1609721627">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="tb_adder5.lso"/>
      <outfile xil_pn:name="tb_adder5.ngc"/>
      <outfile xil_pn:name="tb_adder5.ngr"/>
      <outfile xil_pn:name="tb_adder5.prj"/>
      <outfile xil_pn:name="tb_adder5.stx"/>
      <outfile xil_pn:name="tb_adder5.syr"/>
      <outfile xil_pn:name="tb_adder5.xst"/>
      <outfile xil_pn:name="tb_adder5_stx_beh.prj"/>
      <outfile xil_pn:name="tb_adder5_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1609721633" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119187571351105076" xil_pn:start_ts="1609721633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1609721634" xil_pn:in_ck="-4335727682656020464" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="2427900228168811678" xil_pn:start_ts="1609721633">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/tb_adder5_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/tb_adder5_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
