/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT1_PC6
.set Rx_1__0__PORT, 1
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT1_AG
.set Rx_1__AMUX, CYREG_PRT1_AMUX
.set Rx_1__BIE, CYREG_PRT1_BIE
.set Rx_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Rx_1__BYP, CYREG_PRT1_BYP
.set Rx_1__CTL, CYREG_PRT1_CTL
.set Rx_1__DM0, CYREG_PRT1_DM0
.set Rx_1__DM1, CYREG_PRT1_DM1
.set Rx_1__DM2, CYREG_PRT1_DM2
.set Rx_1__DR, CYREG_PRT1_DR
.set Rx_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Rx_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Rx_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 1
.set Rx_1__PRT, CYREG_PRT1_PRT
.set Rx_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Rx_1__PS, CYREG_PRT1_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SLW, CYREG_PRT1_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT1_PC7
.set Tx_1__0__PORT, 1
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT1_AG
.set Tx_1__AMUX, CYREG_PRT1_AMUX
.set Tx_1__BIE, CYREG_PRT1_BIE
.set Tx_1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Tx_1__BYP, CYREG_PRT1_BYP
.set Tx_1__CTL, CYREG_PRT1_CTL
.set Tx_1__DM0, CYREG_PRT1_DM0
.set Tx_1__DM1, CYREG_PRT1_DM1
.set Tx_1__DM2, CYREG_PRT1_DM2
.set Tx_1__DR, CYREG_PRT1_DR
.set Tx_1__INP_DIS, CYREG_PRT1_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Tx_1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Tx_1__LCD_EN, CYREG_PRT1_LCD_EN
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 1
.set Tx_1__PRT, CYREG_PRT1_PRT
.set Tx_1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Tx_1__PS, CYREG_PRT1_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SLW, CYREG_PRT1_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_BUART_sRX_RxSts__2__MASK, 0x04
.set UART_BUART_sRX_RxSts__2__POS, 2
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x3C
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB06_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB06_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB06_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB06_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB06_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB06_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB05_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB05_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB05_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB05_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB05_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB05_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x02
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x04
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x04
.set UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RXInternalInterrupt__INTC_MASK, 0x08
.set UART_RXInternalInterrupt__INTC_NUMBER, 3
.set UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_TXInternalInterrupt__INTC_MASK, 0x10
.set UART_TXInternalInterrupt__INTC_NUMBER, 4
.set UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DIP_0 */
.set DIP_0__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set DIP_0__0__MASK, 0x01
.set DIP_0__0__PC, CYREG_PRT3_PC0
.set DIP_0__0__PORT, 3
.set DIP_0__0__SHIFT, 0
.set DIP_0__AG, CYREG_PRT3_AG
.set DIP_0__AMUX, CYREG_PRT3_AMUX
.set DIP_0__BIE, CYREG_PRT3_BIE
.set DIP_0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DIP_0__BYP, CYREG_PRT3_BYP
.set DIP_0__CTL, CYREG_PRT3_CTL
.set DIP_0__DM0, CYREG_PRT3_DM0
.set DIP_0__DM1, CYREG_PRT3_DM1
.set DIP_0__DM2, CYREG_PRT3_DM2
.set DIP_0__DR, CYREG_PRT3_DR
.set DIP_0__INP_DIS, CYREG_PRT3_INP_DIS
.set DIP_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DIP_0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DIP_0__LCD_EN, CYREG_PRT3_LCD_EN
.set DIP_0__MASK, 0x01
.set DIP_0__PORT, 3
.set DIP_0__PRT, CYREG_PRT3_PRT
.set DIP_0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DIP_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DIP_0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DIP_0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DIP_0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DIP_0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DIP_0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DIP_0__PS, CYREG_PRT3_PS
.set DIP_0__SHIFT, 0
.set DIP_0__SLW, CYREG_PRT3_SLW

/* DIP_1 */
.set DIP_1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set DIP_1__0__MASK, 0x02
.set DIP_1__0__PC, CYREG_PRT3_PC1
.set DIP_1__0__PORT, 3
.set DIP_1__0__SHIFT, 1
.set DIP_1__AG, CYREG_PRT3_AG
.set DIP_1__AMUX, CYREG_PRT3_AMUX
.set DIP_1__BIE, CYREG_PRT3_BIE
.set DIP_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DIP_1__BYP, CYREG_PRT3_BYP
.set DIP_1__CTL, CYREG_PRT3_CTL
.set DIP_1__DM0, CYREG_PRT3_DM0
.set DIP_1__DM1, CYREG_PRT3_DM1
.set DIP_1__DM2, CYREG_PRT3_DM2
.set DIP_1__DR, CYREG_PRT3_DR
.set DIP_1__INP_DIS, CYREG_PRT3_INP_DIS
.set DIP_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DIP_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DIP_1__LCD_EN, CYREG_PRT3_LCD_EN
.set DIP_1__MASK, 0x02
.set DIP_1__PORT, 3
.set DIP_1__PRT, CYREG_PRT3_PRT
.set DIP_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DIP_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DIP_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DIP_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DIP_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DIP_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DIP_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DIP_1__PS, CYREG_PRT3_PS
.set DIP_1__SHIFT, 1
.set DIP_1__SLW, CYREG_PRT3_SLW

/* DIP_2 */
.set DIP_2__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set DIP_2__0__MASK, 0x04
.set DIP_2__0__PC, CYREG_PRT3_PC2
.set DIP_2__0__PORT, 3
.set DIP_2__0__SHIFT, 2
.set DIP_2__AG, CYREG_PRT3_AG
.set DIP_2__AMUX, CYREG_PRT3_AMUX
.set DIP_2__BIE, CYREG_PRT3_BIE
.set DIP_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DIP_2__BYP, CYREG_PRT3_BYP
.set DIP_2__CTL, CYREG_PRT3_CTL
.set DIP_2__DM0, CYREG_PRT3_DM0
.set DIP_2__DM1, CYREG_PRT3_DM1
.set DIP_2__DM2, CYREG_PRT3_DM2
.set DIP_2__DR, CYREG_PRT3_DR
.set DIP_2__INP_DIS, CYREG_PRT3_INP_DIS
.set DIP_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DIP_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DIP_2__LCD_EN, CYREG_PRT3_LCD_EN
.set DIP_2__MASK, 0x04
.set DIP_2__PORT, 3
.set DIP_2__PRT, CYREG_PRT3_PRT
.set DIP_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DIP_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DIP_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DIP_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DIP_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DIP_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DIP_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DIP_2__PS, CYREG_PRT3_PS
.set DIP_2__SHIFT, 2
.set DIP_2__SLW, CYREG_PRT3_SLW

/* DIP_3 */
.set DIP_3__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set DIP_3__0__MASK, 0x08
.set DIP_3__0__PC, CYREG_PRT3_PC3
.set DIP_3__0__PORT, 3
.set DIP_3__0__SHIFT, 3
.set DIP_3__AG, CYREG_PRT3_AG
.set DIP_3__AMUX, CYREG_PRT3_AMUX
.set DIP_3__BIE, CYREG_PRT3_BIE
.set DIP_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set DIP_3__BYP, CYREG_PRT3_BYP
.set DIP_3__CTL, CYREG_PRT3_CTL
.set DIP_3__DM0, CYREG_PRT3_DM0
.set DIP_3__DM1, CYREG_PRT3_DM1
.set DIP_3__DM2, CYREG_PRT3_DM2
.set DIP_3__DR, CYREG_PRT3_DR
.set DIP_3__INP_DIS, CYREG_PRT3_INP_DIS
.set DIP_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set DIP_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set DIP_3__LCD_EN, CYREG_PRT3_LCD_EN
.set DIP_3__MASK, 0x08
.set DIP_3__PORT, 3
.set DIP_3__PRT, CYREG_PRT3_PRT
.set DIP_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set DIP_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set DIP_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set DIP_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set DIP_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set DIP_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set DIP_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set DIP_3__PS, CYREG_PRT3_PS
.set DIP_3__SHIFT, 3
.set DIP_3__SLW, CYREG_PRT3_SLW

/* PWM_L */
.set PWM_L_CCW__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set PWM_L_CCW__0__MASK, 0x08
.set PWM_L_CCW__0__PC, CYREG_PRT0_PC3
.set PWM_L_CCW__0__PORT, 0
.set PWM_L_CCW__0__SHIFT, 3
.set PWM_L_CCW__AG, CYREG_PRT0_AG
.set PWM_L_CCW__AMUX, CYREG_PRT0_AMUX
.set PWM_L_CCW__BIE, CYREG_PRT0_BIE
.set PWM_L_CCW__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PWM_L_CCW__BYP, CYREG_PRT0_BYP
.set PWM_L_CCW__CTL, CYREG_PRT0_CTL
.set PWM_L_CCW__DM0, CYREG_PRT0_DM0
.set PWM_L_CCW__DM1, CYREG_PRT0_DM1
.set PWM_L_CCW__DM2, CYREG_PRT0_DM2
.set PWM_L_CCW__DR, CYREG_PRT0_DR
.set PWM_L_CCW__INP_DIS, CYREG_PRT0_INP_DIS
.set PWM_L_CCW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PWM_L_CCW__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PWM_L_CCW__LCD_EN, CYREG_PRT0_LCD_EN
.set PWM_L_CCW__MASK, 0x08
.set PWM_L_CCW__PORT, 0
.set PWM_L_CCW__PRT, CYREG_PRT0_PRT
.set PWM_L_CCW__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PWM_L_CCW__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PWM_L_CCW__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PWM_L_CCW__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PWM_L_CCW__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PWM_L_CCW__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PWM_L_CCW__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PWM_L_CCW__PS, CYREG_PRT0_PS
.set PWM_L_CCW__SHIFT, 3
.set PWM_L_CCW__SLW, CYREG_PRT0_SLW
.set PWM_L_CW__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set PWM_L_CW__0__MASK, 0x04
.set PWM_L_CW__0__PC, CYREG_PRT0_PC2
.set PWM_L_CW__0__PORT, 0
.set PWM_L_CW__0__SHIFT, 2
.set PWM_L_CW__AG, CYREG_PRT0_AG
.set PWM_L_CW__AMUX, CYREG_PRT0_AMUX
.set PWM_L_CW__BIE, CYREG_PRT0_BIE
.set PWM_L_CW__BIT_MASK, CYREG_PRT0_BIT_MASK
.set PWM_L_CW__BYP, CYREG_PRT0_BYP
.set PWM_L_CW__CTL, CYREG_PRT0_CTL
.set PWM_L_CW__DM0, CYREG_PRT0_DM0
.set PWM_L_CW__DM1, CYREG_PRT0_DM1
.set PWM_L_CW__DM2, CYREG_PRT0_DM2
.set PWM_L_CW__DR, CYREG_PRT0_DR
.set PWM_L_CW__INP_DIS, CYREG_PRT0_INP_DIS
.set PWM_L_CW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set PWM_L_CW__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set PWM_L_CW__LCD_EN, CYREG_PRT0_LCD_EN
.set PWM_L_CW__MASK, 0x04
.set PWM_L_CW__PORT, 0
.set PWM_L_CW__PRT, CYREG_PRT0_PRT
.set PWM_L_CW__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set PWM_L_CW__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set PWM_L_CW__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set PWM_L_CW__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set PWM_L_CW__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set PWM_L_CW__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set PWM_L_CW__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set PWM_L_CW__PS, CYREG_PRT0_PS
.set PWM_L_CW__SHIFT, 2
.set PWM_L_CW__SLW, CYREG_PRT0_SLW
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set PWM_L_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_L_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_L_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_L_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set PWM_L_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set PWM_L_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB09_A0
.set PWM_L_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB09_A1
.set PWM_L_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set PWM_L_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB09_D0
.set PWM_L_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB09_D1
.set PWM_L_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set PWM_L_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set PWM_L_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB09_F0
.set PWM_L_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB09_F1
.set PWM_L_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set PWM_L_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* PWM_R */
.set PWM_R_CCW__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set PWM_R_CCW__0__MASK, 0x04
.set PWM_R_CCW__0__PC, CYREG_PRT12_PC2
.set PWM_R_CCW__0__PORT, 12
.set PWM_R_CCW__0__SHIFT, 2
.set PWM_R_CCW__AG, CYREG_PRT12_AG
.set PWM_R_CCW__BIE, CYREG_PRT12_BIE
.set PWM_R_CCW__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PWM_R_CCW__BYP, CYREG_PRT12_BYP
.set PWM_R_CCW__DM0, CYREG_PRT12_DM0
.set PWM_R_CCW__DM1, CYREG_PRT12_DM1
.set PWM_R_CCW__DM2, CYREG_PRT12_DM2
.set PWM_R_CCW__DR, CYREG_PRT12_DR
.set PWM_R_CCW__INP_DIS, CYREG_PRT12_INP_DIS
.set PWM_R_CCW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PWM_R_CCW__MASK, 0x04
.set PWM_R_CCW__PORT, 12
.set PWM_R_CCW__PRT, CYREG_PRT12_PRT
.set PWM_R_CCW__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PWM_R_CCW__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PWM_R_CCW__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PWM_R_CCW__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PWM_R_CCW__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PWM_R_CCW__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PWM_R_CCW__PS, CYREG_PRT12_PS
.set PWM_R_CCW__SHIFT, 2
.set PWM_R_CCW__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PWM_R_CCW__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PWM_R_CCW__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PWM_R_CCW__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PWM_R_CCW__SLW, CYREG_PRT12_SLW
.set PWM_R_CW__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set PWM_R_CW__0__MASK, 0x08
.set PWM_R_CW__0__PC, CYREG_PRT12_PC3
.set PWM_R_CW__0__PORT, 12
.set PWM_R_CW__0__SHIFT, 3
.set PWM_R_CW__AG, CYREG_PRT12_AG
.set PWM_R_CW__BIE, CYREG_PRT12_BIE
.set PWM_R_CW__BIT_MASK, CYREG_PRT12_BIT_MASK
.set PWM_R_CW__BYP, CYREG_PRT12_BYP
.set PWM_R_CW__DM0, CYREG_PRT12_DM0
.set PWM_R_CW__DM1, CYREG_PRT12_DM1
.set PWM_R_CW__DM2, CYREG_PRT12_DM2
.set PWM_R_CW__DR, CYREG_PRT12_DR
.set PWM_R_CW__INP_DIS, CYREG_PRT12_INP_DIS
.set PWM_R_CW__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set PWM_R_CW__MASK, 0x08
.set PWM_R_CW__PORT, 12
.set PWM_R_CW__PRT, CYREG_PRT12_PRT
.set PWM_R_CW__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set PWM_R_CW__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set PWM_R_CW__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set PWM_R_CW__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set PWM_R_CW__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set PWM_R_CW__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set PWM_R_CW__PS, CYREG_PRT12_PS
.set PWM_R_CW__SHIFT, 3
.set PWM_R_CW__SIO_CFG, CYREG_PRT12_SIO_CFG
.set PWM_R_CW__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set PWM_R_CW__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set PWM_R_CW__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set PWM_R_CW__SLW, CYREG_PRT12_SLW
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set PWM_R_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_R_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set PWM_R_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set PWM_R_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set PWM_R_PWMUDB_sP8_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set PWM_R_PWMUDB_sP8_pwmdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set PWM_R_PWMUDB_sP8_pwmdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set PWM_R_PWMUDB_sP8_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set PWM_R_PWMUDB_sP8_pwmdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set PWM_R_PWMUDB_sP8_pwmdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set PWM_R_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set PWM_R_PWMUDB_sP8_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set PWM_R_PWMUDB_sP8_pwmdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set PWM_R_PWMUDB_sP8_pwmdp_u0__F1_REG, CYREG_B1_UDB04_F1

/* rx_isr */
.set rx_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set rx_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set rx_isr__INTC_MASK, 0x20
.set rx_isr__INTC_NUMBER, 5
.set rx_isr__INTC_PRIOR_NUM, 7
.set rx_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set rx_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set rx_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* tx_isr */
.set tx_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set tx_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set tx_isr__INTC_MASK, 0x40
.set tx_isr__INTC_NUMBER, 6
.set tx_isr__INTC_PRIOR_NUM, 7
.set tx_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set tx_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set tx_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x00
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x01
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x01

/* ENC_L_ISR */
.set ENC_L_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ENC_L_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ENC_L_ISR__INTC_MASK, 0x1000
.set ENC_L_ISR__INTC_NUMBER, 12
.set ENC_L_ISR__INTC_PRIOR_NUM, 7
.set ENC_L_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set ENC_L_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ENC_L_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ENC_R_ISR */
.set ENC_R_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ENC_R_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ENC_R_ISR__INTC_MASK, 0x04
.set ENC_R_ISR__INTC_NUMBER, 2
.set ENC_R_ISR__INTC_PRIOR_NUM, 7
.set ENC_R_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ENC_R_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ENC_R_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Encoder_L */
.set Encoder_L__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Encoder_L__0__MASK, 0x01
.set Encoder_L__0__PC, CYREG_IO_PC_PRT15_PC0
.set Encoder_L__0__PORT, 15
.set Encoder_L__0__SHIFT, 0
.set Encoder_L__AG, CYREG_PRT15_AG
.set Encoder_L__AMUX, CYREG_PRT15_AMUX
.set Encoder_L__BIE, CYREG_PRT15_BIE
.set Encoder_L__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Encoder_L__BYP, CYREG_PRT15_BYP
.set Encoder_L__CTL, CYREG_PRT15_CTL
.set Encoder_L__DM0, CYREG_PRT15_DM0
.set Encoder_L__DM1, CYREG_PRT15_DM1
.set Encoder_L__DM2, CYREG_PRT15_DM2
.set Encoder_L__DR, CYREG_PRT15_DR
.set Encoder_L__INP_DIS, CYREG_PRT15_INP_DIS
.set Encoder_L__INTSTAT, CYREG_PICU15_INTSTAT
.set Encoder_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Encoder_L__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Encoder_L__LCD_EN, CYREG_PRT15_LCD_EN
.set Encoder_L__MASK, 0x01
.set Encoder_L__PORT, 15
.set Encoder_L__PRT, CYREG_PRT15_PRT
.set Encoder_L__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Encoder_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Encoder_L__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Encoder_L__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Encoder_L__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Encoder_L__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Encoder_L__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Encoder_L__PS, CYREG_PRT15_PS
.set Encoder_L__SHIFT, 0
.set Encoder_L__SLW, CYREG_PRT15_SLW
.set Encoder_L__SNAP, CYREG_PICU_15_SNAP_15

/* Encoder_R */
.set Encoder_R__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Encoder_R__0__MASK, 0x80
.set Encoder_R__0__PC, CYREG_PRT12_PC7
.set Encoder_R__0__PORT, 12
.set Encoder_R__0__SHIFT, 7
.set Encoder_R__AG, CYREG_PRT12_AG
.set Encoder_R__BIE, CYREG_PRT12_BIE
.set Encoder_R__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Encoder_R__BYP, CYREG_PRT12_BYP
.set Encoder_R__DM0, CYREG_PRT12_DM0
.set Encoder_R__DM1, CYREG_PRT12_DM1
.set Encoder_R__DM2, CYREG_PRT12_DM2
.set Encoder_R__DR, CYREG_PRT12_DR
.set Encoder_R__INP_DIS, CYREG_PRT12_INP_DIS
.set Encoder_R__INTSTAT, CYREG_PICU12_INTSTAT
.set Encoder_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Encoder_R__MASK, 0x80
.set Encoder_R__PORT, 12
.set Encoder_R__PRT, CYREG_PRT12_PRT
.set Encoder_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Encoder_R__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Encoder_R__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Encoder_R__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Encoder_R__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Encoder_R__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Encoder_R__PS, CYREG_PRT12_PS
.set Encoder_R__SHIFT, 7
.set Encoder_R__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Encoder_R__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Encoder_R__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Encoder_R__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Encoder_R__SLW, CYREG_PRT12_SLW
.set Encoder_R__SNAP, CYREG_PICU12_SNAP

/* PWM_RESET */
.set PWM_RESET_Sync_ctrl_reg__0__MASK, 0x01
.set PWM_RESET_Sync_ctrl_reg__0__POS, 0
.set PWM_RESET_Sync_ctrl_reg__1__MASK, 0x02
.set PWM_RESET_Sync_ctrl_reg__1__POS, 1
.set PWM_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set PWM_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set PWM_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set PWM_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set PWM_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set PWM_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set PWM_RESET_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB07_CTL
.set PWM_RESET_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_RESET_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB07_CTL
.set PWM_RESET_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set PWM_RESET_Sync_ctrl_reg__MASK, 0x03
.set PWM_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set PWM_RESET_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB07_MSK

/* ROBOT_ID_REG */
.set ROBOT_ID_REG_sts_sts_reg__0__MASK, 0x01
.set ROBOT_ID_REG_sts_sts_reg__0__POS, 0
.set ROBOT_ID_REG_sts_sts_reg__1__MASK, 0x02
.set ROBOT_ID_REG_sts_sts_reg__1__POS, 1
.set ROBOT_ID_REG_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ROBOT_ID_REG_sts_sts_reg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set ROBOT_ID_REG_sts_sts_reg__2__MASK, 0x04
.set ROBOT_ID_REG_sts_sts_reg__2__POS, 2
.set ROBOT_ID_REG_sts_sts_reg__3__MASK, 0x08
.set ROBOT_ID_REG_sts_sts_reg__3__POS, 3
.set ROBOT_ID_REG_sts_sts_reg__MASK, 0x0F
.set ROBOT_ID_REG_sts_sts_reg__MASK_REG, CYREG_B1_UDB05_MSK
.set ROBOT_ID_REG_sts_sts_reg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ROBOT_ID_REG_sts_sts_reg__STATUS_REG, CYREG_B1_UDB05_ST

/* Encoder_L_Timer */
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB07_MSK
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set Encoder_L_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB07_ST
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB07_08_CTL
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB07_08_CTL
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB07_08_MSK
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB07_08_MSK
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__2__MASK, 0x04
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__2__POS, 2
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__3__MASK, 0x08
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__3__POS, 3
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK, 0x10
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS, 4
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB07_CTL
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB07_CTL
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB07_ST_CTL
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x9C
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Encoder_L_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB07_MSK
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB07_F1
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL
.set Encoder_L_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB07_MSK_ACTL

/* Encoder_R_Timer */
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB05_MSK
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB05_ST_CTL
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB05_ST_CTL
.set Encoder_R_Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB05_ST
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__2__MASK, 0x04
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__2__POS, 2
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__3__MASK, 0x08
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__3__POS, 3
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK, 0x10
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS, 4
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x9C
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Encoder_R_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Encoder_R_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL

/* ENCODER_L_OVF_ISR */
.set ENCODER_L_OVF_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ENCODER_L_OVF_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ENCODER_L_OVF_ISR__INTC_MASK, 0x01
.set ENCODER_L_OVF_ISR__INTC_NUMBER, 0
.set ENCODER_L_OVF_ISR__INTC_PRIOR_NUM, 7
.set ENCODER_L_OVF_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set ENCODER_L_OVF_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ENCODER_L_OVF_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ENCODER_R_OVF_ISR */
.set ENCODER_R_OVF_ISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ENCODER_R_OVF_ISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ENCODER_R_OVF_ISR__INTC_MASK, 0x02
.set ENCODER_R_OVF_ISR__INTC_NUMBER, 1
.set ENCODER_R_OVF_ISR__INTC_PRIOR_NUM, 7
.set ENCODER_R_OVF_ISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ENCODER_R_OVF_ISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ENCODER_R_OVF_ISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ENCODER_TMR_RESET */
.set ENCODER_TMR_RESET_Sync_ctrl_reg__0__MASK, 0x01
.set ENCODER_TMR_RESET_Sync_ctrl_reg__0__POS, 0
.set ENCODER_TMR_RESET_Sync_ctrl_reg__1__MASK, 0x02
.set ENCODER_TMR_RESET_Sync_ctrl_reg__1__POS, 1
.set ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set ENCODER_TMR_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set ENCODER_TMR_RESET_Sync_ctrl_reg__CONTROL_REG, CYREG_B1_UDB06_CTL
.set ENCODER_TMR_RESET_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set ENCODER_TMR_RESET_Sync_ctrl_reg__COUNT_REG, CYREG_B1_UDB06_CTL
.set ENCODER_TMR_RESET_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set ENCODER_TMR_RESET_Sync_ctrl_reg__MASK, 0x03
.set ENCODER_TMR_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set ENCODER_TMR_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set ENCODER_TMR_RESET_Sync_ctrl_reg__PERIOD_REG, CYREG_B1_UDB06_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000007F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
