Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/i272655/Dokumenty/SoundMixer/mixer.qsys --block-symbol-file --output-directory=/home/i272655/Dokumenty/SoundMixer/mixer --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading SoundMixer/mixer.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 17.1]
Progress: Parameterizing module audio_0
Progress: Adding audio_amplifier_0 [audio_amplifier 1.0]
Progress: Parameterizing module audio_amplifier_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 17.1]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 17.1]
Progress: Parameterizing module master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/i272655/Dokumenty/SoundMixer/mixer.qsys --synthesis=VERILOG --output-directory=/home/i272655/Dokumenty/SoundMixer/mixer/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading SoundMixer/mixer.qsys
Progress: Reading input file
Progress: Adding audio_0 [altera_up_avalon_audio 17.1]
Progress: Parameterizing module audio_0
Progress: Adding audio_amplifier_0 [audio_amplifier 1.0]
Progress: Parameterizing module audio_amplifier_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 17.1]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding master_0 [altera_jtag_avalon_master 17.1]
Progress: Parameterizing module master_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mixer: Generating mixer "mixer" for QUARTUS_SYNTH
Info: Interconnect is inserted between master master_0.master and slave audio_and_video_config_0.avalon_av_config_slave because the master has address signal 32 bit wide, but the slave is 2 bit wide.
Info: Interconnect is inserted between master master_0.master and slave audio_and_video_config_0.avalon_av_config_slave because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "mixer" instantiated altera_up_avalon_audio "audio_0"
Info: audio_amplifier_0: "mixer" instantiated audio_amplifier "audio_amplifier_0"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "mixer" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: audio_pll_0: "mixer" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: master_0: "mixer" instantiated altera_jtag_avalon_master "master_0"
Info: mm_interconnect_0: "mixer" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "mixer" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: jtag_phy_embedded_in_jtag_master: "master_0" instantiated altera_jtag_dc_streaming "jtag_phy_embedded_in_jtag_master"
Info: timing_adt: "master_0" instantiated timing_adapter "timing_adt"
Info: fifo: "master_0" instantiated altera_avalon_sc_fifo "fifo"
Info: b2p: "master_0" instantiated altera_avalon_st_bytes_to_packets "b2p"
Info: p2b: "master_0" instantiated altera_avalon_st_packets_to_bytes "p2b"
Info: transacto: "master_0" instantiated altera_avalon_packets_to_master "transacto"
Info: b2p_adapter: "master_0" instantiated channel_adapter "b2p_adapter"
Info: p2b_adapter: "master_0" instantiated channel_adapter "p2b_adapter"
Info: master_0_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "master_0_master_translator"
Info: audio_and_video_config_0_avalon_av_config_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "audio_and_video_config_0_avalon_av_config_slave_translator"
Info: mixer: Done "mixer" with 20 modules, 56 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
