{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 09 10:33:04 2015 " "Info: Processing started: Wed Dec 09 10:33:04 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off IT -c IT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off IT -c IT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } } { "c:/js/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/js/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock memory DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0 register DP:dp1\|nBitsRegister:Areg\|Q\[6\] 137.97 MHz 7.248 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 137.97 MHz between source memory \"DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"DP:dp1\|nBitsRegister:Areg\|Q\[6\]\" (period= 7.248 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.930 ns + Longest memory register " "Info: + Longest memory to register delay is 6.930 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X17_Y21 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y21; Fanout = 8; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.374 ns) 3.374 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|q_b\[0\] 2 MEM M4K_X17_Y21 3 " "Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X17_Y21; Fanout = 3; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|q_b\[0\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.178 ns) 4.368 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~327 3 COMB LCCOMB_X15_Y21_N2 2 " "Info: 3: + IC(0.816 ns) + CELL(0.178 ns) = 4.368 ns; Loc. = LCCOMB_X15_Y21_N2; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~327'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.994 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] DP:dp1|SubOrAdd:SubAdd|Add0~327 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.495 ns) 5.161 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~331 4 COMB LCCOMB_X15_Y21_N8 2 " "Info: 4: + IC(0.298 ns) + CELL(0.495 ns) = 5.161 ns; Loc. = LCCOMB_X15_Y21_N8; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~331'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.793 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~327 DP:dp1|SubOrAdd:SubAdd|Add0~331 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.241 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~334 5 COMB LCCOMB_X15_Y21_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.241 ns; Loc. = LCCOMB_X15_Y21_N10; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~334'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~331 DP:dp1|SubOrAdd:SubAdd|Add0~334 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.321 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~337 6 COMB LCCOMB_X15_Y21_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.321 ns; Loc. = LCCOMB_X15_Y21_N12; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~337'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~334 DP:dp1|SubOrAdd:SubAdd|Add0~337 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 5.495 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~340 7 COMB LCCOMB_X15_Y21_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 5.495 ns; Loc. = LCCOMB_X15_Y21_N14; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~340'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~337 DP:dp1|SubOrAdd:SubAdd|Add0~340 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.575 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~343 8 COMB LCCOMB_X15_Y21_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.575 ns; Loc. = LCCOMB_X15_Y21_N16; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~343'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~340 DP:dp1|SubOrAdd:SubAdd|Add0~343 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.655 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~346 9 COMB LCCOMB_X15_Y21_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.655 ns; Loc. = LCCOMB_X15_Y21_N18; Fanout = 2; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~346'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~346 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.113 ns DP:dp1\|SubOrAdd:SubAdd\|Add0~348 10 COMB LCCOMB_X15_Y21_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 6.113 ns; Loc. = LCCOMB_X15_Y21_N20; Fanout = 1; COMB Node = 'DP:dp1\|SubOrAdd:SubAdd\|Add0~348'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~346 DP:dp1|SubOrAdd:SubAdd|Add0~348 } "NODE_NAME" } } { "SubOrAdd.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/SubOrAdd.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.543 ns) + CELL(0.178 ns) 6.834 ns DP:dp1\|nBitsRegister:Areg\|Q\[6\]~78 11 COMB LCCOMB_X15_Y21_N4 1 " "Info: 11: + IC(0.543 ns) + CELL(0.178 ns) = 6.834 ns; Loc. = LCCOMB_X15_Y21_N4; Fanout = 1; COMB Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[6\]~78'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.721 ns" { DP:dp1|SubOrAdd:SubAdd|Add0~348 DP:dp1|nBitsRegister:Areg|Q[6]~78 } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.930 ns DP:dp1\|nBitsRegister:Areg\|Q\[6\] 12 REG LCFF_X15_Y21_N5 5 " "Info: 12: + IC(0.000 ns) + CELL(0.096 ns) = 6.930 ns; Loc. = LCFF_X15_Y21_N5; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[6\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { DP:dp1|nBitsRegister:Areg|Q[6]~78 DP:dp1|nBitsRegister:Areg|Q[6] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.273 ns ( 76.09 % ) " "Info: Total cell delay = 5.273 ns ( 76.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.657 ns ( 23.91 % ) " "Info: Total interconnect delay = 1.657 ns ( 23.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.930 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] DP:dp1|SubOrAdd:SubAdd|Add0~327 DP:dp1|SubOrAdd:SubAdd|Add0~331 DP:dp1|SubOrAdd:SubAdd|Add0~334 DP:dp1|SubOrAdd:SubAdd|Add0~337 DP:dp1|SubOrAdd:SubAdd|Add0~340 DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~346 DP:dp1|SubOrAdd:SubAdd|Add0~348 DP:dp1|nBitsRegister:Areg|Q[6]~78 DP:dp1|nBitsRegister:Areg|Q[6] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.930 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] {} DP:dp1|SubOrAdd:SubAdd|Add0~327 {} DP:dp1|SubOrAdd:SubAdd|Add0~331 {} DP:dp1|SubOrAdd:SubAdd|Add0~334 {} DP:dp1|SubOrAdd:SubAdd|Add0~337 {} DP:dp1|SubOrAdd:SubAdd|Add0~340 {} DP:dp1|SubOrAdd:SubAdd|Add0~343 {} DP:dp1|SubOrAdd:SubAdd|Add0~346 {} DP:dp1|SubOrAdd:SubAdd|Add0~348 {} DP:dp1|nBitsRegister:Areg|Q[6]~78 {} DP:dp1|nBitsRegister:Areg|Q[6] {} } { 0.000ns 0.000ns 0.816ns 0.298ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.543ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.122 ns - Smallest " "Info: - Smallest clock skew is -0.122 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.836 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns DP:dp1\|nBitsRegister:Areg\|Q\[6\] 3 REG LCFF_X15_Y21_N5 5 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X15_Y21_N5; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[6\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[6] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[6] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.958 ns - Longest memory " "Info: - Longest clock path from clock \"Clock\" to source memory is 2.958 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.911 ns) + CELL(0.783 ns) 2.958 ns DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X17_Y21 8 " "Info: 3: + IC(0.911 ns) + CELL(0.783 ns) = 2.958 ns; Loc. = M4K_X17_Y21; Fanout = 8; MEM Node = 'DP:dp1\|RAM32x8:RAM\|altsyncram:Mem_rtl_0\|altsyncram_tif1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.694 ns" { Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 61.16 % ) " "Info: Total cell delay = 1.809 ns ( 61.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 38.84 % ) " "Info: Total interconnect delay = 1.149 ns ( 38.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.911ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[6] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.911ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.234 ns + " "Info: + Micro clock to output delay of source is 0.234 ns" {  } { { "db/altsyncram_tif1.tdf" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/db/altsyncram_tif1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.930 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] DP:dp1|SubOrAdd:SubAdd|Add0~327 DP:dp1|SubOrAdd:SubAdd|Add0~331 DP:dp1|SubOrAdd:SubAdd|Add0~334 DP:dp1|SubOrAdd:SubAdd|Add0~337 DP:dp1|SubOrAdd:SubAdd|Add0~340 DP:dp1|SubOrAdd:SubAdd|Add0~343 DP:dp1|SubOrAdd:SubAdd|Add0~346 DP:dp1|SubOrAdd:SubAdd|Add0~348 DP:dp1|nBitsRegister:Areg|Q[6]~78 DP:dp1|nBitsRegister:Areg|Q[6] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.930 ns" { DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|q_b[0] {} DP:dp1|SubOrAdd:SubAdd|Add0~327 {} DP:dp1|SubOrAdd:SubAdd|Add0~331 {} DP:dp1|SubOrAdd:SubAdd|Add0~334 {} DP:dp1|SubOrAdd:SubAdd|Add0~337 {} DP:dp1|SubOrAdd:SubAdd|Add0~340 {} DP:dp1|SubOrAdd:SubAdd|Add0~343 {} DP:dp1|SubOrAdd:SubAdd|Add0~346 {} DP:dp1|SubOrAdd:SubAdd|Add0~348 {} DP:dp1|nBitsRegister:Areg|Q[6]~78 {} DP:dp1|nBitsRegister:Areg|Q[6] {} } { 0.000ns 0.000ns 0.816ns 0.298ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.543ns 0.000ns } { 0.000ns 3.374ns 0.178ns 0.495ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.458ns 0.178ns 0.096ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[6] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[6] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.958 ns" { Clock Clock~clkctrl DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.958 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|RAM32x8:RAM|altsyncram:Mem_rtl_0|altsyncram_tif1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.238ns 0.911ns } { 0.000ns 1.026ns 0.000ns 0.783ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "DP:dp1\|nBitsRegister:Areg\|Q\[2\] Input\[2\] Clock 4.283 ns register " "Info: tsu for register \"DP:dp1\|nBitsRegister:Areg\|Q\[2\]\" (data pin = \"Input\[2\]\", clock pin = \"Clock\") is 4.283 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.175 ns + Longest pin register " "Info: + Longest pin to register delay is 7.175 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.874 ns) 0.874 ns Input\[2\] 1 PIN PIN_E2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.874 ns) = 0.874 ns; Loc. = PIN_E2; Fanout = 1; PIN Node = 'Input\[2\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[2] } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.888 ns) + CELL(0.413 ns) 7.175 ns DP:dp1\|nBitsRegister:Areg\|Q\[2\] 2 REG LCFF_X14_Y21_N29 5 " "Info: 2: + IC(5.888 ns) + CELL(0.413 ns) = 7.175 ns; Loc. = LCFF_X14_Y21_N29; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[2\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.301 ns" { Input[2] DP:dp1|nBitsRegister:Areg|Q[2] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.287 ns ( 17.94 % ) " "Info: Total cell delay = 1.287 ns ( 17.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.888 ns ( 82.06 % ) " "Info: Total interconnect delay = 5.888 ns ( 82.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.175 ns" { Input[2] DP:dp1|nBitsRegister:Areg|Q[2] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.175 ns" { Input[2] {} Input[2]~combout {} DP:dp1|nBitsRegister:Areg|Q[2] {} } { 0.000ns 0.000ns 5.888ns } { 0.000ns 0.874ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.854 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns DP:dp1\|nBitsRegister:Areg\|Q\[2\] 3 REG LCFF_X14_Y21_N29 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X14_Y21_N29; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[2\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[2] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[2] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[2] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "7.175 ns" { Input[2] DP:dp1|nBitsRegister:Areg|Q[2] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "7.175 ns" { Input[2] {} Input[2]~combout {} DP:dp1|nBitsRegister:Areg|Q[2] {} } { 0.000ns 0.000ns 5.888ns } { 0.000ns 0.874ns 0.413ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[2] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[2] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock Output\[7\] DP:dp1\|nBitsRegister:Areg\|Q\[7\] 7.986 ns register " "Info: tco from clock \"Clock\" to destination pin \"Output\[7\]\" through register \"DP:dp1\|nBitsRegister:Areg\|Q\[7\]\" is 7.986 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.836 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.836 ns DP:dp1\|nBitsRegister:Areg\|Q\[7\] 3 REG LCFF_X15_Y21_N25 5 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.836 ns; Loc. = LCFF_X15_Y21_N25; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[7\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[7] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.40 % ) " "Info: Total cell delay = 1.628 ns ( 57.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 42.60 % ) " "Info: Total interconnect delay = 1.208 ns ( 42.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[7] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[7] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.873 ns + Longest register pin " "Info: + Longest register to pin delay is 4.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dp1\|nBitsRegister:Areg\|Q\[7\] 1 REG LCFF_X15_Y21_N25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y21_N25; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[7\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dp1|nBitsRegister:Areg|Q[7] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.053 ns) + CELL(2.820 ns) 4.873 ns Output\[7\] 2 PIN PIN_G5 0 " "Info: 2: + IC(2.053 ns) + CELL(2.820 ns) = 4.873 ns; Loc. = PIN_G5; Fanout = 0; PIN Node = 'Output\[7\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { DP:dp1|nBitsRegister:Areg|Q[7] Output[7] } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 57.87 % ) " "Info: Total cell delay = 2.820 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.053 ns ( 42.13 % ) " "Info: Total interconnect delay = 2.053 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { DP:dp1|nBitsRegister:Areg|Q[7] Output[7] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.873 ns" { DP:dp1|nBitsRegister:Areg|Q[7] {} Output[7] {} } { 0.000ns 2.053ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[7] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[7] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.873 ns" { DP:dp1|nBitsRegister:Areg|Q[7] Output[7] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "4.873 ns" { DP:dp1|nBitsRegister:Areg|Q[7] {} Output[7] {} } { 0.000ns 2.053ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "DP:dp1\|nBitsRegister:Areg\|Q\[3\] Input\[3\] Clock -3.717 ns register " "Info: th for register \"DP:dp1\|nBitsRegister:Areg\|Q\[3\]\" (data pin = \"Input\[3\]\", clock pin = \"Clock\") is -3.717 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.854 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.854 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns Clock 1 CLK PIN_M1 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clock'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns Clock~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'Clock~clkctrl'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clock Clock~clkctrl } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.854 ns DP:dp1\|nBitsRegister:Areg\|Q\[3\] 3 REG LCFF_X14_Y21_N23 5 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.854 ns; Loc. = LCFF_X14_Y21_N23; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[3\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[3] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.04 % ) " "Info: Total cell delay = 1.628 ns ( 57.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 42.96 % ) " "Info: Total interconnect delay = 1.226 ns ( 42.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[3] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.857 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.857 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns Input\[3\] 1 PIN PIN_E9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_E9; Fanout = 1; PIN Node = 'Input\[3\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { Input[3] } "NODE_NAME" } } { "IT.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/IT.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.601 ns) + CELL(0.413 ns) 6.857 ns DP:dp1\|nBitsRegister:Areg\|Q\[3\] 2 REG LCFF_X14_Y21_N23 5 " "Info: 2: + IC(5.601 ns) + CELL(0.413 ns) = 6.857 ns; Loc. = LCFF_X14_Y21_N23; Fanout = 5; REG Node = 'DP:dp1\|nBitsRegister:Areg\|Q\[3\]'" {  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.014 ns" { Input[3] DP:dp1|nBitsRegister:Areg|Q[3] } "NODE_NAME" } } { "nBitsRegister.v" "" { Text "C:/College_Stuff/Degree_yr2_sem2/Verilog HDL/LAB2_IT/nBitsRegister.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.256 ns ( 18.32 % ) " "Info: Total cell delay = 1.256 ns ( 18.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.601 ns ( 81.68 % ) " "Info: Total interconnect delay = 5.601 ns ( 81.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { Input[3] DP:dp1|nBitsRegister:Areg|Q[3] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.857 ns" { Input[3] {} Input[3]~combout {} DP:dp1|nBitsRegister:Areg|Q[3] {} } { 0.000ns 0.000ns 5.601ns } { 0.000ns 0.843ns 0.413ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.854 ns" { Clock Clock~clkctrl DP:dp1|nBitsRegister:Areg|Q[3] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.854 ns" { Clock {} Clock~combout {} Clock~clkctrl {} DP:dp1|nBitsRegister:Areg|Q[3] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/js/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "6.857 ns" { Input[3] DP:dp1|nBitsRegister:Areg|Q[3] } "NODE_NAME" } } { "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/js/quartus ii/quartus/bin/Technology_Viewer.qrui" "6.857 ns" { Input[3] {} Input[3]~combout {} DP:dp1|nBitsRegister:Areg|Q[3] {} } { 0.000ns 0.000ns 5.601ns } { 0.000ns 0.843ns 0.413ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 09 10:33:05 2015 " "Info: Processing ended: Wed Dec 09 10:33:05 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
