# RV32I implementation

Ts (this) is a RV32I core (may be ported to a Xilinx Spartan-7 FPGA soon) <br />

## This is a WIP (currently single-cycle), currently working on:
    - Finish Unified L1 Cache
    - p-LRU implementation

## To build tb with Verilator:
    - cd build
    - bash run_tb.sh
    - ./obj_dir/V[selected tb file]