10:37:14 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IDE.log'.
10:37:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\temp_xsdb_launch_script.tcl
10:37:21 INFO  : Registering command handlers for Vitis TCF services
10:37:21 INFO  : Platform repository initialization has completed.
10:37:24 INFO  : XSCT server has started successfully.
10:37:24 INFO  : Successfully done setting XSCT server connection channel  
10:37:24 INFO  : plnx-install-location is set to ''
10:37:24 INFO  : Successfully done setting workspace for the tool. 
10:37:24 INFO  : Successfully done query RDI_DATADIR 
10:38:23 INFO  : Result from executing command 'getProjects': IMU
10:38:23 INFO  : Result from executing command 'getPlatforms': 
10:38:24 WARN  : An unexpected exception occurred in the module 'platform project logging'
10:38:24 INFO  : Platform 'IMU' is added to custom repositories.
10:38:32 INFO  : Platform 'IMU' is added to custom repositories.
11:23:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:23:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:23:40 INFO  : Result from executing command 'getProjects': IMU
11:23:40 INFO  : Result from executing command 'getPlatforms': IMU|C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/IMU.xpfm
11:23:40 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
11:30:01 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
11:30:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:30:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:30:29 INFO  : 'jtag frequency' command is executed.
11:30:29 INFO  : Context for 'APU' is selected.
11:30:29 INFO  : System reset is completed.
11:30:32 INFO  : 'after 3000' command is executed.
11:30:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:30:35 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit"
11:30:35 INFO  : Context for 'APU' is selected.
11:30:35 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa'.
11:30:35 INFO  : 'configparams force-mem-access 1' command is executed.
11:30:35 INFO  : Context for 'APU' is selected.
11:30:35 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl' is done.
11:30:35 INFO  : 'ps7_init' command is executed.
11:30:35 INFO  : 'ps7_post_config' command is executed.
11:30:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:36 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:30:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:30:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

11:30:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:30:36 INFO  : 'con' command is executed.
11:30:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:30:36 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\IMU_TEST_system\_ide\scripts\debugger_imu_test-default.tcl'
11:31:32 INFO  : Disconnected from the channel tcfchan#1.
11:31:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:31:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:31:33 INFO  : 'jtag frequency' command is executed.
11:31:33 INFO  : Context for 'APU' is selected.
11:31:33 INFO  : System reset is completed.
11:31:36 INFO  : 'after 3000' command is executed.
11:31:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:31:38 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit"
11:31:38 INFO  : Context for 'APU' is selected.
11:31:39 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa'.
11:31:39 INFO  : 'configparams force-mem-access 1' command is executed.
11:31:39 INFO  : Context for 'APU' is selected.
11:31:39 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl' is done.
11:31:39 INFO  : 'ps7_init' command is executed.
11:31:39 INFO  : 'ps7_post_config' command is executed.
11:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:39 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:31:39 INFO  : 'configparams force-mem-access 0' command is executed.
11:31:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

11:31:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:31:39 INFO  : 'con' command is executed.
11:31:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:31:39 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\IMU_TEST_system\_ide\scripts\debugger_imu_test-default.tcl'
11:33:06 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
11:33:12 INFO  : Disconnected from the channel tcfchan#3.
11:33:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:33:14 INFO  : 'jtag frequency' command is executed.
11:33:14 INFO  : Context for 'APU' is selected.
11:33:14 INFO  : System reset is completed.
11:33:17 INFO  : 'after 3000' command is executed.
11:33:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:33:19 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit"
11:33:19 INFO  : Context for 'APU' is selected.
11:33:19 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa'.
11:33:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:33:19 INFO  : Context for 'APU' is selected.
11:33:19 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl' is done.
11:33:19 INFO  : 'ps7_init' command is executed.
11:33:19 INFO  : 'ps7_post_config' command is executed.
11:33:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:20 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:33:20 INFO  : 'configparams force-mem-access 0' command is executed.
11:33:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

11:33:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:33:20 INFO  : 'con' command is executed.
11:33:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:33:20 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\IMU_TEST_system\_ide\scripts\debugger_imu_test-default.tcl'
11:34:12 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
11:34:19 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
11:35:03 INFO  : Disconnected from the channel tcfchan#4.
11:35:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:35:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:35:04 INFO  : 'jtag frequency' command is executed.
11:35:04 INFO  : Context for 'APU' is selected.
11:35:04 INFO  : System reset is completed.
11:35:07 INFO  : 'after 3000' command is executed.
11:35:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:35:09 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit"
11:35:09 INFO  : Context for 'APU' is selected.
11:35:09 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa'.
11:35:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:35:09 INFO  : Context for 'APU' is selected.
11:35:09 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl' is done.
11:35:10 INFO  : 'ps7_init' command is executed.
11:35:10 INFO  : 'ps7_post_config' command is executed.
11:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:10 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:35:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:35:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

11:35:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:35:10 INFO  : 'con' command is executed.
11:35:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:35:10 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\IMU_TEST_system\_ide\scripts\debugger_imu_test-default.tcl'
11:46:29 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
11:46:38 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
11:46:50 INFO  : Disconnected from the channel tcfchan#5.
11:46:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

11:46:53 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
11:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:47:03 INFO  : 'jtag frequency' command is executed.
11:47:03 INFO  : Context for 'APU' is selected.
11:47:03 INFO  : System reset is completed.
11:47:06 INFO  : 'after 3000' command is executed.
11:47:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
11:47:08 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit"
11:47:08 INFO  : Context for 'APU' is selected.
11:47:08 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa'.
11:47:08 INFO  : 'configparams force-mem-access 1' command is executed.
11:47:08 INFO  : Context for 'APU' is selected.
11:47:08 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl' is done.
11:47:09 INFO  : 'ps7_init' command is executed.
11:47:09 INFO  : 'ps7_post_config' command is executed.
11:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:09 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:47:09 INFO  : 'configparams force-mem-access 0' command is executed.
11:47:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

11:47:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:47:09 INFO  : 'con' command is executed.
11:47:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

11:47:09 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\IMU_TEST_system\_ide\scripts\debugger_imu_test-default.tcl'
11:56:05 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
11:56:54 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
11:58:51 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
11:59:40 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
12:00:07 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
12:00:18 INFO  : Disconnected from the channel tcfchan#7.
12:00:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:00:19 INFO  : 'jtag frequency' command is executed.
12:00:19 INFO  : Context for 'APU' is selected.
12:00:19 INFO  : System reset is completed.
12:00:22 INFO  : 'after 3000' command is executed.
12:00:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:00:25 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit"
12:00:25 INFO  : Context for 'APU' is selected.
12:00:25 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa'.
12:00:25 INFO  : 'configparams force-mem-access 1' command is executed.
12:00:25 INFO  : Context for 'APU' is selected.
12:00:25 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl' is done.
12:00:25 INFO  : 'ps7_init' command is executed.
12:00:25 INFO  : 'ps7_post_config' command is executed.
12:00:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:26 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:00:26 INFO  : 'configparams force-mem-access 0' command is executed.
12:00:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

12:00:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:00:26 INFO  : 'con' command is executed.
12:00:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:00:26 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\IMU_TEST_system\_ide\scripts\debugger_imu_test-default.tcl'
12:01:17 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
12:01:23 INFO  : Disconnected from the channel tcfchan#8.
12:01:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:01:24 INFO  : 'jtag frequency' command is executed.
12:01:25 INFO  : Context for 'APU' is selected.
12:01:25 INFO  : System reset is completed.
12:01:28 INFO  : 'after 3000' command is executed.
12:01:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
12:01:30 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit"
12:01:30 INFO  : Context for 'APU' is selected.
12:01:30 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa'.
12:01:30 INFO  : 'configparams force-mem-access 1' command is executed.
12:01:30 INFO  : Context for 'APU' is selected.
12:01:30 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl' is done.
12:01:30 INFO  : 'ps7_init' command is executed.
12:01:30 INFO  : 'ps7_post_config' command is executed.
12:01:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:31 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:01:31 INFO  : 'configparams force-mem-access 0' command is executed.
12:01:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

12:01:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:01:31 INFO  : 'con' command is executed.
12:01:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

12:01:31 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\IMU_TEST_system\_ide\scripts\debugger_imu_test-default.tcl'
12:05:15 INFO  : Disconnected from the channel tcfchan#9.
13:12:11 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IDE.log'.
13:12:12 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\temp_xsdb_launch_script.tcl
13:12:16 INFO  : XSCT server has started successfully.
13:12:16 INFO  : Successfully done setting XSCT server connection channel  
13:12:16 INFO  : plnx-install-location is set to ''
13:12:16 INFO  : Successfully done setting workspace for the tool. 
13:13:23 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IDE.log'.
13:13:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\temp_xsdb_launch_script.tcl
13:13:27 INFO  : XSCT server has started successfully.
13:13:27 INFO  : plnx-install-location is set to ''
13:13:27 INFO  : Successfully done setting XSCT server connection channel  
13:13:27 INFO  : Successfully done setting workspace for the tool. 
13:13:28 INFO  : Platform repository initialization has completed.
13:13:28 INFO  : Registering command handlers for Vitis TCF services
13:13:32 INFO  : Successfully done query RDI_DATADIR 
13:17:20 INFO  : Result from executing command 'getProjects': IMU
13:17:20 INFO  : Result from executing command 'getPlatforms': IMU|C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/IMU.xpfm
13:18:09 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
13:18:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:18:10 ERROR : null
13:18:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:18:21 INFO  : 'jtag frequency' command is executed.
13:18:21 INFO  : Context for 'APU' is selected.
13:18:21 INFO  : System reset is completed.
13:18:24 INFO  : 'after 3000' command is executed.
13:18:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:18:26 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit"
13:18:26 INFO  : Context for 'APU' is selected.
13:18:26 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa'.
13:18:26 INFO  : 'configparams force-mem-access 1' command is executed.
13:18:26 INFO  : Context for 'APU' is selected.
13:18:26 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl' is done.
13:18:27 INFO  : 'ps7_init' command is executed.
13:18:27 INFO  : 'ps7_post_config' command is executed.
13:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:27 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:18:27 INFO  : 'configparams force-mem-access 0' command is executed.
13:18:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

13:18:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:18:27 INFO  : 'con' command is executed.
13:18:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:18:27 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\IMU_TEST_system\_ide\scripts\debugger_imu_test-default.tcl'
13:20:09 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
13:20:15 INFO  : Disconnected from the channel tcfchan#2.
13:20:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

13:20:25 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
13:20:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:20:45 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:20:45 INFO  : 'jtag frequency' command is executed.
13:20:45 INFO  : Context for 'APU' is selected.
13:20:45 INFO  : System reset is completed.
13:20:48 INFO  : 'after 3000' command is executed.
13:20:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
13:20:51 INFO  : Device configured successfully with "C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit"
13:20:51 INFO  : Context for 'APU' is selected.
13:20:51 INFO  : Hardware design and registers information is loaded from 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa'.
13:20:51 INFO  : 'configparams force-mem-access 1' command is executed.
13:20:51 INFO  : Context for 'APU' is selected.
13:20:51 INFO  : Sourcing of 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl' is done.
13:20:51 INFO  : 'ps7_init' command is executed.
13:20:51 INFO  : 'ps7_post_config' command is executed.
13:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:51 INFO  : The application 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
13:20:51 INFO  : 'configparams force-mem-access 0' command is executed.
13:20:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

13:20:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
13:20:51 INFO  : 'con' command is executed.
13:20:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

13:20:51 INFO  : Launch script is exported to file 'C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\IMU_TEST_system\_ide\scripts\debugger_imu_test-default.tcl'
13:25:54 INFO  : Disconnected from the channel tcfchan#3.
08:50:02 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IDE.log'.
08:50:03 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\temp_xsdb_launch_script.tcl
08:50:07 INFO  : Registering command handlers for Vitis TCF services
08:50:07 INFO  : XSCT server has started successfully.
08:50:07 INFO  : Platform repository initialization has completed.
08:50:07 INFO  : plnx-install-location is set to ''
08:50:11 INFO  : Successfully done setting XSCT server connection channel  
08:50:11 INFO  : Successfully done query RDI_DATADIR 
08:50:11 INFO  : Successfully done setting workspace for the tool. 
09:50:50 DEBUG : Logs will be stored at 'C:/02_PXL/SoC_PXL_2024/VHDL/IMU/vitis/IDE.log'.
09:50:50 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\02_PXL\SoC_PXL_2024\VHDL\IMU\vitis\temp_xsdb_launch_script.tcl
09:50:52 INFO  : XSCT server has started successfully.
09:50:52 INFO  : plnx-install-location is set to ''
09:50:52 INFO  : Successfully done setting XSCT server connection channel  
09:50:52 INFO  : Successfully done setting workspace for the tool. 
09:50:53 INFO  : Platform repository initialization has completed.
09:50:56 INFO  : Successfully done query RDI_DATADIR 
09:50:56 INFO  : Registering command handlers for Vitis TCF services
15:34:00 DEBUG : Logs will be stored at 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IDE.log'.
15:34:01 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\SOC\SeppeEnKobe\VHDL\IMU\vitis\temp_xsdb_launch_script.tcl
15:34:04 ERROR : Error encountered while initializing user repository paths
Reason: No Platforms Found.


15:34:04 INFO  : Platform repository initialization has completed.
15:34:04 INFO  : Registering command handlers for Vitis TCF services
15:34:05 INFO  : XSCT server has started successfully.
15:34:05 INFO  : Successfully done setting XSCT server connection channel  
15:34:05 INFO  : plnx-install-location is set to ''
15:34:07 INFO  : Successfully done setting workspace for the tool. 
15:34:07 INFO  : Successfully done query RDI_DATADIR 
15:34:25 INFO  : Result from executing command 'getProjects': IMU
15:34:25 INFO  : Result from executing command 'getPlatforms': 
15:34:26 INFO  : Checking for BSP changes to sync application flags for project 'IMU_TEST'...
15:34:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:34:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:34:35 INFO  : 'jtag frequency' command is executed.
15:34:35 INFO  : Context for 'APU' is selected.
15:34:35 INFO  : System reset is completed.
15:34:38 INFO  : 'after 3000' command is executed.
15:34:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:34:40 INFO  : Device configured successfully with "C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit"
15:34:40 INFO  : Context for 'APU' is selected.
15:34:40 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa'.
15:34:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:34:40 INFO  : Context for 'APU' is selected.
15:34:40 INFO  : Sourcing of 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl' is done.
15:34:41 INFO  : 'ps7_init' command is executed.
15:34:41 INFO  : 'ps7_post_config' command is executed.
15:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:41 INFO  : The application 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:34:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:34:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

15:34:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:34:41 INFO  : 'con' command is executed.
15:34:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:34:41 INFO  : Launch script is exported to file 'C:\XilinxDev\SOC\SeppeEnKobe\VHDL\IMU\vitis\IMU_TEST_system\_ide\scripts\debugger_imu_test-default.tcl'
15:35:10 INFO  : Disconnected from the channel tcfchan#2.
15:35:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:35:11 INFO  : 'jtag frequency' command is executed.
15:35:13 INFO  : Context for 'APU' is selected.
15:35:13 INFO  : System reset is completed.
15:35:16 INFO  : 'after 3000' command is executed.
15:35:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
15:35:19 INFO  : Device configured successfully with "C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit"
15:35:19 INFO  : Context for 'APU' is selected.
15:35:19 INFO  : Hardware design and registers information is loaded from 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa'.
15:35:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:35:19 INFO  : Context for 'APU' is selected.
15:35:19 INFO  : Sourcing of 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl' is done.
15:35:19 INFO  : 'ps7_init' command is executed.
15:35:19 INFO  : 'ps7_post_config' command is executed.
15:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:19 INFO  : The application 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:35:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:35:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU_TEST/_ide/bitstream/IMU.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU/export/IMU/hw/IMU.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU_TEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IMU_TEST/Debug/IMU_TEST.elf
configparams force-mem-access 0
----------------End of Script----------------

15:35:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:35:19 INFO  : 'con' command is executed.
15:35:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

15:35:19 INFO  : Launch script is exported to file 'C:\XilinxDev\SOC\SeppeEnKobe\VHDL\IMU\vitis\IMU_TEST_system\_ide\scripts\debugger_imu_test-default.tcl'
15:35:58 INFO  : Disconnected from the channel tcfchan#3.
15:48:25 DEBUG : Logs will be stored at 'C:/XilinxDev/SOC/SeppeEnKobe/VHDL/IMU/vitis/IDE.log'.
15:48:25 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\XilinxDev\SOC\SeppeEnKobe\VHDL\IMU\vitis\temp_xsdb_launch_script.tcl
15:48:29 INFO  : Platform repository initialization has completed.
15:48:29 INFO  : XSCT server has started successfully.
15:48:29 INFO  : plnx-install-location is set to ''
15:48:29 INFO  : Successfully done setting XSCT server connection channel  
15:48:29 INFO  : Successfully done setting workspace for the tool. 
15:48:30 INFO  : Registering command handlers for Vitis TCF services
15:48:34 INFO  : Successfully done query RDI_DATADIR 
