/*
	adc.cpp - Implementation of the ADC module.
	
	2021/04/26, Maya Posch
	2023/06/14, Andriandreo â€“ Fix support for STM32F1.
*/


#ifdef NODATE_ADC_ENABLED

#include <adc.h>

const int adc_count = 3;

// --- ADC DEVICES ---
ADC_device* ADC_list() {
	ADC_device item;
	static ADC_device adc_devices[adc_count];
	for (int i = 0; i < adc_count; ++i) {
		adc_devices[i] = item;
	}
	
#ifdef RCC_APB2ENR_ADC1EN
	adc_devices[ADC_1].regs = ADC1;
#if defined __stm32f4 || defined __stm32f7
	adc_devices[ADC_1].irqType = ADC_IRQn;
#elif defined __stm32f1
	adc_devices[ADC_1].irqType = ADC1_2_IRQn;
#else
	adc_devices[ADC_1].irqType = ADC1_IRQn;
#endif
#elif defined RCC_AHBENR_ADC12EN
	adc_devices[ADC_1].regs = ADC1;
	adc_devices[ADC_1].irqType = ADC1_2_IRQn;
	adc_devices[ADC_2].regs = ADC2;
	adc_devices[ADC_2].irqType = ADC1_2_IRQn;
#endif


#ifdef RCC_APB2ENR_ADC2EN
	adc_devices[ADC_2].regs = ADC2;
#if defined __stm32f4 || defined __stm32f7
	adc_devices[ADC_2].irqType = ADC_IRQn;
#elif defined __stm32f1
	adc_devices[ADC_1].irqType = ADC1_2_IRQn;
#else
	adc_devices[ADC_2].irqType = ADC2_IRQn;
#endif
#endif

#ifdef RCC_APB2ENR_ADC3EN
	adc_devices[ADC_3].regs = ADC3;
#if defined __stm32f4 || defined __stm32f1 || defined __stm32f7
	adc_devices[ADC_3].irqType = ADC_IRQn;
#else
	adc_devices[ADC_3].irqType = ADC3_IRQn;
#endif
#endif
	
	return adc_devices;
}

ADC_device* adcList = ADC_list();


#ifdef __stm32f0
extern "C" {
	void ADC1_IRQHandler(void) {
		// Check which interrupt got triggered in ADC_ISR.
		// Trigger appropriate callback.
		ADC_device &instance = adcList[0];
		if ((instance.regs->ISR & ADC_ISR_AWD1) != 0) {
			instance.cbs.watchdog();
			instance.regs->ISR |= ADC_ISR_AWD1;
		}
		else if ((instance.regs->ISR & ADC_ISR_OVR) != 0) {
			instance.cbs.overrun();
			instance.regs->ISR |= ADC_ISR_OVR;
		}
		else if ((instance.regs->ISR & ADC_ISR_EOS) != 0) {
			instance.cbs.eoseq();
			instance.regs->ISR |= ADC_ISR_EOS;
		}
		else if ((instance.regs->ISR & ADC_ISR_EOC) != 0) {
			instance.cbs.eoc();
			if ((instance.regs->ISR & ADC_ISR_EOC) != 0) {	// Was ADC_DR read?
				instance.regs->ISR |= ADC_ISR_EOC;	// Clear ISR flag.
			}
		}
		else if ((instance.regs->ISR & ADC_ISR_EOSMP) != 0) {
			instance.cbs.eosmp();
			instance.regs->ISR |= ADC_ISR_EOSMP;
		}
		else if ((instance.regs->ISR & ADC_ISR_ADRDY) != 0) {
			instance.cbs.ready();
			instance.regs->ISR |= ADC_ISR_ADRDY;
		}
	}
}
#endif


// --- Static members.
#if defined __stm32f0 || defined __stm32f4 || defined __stm32f7
	ADC_Common_TypeDef* ADC::common = (ADC_Common_TypeDef*) ADC_BASE;
#elif defined __stm32f3
	ADC_Common_TypeDef* ADC::common = ((ADC_Common_TypeDef*) ADC1_2_COMMON_BASE);
#elif defined __stm32f1
	ADC_Common_TypeDef* ADC::common = ((ADC_Common_TypeDef*) ADC12_COMMON);
#endif


bool ADC::calibrate(ADC_devices device) {
	ADC_device &instance = adcList[device];
#ifdef __stm32f0
	// Ensure that the ADC is disabled.
	if ((instance.regs->CR & ADC_CR_ADEN) != 0) {
		instance.regs->CR |= ADC_CR_ADDIS; // Disable ADC.
	}
	
	uint32_t timeout = 400; // TODO: make configurable.
	uint32_t ts = McuCore::getSysTick();
	while ((instance.regs->CR & ADC_CR_ADEN) != 0) {
		if (((McuCore::getSysTick() - ts) > timeout) || timeout == 0) {
			// TODO: set status.
			return false;
		}
	}
	
	// Clear DMAEN.
	instance.regs->CFGR1 &= ~ADC_CFGR1_DMAEN;
	
	// Enable ADCAL to start the calibration.
	// The hardware will toggle the bit to 0 once calibration is complete.
	instance.regs->CR |= ADC_CR_ADCAL;
	ts = McuCore::getSysTick();
	while ((instance.regs->CR & ADC_CR_ADCAL) != 0) {
		if (((McuCore::getSysTick() - ts) > timeout) || timeout == 0) {
			// TODO: set status.
			return false;
		}
	}
						
	instance.calibrated = true;
	
	return true;
#elif defined __stm32f1
	// Ensure ADON == 0. NOT WANTED: ADC must be enabled to calibrate.
//	if ((instance.regs->CR2 & ADC_CR2_ADON) != 0) {
//		instance.regs->CR2 &= ~(ADC_CR2_ADON); // Disable ADC.
//	}

	// Ensure ADON == 1. ADC must be enabled to calibrate.
	if ((instance.regs->CR2 & ADC_CR2_ADON) == 0) {
		instance.regs->CR2 |= ADC_CR2_ADON; // Enable ADC.
	}

	// Start calibration.
	instance.regs->CR2 |= ADC_CR2_CAL;
	
	// Wait for calibration to complete.
	uint32_t timeout = 400; // TODO: make configurable.
	uint32_t ts = McuCore::getSysTick();
	while ((instance.regs->CR2 & ADC_CR2_CAL) != 0) {
		if (((McuCore::getSysTick() - ts) > timeout) || timeout == 0) {
			// TODO: set status.
			return false;
		}
	}
				
	instance.calibrated = true;
	
	return true;
#elif defined __stm32f3
	// Ensure ADVREGEN value is b01 and vreg startup elapsed.
	// ADVREG must transition through b00 when enabling/disabling.
	instance.regs->CR &= ~ADC_CR_ADVREGEN;
	instance.regs->CR |= ADC_CR_ADVREGEN_0; // Enable VREG.
	
	// Wait for 10 microseconds (worst case) for vreg to stabilise.
	// TODO: Optimise with microsecond delay function.
	Timer::delay(1); // 1 ms.
	
	// Ensure ADEN == 0.
	if ((instance.regs->CR & ADC_CR_ADEN) != 0) {
		instance.regs->CR |= ADC_CR_ADDIS; // Disable ADC.
	}
	
	// Select input mode for calibration (single-ended input).
	// Default is single-ended.
	
	// Start calibration.
	instance.regs->CR |= ADC_CR_ADCAL;
	
	// Wait for calibration to complete.
	uint32_t timeout = 400; // TODO: make configurable.
	uint32_t ts = McuCore::getSysTick();
	while ((instance.regs->CR & ADC_CR_ADCAL) != 0) {
		if (((McuCore::getSysTick() - ts) > timeout) || timeout == 0) {
			// TODO: set status.
			return false;
		}
	}
				
	instance.calibrated = true;
	
	return true;
#elif defined __stm32f4
	// No calibration needed.
	instance.calibrated = true;
	
	return true;
#else
	return false;
#endif
}


// --- CONFIGURE ---
// Perform basic setup on an ADC device.
bool ADC::configure(ADC_devices device, ADC_modes mode) {
	ADC_device &instance = adcList[device];
	if (instance.active) { return true; } // Already active.
	
	// Check status. Set parameters.
	if (device == ADC_1) 		{ instance.per = RCC_ADC1; }
	else if (device == ADC_2)	{ instance.per = RCC_ADC2; }
	else if (device == ADC_3)	{ instance.per = RCC_ADC3; }
	
	// Start ADC device if needed.
	if (!instance.active) {
		if (!Rcc::enable(instance.per)) {
			// TODO: set status.
			return false;
		}
	}
	
	if (!instance.calibrated) {
		if (!calibrate(device)) { return false; }
	}
	
#ifdef __stm32f0
	// Select PCLK/2 by writing 01 in CKMODE.
	//instance.regs->CFGR2 |= ADC_CFGR2_CKMODE_0;
	
	// Select asynchronous clock source (CLKMODE 00).
	// This requires that the 14 MHz clock is configured in the RCC.
	// TODO: Make clock source configurable.
	instance.regs->CFGR2 &= ~ADC_CFGR2_CKMODE;
	RCC->CR2 |= RCC_CR2_HSI14ON;
	uint32_t timeout = 400; // TODO: make configurable.
	uint32_t ts = McuCore::getSysTick();
	while ((RCC->CR2 & RCC_CR2_HSI14RDY) == 0) {
		if (((McuCore::getSysTick() - ts) > timeout) || timeout == 0) {
			// TODO: set status.
			return false;
		}
	}
	
	// Select the continuous or single mode.
	if (mode == ADC_MODE_SINGLE) {
		instance.regs->CFGR1 &= ~ADC_CFGR1_CONT;
	}
	else {
		instance.regs->CFGR1 |= ADC_CFGR1_CONT;
	}
	
	instance.active = true;
	
	return true;
#elif defined __stm32f1
	// ADCCLK is synchronous with the PCLK2 (APB2).
	// Prescaler can be set in RCC_CGFR (ADCPRE). Default (0x00) is PCLK2 / 2.
	// TODO: make configurable.
	
	// Select continuous or single mode.
	if (mode == ADC_MODE_SINGLE) {
		instance.regs->CR2 &= ~ADC_CR2_CONT;
	}
	else {
		instance.regs->CR2 |= ADC_CR2_CONT;
	}
	
	instance.active = true;
	
	return true;
#elif defined __stm32f3
	// Select asynchronous clock source (CKMODE b00).
	//common->CCR &= ~(ADC_CCR_CKMODE);
	//common->CCR = (uint32_t) 0x00000000U;
	common->CCR |= ADC_CCR_CKMODE_1; // HCLK/2
	//RCC->CFGR2 |= (uint32_t)((RCC_CFGR2_ADCPRE12 << 16U) | RCC_CFGR2_ADCPRE12_DIV1) ;
	//RCC->CFGR2 |= RCC_CFGR2_ADCPRE12_DIV1; // PLL/1
	
	// Optional:
	// Wait for ADC clock to stabilise.
	// TODO: Optimise with microsecond delay function.
	Timer::delay(1); // 1 ms.
	
	// Select continuous or single mode.
	if (mode == ADC_MODE_SINGLE) {
		instance.regs->CFGR &= ~ADC_CFGR_CONT;
	}
	else {
		instance.regs->CFGR |= ADC_CFGR_CONT;
	}
	
	instance.active = true;

	return true;
#elif defined __stm32f4
	// Use default ADCPRE in ADC_CCR (PCKL/2).

	// Select continuous or single mode.
	if (mode == ADC_MODE_SINGLE) {
		instance.regs->CR2 &= ~ADC_CR2_CONT;
	}
	else {
		instance.regs->CR2 |= ADC_CR2_CONT;
	}
	
	instance.active = true;
	return true;
#else
	return false;
#endif
}


// --- CHANNEL ---
// Configure a specific channel.
bool ADC::channel(ADC_devices device, uint8_t channel, GPIO_ports port, uint8_t pin, uint8_t time) {
	ADC_device &instance = adcList[device];
	if (instance.sampling) { return false; } // Can't change channels while sampling.
	
#if defined __stm32f0
	if (pin > 18) { return false; } // Only 19 channels available.
	
	// Set the target pin to analogue mode.
	GPIO::set_analog(port, pin);

	// Select the channel as active.
	instance.regs->CHSELR |= (1 << pin);
	
	// Set the sampling time. On F0 this is the same for all channels.
	if (time > 7) { return false; } // three bits value.
	instance.regs->SMPR = time;
#elif defined __stm32f3
	// F334 has 14 (ADC1) and 17 (ADC2) channels.
	if (pin > 16) { return false; }
	
	// Set the target pin to analogue mode.
	GPIO::set_analog(port, pin);
	
	// Set the channel as active in the regular sequence register (SQR1-4).
	// Set channel # in SQRx at the current offset.
	if (instance.conversions < 5) {
		instance.regs->SQR1 |= (channel << (6 * (instance.conversions + 1)));
	}
	else if (instance.conversions < 10) {
		instance.regs->SQR2 |= (channel  << (6 * instance.conversions - 4));
	}
	else if (instance.conversions < 15) {
		instance.regs->SQR3 |= (channel << (6 * instance.conversions - 9));
	}
	else if (instance.conversions < 17) {
		instance.regs->SQR4 |= (channel << (6 * instance.conversions - 14));
	}
	else {
		return false;
	}
	
	// TODO: Set sample rate.
	
	
	// Increase registered number of conversions.
	instance.conversions++;
	
	return true;
#elif defined __stm32f4 || defined __stm32f1
	// F334 has 14 (ADC1) and 17 (ADC2) channels.
	if (pin > 16) { return false; }
	
	// Set the target pin to analogue mode.
	GPIO::set_analog(port, pin);
	
	if (instance.conversions < 7) {
		instance.regs->SQR3 |= (channel << (5 * (instance.conversions)));
	}
	else if (instance.conversions < 13) {
		instance.regs->SQR2 |= (channel  << (5 * instance.conversions - 6));
	}
	else if (instance.conversions < 17) {
		instance.regs->SQR1 |= (channel << (5 * instance.conversions - 12));
	}
	else {
		return false;
	}
	
	// TODO: Set sample rate.
	
	
	// Increase registered number of conversions.
	instance.conversions++;
	
	return true;
#else
	return false;
#endif
}


// --- CHANNEL ---
// Configure a specific channel, targeting the internal channels (Vsense, Vrefint).
bool ADC::channel(ADC_devices device, ADC_internal channel, uint8_t time) {
	ADC_device &instance = adcList[device];
	if (instance.sampling) { return false; } // Can't change channels while sampling.
	
#if defined __stm32f0
	// Ensure the relevant device is enabled.
	if (channel == ADC_VSENSE) {
		// Enable TSEN in ADC_CCR.
		common->CCR |= ADC_CCR_TSEN;
		
		// Minimum sample rate for STM32F042 is 4 microseconds.
		// Set sample rate to 239.5 ADC cycles (14 MHz clock src) for >17 microseconds.
		instance.regs->SMPR |= 7; // b111, all bits set.
		
		// Use ADC channel 16.
		instance.regs->CHSELR |= (1 << 16);
	}
	else if (channel == ADC_VREFINT) {
		// Enable VREFEN in ADC_CCR.
		common->CCR |= ADC_CCR_VREFEN;
		
		// Use ADC channel 17.
		instance.regs->CHSELR |= (1 << 17);
	}
	else if (channel == ADC_VBAT) {
		// Enable VBATEN.
		common->CCR |= ADC_CCR_VBATEN;
		
		// Use channel 18.
		instance.regs->CHSELR |= (1 << 18);
	}
	else {
		// The universe broke. Again.
		return false;
	}
	
	// Set the sampling time. On F0 this is the same for all channels.
	if (time > 7) { return false; } // three bits value.
	instance.regs->SMPR = time;
	
	return true;
#elif  defined __stm32f3
	// Ensure the relevant device is enabled.
	uint8_t ch = 0;
	if (channel == ADC_VSENSE) {
		// Enable TSEN in ADC_CCR.
		common->CCR |= ADC_CCR_TSEN;
		
		// Minimum sample rate for STM32F042 is 4 microseconds.
		// Set sample rate to 239.5 ADC cycles (14 MHz clock src) for >17 microseconds.
		instance.regs->SMPR2 |= (7 << (3 * 6)); // b111, all bits set.
		
		// Use ADC channel 16.
		//instance.regs->CHSELR |= (1 << 16);
		ch = 16;
	}
	else if (channel == ADC_VREFINT) {
		// Enable VREFEN in ADC_CCR.
		common->CCR |= ADC_CCR_VREFEN;
		
		// Use ADC channel 17.
		//instance.regs->CHSELR |= (1 << 17);
		ch = 17;
	}
	else if (channel == ADC_VBAT) {
		// Enable VBATEN.
		common->CCR |= ADC_CCR_VBATEN;
		
		// Use channel 18.
		//instance.regs->CHSELR |= (1 << 18);
		ch = 18;
	}
	else {
		// The universe broke. Again.
		return false;
	}

	// Set the channel as active in the regular sequence register (SQR1-4).
	// Set channel # in SQRx at the current offset.
	if (instance.conversions < 5) {
		instance.regs->SQR1 |= (ch << (6 * (instance.conversions + 1)));
	}
	else if (instance.conversions < 10) {
		instance.regs->SQR2 |= (ch  << (6 * instance.conversions - 4));
	}
	else if (instance.conversions < 15) {
		instance.regs->SQR3 |= (ch << (6 * instance.conversions - 9));
	}
	else if (instance.conversions < 17) {
		instance.regs->SQR4 |= (ch << (6 * instance.conversions - 14));
	}
	else {
		return false;
	}
#elif defined __stm32f1
	// Ensure the relevant device is enabled.
	uint8_t ch = 0;
	if (channel == ADC_VSENSE) {
		// Enable TSVREFE in ADC_CCR.
		// If VBATE is also enabled, setting this will have no effect.
		instance.regs->CR2 |= ADC_CR2_TSVREFE;
		
		// Minimum sample rate for STM32F042 is 4 microseconds.
		// Set sample rate to 239.5 ADC cycles (14 MHz clock src) for >17 microseconds.
		// F411 has SMPR1 & 2 inverted compared to F334.
		instance.regs->SMPR1 |= (7 << (3 * 6)); // b111, all bits set.
		
		// Use ADC channel 16.
		ch = 16;
	}
	else if (channel == ADC_VREFINT) {
		// Enable TSVREFE in ADC_CCR.
		// If VBATE is also enabled, setting this will have no effect.
		instance.regs->CR2 |= ADC_CR2_TSVREFE;
		
		// Use ADC channel 17.
		ch = 17;
	}
	else if (channel == ADC_VBAT) {
		// Enable VBATE.
		//common->CCR |= ADC_CCR_VBATE;
		
		// Use channel 18.
		//ch = 18;
		
		// Not found on F1, return false.
		return false;
	}
	else {
		// The universe broke. Again.
		return false;
	}

	// Set the channel as active in the regular sequence register (SQR1-4).
	// Set channel # in SQRx at the current offset.
	if (instance.conversions < 7) {
		instance.regs->SQR3 |= (ch << (5 * (instance.conversions)));
	}
	else if (instance.conversions < 13) {
		instance.regs->SQR2 |= (ch  << (5 * instance.conversions - 6));
	}
	else if (instance.conversions < 17) {
		instance.regs->SQR1 |= (ch << (5 * instance.conversions - 12));
	}
	else {
		return false;
	}
	
	// Increase registered number of conversions.
	instance.conversions++;
	
	return true;
#elif defined __stm32f4
	// Ensure the relevant device is enabled.
	uint8_t ch = 0;
	if (channel == ADC_VSENSE) {
		// Enable TSVREFE in ADC_CCR.
		// If VBATE is also enabled, setting this will have no effect.
		common->CCR |= ADC_CCR_TSVREFE;
		
		// Minimum sample rate for STM32F042 is 4 microseconds.
		// Set sample rate to 239.5 ADC cycles (14 MHz clock src) for >17 microseconds.
		// F411 has SMPR1 & 2 inverted compared to F334.
		instance.regs->SMPR1 |= (7 << (3 * 6)); // b111, all bits set.
		
		// Use ADC channel 16.
		ch = 16;
	}
	else if (channel == ADC_VREFINT) {
		// Enable TSVREFE in ADC_CCR.
		// If VBATE is also enabled, setting this will have no effect.
		common->CCR |= ADC_CCR_TSVREFE;
		
		// Use ADC channel 17.
		ch = 17;
	}
	else if (channel == ADC_VBAT) {
		// Enable VBATE.
		common->CCR |= ADC_CCR_VBATE;
		
		// Use channel 18.
		ch = 18;
	}
	else {
		// The universe broke. Again.
		return false;
	}

	// Set the channel as active in the regular sequence register (SQR1-4).
	// Set channel # in SQRx at the current offset.
	if (instance.conversions < 7) {
		instance.regs->SQR3 |= (ch << (5 * (instance.conversions)));
	}
	else if (instance.conversions < 13) {
		instance.regs->SQR2 |= (ch  << (5 * instance.conversions - 6));
	}
	else if (instance.conversions < 17) {
		instance.regs->SQR1 |= (ch << (5 * instance.conversions - 12));
	}
	else {
		return false;
	}
	
	// Increase registered number of conversions.
	instance.conversions++;
	
	return true;
#else
	return false;
#endif
}


// --- FINISH CHANNEL CONFIG ---
//
bool ADC::finishChannelConfig(ADC_devices device) {
	ADC_device &instance = adcList[device];
	if (instance.sampling) { return false; } // Can't change channels while sampling.
	
#if defined __stm32f3
	// SQR1 L[3:0] -> Number of items in the total sequence (SQR 1-4).
	// Update SQR_L by L + 1
	instance.regs->SQR1 |= (instance.conversions - 1);
#elif defined __stm32f4 || defined __stm32f1
	// SQR1 L[3:0] -> Number of items in the total sequence (SQR 1-4).
	// Update SQR_L by L + 1
	instance.regs->SQR1 |= (instance.conversions - 1) << (4 * 5);
#endif
	return true;
}


// --- ENABLE INTERRUPT ---
//
bool ADC::enableInterrupt(ADC_devices device, ADC_interrupts isr) {
	ADC_device &instance = adcList[device];
	if (instance.sampling) { return false; } // Can't change channels while sampling.
	
#ifdef __stm32f0
	// Enable interrupts for which a callback exists.
	if (isr.watchdog) {
		instance.regs->IER |= ADC_IER_AWDIE;
	}
	else if (isr.overrun) {
		instance.regs->IER |= ADC_IER_OVRIE;
	}
	else if (isr.eoseq) {
		instance.regs->IER |= ADC_IER_EOSEQIE;
	}
	else if (isr.eoc) {
		instance.regs->IER |= ADC_IER_EOCIE;
	}
	else if (isr.eosmp) {
		instance.regs->IER |= ADC_IER_EOSMPIE;
	}
	else if (isr.ready) {
		instance.regs->IER |= ADC_IER_ADRDYIE;
	}
	
	instance.cbs = isr;

	// Configure NVIC for ADC:
	// - Enable Interrupt.
	// - Set priority.
	NVIC_EnableIRQ(instance.irqType);
	NVIC_SetPriority(instance.irqType, 0);
	
	return true;
#else
	return false;
#endif
}


// --- DISABLE INTERRUPTS ---
//
bool ADC::disableInterrupts(ADC_devices device) {
	ADC_device &instance = adcList[device];
	if (instance.sampling) { return false; } // Can't alter interrupts while sampling.
	
#ifdef __stm32f0
	// Disable interrupts and reset ISR register.
	NVIC_DisableIRQ(instance.irqType);
	instance.regs->IER = 0x00;
	
	return true;
#else
	return false;
#endif
}
	

// --- START ---
// Start the ADC device.
bool ADC::start(ADC_devices device) {
	ADC_device &instance = adcList[device];
	if (!instance.active) { return false; }
	if (!instance.calibrated) { return false; }
	
#if defined __stm32f0 || defined __stm32f3
	// Ensure that ADRDY is 0.
	if ((instance.regs->ISR & ADC_ISR_ADRDY) != 0) {
		instance.regs->ISR |= ADC_ISR_ADRDY;
	}
	
	// Enable the AD device.
	instance.regs->CR |= ADC_CR_ADEN;
	uint32_t timeout = 400; // TODO: make configurable.
	uint32_t ts = McuCore::getSysTick();
	while ((instance.regs->ISR & ADC_ISR_ADRDY) == 0) {
		if (((McuCore::getSysTick() - ts) > timeout) || timeout == 0) {
			// TODO: set status.
			return false;
		}
	}
	
	return true;
#elif defined __stm32f4 || defined __stm32f1 
	// Already started upon calibration.
	
	// Ensure ADC is enabled (ADON bit set once â€“ twice to start conversion w/o ext. trigger â€“ not wanted here).
	if ((instance.regs->CR2 & ADC_CR2_ADON) == 0) {
		instance.regs->CR2 |= ADC_CR2_ADON;
		calibrate(device);
	}
	
	return true;
#else
	return false;
#endif
}
	
	
// --- START SAMPLING ---
bool ADC::startSampling(ADC_devices device) {
	ADC_device &instance = adcList[device];
	if (!instance.active) { return false; }
	if (!instance.calibrated) { return false; }
	
#if defined __stm32f0 || defined __stm32f3
	// Start sampling.
	instance.regs->CR |= ADC_CR_ADSTART;
	
	instance.sampling = true;
	
	return true;
#elif defined __stm32f4 || defined __stm32f1
	// Start sampling.
	instance.regs->CR2 |= ADC_CR2_EXTSEL;
	instance.regs->CR2 |= ADC_CR2_EXTTRIG;
	instance.regs->CR2 |= ADC_CR2_SWSTART;
	
	instance.sampling = true;
	
	return true;
#else
	return false;
#endif
}


// --- GET VALUE ---
// Obtain the last sampled value.
bool ADC::getValue(ADC_devices device, uint16_t &val) {
	ADC_device &instance = adcList[device];
	if (!instance.active) { return false; }
	if (!instance.sampling) { return false; }
	
#if defined __stm32f0 || defined __stm32f3
	uint32_t timeout = 400; // TODO: make configurable.
	uint32_t ts = McuCore::getSysTick();
	while ((instance.regs->ISR & ADC_ISR_EOC) == 0) {
		if (((McuCore::getSysTick() - ts) > timeout) || timeout == 0) {
			// TODO: set status.
			return false;
		}
	}
	
	val = instance.regs->DR;
	
	instance.sampling = false;
	
	return true;
#elif defined __stm32f4 || defined __stm32f1
	// Wait for EOC.
	uint32_t timeout = 400; // TODO: make configurable.
	uint32_t ts = McuCore::getSysTick();
	while ((instance.regs->SR & ADC_SR_EOC) == 0) {
		if (((McuCore::getSysTick() - ts) > timeout) || timeout == 0) {
			// TODO: set status.
			return false;
		}
	}
	
	val = instance.regs->DR;
	
	instance.sampling = false;
	
	return true;
#else
	return false;
#endif
}


// --- STOP ---
// Stop the ADC device.
bool ADC::stop(ADC_devices device) {
	ADC_device &instance = adcList[device];
	if (!instance.active) { return false; }
	if (!instance.calibrated) { return false; }
	
#if defined __stm32f0 || defined __stm32f3
	instance.regs->CR |= ADC_CR_ADSTP;
	uint32_t timeout = 400; // TODO: make configurable.
	uint32_t ts = McuCore::getSysTick();
	while ((instance.regs->CR & ADC_CR_ADSTP) != 0) {
		if (((McuCore::getSysTick() - ts) > timeout) || timeout == 0) {
			// TODO: set status.
			return false;
		}
	}
	
	instance.regs->CR |= ADC_CR_ADDIS;
	ts = McuCore::getSysTick();
	while ((instance.regs->CR & ADC_CR_ADEN) != 0) {
		if (((McuCore::getSysTick() - ts) > timeout) || timeout == 0) {
			// TODO: set status.
			return false;
		}
	}
	
	return true;
#elif defined __stm32f4 || defined __stm32f1
	// Disable the peripheral.
	// F411 appears to have no explicit STOP bit.
	instance.regs->CR2 &= ~ADC_CR2_ADON;
	
	return true;
#else
	return false;
#endif
}


#ifdef NODATE_DMA_ENABLED

// --- CONFIGURE DMA ---
bool ADC::configureDMA(ADC_devices device, uint32_t* buffer, uint16_t count, DMA_callbacks cb) {
	ADC_device &instance = adcList[device];
	if (!instance.active) { return false; }
	if (!instance.calibrated) { return false; }
	
#ifdef __stm32f0
	// Enable DMA transfer on ADC and circular mode.
	instance.regs->CFGR1 |= ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG;
	
	DMA_config cfg;
	cfg.channel = 1;
	cfg.source = (uint32_t*) &(instance.regs->DR);
	cfg.target = buffer;
	cfg.prio = DMA_PRIO_MEDIUM;
	cfg.count = count;
	cfg.src_size = 2;
	cfg.des_size = 2;
	cfg.circular = true;
	cfg.src_incr = false;
	cfg.des_incr = false;
	DMA::configureChannel(DMA_1, cfg, cb);
	
	DMA::start(DMA_1);
	
	return true;
#else
	return false;
#endif
}


// --- STOP DMA ---
// Terminate DMA transfer.
bool ADC::stopDMA(ADC_devices device) {
	ADC_device &instance = adcList[device];
	if (!instance.active) { return false; }
	
#ifdef __stm32f0
	instance.regs->CFGR1 &= ~ADC_CFGR1_DMAEN;
	DMA::abort(DMA_1, 1);
	
	return true;
#else
	return false;
#endif
}

#endif

#endif
