-- Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
-- Date        : Tue Sep 25 11:46:13 2018
-- Host        : leonardo-pc running 64-bit Ubuntu 16.04.5 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ system_a3_slot_5_0_sim_netlist.vhdl
-- Design      : system_a3_slot_5_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-i
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport is
  port (
    clk_a : in STD_LOGIC;
    rst_a : in STD_LOGIC;
    en_a : in STD_LOGIC;
    we_a : in STD_LOGIC;
    addr_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    din_a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_b : in STD_LOGIC;
    rst_b : in STD_LOGIC;
    en_b : in STD_LOGIC;
    we_b : in STD_LOGIC;
    addr_b : in STD_LOGIC_VECTOR ( 15 downto 0 );
    din_b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_b : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_ADDR_WIDTH : integer;
  attribute C_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport : entity is 16;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport : entity is 32;
  attribute C_MEM_DEPTH : integer;
  attribute C_MEM_DEPTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport : entity is 512;
  attribute C_MEM_MODE : string;
  attribute C_MEM_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport : entity is "LOW_LATENCY";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport is
  signal NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 31;
begin
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 5) => addr_a(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 5) => addr_b(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => clk_a,
      CLKBWRCLK => clk_b,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => din_a(31 downto 0),
      DINBDIN(31 downto 0) => din_b(31 downto 0),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => dout_a(31 downto 0),
      DOUTBDOUT(31 downto 0) => dout_b(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => en_a,
      ENBWREN => en_b,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => we_a,
      WEA(2) => we_a,
      WEA(1) => we_a,
      WEA(0) => we_a,
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => we_b,
      WEBWE(2) => we_b,
      WEBWE(1) => we_b,
      WEBWE(0) => we_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport__1\ is
  port (
    clk_a : in STD_LOGIC;
    rst_a : in STD_LOGIC;
    en_a : in STD_LOGIC;
    we_a : in STD_LOGIC;
    addr_a : in STD_LOGIC_VECTOR ( 15 downto 0 );
    din_a : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_a : out STD_LOGIC_VECTOR ( 31 downto 0 );
    clk_b : in STD_LOGIC;
    rst_b : in STD_LOGIC;
    en_b : in STD_LOGIC;
    we_b : in STD_LOGIC;
    addr_b : in STD_LOGIC_VECTOR ( 15 downto 0 );
    din_b : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dout_b : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute C_ADDR_WIDTH : integer;
  attribute C_ADDR_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport__1\ : entity is 16;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport__1\ : entity is 32;
  attribute C_MEM_DEPTH : integer;
  attribute C_MEM_DEPTH of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport__1\ : entity is 512;
  attribute C_MEM_MODE : string;
  attribute C_MEM_MODE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport__1\ : entity is "LOW_LATENCY";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport__1\ : entity is "bram_dualport";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport__1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport__1\ is
  signal NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_bram_0 : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}} {SYNTH-7 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of mem_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_bram_0 : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_bram_0 : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_bram_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_bram_0 : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_bram_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_bram_0 : label is 31;
begin
mem_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 36,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 36,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 5) => addr_a(8 downto 0),
      ADDRARDADDR(4 downto 0) => B"00000",
      ADDRBWRADDR(14) => '0',
      ADDRBWRADDR(13 downto 5) => addr_b(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"00000",
      ADDRENA => '0',
      ADDRENB => '0',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '0',
      CASDOMUXEN_B => '0',
      CASDOUTA(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_mem_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_mem_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '0',
      CASOREGIMUXEN_B => '0',
      CASOUTDBITERR => NLW_mem_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_mem_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => clk_a,
      CLKBWRCLK => clk_b,
      DBITERR => NLW_mem_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => din_a(31 downto 0),
      DINBDIN(31 downto 0) => din_b(31 downto 0),
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => dout_a(31 downto 0),
      DOUTBDOUT(31 downto 0) => dout_b(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_mem_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => en_a,
      ENBWREN => en_b,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mem_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => we_a,
      WEA(2) => we_a,
      WEA(1) => we_a,
      WEA(0) => we_a,
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => we_b,
      WEBWE(2) => we_b,
      WEBWE(1) => we_b,
      WEBWE(0) => we_b
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_a3_wrapper is
  port (
    s_artico3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_artico3_aclk : in STD_LOGIC;
    s_artico3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_artico3_mode : in STD_LOGIC;
    s_artico3_en : in STD_LOGIC;
    s_artico3_addr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_artico3_we : in STD_LOGIC;
    s_artico3_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_a3_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_a3_wrapper is
  signal addr_a : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal addr_sync : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of addr_sync : signal is std.standard.true;
  signal data_cnt : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \data_cnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \data_cnt[10]_i_4_n_0\ : STD_LOGIC;
  signal \data_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \data_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \data_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \data_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \data_cnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \data_cnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \data_cnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \data_cnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \data_cnt[9]_i_1_n_0\ : STD_LOGIC;
  signal data_cnt_13 : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute MARK_DEBUG of data_cnt_13 : signal is std.standard.true;
  signal en_a : STD_LOGIC;
  signal en_a0 : STD_LOGIC;
  signal en_a5_out : STD_LOGIC;
  signal en_sync : STD_LOGIC;
  attribute MARK_DEBUG of en_sync : signal is std.standard.true;
  signal \mem_addr[0]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG of \mem_addr[0]_7\ : signal is std.standard.true;
  signal \mem_addr[1]_5\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute MARK_DEBUG of \mem_addr[1]_5\ : signal is std.standard.true;
  signal \mem_din[0]_8\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \mem_din[0]_8\ : signal is std.standard.true;
  signal \mem_din[1]_6\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \mem_din[1]_6\ : signal is std.standard.true;
  signal \mem_dout[0]_9\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \mem_dout[0]_9\ : signal is std.standard.true;
  signal \mem_dout[1]_10\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \mem_dout[1]_10\ : signal is std.standard.true;
  signal mem_en : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute MARK_DEBUG of mem_en : signal is std.standard.true;
  signal \mem_out[0]_4\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \mem_out[0]_4\ : signal is std.standard.true;
  signal \mem_out[1]_3\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \mem_out[1]_3\ : signal is std.standard.true;
  signal mem_path : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of mem_path : signal is std.standard.true;
  signal mem_path_inferred_i_33_n_0 : STD_LOGIC;
  signal mem_path_inferred_i_34_n_0 : STD_LOGIC;
  signal mem_rst : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute MARK_DEBUG of mem_rst : signal is std.standard.true;
  signal mem_we : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute MARK_DEBUG of mem_we : signal is std.standard.true;
  signal \memory_bank[0].mem_i_i_20_n_0\ : STD_LOGIC;
  signal \memory_bank[1].mem_i_i_2_n_0\ : STD_LOGIC;
  signal \memory_bank[1].mem_i_i_3_n_0\ : STD_LOGIC;
  signal \memory_bank[1].mem_i_i_4_n_0\ : STD_LOGIC;
  signal \memory_bank[1].mem_i_i_5_n_0\ : STD_LOGIC;
  signal \memory_bank[1].mem_i_i_6_n_0\ : STD_LOGIC;
  signal \memory_bank[1].mem_i_i_7_n_0\ : STD_LOGIC;
  signal \memory_bank[1].mem_i_i_8_n_0\ : STD_LOGIC;
  signal \memory_bank[1].mem_i_i_9_n_0\ : STD_LOGIC;
  signal mode_sync : STD_LOGIC;
  attribute MARK_DEBUG of mode_sync : signal is std.standard.true;
  signal p_0_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of p_0_in : signal is std.standard.true;
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_1_in_1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of p_1_in_1 : signal is std.standard.true;
  signal \reg_dout[0]_11\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \reg_dout[0]_11\ : signal is std.standard.true;
  signal \reg_dout[1]_12\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \reg_dout[1]_12\ : signal is std.standard.true;
  signal \reg_out[0]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \reg_out[0]_2\ : signal is std.standard.true;
  signal \reg_out[1]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of \reg_out[1]_0\ : signal is std.standard.true;
  signal reg_path : STD_LOGIC_VECTOR ( 31 downto 0 );
  attribute MARK_DEBUG of reg_path : signal is std.standard.true;
  signal reg_we : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute MARK_DEBUG of reg_we : signal is std.standard.true;
  signal \register_bank[0].reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[22]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[26]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[30]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[0].reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[1].reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \register_bank[1].reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \register_bank[1].reg[31]_i_4_n_0\ : STD_LOGIC;
  signal rst_a : STD_LOGIC;
  signal we_a : STD_LOGIC;
  attribute KEEP : string;
  attribute KEEP of \addr_sync_reg[0]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[10]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[11]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[12]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[13]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[14]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[15]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[1]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[2]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[3]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[4]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[5]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[6]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[7]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[8]\ : label is "yes";
  attribute KEEP of \addr_sync_reg[9]\ : label is "yes";
  attribute KEEP of \data_cnt_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \data_cnt_reg[0]\ : label is "true";
  attribute KEEP of \data_cnt_reg[10]\ : label is "yes";
  attribute mark_debug_string of \data_cnt_reg[10]\ : label is "true";
  attribute KEEP of \data_cnt_reg[1]\ : label is "yes";
  attribute mark_debug_string of \data_cnt_reg[1]\ : label is "true";
  attribute KEEP of \data_cnt_reg[2]\ : label is "yes";
  attribute mark_debug_string of \data_cnt_reg[2]\ : label is "true";
  attribute KEEP of \data_cnt_reg[3]\ : label is "yes";
  attribute mark_debug_string of \data_cnt_reg[3]\ : label is "true";
  attribute KEEP of \data_cnt_reg[4]\ : label is "yes";
  attribute mark_debug_string of \data_cnt_reg[4]\ : label is "true";
  attribute KEEP of \data_cnt_reg[5]\ : label is "yes";
  attribute mark_debug_string of \data_cnt_reg[5]\ : label is "true";
  attribute KEEP of \data_cnt_reg[6]\ : label is "yes";
  attribute mark_debug_string of \data_cnt_reg[6]\ : label is "true";
  attribute KEEP of \data_cnt_reg[7]\ : label is "yes";
  attribute mark_debug_string of \data_cnt_reg[7]\ : label is "true";
  attribute KEEP of \data_cnt_reg[8]\ : label is "yes";
  attribute mark_debug_string of \data_cnt_reg[8]\ : label is "true";
  attribute KEEP of \data_cnt_reg[9]\ : label is "yes";
  attribute mark_debug_string of \data_cnt_reg[9]\ : label is "true";
  attribute KEEP of en_sync_reg : label is "yes";
  attribute C_ADDR_WIDTH : integer;
  attribute C_ADDR_WIDTH of \memory_bank[0].mem_i\ : label is 16;
  attribute C_DATA_WIDTH : integer;
  attribute C_DATA_WIDTH of \memory_bank[0].mem_i\ : label is 32;
  attribute C_MEM_DEPTH : integer;
  attribute C_MEM_DEPTH of \memory_bank[0].mem_i\ : label is 512;
  attribute C_MEM_MODE : string;
  attribute C_MEM_MODE of \memory_bank[0].mem_i\ : label is "LOW_LATENCY";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_10\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_11\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_12\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_13\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_14\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_15\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_16\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_17\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_18\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_19\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_4\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_5\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_6\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_7\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_8\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \memory_bank[0].mem_i_i_9\ : label is "soft_lutpair6";
  attribute C_ADDR_WIDTH of \memory_bank[1].mem_i\ : label is 16;
  attribute C_DATA_WIDTH of \memory_bank[1].mem_i\ : label is 32;
  attribute C_MEM_DEPTH of \memory_bank[1].mem_i\ : label is 512;
  attribute C_MEM_MODE of \memory_bank[1].mem_i\ : label is "LOW_LATENCY";
  attribute SOFT_HLUTNM of \memory_bank[1].mem_i_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \memory_bank[1].mem_i_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \memory_bank[1].mem_i_i_3\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \memory_bank[1].mem_i_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \memory_bank[1].mem_i_i_6\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \memory_bank[1].mem_i_i_7\ : label is "soft_lutpair4";
  attribute KEEP of mode_sync_reg : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][0]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][10]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][11]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][12]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][13]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][14]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][15]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][16]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][17]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][18]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][19]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][1]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][20]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][21]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][22]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][23]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][24]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][25]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][26]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][27]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][28]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][29]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][2]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][30]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][31]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][3]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][4]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][5]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][6]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][7]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][8]\ : label is "yes";
  attribute KEEP of \register_bank[0].reg_out_reg[0][9]\ : label is "yes";
  attribute SOFT_HLUTNM of \register_bank[1].reg[31]_i_4\ : label is "soft_lutpair1";
  attribute KEEP of \register_bank[1].reg_out_reg[1][0]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][10]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][11]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][12]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][13]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][14]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][15]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][16]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][17]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][18]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][19]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][1]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][20]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][21]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][22]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][23]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][24]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][25]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][26]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][27]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][28]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][29]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][2]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][30]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][31]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][3]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][4]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][5]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][6]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][7]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][8]\ : label is "yes";
  attribute KEEP of \register_bank[1].reg_out_reg[1][9]\ : label is "yes";
begin
U0i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => reg_we(1)
    );
U0i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => reg_we(0)
    );
U0i_10: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(23)
    );
U0i_100: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(19)
    );
U0i_101: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(18)
    );
U0i_102: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(17)
    );
U0i_103: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(16)
    );
U0i_104: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(15)
    );
U0i_105: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(14)
    );
U0i_106: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(13)
    );
U0i_107: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(12)
    );
U0i_108: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(11)
    );
U0i_109: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(10)
    );
U0i_11: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(22)
    );
U0i_110: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(9)
    );
U0i_111: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(8)
    );
U0i_112: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(7)
    );
U0i_113: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(6)
    );
U0i_114: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(5)
    );
U0i_115: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(4)
    );
U0i_116: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(3)
    );
U0i_117: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(2)
    );
U0i_118: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(1)
    );
U0i_119: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(0)
    );
U0i_12: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(21)
    );
U0i_120: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(15)
    );
U0i_121: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(14)
    );
U0i_122: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(13)
    );
U0i_123: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(12)
    );
U0i_124: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(11)
    );
U0i_125: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(10)
    );
U0i_126: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(9)
    );
U0i_127: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(8)
    );
U0i_128: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(7)
    );
U0i_129: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(6)
    );
U0i_13: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(20)
    );
U0i_130: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(5)
    );
U0i_131: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(4)
    );
U0i_132: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(3)
    );
U0i_133: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(2)
    );
U0i_134: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(1)
    );
U0i_135: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[0]_7\(0)
    );
U0i_136: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(31)
    );
U0i_137: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(30)
    );
U0i_138: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(29)
    );
U0i_139: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(28)
    );
U0i_14: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(19)
    );
U0i_140: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(27)
    );
U0i_141: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(26)
    );
U0i_142: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(25)
    );
U0i_143: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(24)
    );
U0i_144: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(23)
    );
U0i_145: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(22)
    );
U0i_146: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(21)
    );
U0i_147: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(20)
    );
U0i_148: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(19)
    );
U0i_149: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(18)
    );
U0i_15: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(18)
    );
U0i_150: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(17)
    );
U0i_151: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(16)
    );
U0i_152: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(15)
    );
U0i_153: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(14)
    );
U0i_154: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(13)
    );
U0i_155: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(12)
    );
U0i_156: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(11)
    );
U0i_157: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(10)
    );
U0i_158: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(9)
    );
U0i_159: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(8)
    );
U0i_16: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(17)
    );
U0i_160: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(7)
    );
U0i_161: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(6)
    );
U0i_162: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(5)
    );
U0i_163: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(4)
    );
U0i_164: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(3)
    );
U0i_165: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(2)
    );
U0i_166: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(1)
    );
U0i_167: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[0]_8\(0)
    );
U0i_17: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(16)
    );
U0i_18: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(15)
    );
U0i_19: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(14)
    );
U0i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(31)
    );
U0i_20: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(13)
    );
U0i_21: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(12)
    );
U0i_22: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(11)
    );
U0i_23: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(10)
    );
U0i_24: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(9)
    );
U0i_25: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(8)
    );
U0i_26: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(7)
    );
U0i_27: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(6)
    );
U0i_28: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(5)
    );
U0i_29: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(4)
    );
U0i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(30)
    );
U0i_30: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(3)
    );
U0i_31: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(2)
    );
U0i_32: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(1)
    );
U0i_33: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(0)
    );
U0i_34: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(31)
    );
U0i_35: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(30)
    );
U0i_36: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(29)
    );
U0i_37: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(28)
    );
U0i_38: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(27)
    );
U0i_39: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(26)
    );
U0i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(29)
    );
U0i_40: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(25)
    );
U0i_41: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(24)
    );
U0i_42: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(23)
    );
U0i_43: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(22)
    );
U0i_44: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(21)
    );
U0i_45: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(20)
    );
U0i_46: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(19)
    );
U0i_47: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(18)
    );
U0i_48: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(17)
    );
U0i_49: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(16)
    );
U0i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(28)
    );
U0i_50: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(15)
    );
U0i_51: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(14)
    );
U0i_52: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(13)
    );
U0i_53: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(12)
    );
U0i_54: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(11)
    );
U0i_55: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(10)
    );
U0i_56: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(9)
    );
U0i_57: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(8)
    );
U0i_58: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(7)
    );
U0i_59: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(6)
    );
U0i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(27)
    );
U0i_60: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(5)
    );
U0i_61: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(4)
    );
U0i_62: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(3)
    );
U0i_63: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(2)
    );
U0i_64: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(1)
    );
U0i_65: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_1_in_1(0)
    );
U0i_66: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => mem_rst(1)
    );
U0i_67: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => mem_rst(0)
    );
U0i_68: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mem_en(1)
    );
U0i_69: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mem_en(0)
    );
U0i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(26)
    );
U0i_70: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mem_we(1)
    );
U0i_71: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => mem_we(0)
    );
U0i_72: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(15)
    );
U0i_73: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(14)
    );
U0i_74: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(13)
    );
U0i_75: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(12)
    );
U0i_76: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(11)
    );
U0i_77: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(10)
    );
U0i_78: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(9)
    );
U0i_79: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(8)
    );
U0i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(25)
    );
U0i_80: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(7)
    );
U0i_81: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(6)
    );
U0i_82: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(5)
    );
U0i_83: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(4)
    );
U0i_84: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(3)
    );
U0i_85: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(2)
    );
U0i_86: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(1)
    );
U0i_87: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_addr[1]_5\(0)
    );
U0i_88: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(31)
    );
U0i_89: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(30)
    );
U0i_9: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => p_0_in(24)
    );
U0i_90: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(29)
    );
U0i_91: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(28)
    );
U0i_92: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(27)
    );
U0i_93: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(26)
    );
U0i_94: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(25)
    );
U0i_95: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(24)
    );
U0i_96: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(23)
    );
U0i_97: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(22)
    );
U0i_98: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(21)
    );
U0i_99: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => \mem_din[1]_6\(20)
    );
\addr_sync_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(0),
      Q => addr_sync(0),
      R => rst_a
    );
\addr_sync_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(10),
      Q => addr_sync(10),
      R => rst_a
    );
\addr_sync_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(11),
      Q => addr_sync(11),
      R => rst_a
    );
\addr_sync_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(12),
      Q => addr_sync(12),
      R => rst_a
    );
\addr_sync_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(13),
      Q => addr_sync(13),
      R => rst_a
    );
\addr_sync_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(14),
      Q => addr_sync(14),
      R => rst_a
    );
\addr_sync_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(15),
      Q => addr_sync(15),
      R => rst_a
    );
\addr_sync_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(1),
      Q => addr_sync(1),
      R => rst_a
    );
\addr_sync_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(2),
      Q => addr_sync(2),
      R => rst_a
    );
\addr_sync_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(3),
      Q => addr_sync(3),
      R => rst_a
    );
\addr_sync_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(4),
      Q => addr_sync(4),
      R => rst_a
    );
\addr_sync_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(5),
      Q => addr_sync(5),
      R => rst_a
    );
\addr_sync_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(6),
      Q => addr_sync(6),
      R => rst_a
    );
\addr_sync_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(7),
      Q => addr_sync(7),
      R => rst_a
    );
\addr_sync_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(8),
      Q => addr_sync(8),
      R => rst_a
    );
\addr_sync_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_addr(9),
      Q => addr_sync(9),
      R => rst_a
    );
\data_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data_cnt_13(0),
      O => \data_cnt[0]_i_1_n_0\
    );
\data_cnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"40FF"
    )
        port map (
      I0 => s_artico3_we,
      I1 => s_artico3_en,
      I2 => s_artico3_mode,
      I3 => s_artico3_aresetn,
      O => data_cnt(0)
    );
\data_cnt[10]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_mode,
      O => en_a0
    );
\data_cnt[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => data_cnt_13(8),
      I1 => data_cnt_13(6),
      I2 => \data_cnt[10]_i_4_n_0\,
      I3 => data_cnt_13(7),
      I4 => data_cnt_13(9),
      I5 => data_cnt_13(10),
      O => \data_cnt[10]_i_3_n_0\
    );
\data_cnt[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => data_cnt_13(5),
      I1 => data_cnt_13(3),
      I2 => data_cnt_13(1),
      I3 => data_cnt_13(0),
      I4 => data_cnt_13(2),
      I5 => data_cnt_13(4),
      O => \data_cnt[10]_i_4_n_0\
    );
\data_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => data_cnt_13(0),
      I1 => data_cnt_13(1),
      O => \data_cnt[1]_i_1_n_0\
    );
\data_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => data_cnt_13(0),
      I1 => data_cnt_13(1),
      I2 => data_cnt_13(2),
      O => \data_cnt[2]_i_1_n_0\
    );
\data_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => data_cnt_13(1),
      I1 => data_cnt_13(0),
      I2 => data_cnt_13(2),
      I3 => data_cnt_13(3),
      O => \data_cnt[3]_i_1_n_0\
    );
\data_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => data_cnt_13(2),
      I1 => data_cnt_13(0),
      I2 => data_cnt_13(1),
      I3 => data_cnt_13(3),
      I4 => data_cnt_13(4),
      O => \data_cnt[4]_i_1_n_0\
    );
\data_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => data_cnt_13(3),
      I1 => data_cnt_13(1),
      I2 => data_cnt_13(0),
      I3 => data_cnt_13(2),
      I4 => data_cnt_13(4),
      I5 => data_cnt_13(5),
      O => \data_cnt[5]_i_1_n_0\
    );
\data_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \data_cnt[10]_i_4_n_0\,
      I1 => data_cnt_13(6),
      O => \data_cnt[6]_i_1_n_0\
    );
\data_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \data_cnt[10]_i_4_n_0\,
      I1 => data_cnt_13(6),
      I2 => data_cnt_13(7),
      O => \data_cnt[7]_i_1_n_0\
    );
\data_cnt[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => data_cnt_13(6),
      I1 => \data_cnt[10]_i_4_n_0\,
      I2 => data_cnt_13(7),
      I3 => data_cnt_13(8),
      O => \data_cnt[8]_i_1_n_0\
    );
\data_cnt[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => data_cnt_13(7),
      I1 => \data_cnt[10]_i_4_n_0\,
      I2 => data_cnt_13(6),
      I3 => data_cnt_13(8),
      I4 => data_cnt_13(9),
      O => \data_cnt[9]_i_1_n_0\
    );
\data_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => en_a0,
      D => \data_cnt[0]_i_1_n_0\,
      Q => data_cnt_13(0),
      R => data_cnt(0)
    );
\data_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => en_a0,
      D => \data_cnt[10]_i_3_n_0\,
      Q => data_cnt_13(10),
      R => data_cnt(0)
    );
\data_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => en_a0,
      D => \data_cnt[1]_i_1_n_0\,
      Q => data_cnt_13(1),
      R => data_cnt(0)
    );
\data_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => en_a0,
      D => \data_cnt[2]_i_1_n_0\,
      Q => data_cnt_13(2),
      R => data_cnt(0)
    );
\data_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => en_a0,
      D => \data_cnt[3]_i_1_n_0\,
      Q => data_cnt_13(3),
      R => data_cnt(0)
    );
\data_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => en_a0,
      D => \data_cnt[4]_i_1_n_0\,
      Q => data_cnt_13(4),
      R => data_cnt(0)
    );
\data_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => en_a0,
      D => \data_cnt[5]_i_1_n_0\,
      Q => data_cnt_13(5),
      R => data_cnt(0)
    );
\data_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => en_a0,
      D => \data_cnt[6]_i_1_n_0\,
      Q => data_cnt_13(6),
      R => data_cnt(0)
    );
\data_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => en_a0,
      D => \data_cnt[7]_i_1_n_0\,
      Q => data_cnt_13(7),
      R => data_cnt(0)
    );
\data_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => en_a0,
      D => \data_cnt[8]_i_1_n_0\,
      Q => data_cnt_13(8),
      R => data_cnt(0)
    );
\data_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => en_a0,
      D => \data_cnt[9]_i_1_n_0\,
      Q => data_cnt_13(9),
      R => data_cnt(0)
    );
en_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_en,
      Q => en_sync,
      R => rst_a
    );
mem_path_inferred_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(31),
      I1 => \mem_out[0]_4\(31),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(31)
    );
mem_path_inferred_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(22),
      I1 => \mem_out[0]_4\(22),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(22)
    );
mem_path_inferred_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(21),
      I1 => \mem_out[0]_4\(21),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(21)
    );
mem_path_inferred_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(20),
      I1 => \mem_out[0]_4\(20),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(20)
    );
mem_path_inferred_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(19),
      I1 => \mem_out[0]_4\(19),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(19)
    );
mem_path_inferred_i_14: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(18),
      I1 => \mem_out[0]_4\(18),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(18)
    );
mem_path_inferred_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(17),
      I1 => \mem_out[0]_4\(17),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(17)
    );
mem_path_inferred_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(16),
      I1 => \mem_out[0]_4\(16),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(16)
    );
mem_path_inferred_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(15),
      I1 => \mem_out[0]_4\(15),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(15)
    );
mem_path_inferred_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(14),
      I1 => \mem_out[0]_4\(14),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(14)
    );
mem_path_inferred_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(13),
      I1 => \mem_out[0]_4\(13),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(13)
    );
mem_path_inferred_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(30),
      I1 => \mem_out[0]_4\(30),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(30)
    );
mem_path_inferred_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(12),
      I1 => \mem_out[0]_4\(12),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(12)
    );
mem_path_inferred_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(11),
      I1 => \mem_out[0]_4\(11),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(11)
    );
mem_path_inferred_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(10),
      I1 => \mem_out[0]_4\(10),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(10)
    );
mem_path_inferred_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(9),
      I1 => \mem_out[0]_4\(9),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(9)
    );
mem_path_inferred_i_24: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(8),
      I1 => \mem_out[0]_4\(8),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(8)
    );
mem_path_inferred_i_25: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(7),
      I1 => \mem_out[0]_4\(7),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(7)
    );
mem_path_inferred_i_26: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(6),
      I1 => \mem_out[0]_4\(6),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(6)
    );
mem_path_inferred_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(5),
      I1 => \mem_out[0]_4\(5),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(5)
    );
mem_path_inferred_i_28: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(4),
      I1 => \mem_out[0]_4\(4),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(4)
    );
mem_path_inferred_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(3),
      I1 => \mem_out[0]_4\(3),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(3)
    );
mem_path_inferred_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(29),
      I1 => \mem_out[0]_4\(29),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(29)
    );
mem_path_inferred_i_30: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(2),
      I1 => \mem_out[0]_4\(2),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(2)
    );
mem_path_inferred_i_31: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(1),
      I1 => \mem_out[0]_4\(1),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(1)
    );
mem_path_inferred_i_32: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(0),
      I1 => \mem_out[0]_4\(0),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(0)
    );
mem_path_inferred_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => addr_sync(15),
      I1 => addr_sync(14),
      I2 => addr_sync(13),
      I3 => addr_sync(12),
      O => mem_path_inferred_i_33_n_0
    );
mem_path_inferred_i_34: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addr_sync(11),
      I1 => addr_sync(10),
      I2 => en_sync,
      O => mem_path_inferred_i_34_n_0
    );
mem_path_inferred_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(28),
      I1 => \mem_out[0]_4\(28),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(28)
    );
mem_path_inferred_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(27),
      I1 => \mem_out[0]_4\(27),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(27)
    );
mem_path_inferred_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(26),
      I1 => \mem_out[0]_4\(26),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(26)
    );
mem_path_inferred_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(25),
      I1 => \mem_out[0]_4\(25),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(25)
    );
mem_path_inferred_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(24),
      I1 => \mem_out[0]_4\(24),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(24)
    );
mem_path_inferred_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A000C000"
    )
        port map (
      I0 => \mem_out[1]_3\(23),
      I1 => \mem_out[0]_4\(23),
      I2 => mem_path_inferred_i_33_n_0,
      I3 => mem_path_inferred_i_34_n_0,
      I4 => addr_sync(9),
      O => mem_path(23)
    );
\memory_bank[0].mem_i\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport__1\
     port map (
      addr_a(15 downto 0) => addr_a(15 downto 0),
      addr_b(15 downto 0) => \mem_addr[0]_7\(15 downto 0),
      clk_a => s_artico3_aclk,
      clk_b => s_artico3_aclk,
      din_a(31 downto 0) => s_artico3_wdata(31 downto 0),
      din_b(31 downto 0) => \mem_din[0]_8\(31 downto 0),
      dout_a(31 downto 0) => \mem_out[0]_4\(31 downto 0),
      dout_b(31 downto 0) => \mem_dout[0]_9\(31 downto 0),
      en_a => en_a,
      en_b => mem_en(0),
      rst_a => rst_a,
      rst_b => mem_rst(0),
      we_a => we_a,
      we_b => mem_we(0)
    );
\memory_bank[0].mem_i_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_artico3_aresetn,
      O => rst_a
    );
\memory_bank[0].mem_i_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(9),
      O => addr_a(9)
    );
\memory_bank[0].mem_i_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(8),
      O => addr_a(8)
    );
\memory_bank[0].mem_i_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(7),
      O => addr_a(7)
    );
\memory_bank[0].mem_i_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(6),
      O => addr_a(6)
    );
\memory_bank[0].mem_i_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(5),
      O => addr_a(5)
    );
\memory_bank[0].mem_i_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(4),
      O => addr_a(4)
    );
\memory_bank[0].mem_i_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(3),
      O => addr_a(3)
    );
\memory_bank[0].mem_i_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(2),
      O => addr_a(2)
    );
\memory_bank[0].mem_i_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(1),
      O => addr_a(1)
    );
\memory_bank[0].mem_i_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(0),
      O => addr_a(0)
    );
\memory_bank[0].mem_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => s_artico3_addr(9),
      I1 => s_artico3_en,
      I2 => s_artico3_mode,
      I3 => \memory_bank[0].mem_i_i_20_n_0\,
      O => en_a
    );
\memory_bank[0].mem_i_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => s_artico3_addr(14),
      I1 => s_artico3_addr(15),
      I2 => s_artico3_addr(13),
      I3 => s_artico3_addr(12),
      I4 => s_artico3_addr(10),
      I5 => s_artico3_addr(11),
      O => \memory_bank[0].mem_i_i_20_n_0\
    );
\memory_bank[0].mem_i_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_we,
      I1 => s_artico3_mode,
      O => we_a
    );
\memory_bank[0].mem_i_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(15),
      O => addr_a(15)
    );
\memory_bank[0].mem_i_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(14),
      O => addr_a(14)
    );
\memory_bank[0].mem_i_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(13),
      O => addr_a(13)
    );
\memory_bank[0].mem_i_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(12),
      O => addr_a(12)
    );
\memory_bank[0].mem_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(11),
      O => addr_a(11)
    );
\memory_bank[0].mem_i_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(10),
      O => addr_a(10)
    );
\memory_bank[1].mem_i\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_bram_dualport
     port map (
      addr_a(15) => \memory_bank[1].mem_i_i_2_n_0\,
      addr_a(14) => \memory_bank[1].mem_i_i_3_n_0\,
      addr_a(13) => \memory_bank[1].mem_i_i_4_n_0\,
      addr_a(12) => \memory_bank[1].mem_i_i_5_n_0\,
      addr_a(11) => \memory_bank[1].mem_i_i_6_n_0\,
      addr_a(10) => \memory_bank[1].mem_i_i_7_n_0\,
      addr_a(9) => \memory_bank[1].mem_i_i_8_n_0\,
      addr_a(8 downto 0) => addr_a(8 downto 0),
      addr_b(15 downto 0) => \mem_addr[1]_5\(15 downto 0),
      clk_a => s_artico3_aclk,
      clk_b => s_artico3_aclk,
      din_a(31 downto 0) => s_artico3_wdata(31 downto 0),
      din_b(31 downto 0) => \mem_din[1]_6\(31 downto 0),
      dout_a(31 downto 0) => \mem_out[1]_3\(31 downto 0),
      dout_b(31 downto 0) => \mem_dout[1]_10\(31 downto 0),
      en_a => en_a5_out,
      en_b => mem_en(1),
      rst_a => rst_a,
      rst_b => mem_rst(1),
      we_a => we_a,
      we_b => mem_we(1)
    );
\memory_bank[1].mem_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => s_artico3_addr(9),
      I1 => s_artico3_en,
      I2 => s_artico3_mode,
      I3 => \memory_bank[0].mem_i_i_20_n_0\,
      O => en_a5_out
    );
\memory_bank[1].mem_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E010"
    )
        port map (
      I0 => \memory_bank[1].mem_i_i_9_n_0\,
      I1 => s_artico3_addr(14),
      I2 => s_artico3_en,
      I3 => s_artico3_addr(15),
      O => \memory_bank[1].mem_i_i_2_n_0\
    );
\memory_bank[1].mem_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => \memory_bank[1].mem_i_i_9_n_0\,
      I1 => s_artico3_en,
      I2 => s_artico3_addr(14),
      O => \memory_bank[1].mem_i_i_3_n_0\
    );
\memory_bank[1].mem_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000010000"
    )
        port map (
      I0 => s_artico3_addr(11),
      I1 => s_artico3_addr(9),
      I2 => s_artico3_addr(10),
      I3 => s_artico3_addr(12),
      I4 => s_artico3_en,
      I5 => s_artico3_addr(13),
      O => \memory_bank[1].mem_i_i_4_n_0\
    );
\memory_bank[1].mem_i_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000100"
    )
        port map (
      I0 => s_artico3_addr(10),
      I1 => s_artico3_addr(9),
      I2 => s_artico3_addr(11),
      I3 => s_artico3_en,
      I4 => s_artico3_addr(12),
      O => \memory_bank[1].mem_i_i_5_n_0\
    );
\memory_bank[1].mem_i_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E010"
    )
        port map (
      I0 => s_artico3_addr(9),
      I1 => s_artico3_addr(10),
      I2 => s_artico3_en,
      I3 => s_artico3_addr(11),
      O => \memory_bank[1].mem_i_i_6_n_0\
    );
\memory_bank[1].mem_i_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => s_artico3_addr(9),
      I1 => s_artico3_en,
      I2 => s_artico3_addr(10),
      O => \memory_bank[1].mem_i_i_7_n_0\
    );
\memory_bank[1].mem_i_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_artico3_en,
      I1 => s_artico3_addr(9),
      O => \memory_bank[1].mem_i_i_8_n_0\
    );
\memory_bank[1].mem_i_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => s_artico3_addr(12),
      I1 => s_artico3_addr(10),
      I2 => s_artico3_addr(9),
      I3 => s_artico3_addr(11),
      I4 => s_artico3_addr(13),
      O => \memory_bank[1].mem_i_i_9_n_0\
    );
mode_sync_reg: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => s_artico3_mode,
      Q => mode_sync,
      R => rst_a
    );
reg_path_inferred_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(31),
      I1 => \reg_out[0]_2\(31),
      I2 => addr_sync(0),
      O => reg_path(31)
    );
reg_path_inferred_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(22),
      I1 => \reg_out[0]_2\(22),
      I2 => addr_sync(0),
      O => reg_path(22)
    );
reg_path_inferred_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(21),
      I1 => \reg_out[0]_2\(21),
      I2 => addr_sync(0),
      O => reg_path(21)
    );
reg_path_inferred_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(20),
      I1 => \reg_out[0]_2\(20),
      I2 => addr_sync(0),
      O => reg_path(20)
    );
reg_path_inferred_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(19),
      I1 => \reg_out[0]_2\(19),
      I2 => addr_sync(0),
      O => reg_path(19)
    );
reg_path_inferred_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(18),
      I1 => \reg_out[0]_2\(18),
      I2 => addr_sync(0),
      O => reg_path(18)
    );
reg_path_inferred_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(17),
      I1 => \reg_out[0]_2\(17),
      I2 => addr_sync(0),
      O => reg_path(17)
    );
reg_path_inferred_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(16),
      I1 => \reg_out[0]_2\(16),
      I2 => addr_sync(0),
      O => reg_path(16)
    );
reg_path_inferred_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(15),
      I1 => \reg_out[0]_2\(15),
      I2 => addr_sync(0),
      O => reg_path(15)
    );
reg_path_inferred_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(14),
      I1 => \reg_out[0]_2\(14),
      I2 => addr_sync(0),
      O => reg_path(14)
    );
reg_path_inferred_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(13),
      I1 => \reg_out[0]_2\(13),
      I2 => addr_sync(0),
      O => reg_path(13)
    );
reg_path_inferred_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(30),
      I1 => \reg_out[0]_2\(30),
      I2 => addr_sync(0),
      O => reg_path(30)
    );
reg_path_inferred_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(12),
      I1 => \reg_out[0]_2\(12),
      I2 => addr_sync(0),
      O => reg_path(12)
    );
reg_path_inferred_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(11),
      I1 => \reg_out[0]_2\(11),
      I2 => addr_sync(0),
      O => reg_path(11)
    );
reg_path_inferred_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(10),
      I1 => \reg_out[0]_2\(10),
      I2 => addr_sync(0),
      O => reg_path(10)
    );
reg_path_inferred_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(9),
      I1 => \reg_out[0]_2\(9),
      I2 => addr_sync(0),
      O => reg_path(9)
    );
reg_path_inferred_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(8),
      I1 => \reg_out[0]_2\(8),
      I2 => addr_sync(0),
      O => reg_path(8)
    );
reg_path_inferred_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(7),
      I1 => \reg_out[0]_2\(7),
      I2 => addr_sync(0),
      O => reg_path(7)
    );
reg_path_inferred_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(6),
      I1 => \reg_out[0]_2\(6),
      I2 => addr_sync(0),
      O => reg_path(6)
    );
reg_path_inferred_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(5),
      I1 => \reg_out[0]_2\(5),
      I2 => addr_sync(0),
      O => reg_path(5)
    );
reg_path_inferred_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(4),
      I1 => \reg_out[0]_2\(4),
      I2 => addr_sync(0),
      O => reg_path(4)
    );
reg_path_inferred_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(3),
      I1 => \reg_out[0]_2\(3),
      I2 => addr_sync(0),
      O => reg_path(3)
    );
reg_path_inferred_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(29),
      I1 => \reg_out[0]_2\(29),
      I2 => addr_sync(0),
      O => reg_path(29)
    );
reg_path_inferred_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(2),
      I1 => \reg_out[0]_2\(2),
      I2 => addr_sync(0),
      O => reg_path(2)
    );
reg_path_inferred_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(1),
      I1 => \reg_out[0]_2\(1),
      I2 => addr_sync(0),
      O => reg_path(1)
    );
reg_path_inferred_i_32: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(0),
      I1 => \reg_out[0]_2\(0),
      I2 => addr_sync(0),
      O => reg_path(0)
    );
reg_path_inferred_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(28),
      I1 => \reg_out[0]_2\(28),
      I2 => addr_sync(0),
      O => reg_path(28)
    );
reg_path_inferred_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(27),
      I1 => \reg_out[0]_2\(27),
      I2 => addr_sync(0),
      O => reg_path(27)
    );
reg_path_inferred_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(26),
      I1 => \reg_out[0]_2\(26),
      I2 => addr_sync(0),
      O => reg_path(26)
    );
reg_path_inferred_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(25),
      I1 => \reg_out[0]_2\(25),
      I2 => addr_sync(0),
      O => reg_path(25)
    );
reg_path_inferred_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(24),
      I1 => \reg_out[0]_2\(24),
      I2 => addr_sync(0),
      O => reg_path(24)
    );
reg_path_inferred_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \reg_out[1]_0\(23),
      I1 => \reg_out[0]_2\(23),
      I2 => addr_sync(0),
      O => reg_path(23)
    );
\register_bank[0].reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(0),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(0),
      O => \register_bank[0].reg[0]_i_1_n_0\
    );
\register_bank[0].reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(10),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(10),
      O => \register_bank[0].reg[10]_i_1_n_0\
    );
\register_bank[0].reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(11),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(11),
      O => \register_bank[0].reg[11]_i_1_n_0\
    );
\register_bank[0].reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(12),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(12),
      O => \register_bank[0].reg[12]_i_1_n_0\
    );
\register_bank[0].reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(13),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(13),
      O => \register_bank[0].reg[13]_i_1_n_0\
    );
\register_bank[0].reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(14),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(14),
      O => \register_bank[0].reg[14]_i_1_n_0\
    );
\register_bank[0].reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(15),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(15),
      O => \register_bank[0].reg[15]_i_1_n_0\
    );
\register_bank[0].reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(16),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(16),
      O => \register_bank[0].reg[16]_i_1_n_0\
    );
\register_bank[0].reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(17),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(17),
      O => \register_bank[0].reg[17]_i_1_n_0\
    );
\register_bank[0].reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(18),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(18),
      O => \register_bank[0].reg[18]_i_1_n_0\
    );
\register_bank[0].reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(19),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(19),
      O => \register_bank[0].reg[19]_i_1_n_0\
    );
\register_bank[0].reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(1),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(1),
      O => \register_bank[0].reg[1]_i_1_n_0\
    );
\register_bank[0].reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(20),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(20),
      O => \register_bank[0].reg[20]_i_1_n_0\
    );
\register_bank[0].reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(21),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(21),
      O => \register_bank[0].reg[21]_i_1_n_0\
    );
\register_bank[0].reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(22),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(22),
      O => \register_bank[0].reg[22]_i_1_n_0\
    );
\register_bank[0].reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(23),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(23),
      O => \register_bank[0].reg[23]_i_1_n_0\
    );
\register_bank[0].reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(24),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(24),
      O => \register_bank[0].reg[24]_i_1_n_0\
    );
\register_bank[0].reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(25),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(25),
      O => \register_bank[0].reg[25]_i_1_n_0\
    );
\register_bank[0].reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(26),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(26),
      O => \register_bank[0].reg[26]_i_1_n_0\
    );
\register_bank[0].reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(27),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(27),
      O => \register_bank[0].reg[27]_i_1_n_0\
    );
\register_bank[0].reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(28),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(28),
      O => \register_bank[0].reg[28]_i_1_n_0\
    );
\register_bank[0].reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(29),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(29),
      O => \register_bank[0].reg[29]_i_1_n_0\
    );
\register_bank[0].reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(2),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(2),
      O => \register_bank[0].reg[2]_i_1_n_0\
    );
\register_bank[0].reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(30),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(30),
      O => \register_bank[0].reg[30]_i_1_n_0\
    );
\register_bank[0].reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => s_artico3_addr(8),
      I1 => s_artico3_addr(9),
      I2 => \memory_bank[0].mem_i_i_20_n_0\,
      I3 => \register_bank[0].reg[31]_i_3_n_0\,
      I4 => \register_bank[1].reg[31]_i_4_n_0\,
      I5 => reg_we(0),
      O => \register_bank[0].reg[31]_i_1_n_0\
    );
\register_bank[0].reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(31),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(31),
      O => \register_bank[0].reg[31]_i_2_n_0\
    );
\register_bank[0].reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => s_artico3_addr(2),
      I1 => s_artico3_addr(3),
      I2 => s_artico3_addr(0),
      I3 => s_artico3_addr(1),
      I4 => s_artico3_mode,
      I5 => s_artico3_we,
      O => \register_bank[0].reg[31]_i_3_n_0\
    );
\register_bank[0].reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(3),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(3),
      O => \register_bank[0].reg[3]_i_1_n_0\
    );
\register_bank[0].reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(4),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(4),
      O => \register_bank[0].reg[4]_i_1_n_0\
    );
\register_bank[0].reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(5),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(5),
      O => \register_bank[0].reg[5]_i_1_n_0\
    );
\register_bank[0].reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(6),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(6),
      O => \register_bank[0].reg[6]_i_1_n_0\
    );
\register_bank[0].reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(7),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(7),
      O => \register_bank[0].reg[7]_i_1_n_0\
    );
\register_bank[0].reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(8),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(8),
      O => \register_bank[0].reg[8]_i_1_n_0\
    );
\register_bank[0].reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_1_in_1(9),
      I1 => reg_we(0),
      I2 => s_artico3_wdata(9),
      O => \register_bank[0].reg[9]_i_1_n_0\
    );
\register_bank[0].reg_out_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(0),
      Q => \reg_out[0]_2\(0),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(10),
      Q => \reg_out[0]_2\(10),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(11),
      Q => \reg_out[0]_2\(11),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(12),
      Q => \reg_out[0]_2\(12),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(13),
      Q => \reg_out[0]_2\(13),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(14),
      Q => \reg_out[0]_2\(14),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(15),
      Q => \reg_out[0]_2\(15),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(16),
      Q => \reg_out[0]_2\(16),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(17),
      Q => \reg_out[0]_2\(17),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(18),
      Q => \reg_out[0]_2\(18),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(19),
      Q => \reg_out[0]_2\(19),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(1),
      Q => \reg_out[0]_2\(1),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(20),
      Q => \reg_out[0]_2\(20),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(21),
      Q => \reg_out[0]_2\(21),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(22),
      Q => \reg_out[0]_2\(22),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(23),
      Q => \reg_out[0]_2\(23),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(24),
      Q => \reg_out[0]_2\(24),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(25),
      Q => \reg_out[0]_2\(25),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(26),
      Q => \reg_out[0]_2\(26),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(27),
      Q => \reg_out[0]_2\(27),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(28),
      Q => \reg_out[0]_2\(28),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(29),
      Q => \reg_out[0]_2\(29),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(2),
      Q => \reg_out[0]_2\(2),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(30),
      Q => \reg_out[0]_2\(30),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(31),
      Q => \reg_out[0]_2\(31),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(3),
      Q => \reg_out[0]_2\(3),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(4),
      Q => \reg_out[0]_2\(4),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(5),
      Q => \reg_out[0]_2\(5),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(6),
      Q => \reg_out[0]_2\(6),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(7),
      Q => \reg_out[0]_2\(7),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(8),
      Q => \reg_out[0]_2\(8),
      R => rst_a
    );
\register_bank[0].reg_out_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[0]_11\(9),
      Q => \reg_out[0]_2\(9),
      R => rst_a
    );
\register_bank[0].reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[0]_i_1_n_0\,
      Q => \reg_dout[0]_11\(0),
      R => rst_a
    );
\register_bank[0].reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[10]_i_1_n_0\,
      Q => \reg_dout[0]_11\(10),
      R => rst_a
    );
\register_bank[0].reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[11]_i_1_n_0\,
      Q => \reg_dout[0]_11\(11),
      R => rst_a
    );
\register_bank[0].reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[12]_i_1_n_0\,
      Q => \reg_dout[0]_11\(12),
      R => rst_a
    );
\register_bank[0].reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[13]_i_1_n_0\,
      Q => \reg_dout[0]_11\(13),
      R => rst_a
    );
\register_bank[0].reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[14]_i_1_n_0\,
      Q => \reg_dout[0]_11\(14),
      R => rst_a
    );
\register_bank[0].reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[15]_i_1_n_0\,
      Q => \reg_dout[0]_11\(15),
      R => rst_a
    );
\register_bank[0].reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[16]_i_1_n_0\,
      Q => \reg_dout[0]_11\(16),
      R => rst_a
    );
\register_bank[0].reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[17]_i_1_n_0\,
      Q => \reg_dout[0]_11\(17),
      R => rst_a
    );
\register_bank[0].reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[18]_i_1_n_0\,
      Q => \reg_dout[0]_11\(18),
      R => rst_a
    );
\register_bank[0].reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[19]_i_1_n_0\,
      Q => \reg_dout[0]_11\(19),
      R => rst_a
    );
\register_bank[0].reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[1]_i_1_n_0\,
      Q => \reg_dout[0]_11\(1),
      R => rst_a
    );
\register_bank[0].reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[20]_i_1_n_0\,
      Q => \reg_dout[0]_11\(20),
      R => rst_a
    );
\register_bank[0].reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[21]_i_1_n_0\,
      Q => \reg_dout[0]_11\(21),
      R => rst_a
    );
\register_bank[0].reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[22]_i_1_n_0\,
      Q => \reg_dout[0]_11\(22),
      R => rst_a
    );
\register_bank[0].reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[23]_i_1_n_0\,
      Q => \reg_dout[0]_11\(23),
      R => rst_a
    );
\register_bank[0].reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[24]_i_1_n_0\,
      Q => \reg_dout[0]_11\(24),
      R => rst_a
    );
\register_bank[0].reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[25]_i_1_n_0\,
      Q => \reg_dout[0]_11\(25),
      R => rst_a
    );
\register_bank[0].reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[26]_i_1_n_0\,
      Q => \reg_dout[0]_11\(26),
      R => rst_a
    );
\register_bank[0].reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[27]_i_1_n_0\,
      Q => \reg_dout[0]_11\(27),
      R => rst_a
    );
\register_bank[0].reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[28]_i_1_n_0\,
      Q => \reg_dout[0]_11\(28),
      R => rst_a
    );
\register_bank[0].reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[29]_i_1_n_0\,
      Q => \reg_dout[0]_11\(29),
      R => rst_a
    );
\register_bank[0].reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[2]_i_1_n_0\,
      Q => \reg_dout[0]_11\(2),
      R => rst_a
    );
\register_bank[0].reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[30]_i_1_n_0\,
      Q => \reg_dout[0]_11\(30),
      R => rst_a
    );
\register_bank[0].reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[31]_i_2_n_0\,
      Q => \reg_dout[0]_11\(31),
      R => rst_a
    );
\register_bank[0].reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[3]_i_1_n_0\,
      Q => \reg_dout[0]_11\(3),
      R => rst_a
    );
\register_bank[0].reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[4]_i_1_n_0\,
      Q => \reg_dout[0]_11\(4),
      R => rst_a
    );
\register_bank[0].reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[5]_i_1_n_0\,
      Q => \reg_dout[0]_11\(5),
      R => rst_a
    );
\register_bank[0].reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[6]_i_1_n_0\,
      Q => \reg_dout[0]_11\(6),
      R => rst_a
    );
\register_bank[0].reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[7]_i_1_n_0\,
      Q => \reg_dout[0]_11\(7),
      R => rst_a
    );
\register_bank[0].reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[8]_i_1_n_0\,
      Q => \reg_dout[0]_11\(8),
      R => rst_a
    );
\register_bank[0].reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[0].reg[31]_i_1_n_0\,
      D => \register_bank[0].reg[9]_i_1_n_0\,
      Q => \reg_dout[0]_11\(9),
      R => rst_a
    );
\register_bank[1].reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(0),
      O => p_1_in(0)
    );
\register_bank[1].reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(10),
      O => p_1_in(10)
    );
\register_bank[1].reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(11),
      O => p_1_in(11)
    );
\register_bank[1].reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(12),
      O => p_1_in(12)
    );
\register_bank[1].reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(13),
      O => p_1_in(13)
    );
\register_bank[1].reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(14),
      O => p_1_in(14)
    );
\register_bank[1].reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(15),
      O => p_1_in(15)
    );
\register_bank[1].reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(16),
      O => p_1_in(16)
    );
\register_bank[1].reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(17),
      O => p_1_in(17)
    );
\register_bank[1].reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(18),
      O => p_1_in(18)
    );
\register_bank[1].reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(19),
      O => p_1_in(19)
    );
\register_bank[1].reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(1),
      O => p_1_in(1)
    );
\register_bank[1].reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(20),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(20),
      O => p_1_in(20)
    );
\register_bank[1].reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(21),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(21),
      O => p_1_in(21)
    );
\register_bank[1].reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(22),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(22),
      O => p_1_in(22)
    );
\register_bank[1].reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(23),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(23),
      O => p_1_in(23)
    );
\register_bank[1].reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(24),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(24),
      O => p_1_in(24)
    );
\register_bank[1].reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(25),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(25),
      O => p_1_in(25)
    );
\register_bank[1].reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(26),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(26),
      O => p_1_in(26)
    );
\register_bank[1].reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(27),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(27),
      O => p_1_in(27)
    );
\register_bank[1].reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(28),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(28),
      O => p_1_in(28)
    );
\register_bank[1].reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(29),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(29),
      O => p_1_in(29)
    );
\register_bank[1].reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(2),
      O => p_1_in(2)
    );
\register_bank[1].reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(30),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(30),
      O => p_1_in(30)
    );
\register_bank[1].reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => s_artico3_addr(8),
      I1 => s_artico3_addr(9),
      I2 => \memory_bank[0].mem_i_i_20_n_0\,
      I3 => \register_bank[1].reg[31]_i_3_n_0\,
      I4 => \register_bank[1].reg[31]_i_4_n_0\,
      I5 => reg_we(1),
      O => \register_bank[1].reg[31]_i_1_n_0\
    );
\register_bank[1].reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(31),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(31),
      O => p_1_in(31)
    );
\register_bank[1].reg[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => s_artico3_addr(2),
      I1 => s_artico3_addr(3),
      I2 => s_artico3_addr(0),
      I3 => s_artico3_addr(1),
      I4 => s_artico3_mode,
      I5 => s_artico3_we,
      O => \register_bank[1].reg[31]_i_3_n_0\
    );
\register_bank[1].reg[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_artico3_addr(4),
      I1 => s_artico3_addr(5),
      I2 => s_artico3_addr(6),
      I3 => s_artico3_addr(7),
      O => \register_bank[1].reg[31]_i_4_n_0\
    );
\register_bank[1].reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(3),
      O => p_1_in(3)
    );
\register_bank[1].reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(4),
      O => p_1_in(4)
    );
\register_bank[1].reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(5),
      O => p_1_in(5)
    );
\register_bank[1].reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(6),
      O => p_1_in(6)
    );
\register_bank[1].reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(7),
      O => p_1_in(7)
    );
\register_bank[1].reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(8),
      O => p_1_in(8)
    );
\register_bank[1].reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => reg_we(1),
      I2 => s_artico3_wdata(9),
      O => p_1_in(9)
    );
\register_bank[1].reg_out_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(0),
      Q => \reg_out[1]_0\(0),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(10),
      Q => \reg_out[1]_0\(10),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(11),
      Q => \reg_out[1]_0\(11),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(12),
      Q => \reg_out[1]_0\(12),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(13),
      Q => \reg_out[1]_0\(13),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(14),
      Q => \reg_out[1]_0\(14),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(15),
      Q => \reg_out[1]_0\(15),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(16),
      Q => \reg_out[1]_0\(16),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(17),
      Q => \reg_out[1]_0\(17),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(18),
      Q => \reg_out[1]_0\(18),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(19),
      Q => \reg_out[1]_0\(19),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(1),
      Q => \reg_out[1]_0\(1),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(20),
      Q => \reg_out[1]_0\(20),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(21),
      Q => \reg_out[1]_0\(21),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(22),
      Q => \reg_out[1]_0\(22),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(23),
      Q => \reg_out[1]_0\(23),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(24),
      Q => \reg_out[1]_0\(24),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(25),
      Q => \reg_out[1]_0\(25),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(26),
      Q => \reg_out[1]_0\(26),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(27),
      Q => \reg_out[1]_0\(27),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(28),
      Q => \reg_out[1]_0\(28),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(29),
      Q => \reg_out[1]_0\(29),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(2),
      Q => \reg_out[1]_0\(2),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(30),
      Q => \reg_out[1]_0\(30),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(31),
      Q => \reg_out[1]_0\(31),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(3),
      Q => \reg_out[1]_0\(3),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(4),
      Q => \reg_out[1]_0\(4),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(5),
      Q => \reg_out[1]_0\(5),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(6),
      Q => \reg_out[1]_0\(6),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(7),
      Q => \reg_out[1]_0\(7),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(8),
      Q => \reg_out[1]_0\(8),
      R => rst_a
    );
\register_bank[1].reg_out_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => '1',
      D => \reg_dout[1]_12\(9),
      Q => \reg_out[1]_0\(9),
      R => rst_a
    );
\register_bank[1].reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(0),
      Q => \reg_dout[1]_12\(0),
      R => rst_a
    );
\register_bank[1].reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(10),
      Q => \reg_dout[1]_12\(10),
      R => rst_a
    );
\register_bank[1].reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(11),
      Q => \reg_dout[1]_12\(11),
      R => rst_a
    );
\register_bank[1].reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(12),
      Q => \reg_dout[1]_12\(12),
      R => rst_a
    );
\register_bank[1].reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(13),
      Q => \reg_dout[1]_12\(13),
      R => rst_a
    );
\register_bank[1].reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(14),
      Q => \reg_dout[1]_12\(14),
      R => rst_a
    );
\register_bank[1].reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(15),
      Q => \reg_dout[1]_12\(15),
      R => rst_a
    );
\register_bank[1].reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(16),
      Q => \reg_dout[1]_12\(16),
      R => rst_a
    );
\register_bank[1].reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(17),
      Q => \reg_dout[1]_12\(17),
      R => rst_a
    );
\register_bank[1].reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(18),
      Q => \reg_dout[1]_12\(18),
      R => rst_a
    );
\register_bank[1].reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(19),
      Q => \reg_dout[1]_12\(19),
      R => rst_a
    );
\register_bank[1].reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(1),
      Q => \reg_dout[1]_12\(1),
      R => rst_a
    );
\register_bank[1].reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(20),
      Q => \reg_dout[1]_12\(20),
      R => rst_a
    );
\register_bank[1].reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(21),
      Q => \reg_dout[1]_12\(21),
      R => rst_a
    );
\register_bank[1].reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(22),
      Q => \reg_dout[1]_12\(22),
      R => rst_a
    );
\register_bank[1].reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(23),
      Q => \reg_dout[1]_12\(23),
      R => rst_a
    );
\register_bank[1].reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(24),
      Q => \reg_dout[1]_12\(24),
      R => rst_a
    );
\register_bank[1].reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(25),
      Q => \reg_dout[1]_12\(25),
      R => rst_a
    );
\register_bank[1].reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(26),
      Q => \reg_dout[1]_12\(26),
      R => rst_a
    );
\register_bank[1].reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(27),
      Q => \reg_dout[1]_12\(27),
      R => rst_a
    );
\register_bank[1].reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(28),
      Q => \reg_dout[1]_12\(28),
      R => rst_a
    );
\register_bank[1].reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(29),
      Q => \reg_dout[1]_12\(29),
      R => rst_a
    );
\register_bank[1].reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(2),
      Q => \reg_dout[1]_12\(2),
      R => rst_a
    );
\register_bank[1].reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(30),
      Q => \reg_dout[1]_12\(30),
      R => rst_a
    );
\register_bank[1].reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(31),
      Q => \reg_dout[1]_12\(31),
      R => rst_a
    );
\register_bank[1].reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(3),
      Q => \reg_dout[1]_12\(3),
      R => rst_a
    );
\register_bank[1].reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(4),
      Q => \reg_dout[1]_12\(4),
      R => rst_a
    );
\register_bank[1].reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(5),
      Q => \reg_dout[1]_12\(5),
      R => rst_a
    );
\register_bank[1].reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(6),
      Q => \reg_dout[1]_12\(6),
      R => rst_a
    );
\register_bank[1].reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(7),
      Q => \reg_dout[1]_12\(7),
      R => rst_a
    );
\register_bank[1].reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(8),
      Q => \reg_dout[1]_12\(8),
      R => rst_a
    );
\register_bank[1].reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s_artico3_aclk,
      CE => \register_bank[1].reg[31]_i_1_n_0\,
      D => p_1_in(9),
      Q => \reg_dout[1]_12\(9),
      R => rst_a
    );
\s_artico3_rdata[0]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(0),
      I1 => reg_path(0),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(0)
    );
\s_artico3_rdata[10]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(10),
      I1 => reg_path(10),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(10)
    );
\s_artico3_rdata[11]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(11),
      I1 => reg_path(11),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(11)
    );
\s_artico3_rdata[12]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(12),
      I1 => reg_path(12),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(12)
    );
\s_artico3_rdata[13]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(13),
      I1 => reg_path(13),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(13)
    );
\s_artico3_rdata[14]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(14),
      I1 => reg_path(14),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(14)
    );
\s_artico3_rdata[15]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(15),
      I1 => reg_path(15),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(15)
    );
\s_artico3_rdata[16]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(16),
      I1 => reg_path(16),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(16)
    );
\s_artico3_rdata[17]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(17),
      I1 => reg_path(17),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(17)
    );
\s_artico3_rdata[18]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(18),
      I1 => reg_path(18),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(18)
    );
\s_artico3_rdata[19]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(19),
      I1 => reg_path(19),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(19)
    );
\s_artico3_rdata[1]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(1),
      I1 => reg_path(1),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(1)
    );
\s_artico3_rdata[20]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(20),
      I1 => reg_path(20),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(20)
    );
\s_artico3_rdata[21]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(21),
      I1 => reg_path(21),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(21)
    );
\s_artico3_rdata[22]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(22),
      I1 => reg_path(22),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(22)
    );
\s_artico3_rdata[23]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(23),
      I1 => reg_path(23),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(23)
    );
\s_artico3_rdata[24]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(24),
      I1 => reg_path(24),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(24)
    );
\s_artico3_rdata[25]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(25),
      I1 => reg_path(25),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(25)
    );
\s_artico3_rdata[26]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(26),
      I1 => reg_path(26),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(26)
    );
\s_artico3_rdata[27]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(27),
      I1 => reg_path(27),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(27)
    );
\s_artico3_rdata[28]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(28),
      I1 => reg_path(28),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(28)
    );
\s_artico3_rdata[29]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(29),
      I1 => reg_path(29),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(29)
    );
\s_artico3_rdata[2]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(2),
      I1 => reg_path(2),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(2)
    );
\s_artico3_rdata[30]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(30),
      I1 => reg_path(30),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(30)
    );
\s_artico3_rdata[31]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(31),
      I1 => reg_path(31),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(31)
    );
\s_artico3_rdata[3]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(3),
      I1 => reg_path(3),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(3)
    );
\s_artico3_rdata[4]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(4),
      I1 => reg_path(4),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(4)
    );
\s_artico3_rdata[5]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(5),
      I1 => reg_path(5),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(5)
    );
\s_artico3_rdata[6]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(6),
      I1 => reg_path(6),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(6)
    );
\s_artico3_rdata[7]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(7),
      I1 => reg_path(7),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(7)
    );
\s_artico3_rdata[8]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(8),
      I1 => reg_path(8),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(8)
    );
\s_artico3_rdata[9]_INST_0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A0C0"
    )
        port map (
      I0 => mem_path(9),
      I1 => reg_path(9),
      I2 => en_sync,
      I3 => mode_sync,
      O => s_artico3_rdata(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_artico3_aclk : in STD_LOGIC;
    s_artico3_aresetn : in STD_LOGIC;
    s_artico3_start : in STD_LOGIC;
    s_artico3_ready : out STD_LOGIC;
    s_artico3_en : in STD_LOGIC;
    s_artico3_we : in STD_LOGIC;
    s_artico3_mode : in STD_LOGIC;
    s_artico3_addr : in STD_LOGIC_VECTOR ( 15 downto 0 );
    s_artico3_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_artico3_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "system_a3_slot_5_0,a3_wrapper,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "a3_wrapper,Vivado 2017.1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const1>\ : STD_LOGIC;
begin
  s_artico3_ready <= \<const1>\;
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_a3_wrapper
     port map (
      s_artico3_aclk => s_artico3_aclk,
      s_artico3_addr(15 downto 0) => s_artico3_addr(15 downto 0),
      s_artico3_aresetn => s_artico3_aresetn,
      s_artico3_en => s_artico3_en,
      s_artico3_mode => s_artico3_mode,
      s_artico3_rdata(31 downto 0) => s_artico3_rdata(31 downto 0),
      s_artico3_wdata(31 downto 0) => s_artico3_wdata(31 downto 0),
      s_artico3_we => s_artico3_we
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
