DRC Rules Export File for PCB: C:\Users\taylo\Git_Repos\MarsRover2021-hardware\Projects\SPI LVDS Master\Rev1\SPI LVDS Master.PcbDoc
RuleKind=Clearance|RuleName=Stitching No Net_1|Scope=Board|Minimum=5.00
RuleKind=Clearance|RuleName=Stitching No Net|Scope=Board|Minimum=5.00
RuleKind=Width|RuleName=Power Width|Scope=Board|Minimum=20.00
RuleKind=Clearance|RuleName=Clearance_Differential|Scope=Board|Minimum=10.00
RuleKind=SolderMaskExpansion|RuleName=SolderMaskExpansion|Scope=Board|Minimum=4.00
RuleKind=Width|RuleName=Width|Scope=Board|Minimum=10.00
RuleKind=Clearance|RuleName=Clearance|Scope=Board|Minimum=10.00
RuleKind=ShortCircuit|RuleName=ShortCircuit|Scope=Board|Allowed=0
