
PWM_Test.elf:     file format elf32-littlenios2
PWM_Test.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x01800000

Program Header:
    LOAD off    0x00001000 vaddr 0x01800000 paddr 0x01800000 align 2**12
         filesz 0x00008460 memsz 0x00008710 flags rwx
    LOAD off    0x0000a000 vaddr 0x02400000 paddr 0x02400000 align 2**12
         filesz 0x00000000 memsz 0x00000000 flags r-x
    LOAD off    0x0000a020 vaddr 0x02808020 paddr 0x02808020 align 2**12
         filesz 0x0000020c memsz 0x0000020c flags r-x

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000000  02400000  02400000  0000a000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   0000020c  02808020  02808020  0000a020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00006884  01800000  01800000  00001000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000002dc  01806884  01806884  00007884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00001900  01806b60  01806b60  00007b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002b0  01808460  01808460  00009460  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  0000a22c  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000006f8  00000000  00000000  0000a258  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000e68  00000000  00000000  0000a950  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00010d29  00000000  00000000  0000b7b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00003670  00000000  00000000  0001c4e1  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00009d0a  00000000  00000000  0001fb51  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000ff0  00000000  00000000  0002985c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000f5c  00000000  00000000  0002a84c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    000018ca  00000000  00000000  0002b7a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000050  00000000  00000000  0002d074  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000070  00000000  00000000  0002d0c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  0002f737  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  0002f73a  2**0
                  CONTENTS, READONLY
 19 .simulation_enabled 00000001  00000000  00000000  0002f73d  2**0
                  CONTENTS, READONLY
 20 .sysid_hash   00000004  00000000  00000000  0002f73e  2**0
                  CONTENTS, READONLY
 21 .sysid_base   00000004  00000000  00000000  0002f742  2**0
                  CONTENTS, READONLY
 22 .sysid_time   00000004  00000000  00000000  0002f746  2**0
                  CONTENTS, READONLY
 23 .stderr_dev   00000009  00000000  00000000  0002f74a  2**0
                  CONTENTS, READONLY
 24 .stdin_dev    00000009  00000000  00000000  0002f753  2**0
                  CONTENTS, READONLY
 25 .stdout_dev   00000009  00000000  00000000  0002f75c  2**0
                  CONTENTS, READONLY
 26 .sopc_system_name 00000008  00000000  00000000  0002f765  2**0
                  CONTENTS, READONLY
 27 .quartus_project_dir 00000052  00000000  00000000  0002f76d  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
02400000 l    d  .entry	00000000 .entry
02808020 l    d  .exceptions	00000000 .exceptions
01800000 l    d  .text	00000000 .text
01806884 l    d  .rodata	00000000 .rodata
01806b60 l    d  .rwdata	00000000 .rwdata
01808460 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
01800044 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 hello_world.c
00000000 l    df *ABS*	00000000 pwm.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
01806b60 l     O .rwdata	000000d8 cfi_flash
01806c38 l     O .rwdata	00001060 jtag_uart
01807c98 l     O .rwdata	00000120 lcd
01807db8 l     O .rwdata	000000c4 uart
0180048c l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash.c
01800560 l     F .text	00000038 alt_flash_device_register
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_table.c
01801360 l     F .text	0000007c alt_read_16bit_query_entry
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
018023ec l     F .text	00000228 altera_avalon_jtag_uart_irq
01802614 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207.c
01808424 l     O .rwdata	00000004 colstart
01802c90 l     F .text	000000b8 lcd_write_command
01802d48 l     F .text	000000d4 lcd_write_data
01802e1c l     F .text	000000c4 lcd_clear_screen
01802ee0 l     F .text	000001ec lcd_repaint_screen
018030cc l     F .text	000000c8 lcd_scroll_up
01803194 l     F .text	000002d0 lcd_handle_escape
01803968 l     F .text	000000cc alt_lcd_16207_timeout
00000000 l    df *ABS*	00000000 altera_avalon_lcd_16207_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
01803bc8 l     F .text	00000070 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_uart_init.c
01803e88 l     F .text	0000009c altera_avalon_uart_irq
01803f24 l     F .text	000000e0 altera_avalon_uart_rxirq
01804004 l     F .text	0000015c altera_avalon_uart_txirq
00000000 l    df *ABS*	00000000 altera_avalon_uart_read.c
018043f0 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 altera_avalon_uart_write.c
01804618 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
018048c8 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush.c
00000000 l    df *ABS*	00000000 alt_dev.c
018049a0 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
01804a80 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_flash_dev.c
00000000 l    df *ABS*	00000000 alt_iic.c
00000000 l    df *ABS*	00000000 alt_iic_isr_register.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
01804f44 l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
01805080 l     F .text	000000dc alt_file_locked
018052e4 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 alt_usleep.c
00000000 l    df *ABS*	00000000 altera_nios2_irq.c
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_amd.c
0180593c l     F .text	000000bc alt_write_word_amd
01805818 l     F .text	00000124 alt_wait_for_command_to_complete_amd
00000000 l    df *ABS*	00000000 altera_avalon_cfi_flash_intel.c
01805bf0 l     F .text	0000018c alt_unlock_block_intel
01805d7c l     F .text	000000dc alt_write_word_intel
00000000 l    df *ABS*	00000000 alt_busy_sleep.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
018069d9 l     O .rodata	00000180 _ctype_b
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
01808024 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0180666c l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
01806820 l     F .text	00000040 alt_sim_halt
01808478 g     O .bss	00000004 alt_instruction_exception_handler
01800350 g     F .text	0000006c alt_main
01800e20 g     F .text	00000048 alt_read_query_entry_32bit
01808480 g     O .bss	00000100 alt_irq
01800598 g     F .text	000002c0 alt_flash_cfi_write
00000000  w      *UND*	00000000 __errno
01800fac g     F .text	00000048 alt_write_flash_command_32bit_device_16bit_mode
02400000 g     F .entry	00000000 __reset
01800ab4 g     F .text	000002e8 alt_flash_program_block
0180847c g     O .bss	00000004 errno
01808464 g     O .bss	00000004 alt_argv
01810424 g       *ABS*	00000000 _gp
01805548 g     F .text	00000030 usleep
01807ea4 g     O .rwdata	00000180 alt_fd_list
01805f84 g     F .text	00000094 alt_find_dev
0180638c g     F .text	000000a0 memcpy
01805008 g     F .text	00000078 alt_io_redirect
01806884 g       *ABS*	00000000 __DTOR_END__
018061f0 g     F .text	000000dc alt_exception_cause_generated_bad_addr
01805578 g     F .text	00000020 altera_nios2_irq_init
0180282c g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
018059f8 g     F .text	00000084 alt_program_intel
01804928 g     F .text	00000078 alt_dcache_flush
01808438 g     O .rwdata	00000004 alt_max_fd
01800d9c g     F .text	00000040 alt_read_query_entry_8bit
01805a7c g     F .text	00000174 alt_erase_block_intel
0180845c g     O .rwdata	00000004 _global_impure_ptr
01808710 g       *ABS*	00000000 __bss_end
01804e4c g     F .text	000000f8 alt_iic_isr_register
0180543c g     F .text	0000010c alt_tick
01803dc0 g     F .text	000000c8 altera_avalon_uart_init
01808454 g     O .rwdata	00000004 __ctype_ptr
01804e04 g     F .text	00000048 alt_ic_irq_enabled
018053a4 g     F .text	00000098 alt_alarm_stop
0180846c g     O .bss	00000004 alt_irq_active
02808000 g       *ABS*	00000000 __alt_mem_onchip_mem
028080fc g     F .exceptions	000000c8 alt_irq_handler
01807e7c g     O .rwdata	00000028 alt_dev_null
018012b4 g     F .text	000000ac alt_set_flash_algorithm_func
01800e68 g     F .text	0000003c alt_write_flash_command_8bit_device_8bit_mode
01808430 g     O .rwdata	00000008 alt_dev_list
01802108 g     F .text	000000dc alt_check_primary_table
018008e8 g     F .text	00000068 alt_flash_cfi_read
0180103c g     F .text	00000034 alt_write_native_8bit
01808710 g       *ABS*	00000000 end
01800ea4 g     F .text	0000007c alt_write_flash_command_16bit_device_8bit_mode
01803464 g     F .text	00000504 altera_avalon_lcd_16207_write
01804450 g     F .text	000001c8 altera_avalon_uart_write
018013dc g     F .text	00000580 alt_read_cfi_table
0180232c g     F .text	000000c0 altera_avalon_jtag_uart_init
028081c4 g     F .exceptions	00000068 alt_instruction_exception_entry
01806880 g       *ABS*	00000000 __CTOR_LIST__
02000000 g       *ABS*	00000000 __alt_stack_pointer
01803c38 g     F .text	00000090 alt_avalon_timer_sc_init
01803d20 g     F .text	00000058 altera_avalon_uart_write_fd
01803d78 g     F .text	00000048 altera_avalon_uart_close_fd
01802a50 g     F .text	00000240 altera_avalon_jtag_uart_write
018004c4 g     F .text	0000009c alt_flash_cfi_init
018001d4 g     F .text	0000017c Initilise_PWM
01806670 g     F .text	000001b0 __call_exitprocs
01800000 g     F .text	00000048 _start
01808470 g     O .bss	00000004 _alt_tick_rate
01808474 g     O .bss	00000004 _alt_nticks
018003f0 g     F .text	0000009c alt_sys_init
01806538 g     F .text	00000134 __register_exitproc
01800ddc g     F .text	00000044 alt_read_query_entry_16bit
018026c4 g     F .text	00000074 altera_avalon_jtag_uart_close
018010d4 g     F .text	000001e0 alt_set_flash_width_func
018021e4 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
01806138 g     F .text	000000b8 alt_get_fd
01805e58 g     F .text	0000012c alt_busy_sleep
01805600 g     F .text	00000218 alt_erase_block_amd
01806318 g     F .text	00000074 memcmp
01802294 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
01808710 g       *ABS*	00000000 __alt_stack_base
018022dc g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
0180195c g     F .text	000007ac alt_read_cfi_width
01806018 g     F .text	00000120 alt_find_file
01800118 g     F .text	000000bc Set_PWM_Duty_Cycle
018049cc g     F .text	000000b4 alt_dev_llist_insert
01808440 g     O .rwdata	00000008 alt_flash_dev_list
01800f68 g     F .text	00000044 alt_write_flash_command_16bit_device_16bit_mode
01808460 g       *ABS*	00000000 __bss_start
0180642c g     F .text	00000098 memset
01800048 g     F .text	000000d0 main
01808468 g     O .bss	00000004 alt_envp
0180223c g     F .text	00000058 altera_avalon_jtag_uart_write_fd
01803a34 g     F .text	0000013c altera_avalon_lcd_16207_init
01808580 g     O .bss	00000190 _atexit0
0180843c g     O .rwdata	00000004 alt_errno
01800ff4 g     F .text	00000048 alt_write_flash_command_32bit_device_32bit_mode
01800950 g     F .text	00000164 alt_write_value_to_flash
01801070 g     F .text	00000034 alt_write_native_16bit
02400000 g       *ABS*	00000000 __alt_mem_cfi_flash
01806884 g       *ABS*	00000000 __CTOR_END__
01806884 g       *ABS*	00000000 __DTOR_LIST__
018003bc g     F .text	00000034 alt_irq_init
01805344 g     F .text	00000060 alt_release_fd
018062cc g     F .text	00000014 atexit
01808458 g     O .rwdata	00000004 _impure_ptr
01808460 g     O .bss	00000004 alt_argc
01804b44 g     F .text	00000064 _do_dtors
02808020 g       .exceptions	00000000 alt_irq_entry
01803b70 g     F .text	00000058 altera_avalon_lcd_16207_write_fd
01808428 g     O .rwdata	00000008 alt_fs_list
01800f20 g     F .text	00000048 alt_write_flash_command_32bit_device_8bit_mode
01804c78 g     F .text	00000050 alt_ic_isr_register
01808460 g       *ABS*	00000000 _edata
01803cc8 g     F .text	00000058 altera_avalon_uart_read_fd
01808710 g       *ABS*	00000000 _end
01804ba8 g     F .text	0000007c alt_flash_open_dev
01802738 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
01804d64 g     F .text	000000a0 alt_ic_irq_disable
018062e0 g     F .text	00000038 exit
01804c24 g     F .text	00000054 alt_flash_close_dev
02000000 g       *ABS*	00000000 __alt_data_end
02808020 g     F .exceptions	00000000 alt_exception
01800000 g       *ABS*	00000000 __alt_mem_sdram
018068d8 g     O .rodata	00000101 _ctype_
01804160 g     F .text	00000060 altera_avalon_uart_close
01806860 g     F .text	00000020 _exit
01804678 g     F .text	00000154 alt_alarm_start
018010a4 g     F .text	00000030 alt_write_native_32bit
018064c4 g     F .text	00000074 strlen
0180515c g     F .text	00000188 open
01800858 g     F .text	00000090 alt_flash_cfi_get_info
01808448 g     O .rwdata	00000004 alt_priority_mask
01804cc8 g     F .text	0000009c alt_ic_irq_enable
018041c0 g     F .text	00000230 altera_avalon_uart_read
0180844c g     O .rwdata	00000008 alt_alarm_list
01804ae0 g     F .text	00000064 _do_ctors
018047cc g     F .text	000000fc close
01805598 g     F .text	00000068 alt_program_amd
00000000  w      *UND*	00000000 free



Disassembly of section .exceptions:

02808020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
 2808020:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
 2808024:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
 2808028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
 280802c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
 2808030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
 2808034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
 2808038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
 280803c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
 2808040:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
 2808044:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
 2808048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
 280804c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
 2808050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
 2808054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
 2808058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
 280805c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
 2808060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
 2808064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
 2808068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
 280806c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 2808070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
 2808074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
 2808078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
 280807c:	10000326 	beq	r2,zero,280808c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
 2808080:	20000226 	beq	r4,zero,280808c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
 2808084:	28080fc0 	call	28080fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
 2808088:	00000706 	br	28080a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
 280808c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
 2808090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
 2808094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
 2808098:	28081c40 	call	28081c4 <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
 280809c:	1000021e 	bne	r2,zero,28080a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
 28080a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
 28080a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
 28080a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
 28080ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
 28080b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
 28080b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
 28080b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
 28080bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
 28080c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
 28080c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
 28080c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
 28080cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
 28080d0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
 28080d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
 28080d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
 28080dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
 28080e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
 28080e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
 28080e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
 28080ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
 28080f0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
 28080f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
 28080f8:	ef80083a 	eret

028080fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
 28080fc:	defff904 	addi	sp,sp,-28
 2808100:	dfc00615 	stw	ra,24(sp)
 2808104:	df000515 	stw	fp,20(sp)
 2808108:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 280810c:	0005313a 	rdctl	r2,ipending
 2808110:	e0bffc15 	stw	r2,-16(fp)

  return active;
 2808114:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 2808118:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 280811c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 2808120:	00800044 	movi	r2,1
 2808124:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 2808128:	e0ffff17 	ldw	r3,-4(fp)
 280812c:	e0bffe17 	ldw	r2,-8(fp)
 2808130:	1884703a 	and	r2,r3,r2
 2808134:	1005003a 	cmpeq	r2,r2,zero
 2808138:	1000161e 	bne	r2,zero,2808194 <alt_irq_handler+0x98>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
 280813c:	e0bffd17 	ldw	r2,-12(fp)
 2808140:	00c06074 	movhi	r3,385
 2808144:	18e12004 	addi	r3,r3,-31616
 2808148:	100490fa 	slli	r2,r2,3
 280814c:	10c5883a 	add	r2,r2,r3
 2808150:	11400017 	ldw	r5,0(r2)
 2808154:	e0bffd17 	ldw	r2,-12(fp)
 2808158:	00c06074 	movhi	r3,385
 280815c:	18e12004 	addi	r3,r3,-31616
 2808160:	100490fa 	slli	r2,r2,3
 2808164:	10c5883a 	add	r2,r2,r3
 2808168:	10800104 	addi	r2,r2,4
 280816c:	11000017 	ldw	r4,0(r2)
 2808170:	283ee83a 	callr	r5
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 2808174:	0005313a 	rdctl	r2,ipending
 2808178:	e0bffb15 	stw	r2,-20(fp)

  return active;
 280817c:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 2808180:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 2808184:	e0bfff17 	ldw	r2,-4(fp)
 2808188:	1004c03a 	cmpne	r2,r2,zero
 280818c:	103fe31e 	bne	r2,zero,280811c <alt_irq_handler+0x20>
 2808190:	00000706 	br	28081b0 <alt_irq_handler+0xb4>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 2808194:	e0bffe17 	ldw	r2,-8(fp)
 2808198:	1085883a 	add	r2,r2,r2
 280819c:	e0bffe15 	stw	r2,-8(fp)
      i++;
 28081a0:	e0bffd17 	ldw	r2,-12(fp)
 28081a4:	10800044 	addi	r2,r2,1
 28081a8:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 28081ac:	003fde06 	br	2808128 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 28081b0:	e037883a 	mov	sp,fp
 28081b4:	dfc00117 	ldw	ra,4(sp)
 28081b8:	df000017 	ldw	fp,0(sp)
 28081bc:	dec00204 	addi	sp,sp,8
 28081c0:	f800283a 	ret

028081c4 <alt_instruction_exception_entry>:
 * using alt_instruction_exception_register(). This routine will call
 * that handler if it has been registered. Absent a handler, it will
 * break break or hang as discussed below.
 */
int alt_instruction_exception_entry (alt_u32 exception_pc)
{
 28081c4:	defffa04 	addi	sp,sp,-24
 28081c8:	dfc00515 	stw	ra,20(sp)
 28081cc:	df000415 	stw	fp,16(sp)
 28081d0:	df000404 	addi	fp,sp,16
 28081d4:	e13ffe15 	stw	r4,-8(fp)
  cause = ( (cause & NIOS2_EXCEPTION_REG_CAUSE_MASK) >>
              NIOS2_EXCEPTION_REG_CAUSE_OFST );

  NIOS2_READ_BADADDR(badaddr);
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
 28081d8:	00bfffc4 	movi	r2,-1
 28081dc:	e0bffd15 	stw	r2,-12(fp)
  badaddr = 0;
 28081e0:	e03ffc15 	stw	zero,-16(fp)
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
 28081e4:	d0a01517 	ldw	r2,-32684(gp)
 28081e8:	1005003a 	cmpeq	r2,r2,zero
 28081ec:	1000071e 	bne	r2,zero,280820c <alt_instruction_exception_entry+0x48>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
 28081f0:	d0a01517 	ldw	r2,-32684(gp)
 28081f4:	e13ffd17 	ldw	r4,-12(fp)
 28081f8:	e17ffe17 	ldw	r5,-8(fp)
 28081fc:	e1bffc17 	ldw	r6,-16(fp)
 2808200:	103ee83a 	callr	r2
 2808204:	e0bfff15 	stw	r2,-4(fp)
 2808208:	00000206 	br	2808214 <alt_instruction_exception_entry+0x50>
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
 280820c:	003da03a 	break	0
      ;
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* // We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
 2808210:	e03fff15 	stw	zero,-4(fp)
 2808214:	e0bfff17 	ldw	r2,-4(fp)
}
 2808218:	e037883a 	mov	sp,fp
 280821c:	dfc00117 	ldw	ra,4(sp)
 2808220:	df000017 	ldw	fp,0(sp)
 2808224:	dec00204 	addi	sp,sp,8
 2808228:	f800283a 	ret

Disassembly of section .text:

01800000 <_start>:

    /* Assume the data cache size is always a power of two. */
#if NIOS2_DCACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_DCACHE_SIZE)
#else
    movui r2, NIOS2_DCACHE_SIZE
 1800000:	00840014 	movui	r2,4096
#endif

0:
    initd 0(r2)
 1800004:	10000033 	initd	0(r2)
    addi r2, r2, -NIOS2_DCACHE_LINE_SIZE
 1800008:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
 180000c:	00bffd16 	blt	zero,r2,1800004 <_start+0x4>
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 1800010:	06c08034 	movhi	sp,512
    ori sp, sp, %lo(__alt_stack_pointer)
 1800014:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
 1800018:	06806074 	movhi	gp,385
    ori gp, gp, %lo(_gp)
 180001c:	d6810914 	ori	gp,gp,1060
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 1800020:	00806034 	movhi	r2,384
    ori r2, r2, %lo(__bss_start)
 1800024:	10a11814 	ori	r2,r2,33888

    movhi r3, %hi(__bss_end)
 1800028:	00c06034 	movhi	r3,384
    ori r3, r3, %lo(__bss_end)
 180002c:	18e1c414 	ori	r3,r3,34576

    beq r2, r3, 1f
 1800030:	10c00326 	beq	r2,r3,1800040 <_start+0x40>

0:
    stw zero, (r2)
 1800034:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 1800038:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 180003c:	10fffd36 	bltu	r2,r3,1800034 <_start+0x34>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 1800040:	18003500 	call	1800350 <alt_main>

01800044 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 1800044:	003fff06 	br	1800044 <alt_after_alt_main>

01800048 <main>:

#include <stdio.h>
#include "pwm.h"

int main()
{
 1800048:	defffd04 	addi	sp,sp,-12
  Initilise_PWM(1);
 180004c:	01000044 	movi	r4,1

#include <stdio.h>
#include "pwm.h"

int main()
{
 1800050:	dfc00215 	stw	ra,8(sp)
 1800054:	dc400115 	stw	r17,4(sp)
 1800058:	dc000015 	stw	r16,0(sp)
  Initilise_PWM(1);
 180005c:	18001d40 	call	18001d4 <Initilise_PWM>
  Initilise_PWM(2);
 1800060:	01000084 	movi	r4,2
 1800064:	18001d40 	call	18001d4 <Initilise_PWM>
  Initilise_PWM(3);
 1800068:	010000c4 	movi	r4,3
 180006c:	18001d40 	call	18001d4 <Initilise_PWM>
  Initilise_PWM(4);
 1800070:	01000104 	movi	r4,4
 1800074:	18001d40 	call	18001d4 <Initilise_PWM>
  Initilise_PWM(5);
 1800078:	01000144 	movi	r4,5
 180007c:	18001d40 	call	18001d4 <Initilise_PWM>
  Initilise_PWM(6);
 1800080:	01000184 	movi	r4,6
 1800084:	18001d40 	call	18001d4 <Initilise_PWM>
 1800088:	04000044 	movi	r16,1
  int pwm = 1;
  int dir = 1;

  while(1)
  {
	  if((pwm == 100) || (pwm == 0))
 180008c:	00801904 	movi	r2,100
  Initilise_PWM(1);
  Initilise_PWM(2);
  Initilise_PWM(3);
  Initilise_PWM(4);
  Initilise_PWM(5);
  Initilise_PWM(6);
 1800090:	8023883a 	mov	r17,r16
  int pwm = 1;
  int dir = 1;

  while(1)
  {
	  if((pwm == 100) || (pwm == 0))
 1800094:	80801a26 	beq	r16,r2,1800100 <main+0xb8>
 1800098:	80001926 	beq	r16,zero,1800100 <main+0xb8>
		{
			dir = !dir;
		}

	  if(dir == 1)
 180009c:	00800044 	movi	r2,1
	  {
		  pwm++;
	  }
	  else if(dir == 0)
 18000a0:	8806c03a 	cmpne	r3,r17,zero
	  if((pwm == 100) || (pwm == 0))
		{
			dir = !dir;
		}

	  if(dir == 1)
 18000a4:	88801a26 	beq	r17,r2,1800110 <main+0xc8>
	  {
		  pwm++;
	  }
	  else if(dir == 0)
 18000a8:	1800011e 	bne	r3,zero,18000b0 <main+0x68>
	  {
		  pwm--;
 18000ac:	843fffc4 	addi	r16,r16,-1
	  }
	  //write to the pwm modules
	  Set_PWM_Duty_Cycle(1, 50);
 18000b0:	01000044 	movi	r4,1
 18000b4:	01400c84 	movi	r5,50
 18000b8:	18001180 	call	1800118 <Set_PWM_Duty_Cycle>
	  Set_PWM_Duty_Cycle(2, 0);
 18000bc:	01000084 	movi	r4,2
 18000c0:	000b883a 	mov	r5,zero
 18000c4:	18001180 	call	1800118 <Set_PWM_Duty_Cycle>
	  Set_PWM_Duty_Cycle(3, pwm);
 18000c8:	800b883a 	mov	r5,r16
 18000cc:	010000c4 	movi	r4,3
 18000d0:	18001180 	call	1800118 <Set_PWM_Duty_Cycle>
	  Set_PWM_Duty_Cycle(4, pwm);
 18000d4:	800b883a 	mov	r5,r16
 18000d8:	01000104 	movi	r4,4
 18000dc:	18001180 	call	1800118 <Set_PWM_Duty_Cycle>
	  Set_PWM_Duty_Cycle(5, pwm);
 18000e0:	800b883a 	mov	r5,r16
 18000e4:	01000144 	movi	r4,5
 18000e8:	18001180 	call	1800118 <Set_PWM_Duty_Cycle>
	  Set_PWM_Duty_Cycle(6, pwm);
 18000ec:	01000184 	movi	r4,6
 18000f0:	800b883a 	mov	r5,r16
 18000f4:	18001180 	call	1800118 <Set_PWM_Duty_Cycle>
  int pwm = 1;
  int dir = 1;

  while(1)
  {
	  if((pwm == 100) || (pwm == 0))
 18000f8:	00801904 	movi	r2,100
 18000fc:	80bfe61e 	bne	r16,r2,1800098 <main+0x50>
		{
			dir = !dir;
 1800100:	8823003a 	cmpeq	r17,r17,zero
		}

	  if(dir == 1)
 1800104:	00800044 	movi	r2,1
	  {
		  pwm++;
	  }
	  else if(dir == 0)
 1800108:	8806c03a 	cmpne	r3,r17,zero
	  if((pwm == 100) || (pwm == 0))
		{
			dir = !dir;
		}

	  if(dir == 1)
 180010c:	88bfe61e 	bne	r17,r2,18000a8 <main+0x60>
	  {
		  pwm++;
 1800110:	8461883a 	add	r16,r16,r17
 1800114:	003fe606 	br	18000b0 <main+0x68>

01800118 <Set_PWM_Duty_Cycle>:
{
    //get address of PWM Channel

    int Address = 0;

    switch (Channel)
 1800118:	00800184 	movi	r2,6
 *
 *  Description : This module updates the duty cycle for the selected PWM module
 *
 **************************************************************************************************/
int Set_PWM_Duty_Cycle ( int Channel, int Duty_Cycle)
{
 180011c:	280d883a 	mov	r6,r5
    //get address of PWM Channel

    int Address = 0;

    switch (Channel)
 1800120:	11000e36 	bltu	r2,r4,180015c <Set_PWM_Duty_Cycle+0x44>
 1800124:	2105883a 	add	r2,r4,r4
 1800128:	1085883a 	add	r2,r2,r2
 180012c:	00c06034 	movhi	r3,384
 1800130:	18c05004 	addi	r3,r3,320
 1800134:	10c5883a 	add	r2,r2,r3
 1800138:	11000017 	ldw	r4,0(r2)
 180013c:	2000683a 	jmp	r4
 1800140:	0180015c 	xori	r6,zero,5
 1800144:	01800164 	muli	r6,zero,5
 1800148:	018001bc 	xorhi	r6,zero,6
 180014c:	018001b0 	cmpltui	r6,zero,6
 1800150:	018001a4 	muli	r6,zero,6
 1800154:	01800198 	cmpnei	r6,zero,6
 1800158:	0180018c 	andi	r6,zero,6
    if(Duty_Cycle > 100) Duty_Cycle = 100;
    if(Duty_Cycle < 0) Duty_Cycle = 0;
    //set the channel to the desired Duty Cycle
    IOWR_ALTERA_AVALON_PWM_DUTY(Address, Duty_Cycle);

    return 1;
 180015c:	0005883a 	mov	r2,zero
}
 1800160:	f800283a 	ret
{
    //get address of PWM Channel

    int Address = 0;

    switch (Channel)
 1800164:	00c05c04 	movi	r3,368
 1800168:	00805f04 	movi	r2,380
            return 0;

    }

    //check the desired PWM module is active
    if(IORD_ALTERA_AVALON_PWM_CONTROL(Address) == 0)
 180016c:	10800037 	ldwio	r2,0(r2)
 1800170:	103ffa26 	beq	r2,zero,180015c <Set_PWM_Duty_Cycle+0x44>
    {
        return 0;
    }

    //check duty cycle is within bounds (0-100)
    if(Duty_Cycle > 100) Duty_Cycle = 100;
 1800174:	01401904 	movi	r5,100
 1800178:	2980130e 	bge	r5,r6,18001c8 <Set_PWM_Duty_Cycle+0xb0>
 180017c:	280d883a 	mov	r6,r5
    if(Duty_Cycle < 0) Duty_Cycle = 0;
    //set the channel to the desired Duty Cycle
    IOWR_ALTERA_AVALON_PWM_DUTY(Address, Duty_Cycle);
 1800180:	19800035 	stwio	r6,0(r3)
 1800184:	00800044 	movi	r2,1
 1800188:	f800283a 	ret
{
    //get address of PWM Channel

    int Address = 0;

    switch (Channel)
 180018c:	00c07004 	movi	r3,448
 1800190:	00807304 	movi	r2,460
 1800194:	003ff506 	br	180016c <Set_PWM_Duty_Cycle+0x54>
 1800198:	00c06c04 	movi	r3,432
 180019c:	00806f04 	movi	r2,444
 18001a0:	003ff206 	br	180016c <Set_PWM_Duty_Cycle+0x54>
        case 2 :
            Address = MY_PWM_1_BASE;
            break;
        case 3 :
            Address = MY_PWM_2_BASE;
            break;
 18001a4:	00c06804 	movi	r3,416
 18001a8:	00806b04 	movi	r2,428
 18001ac:	003fef06 	br	180016c <Set_PWM_Duty_Cycle+0x54>
        case 1 :
            Address = MY_PWM_0_BASE;
            break;
        case 2 :
            Address = MY_PWM_1_BASE;
            break;
 18001b0:	00c06404 	movi	r3,400
 18001b4:	00806704 	movi	r2,412
 18001b8:	003fec06 	br	180016c <Set_PWM_Duty_Cycle+0x54>

    switch (Channel)
    {
        case 1 :
            Address = MY_PWM_0_BASE;
            break;
 18001bc:	00c06004 	movi	r3,384
 18001c0:	00806304 	movi	r2,396
 18001c4:	003fe906 	br	180016c <Set_PWM_Duty_Cycle+0x54>
        return 0;
    }

    //check duty cycle is within bounds (0-100)
    if(Duty_Cycle > 100) Duty_Cycle = 100;
    if(Duty_Cycle < 0) Duty_Cycle = 0;
 18001c8:	303fed0e 	bge	r6,zero,1800180 <Set_PWM_Duty_Cycle+0x68>
 18001cc:	000d883a 	mov	r6,zero
 18001d0:	003feb06 	br	1800180 <Set_PWM_Duty_Cycle+0x68>

018001d4 <Initilise_PWM>:
 *                by the input variable
 *
 **************************************************************************************************/
int Initilise_PWM(int Module_To_Initilise)
{
    switch (Module_To_Initilise)
 18001d4:	00800184 	movi	r2,6
 18001d8:	11001a36 	bltu	r2,r4,1800244 <Initilise_PWM+0x70>
 18001dc:	2105883a 	add	r2,r4,r4
 18001e0:	1085883a 	add	r2,r2,r2
 18001e4:	00c06034 	movhi	r3,384
 18001e8:	18c07e04 	addi	r3,r3,504
 18001ec:	10c5883a 	add	r2,r2,r3
 18001f0:	11000017 	ldw	r4,0(r2)
 18001f4:	2000683a 	jmp	r4
 18001f8:	01800244 	movi	r6,9
 18001fc:	01800214 	movui	r6,8
 1800200:	0180031c 	xori	r6,zero,12
 1800204:	018002e8 	cmpgeui	r6,zero,11
 1800208:	018002b4 	movhi	r6,10
 180020c:	01800280 	call	180028 <_start-0x167ffd8>
 1800210:	0180024c 	andi	r6,zero,9
            IOWR_ALTERA_AVALON_PWM_PERIOD(MY_PWM_1_BASE, 1000);
            IOWR_ALTERA_AVALON_PWM_CONTROL(MY_PWM_1_BASE, 1);
            break;

        case 1 :
            IOWR_ALTERA_AVALON_PWM_CLK_DIV(MY_PWM_0_BASE,100);
 1800214:	00c01904 	movi	r3,100
 1800218:	00805d04 	movi	r2,372
 180021c:	10c00035 	stwio	r3,0(r2)
            IOWR_ALTERA_AVALON_PWM_DUTY(MY_PWM_0_BASE, 50);
 1800220:	01000c84 	movi	r4,50
 1800224:	00805c04 	movi	r2,368
 1800228:	11000035 	stwio	r4,0(r2)
            IOWR_ALTERA_AVALON_PWM_PERIOD(MY_PWM_0_BASE, 1000);
 180022c:	00c0fa04 	movi	r3,1000
 1800230:	00805e04 	movi	r2,376
 1800234:	10c00035 	stwio	r3,0(r2)
            IOWR_ALTERA_AVALON_PWM_CONTROL(MY_PWM_0_BASE, 1);
 1800238:	01000044 	movi	r4,1
 180023c:	00805f04 	movi	r2,380
 1800240:	11000035 	stwio	r4,0(r2)
            default :
            	break;
                return 0;
    }
    return 1;
}
 1800244:	00800044 	movi	r2,1
 1800248:	f800283a 	ret
int Initilise_PWM(int Module_To_Initilise)
{
    switch (Module_To_Initilise)
    {
        case 6 :
            IOWR_ALTERA_AVALON_PWM_CLK_DIV(MY_PWM_5_BASE, 100);
 180024c:	00c01904 	movi	r3,100
 1800250:	00807104 	movi	r2,452
 1800254:	10c00035 	stwio	r3,0(r2)
            IOWR_ALTERA_AVALON_PWM_DUTY(MY_PWM_5_BASE, 50);
 1800258:	01000c84 	movi	r4,50
 180025c:	00807004 	movi	r2,448
 1800260:	11000035 	stwio	r4,0(r2)
            IOWR_ALTERA_AVALON_PWM_PERIOD(MY_PWM_5_BASE, 1000);
 1800264:	00c0fa04 	movi	r3,1000
 1800268:	00807204 	movi	r2,456
 180026c:	10c00035 	stwio	r3,0(r2)
            IOWR_ALTERA_AVALON_PWM_CONTROL(MY_PWM_5_BASE, 1);
 1800270:	01000044 	movi	r4,1
 1800274:	00807304 	movi	r2,460
 1800278:	11000035 	stwio	r4,0(r2)
 180027c:	003ff106 	br	1800244 <Initilise_PWM+0x70>
            break;

        case 5 :
            IOWR_ALTERA_AVALON_PWM_CLK_DIV(MY_PWM_4_BASE, 100);
 1800280:	00c01904 	movi	r3,100
 1800284:	00806d04 	movi	r2,436
 1800288:	10c00035 	stwio	r3,0(r2)
            IOWR_ALTERA_AVALON_PWM_DUTY(MY_PWM_4_BASE, 50);
 180028c:	01000c84 	movi	r4,50
 1800290:	00806c04 	movi	r2,432
 1800294:	11000035 	stwio	r4,0(r2)
            IOWR_ALTERA_AVALON_PWM_PERIOD(MY_PWM_4_BASE, 1000);
 1800298:	00c0fa04 	movi	r3,1000
 180029c:	00806e04 	movi	r2,440
 18002a0:	10c00035 	stwio	r3,0(r2)
            IOWR_ALTERA_AVALON_PWM_CONTROL(MY_PWM_4_BASE, 1);
 18002a4:	01000044 	movi	r4,1
 18002a8:	00806f04 	movi	r2,444
 18002ac:	11000035 	stwio	r4,0(r2)
 18002b0:	003fe406 	br	1800244 <Initilise_PWM+0x70>
            break;

        case 4 :
            IOWR_ALTERA_AVALON_PWM_CLK_DIV(MY_PWM_3_BASE, 100);
 18002b4:	00c01904 	movi	r3,100
 18002b8:	00806904 	movi	r2,420
 18002bc:	10c00035 	stwio	r3,0(r2)
            IOWR_ALTERA_AVALON_PWM_DUTY(MY_PWM_3_BASE, 50);
 18002c0:	01000c84 	movi	r4,50
 18002c4:	00806804 	movi	r2,416
 18002c8:	11000035 	stwio	r4,0(r2)
            IOWR_ALTERA_AVALON_PWM_PERIOD(MY_PWM_3_BASE, 1000);
 18002cc:	00c0fa04 	movi	r3,1000
 18002d0:	00806a04 	movi	r2,424
 18002d4:	10c00035 	stwio	r3,0(r2)
            IOWR_ALTERA_AVALON_PWM_CONTROL(MY_PWM_3_BASE, 1);
 18002d8:	01000044 	movi	r4,1
 18002dc:	00806b04 	movi	r2,428
 18002e0:	11000035 	stwio	r4,0(r2)
 18002e4:	003fd706 	br	1800244 <Initilise_PWM+0x70>
            break;

        case 3 :
            IOWR_ALTERA_AVALON_PWM_CLK_DIV(MY_PWM_2_BASE, 100);
 18002e8:	00c01904 	movi	r3,100
 18002ec:	00806504 	movi	r2,404
 18002f0:	10c00035 	stwio	r3,0(r2)
            IOWR_ALTERA_AVALON_PWM_DUTY(MY_PWM_2_BASE, 50);
 18002f4:	01000c84 	movi	r4,50
 18002f8:	00806404 	movi	r2,400
 18002fc:	11000035 	stwio	r4,0(r2)
            IOWR_ALTERA_AVALON_PWM_PERIOD(MY_PWM_2_BASE, 1000);
 1800300:	00c0fa04 	movi	r3,1000
 1800304:	00806604 	movi	r2,408
 1800308:	10c00035 	stwio	r3,0(r2)
            IOWR_ALTERA_AVALON_PWM_CONTROL(MY_PWM_2_BASE, 1);
 180030c:	01000044 	movi	r4,1
 1800310:	00806704 	movi	r2,412
 1800314:	11000035 	stwio	r4,0(r2)
 1800318:	003fca06 	br	1800244 <Initilise_PWM+0x70>
            break;

        case 2 :
            IOWR_ALTERA_AVALON_PWM_CLK_DIV(MY_PWM_1_BASE, 100);
 180031c:	00c01904 	movi	r3,100
 1800320:	00806104 	movi	r2,388
 1800324:	10c00035 	stwio	r3,0(r2)
            IOWR_ALTERA_AVALON_PWM_DUTY(MY_PWM_1_BASE, 50);
 1800328:	01000c84 	movi	r4,50
 180032c:	00806004 	movi	r2,384
 1800330:	11000035 	stwio	r4,0(r2)
            IOWR_ALTERA_AVALON_PWM_PERIOD(MY_PWM_1_BASE, 1000);
 1800334:	00c0fa04 	movi	r3,1000
 1800338:	00806204 	movi	r2,392
 180033c:	10c00035 	stwio	r3,0(r2)
            IOWR_ALTERA_AVALON_PWM_CONTROL(MY_PWM_1_BASE, 1);
 1800340:	01000044 	movi	r4,1
 1800344:	00806304 	movi	r2,396
 1800348:	11000035 	stwio	r4,0(r2)
 180034c:	003fbd06 	br	1800244 <Initilise_PWM+0x70>

01800350 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 1800350:	defffd04 	addi	sp,sp,-12
 1800354:	dfc00215 	stw	ra,8(sp)
 1800358:	df000115 	stw	fp,4(sp)
 180035c:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 1800360:	0009883a 	mov	r4,zero
 1800364:	18003bc0 	call	18003bc <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 1800368:	18003f00 	call	18003f0 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 180036c:	01006034 	movhi	r4,384
 1800370:	211a2104 	addi	r4,r4,26756
 1800374:	01406034 	movhi	r5,384
 1800378:	295a2104 	addi	r5,r5,26756
 180037c:	01806034 	movhi	r6,384
 1800380:	319a2104 	addi	r6,r6,26756
 1800384:	18050080 	call	1805008 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 1800388:	1804ae00 	call	1804ae0 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 180038c:	01006034 	movhi	r4,384
 1800390:	2112d104 	addi	r4,r4,19268
 1800394:	18062cc0 	call	18062cc <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 1800398:	d1200f17 	ldw	r4,-32708(gp)
 180039c:	d1601017 	ldw	r5,-32704(gp)
 18003a0:	d1a01117 	ldw	r6,-32700(gp)
 18003a4:	18000480 	call	1800048 <main>
 18003a8:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 18003ac:	01000044 	movi	r4,1
 18003b0:	18047cc0 	call	18047cc <close>
  exit (result);
 18003b4:	e13fff17 	ldw	r4,-4(fp)
 18003b8:	18062e00 	call	18062e0 <exit>

018003bc <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 18003bc:	defffd04 	addi	sp,sp,-12
 18003c0:	dfc00215 	stw	ra,8(sp)
 18003c4:	df000115 	stw	fp,4(sp)
 18003c8:	df000104 	addi	fp,sp,4
 18003cc:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_IRQ_INIT ( CPU, cpu);
 18003d0:	18055780 	call	1805578 <altera_nios2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 18003d4:	00800044 	movi	r2,1
 18003d8:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 18003dc:	e037883a 	mov	sp,fp
 18003e0:	dfc00117 	ldw	ra,4(sp)
 18003e4:	df000017 	ldw	fp,0(sp)
 18003e8:	dec00204 	addi	sp,sp,8
 18003ec:	f800283a 	ret

018003f0 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 18003f0:	defffe04 	addi	sp,sp,-8
 18003f4:	dfc00115 	stw	ra,4(sp)
 18003f8:	df000015 	stw	fp,0(sp)
 18003fc:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( PROFILE_TIMER, profile_timer);
 1800400:	0009883a 	mov	r4,zero
 1800404:	000b883a 	mov	r5,zero
 1800408:	01800144 	movi	r6,5
 180040c:	01d38804 	movi	r7,20000
 1800410:	1803c380 	call	1803c38 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
    ALTERA_AVALON_TIMER_INIT ( USER_TIMER, user_timer);
    ALTERA_AVALON_CFI_FLASH_INIT ( CFI_FLASH, cfi_flash);
 1800414:	01006034 	movhi	r4,384
 1800418:	211ad804 	addi	r4,r4,27488
 180041c:	18004c40 	call	18004c4 <alt_flash_cfi_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
 1800420:	01006034 	movhi	r4,384
 1800424:	211b1804 	addi	r4,r4,27744
 1800428:	000b883a 	mov	r5,zero
 180042c:	000d883a 	mov	r6,zero
 1800430:	180232c0 	call	180232c <altera_avalon_jtag_uart_init>
 1800434:	01006034 	movhi	r4,384
 1800438:	211b0e04 	addi	r4,r4,27704
 180043c:	180048c0 	call	180048c <alt_dev_reg>
    ALTERA_AVALON_LCD_16207_INIT ( LCD, lcd);
 1800440:	01006034 	movhi	r4,384
 1800444:	211f3004 	addi	r4,r4,31936
 1800448:	1803a340 	call	1803a34 <altera_avalon_lcd_16207_init>
 180044c:	01006034 	movhi	r4,384
 1800450:	211f2604 	addi	r4,r4,31896
 1800454:	180048c0 	call	180048c <alt_dev_reg>
    ALTERA_AVALON_SYSID_INIT ( SYSID, sysid);
    ALTERA_AVALON_UART_INIT ( UART, uart);
 1800458:	01006034 	movhi	r4,384
 180045c:	211f7804 	addi	r4,r4,32224
 1800460:	000b883a 	mov	r5,zero
 1800464:	01800044 	movi	r6,1
 1800468:	1803dc00 	call	1803dc0 <altera_avalon_uart_init>
 180046c:	01006034 	movhi	r4,384
 1800470:	211f6e04 	addi	r4,r4,32184
 1800474:	180048c0 	call	180048c <alt_dev_reg>
}
 1800478:	e037883a 	mov	sp,fp
 180047c:	dfc00117 	ldw	ra,4(sp)
 1800480:	df000017 	ldw	fp,0(sp)
 1800484:	dec00204 	addi	sp,sp,8
 1800488:	f800283a 	ret

0180048c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 180048c:	defffd04 	addi	sp,sp,-12
 1800490:	dfc00215 	stw	ra,8(sp)
 1800494:	df000115 	stw	fp,4(sp)
 1800498:	df000104 	addi	fp,sp,4
 180049c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 18004a0:	e13fff17 	ldw	r4,-4(fp)
 18004a4:	01406074 	movhi	r5,385
 18004a8:	29610c04 	addi	r5,r5,-31696
 18004ac:	18049cc0 	call	18049cc <alt_dev_llist_insert>
}
 18004b0:	e037883a 	mov	sp,fp
 18004b4:	dfc00117 	ldw	ra,4(sp)
 18004b8:	df000017 	ldw	fp,0(sp)
 18004bc:	dec00204 	addi	sp,sp,8
 18004c0:	f800283a 	ret

018004c4 <alt_flash_cfi_init>:
 * Read the CFI table and fill out the alt_flash_cfi_dev structure with all the 
 * information we need to program the flash.
 * 
 */
int alt_flash_cfi_init( alt_flash_cfi_dev* flash  )
{
 18004c4:	defffc04 	addi	sp,sp,-16
 18004c8:	dfc00315 	stw	ra,12(sp)
 18004cc:	df000215 	stw	fp,8(sp)
 18004d0:	df000204 	addi	fp,sp,8
 18004d4:	e13fff15 	stw	r4,-4(fp)
  int ret_code = 0;
 18004d8:	e03ffe15 	stw	zero,-8(fp)
 
  ret_code = alt_read_cfi_width( flash );
 18004dc:	e13fff17 	ldw	r4,-4(fp)
 18004e0:	180195c0 	call	180195c <alt_read_cfi_width>
 18004e4:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
 18004e8:	e0bffe17 	ldw	r2,-8(fp)
 18004ec:	1004c03a 	cmpne	r2,r2,zero
 18004f0:	1000031e 	bne	r2,zero,1800500 <alt_flash_cfi_init+0x3c>
    ret_code = alt_set_flash_width_func( flash );
 18004f4:	e13fff17 	ldw	r4,-4(fp)
 18004f8:	18010d40 	call	18010d4 <alt_set_flash_width_func>
 18004fc:	e0bffe15 	stw	r2,-8(fp)
  
  if (!ret_code)
 1800500:	e0bffe17 	ldw	r2,-8(fp)
 1800504:	1004c03a 	cmpne	r2,r2,zero
 1800508:	1000031e 	bne	r2,zero,1800518 <alt_flash_cfi_init+0x54>
    ret_code = alt_read_cfi_table( flash );
 180050c:	e13fff17 	ldw	r4,-4(fp)
 1800510:	18013dc0 	call	18013dc <alt_read_cfi_table>
 1800514:	e0bffe15 	stw	r2,-8(fp)

  if (!ret_code) 
 1800518:	e0bffe17 	ldw	r2,-8(fp)
 180051c:	1004c03a 	cmpne	r2,r2,zero
 1800520:	1000031e 	bne	r2,zero,1800530 <alt_flash_cfi_init+0x6c>
    ret_code = alt_set_flash_algorithm_func( flash);
 1800524:	e13fff17 	ldw	r4,-4(fp)
 1800528:	18012b40 	call	18012b4 <alt_set_flash_algorithm_func>
 180052c:	e0bffe15 	stw	r2,-8(fp)

  /*
  *  Register this device as a valid flash device type
  */ 
  if (!ret_code)
 1800530:	e0bffe17 	ldw	r2,-8(fp)
 1800534:	1004c03a 	cmpne	r2,r2,zero
 1800538:	1000031e 	bne	r2,zero,1800548 <alt_flash_cfi_init+0x84>
    ret_code = alt_flash_device_register(&(flash->dev));
 180053c:	e13fff17 	ldw	r4,-4(fp)
 1800540:	18005600 	call	1800560 <alt_flash_device_register>
 1800544:	e0bffe15 	stw	r2,-8(fp)
 
  return ret_code;
 1800548:	e0bffe17 	ldw	r2,-8(fp)
}
 180054c:	e037883a 	mov	sp,fp
 1800550:	dfc00117 	ldw	ra,4(sp)
 1800554:	df000017 	ldw	fp,0(sp)
 1800558:	dec00204 	addi	sp,sp,8
 180055c:	f800283a 	ret

01800560 <alt_flash_device_register>:

typedef struct alt_flash_dev alt_flash_dev; 
typedef alt_flash_dev alt_flash_fd;

static ALT_INLINE int alt_flash_device_register( alt_flash_fd* fd)
{
 1800560:	defffd04 	addi	sp,sp,-12
 1800564:	dfc00215 	stw	ra,8(sp)
 1800568:	df000115 	stw	fp,4(sp)
 180056c:	df000104 	addi	fp,sp,4
 1800570:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_flash_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) fd, &alt_flash_dev_list);
 1800574:	e13fff17 	ldw	r4,-4(fp)
 1800578:	01406074 	movhi	r5,385
 180057c:	29611004 	addi	r5,r5,-31680
 1800580:	18049cc0 	call	18049cc <alt_dev_llist_insert>
}
 1800584:	e037883a 	mov	sp,fp
 1800588:	dfc00117 	ldw	ra,4(sp)
 180058c:	df000017 	ldw	fp,0(sp)
 1800590:	dec00204 	addi	sp,sp,8
 1800594:	f800283a 	ret

01800598 <alt_flash_cfi_write>:
 * large buffer to tie up in our programming library, when not all users will 
 * want that functionality.
 */
 int alt_flash_cfi_write( alt_flash_dev* flash_info, int offset, 
                          const void* src_addr, int length )
 {
 1800598:	deffef04 	addi	sp,sp,-68
 180059c:	dfc01015 	stw	ra,64(sp)
 18005a0:	df000f15 	stw	fp,60(sp)
 18005a4:	df000f04 	addi	fp,sp,60
 18005a8:	e13ffa15 	stw	r4,-24(fp)
 18005ac:	e17ffb15 	stw	r5,-20(fp)
 18005b0:	e1bffc15 	stw	r6,-16(fp)
 18005b4:	e1fffd15 	stw	r7,-12(fp)
  int         ret_code = 0;
 18005b8:	e03ff915 	stw	zero,-28(fp)
  int         i,j;
  int         data_to_write;
  int         full_length = length;
 18005bc:	e0bffd17 	ldw	r2,-12(fp)
 18005c0:	e0bff515 	stw	r2,-44(fp)
  int         current_offset;
  int         start_offset = offset;
 18005c4:	e0bffb17 	ldw	r2,-20(fp)
 18005c8:	e0bff315 	stw	r2,-52(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
 18005cc:	e0bffa17 	ldw	r2,-24(fp)
 18005d0:	e0bff215 	stw	r2,-56(fp)

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
 18005d4:	e03ff815 	stw	zero,-32(fp)
 18005d8:	00008e06 	br	1800814 <alt_flash_cfi_write+0x27c>
  {
    /* Is it in this erase block region?*/
    if((offset >= flash->dev.region_info[i].offset) &&
 18005dc:	e0bff817 	ldw	r2,-32(fp)
 18005e0:	e0fff217 	ldw	r3,-56(fp)
 18005e4:	1004913a 	slli	r2,r2,4
 18005e8:	10c5883a 	add	r2,r2,r3
 18005ec:	10800d04 	addi	r2,r2,52
 18005f0:	10c00017 	ldw	r3,0(r2)
 18005f4:	e0bffb17 	ldw	r2,-20(fp)
 18005f8:	10c08316 	blt	r2,r3,1800808 <alt_flash_cfi_write+0x270>
 18005fc:	e0bff817 	ldw	r2,-32(fp)
 1800600:	e0fff217 	ldw	r3,-56(fp)
 1800604:	1004913a 	slli	r2,r2,4
 1800608:	10c5883a 	add	r2,r2,r3
 180060c:	10800d04 	addi	r2,r2,52
 1800610:	11000017 	ldw	r4,0(r2)
 1800614:	e0bff817 	ldw	r2,-32(fp)
 1800618:	e0fff217 	ldw	r3,-56(fp)
 180061c:	1004913a 	slli	r2,r2,4
 1800620:	10c5883a 	add	r2,r2,r3
 1800624:	10800e04 	addi	r2,r2,56
 1800628:	10800017 	ldw	r2,0(r2)
 180062c:	2087883a 	add	r3,r4,r2
 1800630:	e0bffb17 	ldw	r2,-20(fp)
 1800634:	10c0740e 	bge	r2,r3,1800808 <alt_flash_cfi_write+0x270>
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;
 1800638:	e0bff817 	ldw	r2,-32(fp)
 180063c:	e0fff217 	ldw	r3,-56(fp)
 1800640:	1004913a 	slli	r2,r2,4
 1800644:	10c5883a 	add	r2,r2,r3
 1800648:	10800d04 	addi	r2,r2,52
 180064c:	10800017 	ldw	r2,0(r2)
 1800650:	e0bff415 	stw	r2,-48(fp)

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
 1800654:	e03ff715 	stw	zero,-36(fp)
 1800658:	00006306 	br	18007e8 <alt_flash_cfi_write+0x250>
      {
        if ((offset >= current_offset ) && 
 180065c:	e0fffb17 	ldw	r3,-20(fp)
 1800660:	e0bff417 	ldw	r2,-48(fp)
 1800664:	18805416 	blt	r3,r2,18007b8 <alt_flash_cfi_write+0x220>
 1800668:	e0bff817 	ldw	r2,-32(fp)
 180066c:	e0fff217 	ldw	r3,-56(fp)
 1800670:	1004913a 	slli	r2,r2,4
 1800674:	10c5883a 	add	r2,r2,r3
 1800678:	10801004 	addi	r2,r2,64
 180067c:	10c00017 	ldw	r3,0(r2)
 1800680:	e0bff417 	ldw	r2,-48(fp)
 1800684:	1887883a 	add	r3,r3,r2
 1800688:	e0bffb17 	ldw	r2,-20(fp)
 180068c:	10c04a0e 	bge	r2,r3,18007b8 <alt_flash_cfi_write+0x220>
        {
          /*
           * Check if the contents of the block are different
           * from the data we wish to put there
           */
          data_to_write = ( current_offset + flash->dev.region_info[i].block_size 
 1800690:	e0bff817 	ldw	r2,-32(fp)
 1800694:	e0fff217 	ldw	r3,-56(fp)
 1800698:	1004913a 	slli	r2,r2,4
 180069c:	10c5883a 	add	r2,r2,r3
 18006a0:	10801004 	addi	r2,r2,64
 18006a4:	10c00017 	ldw	r3,0(r2)
 18006a8:	e0bff417 	ldw	r2,-48(fp)
 18006ac:	1887883a 	add	r3,r3,r2
 18006b0:	e0bffb17 	ldw	r2,-20(fp)
 18006b4:	1885c83a 	sub	r2,r3,r2
 18006b8:	e0bff615 	stw	r2,-40(fp)
                            - offset); 
          data_to_write = MIN(data_to_write, length);
 18006bc:	e0bff617 	ldw	r2,-40(fp)
 18006c0:	e0bfff15 	stw	r2,-4(fp)
 18006c4:	e0fffd17 	ldw	r3,-12(fp)
 18006c8:	e0fffe15 	stw	r3,-8(fp)
 18006cc:	e0bfff17 	ldw	r2,-4(fp)
 18006d0:	e0fffe17 	ldw	r3,-8(fp)
 18006d4:	10c0020e 	bge	r2,r3,18006e0 <alt_flash_cfi_write+0x148>
 18006d8:	e0bfff17 	ldw	r2,-4(fp)
 18006dc:	e0bffe15 	stw	r2,-8(fp)
 18006e0:	e0fffe17 	ldw	r3,-8(fp)
 18006e4:	e0fff615 	stw	r3,-40(fp)
          if(memcmp(src_addr, 
 18006e8:	e0bff217 	ldw	r2,-56(fp)
 18006ec:	10800a17 	ldw	r2,40(r2)
 18006f0:	1007883a 	mov	r3,r2
 18006f4:	e0bffb17 	ldw	r2,-20(fp)
 18006f8:	188b883a 	add	r5,r3,r2
 18006fc:	e1bff617 	ldw	r6,-40(fp)
 1800700:	e13ffc17 	ldw	r4,-16(fp)
 1800704:	18063180 	call	1806318 <memcmp>
 1800708:	1005003a 	cmpeq	r2,r2,zero
 180070c:	1000131e 	bne	r2,zero,180075c <alt_flash_cfi_write+0x1c4>
                    (alt_u8*)flash->dev.base_addr+offset,
                    data_to_write))
          {
            ret_code = (*flash->dev.erase_block)( &flash->dev, current_offset);
 1800710:	e0bff217 	ldw	r2,-56(fp)
 1800714:	10800817 	ldw	r2,32(r2)
 1800718:	e13ff217 	ldw	r4,-56(fp)
 180071c:	e17ff417 	ldw	r5,-48(fp)
 1800720:	103ee83a 	callr	r2
 1800724:	e0bff915 	stw	r2,-28(fp)

            if (!ret_code)
 1800728:	e0bff917 	ldw	r2,-28(fp)
 180072c:	1004c03a 	cmpne	r2,r2,zero
 1800730:	10000a1e 	bne	r2,zero,180075c <alt_flash_cfi_write+0x1c4>
            {
              ret_code = (*flash->dev.write_block)( 
 1800734:	e0bff217 	ldw	r2,-56(fp)
 1800738:	10c00917 	ldw	r3,36(r2)
 180073c:	e13ff217 	ldw	r4,-56(fp)
 1800740:	e0bff617 	ldw	r2,-40(fp)
 1800744:	d8800015 	stw	r2,0(sp)
 1800748:	e17ff417 	ldw	r5,-48(fp)
 180074c:	e1bffb17 	ldw	r6,-20(fp)
 1800750:	e1fffc17 	ldw	r7,-16(fp)
 1800754:	183ee83a 	callr	r3
 1800758:	e0bff915 	stw	r2,-28(fp)
                                                  data_to_write);
            }
          }    
    
          /* Was this the last block? */    
          if ((length == data_to_write) || ret_code)
 180075c:	e0fffd17 	ldw	r3,-12(fp)
 1800760:	e0bff617 	ldw	r2,-40(fp)
 1800764:	18802f26 	beq	r3,r2,1800824 <alt_flash_cfi_write+0x28c>
 1800768:	e0bff917 	ldw	r2,-28(fp)
 180076c:	1004c03a 	cmpne	r2,r2,zero
 1800770:	10002c1e 	bne	r2,zero,1800824 <alt_flash_cfi_write+0x28c>
          {
            goto finished;
          }
          
          length -= data_to_write;
 1800774:	e0fffd17 	ldw	r3,-12(fp)
 1800778:	e0bff617 	ldw	r2,-40(fp)
 180077c:	1885c83a 	sub	r2,r3,r2
 1800780:	e0bffd15 	stw	r2,-12(fp)
          offset = current_offset + flash->dev.region_info[i].block_size;
 1800784:	e0bff817 	ldw	r2,-32(fp)
 1800788:	e0fff217 	ldw	r3,-56(fp)
 180078c:	1004913a 	slli	r2,r2,4
 1800790:	10c5883a 	add	r2,r2,r3
 1800794:	10801004 	addi	r2,r2,64
 1800798:	10c00017 	ldw	r3,0(r2)
 180079c:	e0bff417 	ldw	r2,-48(fp)
 18007a0:	1885883a 	add	r2,r3,r2
 18007a4:	e0bffb15 	stw	r2,-20(fp)
          src_addr = (alt_u8*)src_addr + data_to_write;
 18007a8:	e0fffc17 	ldw	r3,-16(fp)
 18007ac:	e0bff617 	ldw	r2,-40(fp)
 18007b0:	1885883a 	add	r2,r3,r2
 18007b4:	e0bffc15 	stw	r2,-16(fp)
        }
        current_offset += flash->dev.region_info[i].block_size;
 18007b8:	e0bff817 	ldw	r2,-32(fp)
 18007bc:	e0fff217 	ldw	r3,-56(fp)
 18007c0:	1004913a 	slli	r2,r2,4
 18007c4:	10c5883a 	add	r2,r2,r3
 18007c8:	10801004 	addi	r2,r2,64
 18007cc:	10c00017 	ldw	r3,0(r2)
 18007d0:	e0bff417 	ldw	r2,-48(fp)
 18007d4:	10c5883a 	add	r2,r2,r3
 18007d8:	e0bff415 	stw	r2,-48(fp)
      (offset < (flash->dev.region_info[i].offset + 
      flash->dev.region_info[i].region_size)))
    {
      current_offset = flash->dev.region_info[i].offset;

      for(j=0;j<flash->dev.region_info[i].number_of_blocks;j++)
 18007dc:	e0bff717 	ldw	r2,-36(fp)
 18007e0:	10800044 	addi	r2,r2,1
 18007e4:	e0bff715 	stw	r2,-36(fp)
 18007e8:	e0bff817 	ldw	r2,-32(fp)
 18007ec:	e0fff217 	ldw	r3,-56(fp)
 18007f0:	1004913a 	slli	r2,r2,4
 18007f4:	10c5883a 	add	r2,r2,r3
 18007f8:	10800f04 	addi	r2,r2,60
 18007fc:	10c00017 	ldw	r3,0(r2)
 1800800:	e0bff717 	ldw	r2,-36(fp)
 1800804:	10ff9516 	blt	r2,r3,180065c <alt_flash_cfi_write+0xc4>
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;

  /*
   * First and foremost which sectors are affected?
   */   
  for(i=0;i<flash->dev.number_of_regions;i++)
 1800808:	e0bff817 	ldw	r2,-32(fp)
 180080c:	10800044 	addi	r2,r2,1
 1800810:	e0bff815 	stw	r2,-32(fp)
 1800814:	e0bff217 	ldw	r2,-56(fp)
 1800818:	10c00c17 	ldw	r3,48(r2)
 180081c:	e0bff817 	ldw	r2,-32(fp)
 1800820:	10ff6e16 	blt	r2,r3,18005dc <alt_flash_cfi_write+0x44>
      }     
    } 
  }
finished:    

  alt_dcache_flush((alt_u8*)flash->dev.base_addr+start_offset, full_length);
 1800824:	e0bff217 	ldw	r2,-56(fp)
 1800828:	10800a17 	ldw	r2,40(r2)
 180082c:	1007883a 	mov	r3,r2
 1800830:	e0bff317 	ldw	r2,-52(fp)
 1800834:	1889883a 	add	r4,r3,r2
 1800838:	e17ff517 	ldw	r5,-44(fp)
 180083c:	18049280 	call	1804928 <alt_dcache_flush>
  return ret_code;
 1800840:	e0bff917 	ldw	r2,-28(fp)
}
 1800844:	e037883a 	mov	sp,fp
 1800848:	dfc00117 	ldw	ra,4(sp)
 180084c:	df000017 	ldw	fp,0(sp)
 1800850:	dec00204 	addi	sp,sp,8
 1800854:	f800283a 	ret

01800858 <alt_flash_cfi_get_info>:
 * 
 *  Pass the table of erase blocks to the user
 */
int alt_flash_cfi_get_info( alt_flash_fd* fd, flash_region** info, 
                            int* number_of_regions)
{
 1800858:	defffa04 	addi	sp,sp,-24
 180085c:	df000515 	stw	fp,20(sp)
 1800860:	df000504 	addi	fp,sp,20
 1800864:	e13ffd15 	stw	r4,-12(fp)
 1800868:	e17ffe15 	stw	r5,-8(fp)
 180086c:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
 1800870:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_dev* flash = (alt_flash_dev*)fd;
 1800874:	e0bffd17 	ldw	r2,-12(fp)
 1800878:	e0bffb15 	stw	r2,-20(fp)

  *number_of_regions = flash->number_of_regions;
 180087c:	e0bffb17 	ldw	r2,-20(fp)
 1800880:	10c00c17 	ldw	r3,48(r2)
 1800884:	e0bfff17 	ldw	r2,-4(fp)
 1800888:	10c00015 	stw	r3,0(r2)

  if (!flash->number_of_regions)
 180088c:	e0bffb17 	ldw	r2,-20(fp)
 1800890:	10800c17 	ldw	r2,48(r2)
 1800894:	1004c03a 	cmpne	r2,r2,zero
 1800898:	1000031e 	bne	r2,zero,18008a8 <alt_flash_cfi_get_info+0x50>
  {
    ret_code = -EIO;
 180089c:	00bffec4 	movi	r2,-5
 18008a0:	e0bffc15 	stw	r2,-16(fp)
 18008a4:	00000b06 	br	18008d4 <alt_flash_cfi_get_info+0x7c>
  }
  else if (flash->number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 18008a8:	e0bffb17 	ldw	r2,-20(fp)
 18008ac:	10800c17 	ldw	r2,48(r2)
 18008b0:	10800250 	cmplti	r2,r2,9
 18008b4:	1000031e 	bne	r2,zero,18008c4 <alt_flash_cfi_get_info+0x6c>
  {
    ret_code = -ENOMEM;
 18008b8:	00bffd04 	movi	r2,-12
 18008bc:	e0bffc15 	stw	r2,-16(fp)
 18008c0:	00000406 	br	18008d4 <alt_flash_cfi_get_info+0x7c>
  }
  else
  {
    *info = &flash->region_info[0];
 18008c4:	e0bffb17 	ldw	r2,-20(fp)
 18008c8:	10c00d04 	addi	r3,r2,52
 18008cc:	e0bffe17 	ldw	r2,-8(fp)
 18008d0:	10c00015 	stw	r3,0(r2)
  }

  return ret_code;
 18008d4:	e0bffc17 	ldw	r2,-16(fp)
}
 18008d8:	e037883a 	mov	sp,fp
 18008dc:	df000017 	ldw	fp,0(sp)
 18008e0:	dec00104 	addi	sp,sp,4
 18008e4:	f800283a 	ret

018008e8 <alt_flash_cfi_read>:
 *  Read from an area in flash, you could use memcopy yourself
 *  for these flash types, but we're trying to be generic and future proof
 */
int alt_flash_cfi_read( alt_flash_dev* flash_info, int offset, 
                        void* dest_addr, int length )
{
 18008e8:	defff904 	addi	sp,sp,-28
 18008ec:	dfc00615 	stw	ra,24(sp)
 18008f0:	df000515 	stw	fp,20(sp)
 18008f4:	df000504 	addi	fp,sp,20
 18008f8:	e13ffc15 	stw	r4,-16(fp)
 18008fc:	e17ffd15 	stw	r5,-12(fp)
 1800900:	e1bffe15 	stw	r6,-8(fp)
 1800904:	e1ffff15 	stw	r7,-4(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
 1800908:	e0bffc17 	ldw	r2,-16(fp)
 180090c:	e0bffb15 	stw	r2,-20(fp)
  memcpy(dest_addr, (alt_u8*)flash->dev.base_addr+offset, length);
 1800910:	e0bffb17 	ldw	r2,-20(fp)
 1800914:	10800a17 	ldw	r2,40(r2)
 1800918:	1007883a 	mov	r3,r2
 180091c:	e0bffd17 	ldw	r2,-12(fp)
 1800920:	1887883a 	add	r3,r3,r2
 1800924:	e1bfff17 	ldw	r6,-4(fp)
 1800928:	e0bffe17 	ldw	r2,-8(fp)
 180092c:	1009883a 	mov	r4,r2
 1800930:	180b883a 	mov	r5,r3
 1800934:	180638c0 	call	180638c <memcpy>
  return 0;
 1800938:	0005883a 	mov	r2,zero
}
 180093c:	e037883a 	mov	sp,fp
 1800940:	dfc00117 	ldw	ra,4(sp)
 1800944:	df000017 	ldw	fp,0(sp)
 1800948:	dec00204 	addi	sp,sp,8
 180094c:	f800283a 	ret

01800950 <alt_write_value_to_flash>:
* It writes the largest word size that the flash can support
* so if it's an 8 bit flash it writes bytes
* 16 bit half word etc.
*/
void alt_write_value_to_flash(alt_flash_cfi_dev* flash, int offset, const alt_u8* src_addr)
{
 1800950:	defffa04 	addi	sp,sp,-24
 1800954:	df000515 	stw	fp,20(sp)
 1800958:	df000504 	addi	fp,sp,20
 180095c:	e13ffd15 	stw	r4,-12(fp)
 1800960:	e17ffe15 	stw	r5,-8(fp)
 1800964:	e1bfff15 	stw	r6,-4(fp)
  alt_u16 half_word_value;
  alt_u32 word_value;

  if (flash->mode_width == 1)
 1800968:	e0bffd17 	ldw	r2,-12(fp)
 180096c:	10802e17 	ldw	r2,184(r2)
 1800970:	10800058 	cmpnei	r2,r2,1
 1800974:	10000b1e 	bne	r2,zero,18009a4 <alt_write_value_to_flash+0x54>
  {
    IOWR_8DIRECT(flash->dev.base_addr, offset, *src_addr);
 1800978:	e0bffd17 	ldw	r2,-12(fp)
 180097c:	10800a17 	ldw	r2,40(r2)
 1800980:	1007883a 	mov	r3,r2
 1800984:	e0bffe17 	ldw	r2,-8(fp)
 1800988:	1889883a 	add	r4,r3,r2
 180098c:	e0bfff17 	ldw	r2,-4(fp)
 1800990:	10800003 	ldbu	r2,0(r2)
 1800994:	10c03fcc 	andi	r3,r2,255
 1800998:	2005883a 	mov	r2,r4
 180099c:	10c00025 	stbio	r3,0(r2)
 18009a0:	00004006 	br	1800aa4 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 2)
 18009a4:	e0bffd17 	ldw	r2,-12(fp)
 18009a8:	10802e17 	ldw	r2,184(r2)
 18009ac:	10800098 	cmpnei	r2,r2,2
 18009b0:	1000151e 	bne	r2,zero,1800a08 <alt_write_value_to_flash+0xb8>
  {
    half_word_value = (alt_u16)(*src_addr);
 18009b4:	e0bfff17 	ldw	r2,-4(fp)
 18009b8:	10800003 	ldbu	r2,0(r2)
 18009bc:	10803fcc 	andi	r2,r2,255
 18009c0:	e0bffc0d 	sth	r2,-16(fp)
    half_word_value |= (alt_u16)(*(src_addr + 1)) << 8;
 18009c4:	e0bfff17 	ldw	r2,-4(fp)
 18009c8:	10800044 	addi	r2,r2,1
 18009cc:	10800003 	ldbu	r2,0(r2)
 18009d0:	10803fcc 	andi	r2,r2,255
 18009d4:	1004923a 	slli	r2,r2,8
 18009d8:	1007883a 	mov	r3,r2
 18009dc:	e0bffc0b 	ldhu	r2,-16(fp)
 18009e0:	1884b03a 	or	r2,r3,r2
 18009e4:	e0bffc0d 	sth	r2,-16(fp)
    IOWR_16DIRECT(flash->dev.base_addr, offset, half_word_value);
 18009e8:	e0bffd17 	ldw	r2,-12(fp)
 18009ec:	10800a17 	ldw	r2,40(r2)
 18009f0:	1007883a 	mov	r3,r2
 18009f4:	e0bffe17 	ldw	r2,-8(fp)
 18009f8:	1885883a 	add	r2,r3,r2
 18009fc:	e0fffc0b 	ldhu	r3,-16(fp)
 1800a00:	10c0002d 	sthio	r3,0(r2)
 1800a04:	00002706 	br	1800aa4 <alt_write_value_to_flash+0x154>
  }
  else if (flash->mode_width == 4)
 1800a08:	e0bffd17 	ldw	r2,-12(fp)
 1800a0c:	10802e17 	ldw	r2,184(r2)
 1800a10:	10800118 	cmpnei	r2,r2,4
 1800a14:	1000231e 	bne	r2,zero,1800aa4 <alt_write_value_to_flash+0x154>
  {
    word_value = (alt_u32)(*src_addr);
 1800a18:	e0bfff17 	ldw	r2,-4(fp)
 1800a1c:	10800003 	ldbu	r2,0(r2)
 1800a20:	10803fcc 	andi	r2,r2,255
 1800a24:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 1)) << 8);
 1800a28:	e0bfff17 	ldw	r2,-4(fp)
 1800a2c:	10800044 	addi	r2,r2,1
 1800a30:	10800003 	ldbu	r2,0(r2)
 1800a34:	10803fcc 	andi	r2,r2,255
 1800a38:	1006923a 	slli	r3,r2,8
 1800a3c:	e0bffb17 	ldw	r2,-20(fp)
 1800a40:	10c4b03a 	or	r2,r2,r3
 1800a44:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 2)) << 16);
 1800a48:	e0bfff17 	ldw	r2,-4(fp)
 1800a4c:	10800084 	addi	r2,r2,2
 1800a50:	10800003 	ldbu	r2,0(r2)
 1800a54:	10803fcc 	andi	r2,r2,255
 1800a58:	1006943a 	slli	r3,r2,16
 1800a5c:	e0bffb17 	ldw	r2,-20(fp)
 1800a60:	10c4b03a 	or	r2,r2,r3
 1800a64:	e0bffb15 	stw	r2,-20(fp)
    word_value |= ((alt_u32)(*(src_addr + 3)) << 24);
 1800a68:	e0bfff17 	ldw	r2,-4(fp)
 1800a6c:	108000c4 	addi	r2,r2,3
 1800a70:	10800003 	ldbu	r2,0(r2)
 1800a74:	10803fcc 	andi	r2,r2,255
 1800a78:	1006963a 	slli	r3,r2,24
 1800a7c:	e0bffb17 	ldw	r2,-20(fp)
 1800a80:	10c4b03a 	or	r2,r2,r3
 1800a84:	e0bffb15 	stw	r2,-20(fp)
    IOWR_32DIRECT(flash->dev.base_addr, offset, word_value);
 1800a88:	e0bffd17 	ldw	r2,-12(fp)
 1800a8c:	10800a17 	ldw	r2,40(r2)
 1800a90:	1007883a 	mov	r3,r2
 1800a94:	e0bffe17 	ldw	r2,-8(fp)
 1800a98:	1885883a 	add	r2,r3,r2
 1800a9c:	e0fffb17 	ldw	r3,-20(fp)
 1800aa0:	10c00035 	stwio	r3,0(r2)
  }

  return;
}
 1800aa4:	e037883a 	mov	sp,fp
 1800aa8:	df000017 	ldw	fp,0(sp)
 1800aac:	dec00104 	addi	sp,sp,4
 1800ab0:	f800283a 	ret

01800ab4 <alt_flash_program_block>:
*/
int alt_flash_program_block(  alt_flash_cfi_dev* flash, const int offset, 
                        const alt_u8* src_addr, 
                        const int length,
                        alt_program_word_fn program_word_func)
{
 1800ab4:	defff304 	addi	sp,sp,-52
 1800ab8:	dfc00c15 	stw	ra,48(sp)
 1800abc:	df000b15 	stw	fp,44(sp)
 1800ac0:	df000b04 	addi	fp,sp,44
 1800ac4:	e13ffc15 	stw	r4,-16(fp)
 1800ac8:	e17ffd15 	stw	r5,-12(fp)
 1800acc:	e1bffe15 	stw	r6,-8(fp)
 1800ad0:	e1ffff15 	stw	r7,-4(fp)
  int     ret_code = 0;
 1800ad4:	e03ffa15 	stw	zero,-24(fp)

  /*
   * First take care of any writes which are on none native boundaries
   * as far as the flash is concerned.
   */
  bytes_to_preserve = ((int)((alt_u8*)flash->dev.base_addr + offset) % 
 1800ad8:	e0bffc17 	ldw	r2,-16(fp)
 1800adc:	10800a17 	ldw	r2,40(r2)
 1800ae0:	1007883a 	mov	r3,r2
 1800ae4:	e0bffd17 	ldw	r2,-12(fp)
 1800ae8:	1885883a 	add	r2,r3,r2
 1800aec:	1009883a 	mov	r4,r2
 1800af0:	e0bffc17 	ldw	r2,-16(fp)
 1800af4:	10c02e17 	ldw	r3,184(r2)
 1800af8:	20c5283a 	div	r2,r4,r3
 1800afc:	10c5383a 	mul	r2,r2,r3
 1800b00:	2085c83a 	sub	r2,r4,r2
 1800b04:	e0bff915 	stw	r2,-28(fp)
                      flash->mode_width);
  if ( bytes_to_preserve != 0)
 1800b08:	e0bff917 	ldw	r2,-28(fp)
 1800b0c:	1005003a 	cmpeq	r2,r2,zero
 1800b10:	10003a1e 	bne	r2,zero,1800bfc <alt_flash_program_block+0x148>
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
 1800b14:	e0bffc17 	ldw	r2,-16(fp)
 1800b18:	10c02e17 	ldw	r3,184(r2)
 1800b1c:	e0bff917 	ldw	r2,-28(fp)
 1800b20:	1885c83a 	sub	r2,r3,r2
 1800b24:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
 1800b28:	e03ff615 	stw	zero,-40(fp)
 1800b2c:	00001206 	br	1800b78 <alt_flash_program_block+0xc4>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
 1800b30:	e17ff617 	ldw	r5,-40(fp)
 1800b34:	e0bffc17 	ldw	r2,-16(fp)
 1800b38:	10800a17 	ldw	r2,40(r2)
 1800b3c:	1009883a 	mov	r4,r2
 1800b40:	e0fffd17 	ldw	r3,-12(fp)
 1800b44:	e0bff917 	ldw	r2,-28(fp)
 1800b48:	1887c83a 	sub	r3,r3,r2
 1800b4c:	e0bff617 	ldw	r2,-40(fp)
 1800b50:	1885883a 	add	r2,r3,r2
 1800b54:	2085883a 	add	r2,r4,r2
 1800b58:	10800023 	ldbuio	r2,0(r2)
 1800b5c:	1007883a 	mov	r3,r2
 1800b60:	e0bffb04 	addi	r2,fp,-20
 1800b64:	1145883a 	add	r2,r2,r5
 1800b68:	10c00005 	stb	r3,0(r2)
  {
    unaligned_bytes = flash->mode_width - bytes_to_preserve;
    /*
     * Read the bytes we wish to preserve out of flash
     */
    for (i=0;i<bytes_to_preserve;i++)
 1800b6c:	e0bff617 	ldw	r2,-40(fp)
 1800b70:	10800044 	addi	r2,r2,1
 1800b74:	e0bff615 	stw	r2,-40(fp)
 1800b78:	e0fff617 	ldw	r3,-40(fp)
 1800b7c:	e0bff917 	ldw	r2,-28(fp)
 1800b80:	18bfeb16 	blt	r3,r2,1800b30 <alt_flash_program_block+0x7c>
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
 1800b84:	e03ff615 	stw	zero,-40(fp)
 1800b88:	00000e06 	br	1800bc4 <alt_flash_program_block+0x110>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
 1800b8c:	e0fff917 	ldw	r3,-28(fp)
 1800b90:	e0bff617 	ldw	r2,-40(fp)
 1800b94:	1889883a 	add	r4,r3,r2
 1800b98:	e0bff617 	ldw	r2,-40(fp)
 1800b9c:	1007883a 	mov	r3,r2
 1800ba0:	e0bffe17 	ldw	r2,-8(fp)
 1800ba4:	1885883a 	add	r2,r3,r2
 1800ba8:	10c00003 	ldbu	r3,0(r2)
 1800bac:	e0bffb04 	addi	r2,fp,-20
 1800bb0:	1105883a 	add	r2,r2,r4
 1800bb4:	10c00005 	stb	r3,0(r2)
    {
      unaligned[i] = IORD_8DIRECT(flash->dev.base_addr, 
                                offset-bytes_to_preserve+i);
    }

    for (i=0;i<unaligned_bytes;i++)
 1800bb8:	e0bff617 	ldw	r2,-40(fp)
 1800bbc:	10800044 	addi	r2,r2,1
 1800bc0:	e0bff615 	stw	r2,-40(fp)
 1800bc4:	e0fff617 	ldw	r3,-40(fp)
 1800bc8:	e0bff817 	ldw	r2,-32(fp)
 1800bcc:	18bfef16 	blt	r3,r2,1800b8c <alt_flash_program_block+0xd8>
    {
      unaligned[bytes_to_preserve + i] = *(alt_u8*)(src_addr + i);
    }
    
    ret_code = (*program_word_func)(flash, offset-bytes_to_preserve, unaligned);
 1800bd0:	e0fffd17 	ldw	r3,-12(fp)
 1800bd4:	e0bff917 	ldw	r2,-28(fp)
 1800bd8:	188bc83a 	sub	r5,r3,r2
 1800bdc:	e1bffb04 	addi	r6,fp,-20
 1800be0:	e0800217 	ldw	r2,8(fp)
 1800be4:	e13ffc17 	ldw	r4,-16(fp)
 1800be8:	103ee83a 	callr	r2
 1800bec:	e0bffa15 	stw	r2,-24(fp)
    i = unaligned_bytes;
 1800bf0:	e0bff817 	ldw	r2,-32(fp)
 1800bf4:	e0bff615 	stw	r2,-40(fp)
 1800bf8:	00000106 	br	1800c00 <alt_flash_program_block+0x14c>
  }
  else
  {
    i = 0;
 1800bfc:	e03ff615 	stw	zero,-40(fp)
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
 1800c00:	e0fffd17 	ldw	r3,-12(fp)
 1800c04:	e0bfff17 	ldw	r2,-4(fp)
 1800c08:	1889883a 	add	r4,r3,r2
 1800c0c:	e0bffc17 	ldw	r2,-16(fp)
 1800c10:	10c02e17 	ldw	r3,184(r2)
 1800c14:	20c5283a 	div	r2,r4,r3
 1800c18:	10c5383a 	mul	r2,r2,r3
 1800c1c:	2085c83a 	sub	r2,r4,r2
 1800c20:	e0bff715 	stw	r2,-36(fp)
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
 1800c24:	00001006 	br	1800c68 <alt_flash_program_block+0x1b4>
  {
    ret_code = (*program_word_func)(flash, offset+i, src_addr+i);
 1800c28:	e0fffd17 	ldw	r3,-12(fp)
 1800c2c:	e0bff617 	ldw	r2,-40(fp)
 1800c30:	188b883a 	add	r5,r3,r2
 1800c34:	e0bff617 	ldw	r2,-40(fp)
 1800c38:	1007883a 	mov	r3,r2
 1800c3c:	e0bffe17 	ldw	r2,-8(fp)
 1800c40:	188d883a 	add	r6,r3,r2
 1800c44:	e0800217 	ldw	r2,8(fp)
 1800c48:	e13ffc17 	ldw	r4,-16(fp)
 1800c4c:	103ee83a 	callr	r2
 1800c50:	e0bffa15 	stw	r2,-24(fp)
    i += flash->mode_width;     
 1800c54:	e0bffc17 	ldw	r2,-16(fp)
 1800c58:	10c02e17 	ldw	r3,184(r2)
 1800c5c:	e0bff617 	ldw	r2,-40(fp)
 1800c60:	10c5883a 	add	r2,r2,r3
 1800c64:	e0bff615 	stw	r2,-40(fp)
  {
    i = 0;
  }

  unaligned_end_bytes = (offset+length) % flash->mode_width;
  while ((ret_code == 0) && (i < (length-unaligned_end_bytes)))
 1800c68:	e0bffa17 	ldw	r2,-24(fp)
 1800c6c:	1004c03a 	cmpne	r2,r2,zero
 1800c70:	1000051e 	bne	r2,zero,1800c88 <alt_flash_program_block+0x1d4>
 1800c74:	e0ffff17 	ldw	r3,-4(fp)
 1800c78:	e0bff717 	ldw	r2,-36(fp)
 1800c7c:	1887c83a 	sub	r3,r3,r2
 1800c80:	e0bff617 	ldw	r2,-40(fp)
 1800c84:	10ffe816 	blt	r2,r3,1800c28 <alt_flash_program_block+0x174>

  /*
   * Now take care of any writes at the end of the buffer which are on none 
   * native boundaries as far as the flash is concerned.
   */
  if (unaligned_end_bytes && !ret_code)
 1800c88:	e0bff717 	ldw	r2,-36(fp)
 1800c8c:	1005003a 	cmpeq	r2,r2,zero
 1800c90:	10003c1e 	bne	r2,zero,1800d84 <alt_flash_program_block+0x2d0>
 1800c94:	e0bffa17 	ldw	r2,-24(fp)
 1800c98:	1004c03a 	cmpne	r2,r2,zero
 1800c9c:	1000391e 	bne	r2,zero,1800d84 <alt_flash_program_block+0x2d0>
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
 1800ca0:	e0bffc17 	ldw	r2,-16(fp)
 1800ca4:	10c02e17 	ldw	r3,184(r2)
 1800ca8:	e0bff717 	ldw	r2,-36(fp)
 1800cac:	1885c83a 	sub	r2,r3,r2
 1800cb0:	e0bff915 	stw	r2,-28(fp)
    
    for (j=0;j<unaligned_end_bytes;j++)
 1800cb4:	e03ff515 	stw	zero,-44(fp)
 1800cb8:	00000e06 	br	1800cf4 <alt_flash_program_block+0x240>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
 1800cbc:	e13ff517 	ldw	r4,-44(fp)
 1800cc0:	e0bff617 	ldw	r2,-40(fp)
 1800cc4:	1007883a 	mov	r3,r2
 1800cc8:	e0bffe17 	ldw	r2,-8(fp)
 1800ccc:	1887883a 	add	r3,r3,r2
 1800cd0:	e0bff517 	ldw	r2,-44(fp)
 1800cd4:	1885883a 	add	r2,r3,r2
 1800cd8:	10c00003 	ldbu	r3,0(r2)
 1800cdc:	e0bffb04 	addi	r2,fp,-20
 1800ce0:	1105883a 	add	r2,r2,r4
 1800ce4:	10c00005 	stb	r3,0(r2)
   */
  if (unaligned_end_bytes && !ret_code)
  {
    bytes_to_preserve = flash->mode_width - unaligned_end_bytes;
    
    for (j=0;j<unaligned_end_bytes;j++)
 1800ce8:	e0bff517 	ldw	r2,-44(fp)
 1800cec:	10800044 	addi	r2,r2,1
 1800cf0:	e0bff515 	stw	r2,-44(fp)
 1800cf4:	e0fff517 	ldw	r3,-44(fp)
 1800cf8:	e0bff717 	ldw	r2,-36(fp)
 1800cfc:	18bfef16 	blt	r3,r2,1800cbc <alt_flash_program_block+0x208>
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
 1800d00:	e03ff515 	stw	zero,-44(fp)
 1800d04:	00001406 	br	1800d58 <alt_flash_program_block+0x2a4>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
 1800d08:	e0fff717 	ldw	r3,-36(fp)
 1800d0c:	e0bff517 	ldw	r2,-44(fp)
 1800d10:	188b883a 	add	r5,r3,r2
 1800d14:	e0bffc17 	ldw	r2,-16(fp)
 1800d18:	10800a17 	ldw	r2,40(r2)
 1800d1c:	1009883a 	mov	r4,r2
 1800d20:	e0fffd17 	ldw	r3,-12(fp)
 1800d24:	e0bfff17 	ldw	r2,-4(fp)
 1800d28:	1887883a 	add	r3,r3,r2
 1800d2c:	e0bff517 	ldw	r2,-44(fp)
 1800d30:	1885883a 	add	r2,r3,r2
 1800d34:	2085883a 	add	r2,r4,r2
 1800d38:	10800023 	ldbuio	r2,0(r2)
 1800d3c:	1007883a 	mov	r3,r2
 1800d40:	e0bffb04 	addi	r2,fp,-20
 1800d44:	1145883a 	add	r2,r2,r5
 1800d48:	10c00005 	stb	r3,0(r2)
    for (j=0;j<unaligned_end_bytes;j++)
    {
      unaligned[j] = *(alt_u8*)(src_addr+i+j);
    }
    
    for (j=0;j<bytes_to_preserve;j++)
 1800d4c:	e0bff517 	ldw	r2,-44(fp)
 1800d50:	10800044 	addi	r2,r2,1
 1800d54:	e0bff515 	stw	r2,-44(fp)
 1800d58:	e0fff517 	ldw	r3,-44(fp)
 1800d5c:	e0bff917 	ldw	r2,-28(fp)
 1800d60:	18bfe916 	blt	r3,r2,1800d08 <alt_flash_program_block+0x254>
    {
      unaligned[unaligned_end_bytes+j] = IORD_8DIRECT(flash->dev.base_addr, 
                                                      offset+length+j);
    }

    ret_code = (*program_word_func)(flash, offset+i, unaligned);      
 1800d64:	e0fffd17 	ldw	r3,-12(fp)
 1800d68:	e0bff617 	ldw	r2,-40(fp)
 1800d6c:	188b883a 	add	r5,r3,r2
 1800d70:	e1bffb04 	addi	r6,fp,-20
 1800d74:	e0800217 	ldw	r2,8(fp)
 1800d78:	e13ffc17 	ldw	r4,-16(fp)
 1800d7c:	103ee83a 	callr	r2
 1800d80:	e0bffa15 	stw	r2,-24(fp)
  }

  return ret_code;
 1800d84:	e0bffa17 	ldw	r2,-24(fp)
}
 1800d88:	e037883a 	mov	sp,fp
 1800d8c:	dfc00117 	ldw	ra,4(sp)
 1800d90:	df000017 	ldw	fp,0(sp)
 1800d94:	dec00204 	addi	sp,sp,8
 1800d98:	f800283a 	ret

01800d9c <alt_read_query_entry_8bit>:

/*
 *  Read an 8 bit value from the CFI query table in flash
 */
alt_u8 alt_read_query_entry_8bit( alt_flash_cfi_dev* flash, int address)
{
 1800d9c:	defffd04 	addi	sp,sp,-12
 1800da0:	df000215 	stw	fp,8(sp)
 1800da4:	df000204 	addi	fp,sp,8
 1800da8:	e13ffe15 	stw	r4,-8(fp)
 1800dac:	e17fff15 	stw	r5,-4(fp)
  return IORD_8DIRECT((alt_u8*)flash->dev.base_addr, address);
 1800db0:	e0bffe17 	ldw	r2,-8(fp)
 1800db4:	10800a17 	ldw	r2,40(r2)
 1800db8:	1007883a 	mov	r3,r2
 1800dbc:	e0bfff17 	ldw	r2,-4(fp)
 1800dc0:	1885883a 	add	r2,r3,r2
 1800dc4:	10800023 	ldbuio	r2,0(r2)
 1800dc8:	10803fcc 	andi	r2,r2,255
}
 1800dcc:	e037883a 	mov	sp,fp
 1800dd0:	df000017 	ldw	fp,0(sp)
 1800dd4:	dec00104 	addi	sp,sp,4
 1800dd8:	f800283a 	ret

01800ddc <alt_read_query_entry_16bit>:

alt_u8 alt_read_query_entry_16bit( alt_flash_cfi_dev* flash, int address)
{
 1800ddc:	defffd04 	addi	sp,sp,-12
 1800de0:	df000215 	stw	fp,8(sp)
 1800de4:	df000204 	addi	fp,sp,8
 1800de8:	e13ffe15 	stw	r4,-8(fp)
 1800dec:	e17fff15 	stw	r5,-4(fp)
  return (IORD_16DIRECT((alt_u8*)flash->dev.base_addr, address*2) & 0xff);
 1800df0:	e0bffe17 	ldw	r2,-8(fp)
 1800df4:	10800a17 	ldw	r2,40(r2)
 1800df8:	1007883a 	mov	r3,r2
 1800dfc:	e0bfff17 	ldw	r2,-4(fp)
 1800e00:	1085883a 	add	r2,r2,r2
 1800e04:	1885883a 	add	r2,r3,r2
 1800e08:	1080002b 	ldhuio	r2,0(r2)
 1800e0c:	10803fcc 	andi	r2,r2,255
}
 1800e10:	e037883a 	mov	sp,fp
 1800e14:	df000017 	ldw	fp,0(sp)
 1800e18:	dec00104 	addi	sp,sp,4
 1800e1c:	f800283a 	ret

01800e20 <alt_read_query_entry_32bit>:

alt_u8 alt_read_query_entry_32bit( alt_flash_cfi_dev* flash, int address)
{
 1800e20:	defffd04 	addi	sp,sp,-12
 1800e24:	df000215 	stw	fp,8(sp)
 1800e28:	df000204 	addi	fp,sp,8
 1800e2c:	e13ffe15 	stw	r4,-8(fp)
 1800e30:	e17fff15 	stw	r5,-4(fp)
  return (IORD_32DIRECT((alt_u8*)flash->dev.base_addr, address*4) & 0xff);
 1800e34:	e0bffe17 	ldw	r2,-8(fp)
 1800e38:	10800a17 	ldw	r2,40(r2)
 1800e3c:	1007883a 	mov	r3,r2
 1800e40:	e0bfff17 	ldw	r2,-4(fp)
 1800e44:	1085883a 	add	r2,r2,r2
 1800e48:	1085883a 	add	r2,r2,r2
 1800e4c:	1885883a 	add	r2,r3,r2
 1800e50:	10800037 	ldwio	r2,0(r2)
 1800e54:	10803fcc 	andi	r2,r2,255
}
 1800e58:	e037883a 	mov	sp,fp
 1800e5c:	df000017 	ldw	fp,0(sp)
 1800e60:	dec00104 	addi	sp,sp,4
 1800e64:	f800283a 	ret

01800e68 <alt_write_flash_command_8bit_device_8bit_mode>:

/*
 * Write an 8 bit command to a flash
 */
void alt_write_flash_command_8bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
 1800e68:	defffc04 	addi	sp,sp,-16
 1800e6c:	df000315 	stw	fp,12(sp)
 1800e70:	df000304 	addi	fp,sp,12
 1800e74:	e13ffd15 	stw	r4,-12(fp)
 1800e78:	e17ffe15 	stw	r5,-8(fp)
 1800e7c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset, value);
 1800e80:	e0fffd17 	ldw	r3,-12(fp)
 1800e84:	e0bffe17 	ldw	r2,-8(fp)
 1800e88:	1885883a 	add	r2,r3,r2
 1800e8c:	e0ffff03 	ldbu	r3,-4(fp)
 1800e90:	10c00025 	stbio	r3,0(r2)
  return;
}
 1800e94:	e037883a 	mov	sp,fp
 1800e98:	df000017 	ldw	fp,0(sp)
 1800e9c:	dec00104 	addi	sp,sp,4
 1800ea0:	f800283a 	ret

01800ea4 <alt_write_flash_command_16bit_device_8bit_mode>:

void alt_write_flash_command_16bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
 1800ea4:	defffc04 	addi	sp,sp,-16
 1800ea8:	df000315 	stw	fp,12(sp)
 1800eac:	df000304 	addi	fp,sp,12
 1800eb0:	e13ffd15 	stw	r4,-12(fp)
 1800eb4:	e17ffe15 	stw	r5,-8(fp)
 1800eb8:	e1bfff05 	stb	r6,-4(fp)
  if (offset % 2)
 1800ebc:	e0bffe17 	ldw	r2,-8(fp)
 1800ec0:	1080004c 	andi	r2,r2,1
 1800ec4:	10803fcc 	andi	r2,r2,255
 1800ec8:	1005003a 	cmpeq	r2,r2,zero
 1800ecc:	1000081e 	bne	r2,zero,1800ef0 <alt_write_flash_command_16bit_device_8bit_mode+0x4c>
  {
    IOWR_8DIRECT(base_addr, offset*2, value);
 1800ed0:	e0bffe17 	ldw	r2,-8(fp)
 1800ed4:	1085883a 	add	r2,r2,r2
 1800ed8:	1007883a 	mov	r3,r2
 1800edc:	e0bffd17 	ldw	r2,-12(fp)
 1800ee0:	1885883a 	add	r2,r3,r2
 1800ee4:	e0ffff03 	ldbu	r3,-4(fp)
 1800ee8:	10c00025 	stbio	r3,0(r2)
 1800eec:	00000806 	br	1800f10 <alt_write_flash_command_16bit_device_8bit_mode+0x6c>
  }
  else
  {
    IOWR_8DIRECT(base_addr, (offset*2)+1, value);
 1800ef0:	e0bffe17 	ldw	r2,-8(fp)
 1800ef4:	1085883a 	add	r2,r2,r2
 1800ef8:	1007883a 	mov	r3,r2
 1800efc:	e0bffd17 	ldw	r2,-12(fp)
 1800f00:	1885883a 	add	r2,r3,r2
 1800f04:	10800044 	addi	r2,r2,1
 1800f08:	e0ffff03 	ldbu	r3,-4(fp)
 1800f0c:	10c00025 	stbio	r3,0(r2)
  }
  return;
}
 1800f10:	e037883a 	mov	sp,fp
 1800f14:	df000017 	ldw	fp,0(sp)
 1800f18:	dec00104 	addi	sp,sp,4
 1800f1c:	f800283a 	ret

01800f20 <alt_write_flash_command_32bit_device_8bit_mode>:

void alt_write_flash_command_32bit_device_8bit_mode( void* base_addr, int offset, alt_u8 value)
{
 1800f20:	defffc04 	addi	sp,sp,-16
 1800f24:	df000315 	stw	fp,12(sp)
 1800f28:	df000304 	addi	fp,sp,12
 1800f2c:	e13ffd15 	stw	r4,-12(fp)
 1800f30:	e17ffe15 	stw	r5,-8(fp)
 1800f34:	e1bfff05 	stb	r6,-4(fp)
  IOWR_8DIRECT(base_addr, offset*4, value);
 1800f38:	e0bffe17 	ldw	r2,-8(fp)
 1800f3c:	1085883a 	add	r2,r2,r2
 1800f40:	1085883a 	add	r2,r2,r2
 1800f44:	1007883a 	mov	r3,r2
 1800f48:	e0bffd17 	ldw	r2,-12(fp)
 1800f4c:	1885883a 	add	r2,r3,r2
 1800f50:	e0ffff03 	ldbu	r3,-4(fp)
 1800f54:	10c00025 	stbio	r3,0(r2)
  return;
}
 1800f58:	e037883a 	mov	sp,fp
 1800f5c:	df000017 	ldw	fp,0(sp)
 1800f60:	dec00104 	addi	sp,sp,4
 1800f64:	f800283a 	ret

01800f68 <alt_write_flash_command_16bit_device_16bit_mode>:

void alt_write_flash_command_16bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
 1800f68:	defffc04 	addi	sp,sp,-16
 1800f6c:	df000315 	stw	fp,12(sp)
 1800f70:	df000304 	addi	fp,sp,12
 1800f74:	e13ffd15 	stw	r4,-12(fp)
 1800f78:	e17ffe15 	stw	r5,-8(fp)
 1800f7c:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*2, ((alt_u16)value)& 0x00ff);
 1800f80:	e0bffe17 	ldw	r2,-8(fp)
 1800f84:	1085883a 	add	r2,r2,r2
 1800f88:	1007883a 	mov	r3,r2
 1800f8c:	e0bffd17 	ldw	r2,-12(fp)
 1800f90:	1885883a 	add	r2,r3,r2
 1800f94:	e0ffff03 	ldbu	r3,-4(fp)
 1800f98:	10c0002d 	sthio	r3,0(r2)
  return;
}
 1800f9c:	e037883a 	mov	sp,fp
 1800fa0:	df000017 	ldw	fp,0(sp)
 1800fa4:	dec00104 	addi	sp,sp,4
 1800fa8:	f800283a 	ret

01800fac <alt_write_flash_command_32bit_device_16bit_mode>:

void alt_write_flash_command_32bit_device_16bit_mode( void* base_addr, int offset, alt_u8 value)
{
 1800fac:	defffc04 	addi	sp,sp,-16
 1800fb0:	df000315 	stw	fp,12(sp)
 1800fb4:	df000304 	addi	fp,sp,12
 1800fb8:	e13ffd15 	stw	r4,-12(fp)
 1800fbc:	e17ffe15 	stw	r5,-8(fp)
 1800fc0:	e1bfff05 	stb	r6,-4(fp)
  IOWR_16DIRECT(base_addr, offset*4, ((alt_u16)value)& 0x00ff);
 1800fc4:	e0bffe17 	ldw	r2,-8(fp)
 1800fc8:	1085883a 	add	r2,r2,r2
 1800fcc:	1085883a 	add	r2,r2,r2
 1800fd0:	1007883a 	mov	r3,r2
 1800fd4:	e0bffd17 	ldw	r2,-12(fp)
 1800fd8:	1885883a 	add	r2,r3,r2
 1800fdc:	e0ffff03 	ldbu	r3,-4(fp)
 1800fe0:	10c0002d 	sthio	r3,0(r2)
  return;
}
 1800fe4:	e037883a 	mov	sp,fp
 1800fe8:	df000017 	ldw	fp,0(sp)
 1800fec:	dec00104 	addi	sp,sp,4
 1800ff0:	f800283a 	ret

01800ff4 <alt_write_flash_command_32bit_device_32bit_mode>:

void alt_write_flash_command_32bit_device_32bit_mode( void* base_addr, int offset, alt_u8 value)
{
 1800ff4:	defffc04 	addi	sp,sp,-16
 1800ff8:	df000315 	stw	fp,12(sp)
 1800ffc:	df000304 	addi	fp,sp,12
 1801000:	e13ffd15 	stw	r4,-12(fp)
 1801004:	e17ffe15 	stw	r5,-8(fp)
 1801008:	e1bfff05 	stb	r6,-4(fp)
  IOWR_32DIRECT(base_addr, offset*4, ((alt_u32)value)& 0x000000ff);
 180100c:	e0bffe17 	ldw	r2,-8(fp)
 1801010:	1085883a 	add	r2,r2,r2
 1801014:	1085883a 	add	r2,r2,r2
 1801018:	1007883a 	mov	r3,r2
 180101c:	e0bffd17 	ldw	r2,-12(fp)
 1801020:	1885883a 	add	r2,r3,r2
 1801024:	e0ffff03 	ldbu	r3,-4(fp)
 1801028:	10c00035 	stwio	r3,0(r2)
  return;
}
 180102c:	e037883a 	mov	sp,fp
 1801030:	df000017 	ldw	fp,0(sp)
 1801034:	dec00104 	addi	sp,sp,4
 1801038:	f800283a 	ret

0180103c <alt_write_native_8bit>:

/*
 * Write the value passed to the flash
 */
void alt_write_native_8bit( void* address, alt_u32 value)
{
 180103c:	defffd04 	addi	sp,sp,-12
 1801040:	df000215 	stw	fp,8(sp)
 1801044:	df000204 	addi	fp,sp,8
 1801048:	e13ffe15 	stw	r4,-8(fp)
 180104c:	e17fff15 	stw	r5,-4(fp)
  IOWR_8DIRECT(address, 0, (alt_u8)(value&0xff));
 1801050:	e0bfff17 	ldw	r2,-4(fp)
 1801054:	10c03fcc 	andi	r3,r2,255
 1801058:	e0bffe17 	ldw	r2,-8(fp)
 180105c:	10c00025 	stbio	r3,0(r2)
  return;
}
 1801060:	e037883a 	mov	sp,fp
 1801064:	df000017 	ldw	fp,0(sp)
 1801068:	dec00104 	addi	sp,sp,4
 180106c:	f800283a 	ret

01801070 <alt_write_native_16bit>:

void alt_write_native_16bit( void* address, alt_u32 value)
{
 1801070:	defffd04 	addi	sp,sp,-12
 1801074:	df000215 	stw	fp,8(sp)
 1801078:	df000204 	addi	fp,sp,8
 180107c:	e13ffe15 	stw	r4,-8(fp)
 1801080:	e17fff15 	stw	r5,-4(fp)
  IOWR_16DIRECT(address, 0, ((alt_u16)value)& 0xffff);
 1801084:	e0bfff17 	ldw	r2,-4(fp)
 1801088:	10ffffcc 	andi	r3,r2,65535
 180108c:	e0bffe17 	ldw	r2,-8(fp)
 1801090:	10c0002d 	sthio	r3,0(r2)
  return;
}
 1801094:	e037883a 	mov	sp,fp
 1801098:	df000017 	ldw	fp,0(sp)
 180109c:	dec00104 	addi	sp,sp,4
 18010a0:	f800283a 	ret

018010a4 <alt_write_native_32bit>:

void alt_write_native_32bit( void* address, alt_u32 value)
{
 18010a4:	defffd04 	addi	sp,sp,-12
 18010a8:	df000215 	stw	fp,8(sp)
 18010ac:	df000204 	addi	fp,sp,8
 18010b0:	e13ffe15 	stw	r4,-8(fp)
 18010b4:	e17fff15 	stw	r5,-4(fp)
  IOWR_32DIRECT(address, 0, value);
 18010b8:	e0ffff17 	ldw	r3,-4(fp)
 18010bc:	e0bffe17 	ldw	r2,-8(fp)
 18010c0:	10c00035 	stwio	r3,0(r2)
  return;
}
 18010c4:	e037883a 	mov	sp,fp
 18010c8:	df000017 	ldw	fp,0(sp)
 18010cc:	dec00104 	addi	sp,sp,4
 18010d0:	f800283a 	ret

018010d4 <alt_set_flash_width_func>:
 * 
 * Setup the function pointers for writing a byte to the flash for the width
 * of the device
 */
int alt_set_flash_width_func( alt_flash_cfi_dev* flash)
{ 
 18010d4:	defffb04 	addi	sp,sp,-20
 18010d8:	df000415 	stw	fp,16(sp)
 18010dc:	df000404 	addi	fp,sp,16
 18010e0:	e13ffd15 	stw	r4,-12(fp)
  int ret_code = 0;
 18010e4:	e03ffc15 	stw	zero,-16(fp)
  
  switch(flash->mode_width)
 18010e8:	e0bffd17 	ldw	r2,-12(fp)
 18010ec:	10802e17 	ldw	r2,184(r2)
 18010f0:	e0bfff15 	stw	r2,-4(fp)
 18010f4:	e0ffff17 	ldw	r3,-4(fp)
 18010f8:	188000a0 	cmpeqi	r2,r3,2
 18010fc:	1000261e 	bne	r2,zero,1801198 <alt_set_flash_width_func+0xc4>
 1801100:	e0ffff17 	ldw	r3,-4(fp)
 1801104:	18800120 	cmpeqi	r2,r3,4
 1801108:	1000391e 	bne	r2,zero,18011f0 <alt_set_flash_width_func+0x11c>
 180110c:	e0ffff17 	ldw	r3,-4(fp)
 1801110:	18800060 	cmpeqi	r2,r3,1
 1801114:	1000011e 	bne	r2,zero,180111c <alt_set_flash_width_func+0x48>
 1801118:	00003e06 	br	1801214 <alt_set_flash_width_func+0x140>
  {
    case 1:
    {
      flash->write_native = alt_write_native_8bit;
 180111c:	e0fffd17 	ldw	r3,-12(fp)
 1801120:	00806034 	movhi	r2,384
 1801124:	10840f04 	addi	r2,r2,4156
 1801128:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 1)
 180112c:	e0bffd17 	ldw	r2,-12(fp)
 1801130:	10802f17 	ldw	r2,188(r2)
 1801134:	10800058 	cmpnei	r2,r2,1
 1801138:	1000051e 	bne	r2,zero,1801150 <alt_set_flash_width_func+0x7c>
      {
        flash->write_command = alt_write_flash_command_8bit_device_8bit_mode;
 180113c:	e0fffd17 	ldw	r3,-12(fp)
 1801140:	00806034 	movhi	r2,384
 1801144:	10839a04 	addi	r2,r2,3688
 1801148:	18803315 	stw	r2,204(r3)
 180114c:	00003306 	br	180121c <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 2)
 1801150:	e0bffd17 	ldw	r2,-12(fp)
 1801154:	10802f17 	ldw	r2,188(r2)
 1801158:	10800098 	cmpnei	r2,r2,2
 180115c:	1000051e 	bne	r2,zero,1801174 <alt_set_flash_width_func+0xa0>
      {
        flash->write_command = alt_write_flash_command_16bit_device_8bit_mode;
 1801160:	e0fffd17 	ldw	r3,-12(fp)
 1801164:	00806034 	movhi	r2,384
 1801168:	1083a904 	addi	r2,r2,3748
 180116c:	18803315 	stw	r2,204(r3)
 1801170:	00002a06 	br	180121c <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
 1801174:	e0bffd17 	ldw	r2,-12(fp)
 1801178:	10802f17 	ldw	r2,188(r2)
 180117c:	10800118 	cmpnei	r2,r2,4
 1801180:	1000261e 	bne	r2,zero,180121c <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_8bit_mode;
 1801184:	e0fffd17 	ldw	r3,-12(fp)
 1801188:	00806034 	movhi	r2,384
 180118c:	1083c804 	addi	r2,r2,3872
 1801190:	18803315 	stw	r2,204(r3)
      }
      break;
 1801194:	00002106 	br	180121c <alt_set_flash_width_func+0x148>
    }
    case 2:
    {
      flash->write_native = alt_write_native_16bit;
 1801198:	e0fffd17 	ldw	r3,-12(fp)
 180119c:	00806034 	movhi	r2,384
 18011a0:	10841c04 	addi	r2,r2,4208
 18011a4:	18803515 	stw	r2,212(r3)

      if (flash->device_width == 2)
 18011a8:	e0bffd17 	ldw	r2,-12(fp)
 18011ac:	10802f17 	ldw	r2,188(r2)
 18011b0:	10800098 	cmpnei	r2,r2,2
 18011b4:	1000051e 	bne	r2,zero,18011cc <alt_set_flash_width_func+0xf8>
      {
        flash->write_command = alt_write_flash_command_16bit_device_16bit_mode;
 18011b8:	e0fffd17 	ldw	r3,-12(fp)
 18011bc:	00806034 	movhi	r2,384
 18011c0:	1083da04 	addi	r2,r2,3944
 18011c4:	18803315 	stw	r2,204(r3)
 18011c8:	00001406 	br	180121c <alt_set_flash_width_func+0x148>
      }
      else if (flash->device_width == 4)
 18011cc:	e0bffd17 	ldw	r2,-12(fp)
 18011d0:	10802f17 	ldw	r2,188(r2)
 18011d4:	10800118 	cmpnei	r2,r2,4
 18011d8:	1000101e 	bne	r2,zero,180121c <alt_set_flash_width_func+0x148>
      {
        flash->write_command = alt_write_flash_command_32bit_device_16bit_mode;
 18011dc:	e0fffd17 	ldw	r3,-12(fp)
 18011e0:	00806034 	movhi	r2,384
 18011e4:	1083eb04 	addi	r2,r2,4012
 18011e8:	18803315 	stw	r2,204(r3)
      }

      break;
 18011ec:	00000b06 	br	180121c <alt_set_flash_width_func+0x148>
    }
    case 4:
    {
      flash->write_native = alt_write_native_32bit;
 18011f0:	e0fffd17 	ldw	r3,-12(fp)
 18011f4:	00806034 	movhi	r2,384
 18011f8:	10842904 	addi	r2,r2,4260
 18011fc:	18803515 	stw	r2,212(r3)
      flash->write_command = alt_write_flash_command_32bit_device_32bit_mode;
 1801200:	e0fffd17 	ldw	r3,-12(fp)
 1801204:	00806034 	movhi	r2,384
 1801208:	1083fd04 	addi	r2,r2,4084
 180120c:	18803315 	stw	r2,204(r3)
      break;
 1801210:	00000206 	br	180121c <alt_set_flash_width_func+0x148>
    }
    default:
    {
      ret_code = -EACCES;
 1801214:	00bffcc4 	movi	r2,-13
 1801218:	e0bffc15 	stw	r2,-16(fp)
    }
  }

  if (!ret_code)
 180121c:	e0bffc17 	ldw	r2,-16(fp)
 1801220:	1004c03a 	cmpne	r2,r2,zero
 1801224:	10001e1e 	bne	r2,zero,18012a0 <alt_set_flash_width_func+0x1cc>
  {
    switch(flash->device_width)
 1801228:	e0bffd17 	ldw	r2,-12(fp)
 180122c:	10802f17 	ldw	r2,188(r2)
 1801230:	e0bffe15 	stw	r2,-8(fp)
 1801234:	e0fffe17 	ldw	r3,-8(fp)
 1801238:	188000a0 	cmpeqi	r2,r3,2
 180123c:	10000c1e 	bne	r2,zero,1801270 <alt_set_flash_width_func+0x19c>
 1801240:	e0fffe17 	ldw	r3,-8(fp)
 1801244:	18800120 	cmpeqi	r2,r3,4
 1801248:	10000e1e 	bne	r2,zero,1801284 <alt_set_flash_width_func+0x1b0>
 180124c:	e0fffe17 	ldw	r3,-8(fp)
 1801250:	18800060 	cmpeqi	r2,r3,1
 1801254:	1000011e 	bne	r2,zero,180125c <alt_set_flash_width_func+0x188>
 1801258:	00000f06 	br	1801298 <alt_set_flash_width_func+0x1c4>
    {
      case 1:
      {
        flash->read_query = alt_read_query_entry_8bit;
 180125c:	e0fffd17 	ldw	r3,-12(fp)
 1801260:	00806034 	movhi	r2,384
 1801264:	10836704 	addi	r2,r2,3484
 1801268:	18803415 	stw	r2,208(r3)
        break;
 180126c:	00000c06 	br	18012a0 <alt_set_flash_width_func+0x1cc>
      }
      case 2:
      {
        flash->read_query = alt_read_query_entry_16bit;
 1801270:	e0fffd17 	ldw	r3,-12(fp)
 1801274:	00806034 	movhi	r2,384
 1801278:	10837704 	addi	r2,r2,3548
 180127c:	18803415 	stw	r2,208(r3)
        break;
 1801280:	00000706 	br	18012a0 <alt_set_flash_width_func+0x1cc>
      }
      case 4:
      {
        flash->read_query = alt_read_query_entry_32bit;
 1801284:	e0fffd17 	ldw	r3,-12(fp)
 1801288:	00806034 	movhi	r2,384
 180128c:	10838804 	addi	r2,r2,3616
 1801290:	18803415 	stw	r2,208(r3)
        break;
 1801294:	00000206 	br	18012a0 <alt_set_flash_width_func+0x1cc>
      }
      default:
      {
        ret_code = -EACCES;
 1801298:	00bffcc4 	movi	r2,-13
 180129c:	e0bffc15 	stw	r2,-16(fp)
      }
    }
  }

  return ret_code;
 18012a0:	e0bffc17 	ldw	r2,-16(fp)
}
 18012a4:	e037883a 	mov	sp,fp
 18012a8:	df000017 	ldw	fp,0(sp)
 18012ac:	dec00104 	addi	sp,sp,4
 18012b0:	f800283a 	ret

018012b4 <alt_set_flash_algorithm_func>:
 * 
 * Setup the function pointers to the functions for this algorithm
 * 
 */
int alt_set_flash_algorithm_func( alt_flash_cfi_dev* flash)
{
 18012b4:	defffc04 	addi	sp,sp,-16
 18012b8:	df000315 	stw	fp,12(sp)
 18012bc:	df000304 	addi	fp,sp,12
 18012c0:	e13ffe15 	stw	r4,-8(fp)
  int ret_code = 0;
 18012c4:	e03ffd15 	stw	zero,-12(fp)
 
  switch(flash->algorithm)
 18012c8:	e0bffe17 	ldw	r2,-8(fp)
 18012cc:	10802d17 	ldw	r2,180(r2)
 18012d0:	e0bfff15 	stw	r2,-4(fp)
 18012d4:	e0ffff17 	ldw	r3,-4(fp)
 18012d8:	188000a0 	cmpeqi	r2,r3,2
 18012dc:	1000071e 	bne	r2,zero,18012fc <alt_set_flash_algorithm_func+0x48>
 18012e0:	e0ffff17 	ldw	r3,-4(fp)
 18012e4:	188000e0 	cmpeqi	r2,r3,3
 18012e8:	10000d1e 	bne	r2,zero,1801320 <alt_set_flash_algorithm_func+0x6c>
 18012ec:	e0ffff17 	ldw	r3,-4(fp)
 18012f0:	18800060 	cmpeqi	r2,r3,1
 18012f4:	10000a1e 	bne	r2,zero,1801320 <alt_set_flash_algorithm_func+0x6c>
 18012f8:	00001206 	br	1801344 <alt_set_flash_algorithm_func+0x90>
  {
    case CFI_ALG_AMD:
    {
      flash->dev.erase_block = alt_erase_block_amd;
 18012fc:	e0fffe17 	ldw	r3,-8(fp)
 1801300:	00806034 	movhi	r2,384
 1801304:	10958004 	addi	r2,r2,22016
 1801308:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_amd;
 180130c:	e0fffe17 	ldw	r3,-8(fp)
 1801310:	00806034 	movhi	r2,384
 1801314:	10956604 	addi	r2,r2,21912
 1801318:	18800915 	stw	r2,36(r3)
      break;
 180131c:	00000b06 	br	180134c <alt_set_flash_algorithm_func+0x98>
    }
    case CFI_ALG_INTEL:
    case CFI_ALG_INTEL_STRATA:
    {
      flash->dev.erase_block = alt_erase_block_intel;
 1801320:	e0fffe17 	ldw	r3,-8(fp)
 1801324:	00806034 	movhi	r2,384
 1801328:	10969f04 	addi	r2,r2,23164
 180132c:	18800815 	stw	r2,32(r3)
      flash->dev.write_block = alt_program_intel;
 1801330:	e0fffe17 	ldw	r3,-8(fp)
 1801334:	00806034 	movhi	r2,384
 1801338:	10967e04 	addi	r2,r2,23032
 180133c:	18800915 	stw	r2,36(r3)
      break;
 1801340:	00000206 	br	180134c <alt_set_flash_algorithm_func+0x98>
    }
    default:
    {
      ret_code = -EIO;
 1801344:	00bffec4 	movi	r2,-5
 1801348:	e0bffd15 	stw	r2,-12(fp)
    }
  } 
  return ret_code;  
 180134c:	e0bffd17 	ldw	r2,-12(fp)
}
 1801350:	e037883a 	mov	sp,fp
 1801354:	df000017 	ldw	fp,0(sp)
 1801358:	dec00104 	addi	sp,sp,4
 180135c:	f800283a 	ret

01801360 <alt_read_16bit_query_entry>:
 * read_16bit_query_entry
 * 
 * Read a 16 bit entry from the CFI Query table
 */
static alt_u16 alt_read_16bit_query_entry(alt_flash_cfi_dev* flash, int address)
{
 1801360:	defffb04 	addi	sp,sp,-20
 1801364:	dfc00415 	stw	ra,16(sp)
 1801368:	df000315 	stw	fp,12(sp)
 180136c:	df000304 	addi	fp,sp,12
 1801370:	e13ffe15 	stw	r4,-8(fp)
 1801374:	e17fff15 	stw	r5,-4(fp)
  alt_u16 ret_code;

  ret_code = (*flash->read_query)( flash, address);
 1801378:	e0bffe17 	ldw	r2,-8(fp)
 180137c:	10803417 	ldw	r2,208(r2)
 1801380:	e13ffe17 	ldw	r4,-8(fp)
 1801384:	e17fff17 	ldw	r5,-4(fp)
 1801388:	103ee83a 	callr	r2
 180138c:	10803fcc 	andi	r2,r2,255
 1801390:	e0bffd0d 	sth	r2,-12(fp)
  ret_code |= (((int)(*flash->read_query)(flash, address+1)) << 8);                   
 1801394:	e0bffe17 	ldw	r2,-8(fp)
 1801398:	10c03417 	ldw	r3,208(r2)
 180139c:	e0bfff17 	ldw	r2,-4(fp)
 18013a0:	11400044 	addi	r5,r2,1
 18013a4:	e13ffe17 	ldw	r4,-8(fp)
 18013a8:	183ee83a 	callr	r3
 18013ac:	10803fcc 	andi	r2,r2,255
 18013b0:	1004923a 	slli	r2,r2,8
 18013b4:	1007883a 	mov	r3,r2
 18013b8:	e0bffd0b 	ldhu	r2,-12(fp)
 18013bc:	1884b03a 	or	r2,r3,r2
 18013c0:	e0bffd0d 	sth	r2,-12(fp)

  return ret_code;
 18013c4:	e0bffd0b 	ldhu	r2,-12(fp)
}
 18013c8:	e037883a 	mov	sp,fp
 18013cc:	dfc00117 	ldw	ra,4(sp)
 18013d0:	df000017 	ldw	fp,0(sp)
 18013d4:	dec00204 	addi	sp,sp,8
 18013d8:	f800283a 	ret

018013dc <alt_read_cfi_table>:
 * read_cfi_table
 * 
 * Read the CFI Table
 */
int alt_read_cfi_table(alt_flash_cfi_dev* flash)
{
 18013dc:	defff204 	addi	sp,sp,-56
 18013e0:	dfc00d15 	stw	ra,52(sp)
 18013e4:	df000c15 	stw	fp,48(sp)
 18013e8:	dc000b15 	stw	r16,44(sp)
 18013ec:	df000b04 	addi	fp,sp,44
 18013f0:	e13fff15 	stw	r4,-4(fp)
  int   i,j;
  int   device_size;
  int   ret_code = 0;
 18013f4:	e03ffb15 	stw	zero,-20(fp)
  int   size = 0;
 18013f8:	e03ffa15 	stw	zero,-24(fp)
  int   swap;
  int   typical_timeout;
  int   max_timeout;
  int   offset = 0;
 18013fc:	e03ff615 	stw	zero,-40(fp)
   
  /*
  * Check that the Primary Vendor Specific table
  * starts with the letters PRI                                                         
  */
  ret_code = alt_check_primary_table(flash);
 1801400:	e13fff17 	ldw	r4,-4(fp)
 1801404:	18021080 	call	1802108 <alt_check_primary_table>
 1801408:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
 180140c:	e0bffb17 	ldw	r2,-20(fp)
 1801410:	1004c03a 	cmpne	r2,r2,zero
 1801414:	10014a1e 	bne	r2,zero,1801940 <alt_read_cfi_table+0x564>
  {
    flash->algorithm = (*flash->read_query)(flash, 0x13);
 1801418:	e0bfff17 	ldw	r2,-4(fp)
 180141c:	10803417 	ldw	r2,208(r2)
 1801420:	e13fff17 	ldw	r4,-4(fp)
 1801424:	014004c4 	movi	r5,19
 1801428:	103ee83a 	callr	r2
 180142c:	10c03fcc 	andi	r3,r2,255
 1801430:	e0bfff17 	ldw	r2,-4(fp)
 1801434:	10c02d15 	stw	r3,180(r2)
  
    /* 
     * Let's read the write timeout values from the flash 
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
 1801438:	e0bfff17 	ldw	r2,-4(fp)
 180143c:	10803417 	ldw	r2,208(r2)
 1801440:	e13fff17 	ldw	r4,-4(fp)
 1801444:	014007c4 	movi	r5,31
 1801448:	103ee83a 	callr	r2
 180144c:	10803fcc 	andi	r2,r2,255
 1801450:	e0bff815 	stw	r2,-32(fp)
    max_timeout = (*flash->read_query)( flash, 0x23);
 1801454:	e0bfff17 	ldw	r2,-4(fp)
 1801458:	10803417 	ldw	r2,208(r2)
 180145c:	e13fff17 	ldw	r4,-4(fp)
 1801460:	014008c4 	movi	r5,35
 1801464:	103ee83a 	callr	r2
 1801468:	10803fcc 	andi	r2,r2,255
 180146c:	e0bff715 	stw	r2,-36(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
 1801470:	e0bff817 	ldw	r2,-32(fp)
 1801474:	1005003a 	cmpeq	r2,r2,zero
 1801478:	1000031e 	bne	r2,zero,1801488 <alt_read_cfi_table+0xac>
 180147c:	e0bff717 	ldw	r2,-36(fp)
 1801480:	1004c03a 	cmpne	r2,r2,zero
 1801484:	1000041e 	bne	r2,zero,1801498 <alt_read_cfi_table+0xbc>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
 1801488:	e0ffff17 	ldw	r3,-4(fp)
 180148c:	0080fa04 	movi	r2,1000
 1801490:	18803015 	stw	r2,192(r3)
     * 
     */
    typical_timeout = (*flash->read_query)( flash, 0x1f);
    max_timeout = (*flash->read_query)( flash, 0x23);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
 1801494:	00000706 	br	18014b4 <alt_read_cfi_table+0xd8>
    {
      flash->write_timeout = 1000; /* 1ms should be more than enough */
    }
    else
    {
      flash->write_timeout = (1 << typical_timeout) * (1 << max_timeout);
 1801498:	00c00044 	movi	r3,1
 180149c:	e0bff817 	ldw	r2,-32(fp)
 18014a0:	1886983a 	sll	r3,r3,r2
 18014a4:	e0bff717 	ldw	r2,-36(fp)
 18014a8:	1886983a 	sll	r3,r3,r2
 18014ac:	e0bfff17 	ldw	r2,-4(fp)
 18014b0:	10c03015 	stw	r3,192(r2)
    }
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
 18014b4:	e0bfff17 	ldw	r2,-4(fp)
 18014b8:	10803417 	ldw	r2,208(r2)
 18014bc:	e13fff17 	ldw	r4,-4(fp)
 18014c0:	01400844 	movi	r5,33
 18014c4:	103ee83a 	callr	r2
 18014c8:	10803fcc 	andi	r2,r2,255
 18014cc:	e0bff815 	stw	r2,-32(fp)
    max_timeout = (*flash->read_query)( flash, 0x25);
 18014d0:	e0bfff17 	ldw	r2,-4(fp)
 18014d4:	10803417 	ldw	r2,208(r2)
 18014d8:	e13fff17 	ldw	r4,-4(fp)
 18014dc:	01400944 	movi	r5,37
 18014e0:	103ee83a 	callr	r2
 18014e4:	10803fcc 	andi	r2,r2,255
 18014e8:	e0bff715 	stw	r2,-36(fp)
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
 18014ec:	e0bff817 	ldw	r2,-32(fp)
 18014f0:	1005003a 	cmpeq	r2,r2,zero
 18014f4:	1000031e 	bne	r2,zero,1801504 <alt_read_cfi_table+0x128>
 18014f8:	e0bff717 	ldw	r2,-36(fp)
 18014fc:	1004c03a 	cmpne	r2,r2,zero
 1801500:	1000051e 	bne	r2,zero,1801518 <alt_read_cfi_table+0x13c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
 1801504:	e0ffff17 	ldw	r3,-4(fp)
 1801508:	00804c74 	movhi	r2,305
 180150c:	108b4004 	addi	r2,r2,11520
 1801510:	18803115 	stw	r2,196(r3)
   
    /* Let's read the block erase timeout values from the flash */
    typical_timeout = (*flash->read_query)( flash, 0x21);
    max_timeout = (*flash->read_query)( flash, 0x25);
    
    if ((typical_timeout == 0 ) || (max_timeout == 0))
 1801514:	00000806 	br	1801538 <alt_read_cfi_table+0x15c>
    {
      flash->erase_timeout = 20000000; /* 20s should be more than enough */
    }
    else
    {
      flash->erase_timeout = (1 << typical_timeout) * (1 << max_timeout) * 1000;
 1801518:	00c00044 	movi	r3,1
 180151c:	e0bff817 	ldw	r2,-32(fp)
 1801520:	1886983a 	sll	r3,r3,r2
 1801524:	e0bff717 	ldw	r2,-36(fp)
 1801528:	1884983a 	sll	r2,r3,r2
 180152c:	10c0fa24 	muli	r3,r2,1000
 1801530:	e0bfff17 	ldw	r2,-4(fp)
 1801534:	10c03115 	stw	r3,196(r2)
    }
   
    device_size = 0x1 << (*flash->read_query)( flash, 0x27);
 1801538:	e0bfff17 	ldw	r2,-4(fp)
 180153c:	10803417 	ldw	r2,208(r2)
 1801540:	e13fff17 	ldw	r4,-4(fp)
 1801544:	014009c4 	movi	r5,39
 1801548:	103ee83a 	callr	r2
 180154c:	10c03fcc 	andi	r3,r2,255
 1801550:	00800044 	movi	r2,1
 1801554:	10c4983a 	sll	r2,r2,r3
 1801558:	e0bffc15 	stw	r2,-16(fp)
  
    flash->dev.number_of_regions = (*flash->read_query)(flash, 0x2c);
 180155c:	e0bfff17 	ldw	r2,-4(fp)
 1801560:	10803417 	ldw	r2,208(r2)
 1801564:	e13fff17 	ldw	r4,-4(fp)
 1801568:	01400b04 	movi	r5,44
 180156c:	103ee83a 	callr	r2
 1801570:	10c03fcc 	andi	r3,r2,255
 1801574:	e0bfff17 	ldw	r2,-4(fp)
 1801578:	10c00c15 	stw	r3,48(r2)
    
    if (flash->dev.number_of_regions > ALT_MAX_NUMBER_OF_FLASH_REGIONS)
 180157c:	e0bfff17 	ldw	r2,-4(fp)
 1801580:	10800c17 	ldw	r2,48(r2)
 1801584:	10800250 	cmplti	r2,r2,9
 1801588:	1000031e 	bne	r2,zero,1801598 <alt_read_cfi_table+0x1bc>
    {
      ret_code = -ENOMEM;
 180158c:	00bffd04 	movi	r2,-12
 1801590:	e0bffb15 	stw	r2,-20(fp)
 1801594:	00005e06 	br	1801710 <alt_read_cfi_table+0x334>
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
 1801598:	e03ffe15 	stw	zero,-8(fp)
 180159c:	00005306 	br	18016ec <alt_read_cfi_table+0x310>
      {
        flash->dev.region_info[i].number_of_blocks =  alt_read_16bit_query_entry( 
 18015a0:	e43ffe17 	ldw	r16,-8(fp)
 18015a4:	e0bffe17 	ldw	r2,-8(fp)
 18015a8:	1085883a 	add	r2,r2,r2
 18015ac:	1085883a 	add	r2,r2,r2
 18015b0:	11400b44 	addi	r5,r2,45
 18015b4:	e13fff17 	ldw	r4,-4(fp)
 18015b8:	18013600 	call	1801360 <alt_read_16bit_query_entry>
 18015bc:	113fffcc 	andi	r4,r2,65535
 18015c0:	e0ffff17 	ldw	r3,-4(fp)
 18015c4:	8004913a 	slli	r2,r16,4
 18015c8:	10c5883a 	add	r2,r2,r3
 18015cc:	10800f04 	addi	r2,r2,60
 18015d0:	11000015 	stw	r4,0(r2)
                                                            flash,
                                                            (0x2D+i*4));
        flash->dev.region_info[i].number_of_blocks += 1; 
 18015d4:	e17ffe17 	ldw	r5,-8(fp)
 18015d8:	e0bffe17 	ldw	r2,-8(fp)
 18015dc:	e0ffff17 	ldw	r3,-4(fp)
 18015e0:	1004913a 	slli	r2,r2,4
 18015e4:	10c5883a 	add	r2,r2,r3
 18015e8:	10800f04 	addi	r2,r2,60
 18015ec:	10800017 	ldw	r2,0(r2)
 18015f0:	11000044 	addi	r4,r2,1
 18015f4:	e0ffff17 	ldw	r3,-4(fp)
 18015f8:	2804913a 	slli	r2,r5,4
 18015fc:	10c5883a 	add	r2,r2,r3
 1801600:	10800f04 	addi	r2,r2,60
 1801604:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].block_size =  alt_read_16bit_query_entry( flash, 
 1801608:	e43ffe17 	ldw	r16,-8(fp)
 180160c:	e0bffe17 	ldw	r2,-8(fp)
 1801610:	1085883a 	add	r2,r2,r2
 1801614:	1085883a 	add	r2,r2,r2
 1801618:	11400bc4 	addi	r5,r2,47
 180161c:	e13fff17 	ldw	r4,-4(fp)
 1801620:	18013600 	call	1801360 <alt_read_16bit_query_entry>
 1801624:	113fffcc 	andi	r4,r2,65535
 1801628:	e0ffff17 	ldw	r3,-4(fp)
 180162c:	8004913a 	slli	r2,r16,4
 1801630:	10c5883a 	add	r2,r2,r3
 1801634:	10801004 	addi	r2,r2,64
 1801638:	11000015 	stw	r4,0(r2)
                                                              (0x2F+i*4));
        flash->dev.region_info[i].block_size *= 256;
 180163c:	e17ffe17 	ldw	r5,-8(fp)
 1801640:	e0bffe17 	ldw	r2,-8(fp)
 1801644:	e0ffff17 	ldw	r3,-4(fp)
 1801648:	1004913a 	slli	r2,r2,4
 180164c:	10c5883a 	add	r2,r2,r3
 1801650:	10801004 	addi	r2,r2,64
 1801654:	10800017 	ldw	r2,0(r2)
 1801658:	1008923a 	slli	r4,r2,8
 180165c:	e0ffff17 	ldw	r3,-4(fp)
 1801660:	2804913a 	slli	r2,r5,4
 1801664:	10c5883a 	add	r2,r2,r3
 1801668:	10801004 	addi	r2,r2,64
 180166c:	11000015 	stw	r4,0(r2)
        flash->dev.region_info[i].region_size = 
 1801670:	e17ffe17 	ldw	r5,-8(fp)
 1801674:	e0bffe17 	ldw	r2,-8(fp)
 1801678:	e0ffff17 	ldw	r3,-4(fp)
 180167c:	1004913a 	slli	r2,r2,4
 1801680:	10c5883a 	add	r2,r2,r3
 1801684:	10800f04 	addi	r2,r2,60
 1801688:	11000017 	ldw	r4,0(r2)
 180168c:	e0bffe17 	ldw	r2,-8(fp)
 1801690:	e0ffff17 	ldw	r3,-4(fp)
 1801694:	1004913a 	slli	r2,r2,4
 1801698:	10c5883a 	add	r2,r2,r3
 180169c:	10801004 	addi	r2,r2,64
 18016a0:	10800017 	ldw	r2,0(r2)
 18016a4:	2089383a 	mul	r4,r4,r2
 18016a8:	e0ffff17 	ldw	r3,-4(fp)
 18016ac:	2804913a 	slli	r2,r5,4
 18016b0:	10c5883a 	add	r2,r2,r3
 18016b4:	10800e04 	addi	r2,r2,56
 18016b8:	11000015 	stw	r4,0(r2)
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
 18016bc:	e0bffe17 	ldw	r2,-8(fp)
 18016c0:	e0ffff17 	ldw	r3,-4(fp)
 18016c4:	1004913a 	slli	r2,r2,4
 18016c8:	10c5883a 	add	r2,r2,r3
 18016cc:	10800e04 	addi	r2,r2,56
 18016d0:	10c00017 	ldw	r3,0(r2)
 18016d4:	e0bffa17 	ldw	r2,-24(fp)
 18016d8:	10c5883a 	add	r2,r2,r3
 18016dc:	e0bffa15 	stw	r2,-24(fp)
    {
      ret_code = -ENOMEM;
    }
    else
    {
      for(i=0;i<flash->dev.number_of_regions;i++)
 18016e0:	e0bffe17 	ldw	r2,-8(fp)
 18016e4:	10800044 	addi	r2,r2,1
 18016e8:	e0bffe15 	stw	r2,-8(fp)
 18016ec:	e0bfff17 	ldw	r2,-4(fp)
 18016f0:	10c00c17 	ldw	r3,48(r2)
 18016f4:	e0bffe17 	ldw	r2,-8(fp)
 18016f8:	10ffa916 	blt	r2,r3,18015a0 <alt_read_cfi_table+0x1c4>
                                    flash->dev.region_info[i].number_of_blocks 
                                    * flash->dev.region_info[i].block_size;
        size += flash->dev.region_info[i].region_size;
      }
       
      if (size != device_size)
 18016fc:	e0fffa17 	ldw	r3,-24(fp)
 1801700:	e0bffc17 	ldw	r2,-16(fp)
 1801704:	18800226 	beq	r3,r2,1801710 <alt_read_cfi_table+0x334>
      {
        ret_code = -ENODEV;
 1801708:	00bffb44 	movi	r2,-19
 180170c:	e0bffb15 	stw	r2,-20(fp)
      }
    }
    
    boot_mode = (*flash->read_query)( flash, flash->primary_address + 0xf);
 1801710:	e0bfff17 	ldw	r2,-4(fp)
 1801714:	10c03417 	ldw	r3,208(r2)
 1801718:	e0bfff17 	ldw	r2,-4(fp)
 180171c:	10803217 	ldw	r2,200(r2)
 1801720:	114003c4 	addi	r5,r2,15
 1801724:	e13fff17 	ldw	r4,-4(fp)
 1801728:	183ee83a 	callr	r3
 180172c:	e0bff505 	stb	r2,-44(fp)
     * Intel Flash parts describe the sections in the order they appear
     * for AMD they just put all the small ones first then the bigger ones
     * So if it's a top boot part we have to reverse the order of the sectors
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
 1801730:	e0bfff17 	ldw	r2,-4(fp)
 1801734:	10802d17 	ldw	r2,180(r2)
 1801738:	10800098 	cmpnei	r2,r2,2
 180173c:	1000601e 	bne	r2,zero,18018c0 <alt_read_cfi_table+0x4e4>
 1801740:	e0bff503 	ldbu	r2,-44(fp)
 1801744:	108000d8 	cmpnei	r2,r2,3
 1801748:	10005d1e 	bne	r2,zero,18018c0 <alt_read_cfi_table+0x4e4>
    {
      for(i=flash->dev.number_of_regions-1, j=0;
 180174c:	e0bfff17 	ldw	r2,-4(fp)
 1801750:	10800c17 	ldw	r2,48(r2)
 1801754:	10bfffc4 	addi	r2,r2,-1
 1801758:	e0bffe15 	stw	r2,-8(fp)
 180175c:	e03ffd15 	stw	zero,-12(fp)
          j<=i;i--,j++)
 1801760:	00005406 	br	18018b4 <alt_read_cfi_table+0x4d8>
      {
        swap = flash->dev.region_info[i].region_size;
 1801764:	e0bffe17 	ldw	r2,-8(fp)
 1801768:	e0ffff17 	ldw	r3,-4(fp)
 180176c:	1004913a 	slli	r2,r2,4
 1801770:	10c5883a 	add	r2,r2,r3
 1801774:	10800e04 	addi	r2,r2,56
 1801778:	10800017 	ldw	r2,0(r2)
 180177c:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].region_size =  
 1801780:	e17ffe17 	ldw	r5,-8(fp)
 1801784:	e0bffd17 	ldw	r2,-12(fp)
 1801788:	e0ffff17 	ldw	r3,-4(fp)
 180178c:	1004913a 	slli	r2,r2,4
 1801790:	10c5883a 	add	r2,r2,r3
 1801794:	10800e04 	addi	r2,r2,56
 1801798:	11000017 	ldw	r4,0(r2)
 180179c:	e0ffff17 	ldw	r3,-4(fp)
 18017a0:	2804913a 	slli	r2,r5,4
 18017a4:	10c5883a 	add	r2,r2,r3
 18017a8:	10800e04 	addi	r2,r2,56
 18017ac:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].region_size;
        flash->dev.region_info[j].region_size = swap;
 18017b0:	e0bffd17 	ldw	r2,-12(fp)
 18017b4:	e0ffff17 	ldw	r3,-4(fp)
 18017b8:	1004913a 	slli	r2,r2,4
 18017bc:	10c5883a 	add	r2,r2,r3
 18017c0:	10c00e04 	addi	r3,r2,56
 18017c4:	e0bff917 	ldw	r2,-28(fp)
 18017c8:	18800015 	stw	r2,0(r3)

        swap = flash->dev.region_info[i].block_size;
 18017cc:	e0bffe17 	ldw	r2,-8(fp)
 18017d0:	e0ffff17 	ldw	r3,-4(fp)
 18017d4:	1004913a 	slli	r2,r2,4
 18017d8:	10c5883a 	add	r2,r2,r3
 18017dc:	10801004 	addi	r2,r2,64
 18017e0:	10800017 	ldw	r2,0(r2)
 18017e4:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].block_size =  
 18017e8:	e17ffe17 	ldw	r5,-8(fp)
 18017ec:	e0bffd17 	ldw	r2,-12(fp)
 18017f0:	e0ffff17 	ldw	r3,-4(fp)
 18017f4:	1004913a 	slli	r2,r2,4
 18017f8:	10c5883a 	add	r2,r2,r3
 18017fc:	10801004 	addi	r2,r2,64
 1801800:	11000017 	ldw	r4,0(r2)
 1801804:	e0ffff17 	ldw	r3,-4(fp)
 1801808:	2804913a 	slli	r2,r5,4
 180180c:	10c5883a 	add	r2,r2,r3
 1801810:	10801004 	addi	r2,r2,64
 1801814:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].block_size;
        flash->dev.region_info[j].block_size = swap;
 1801818:	e0bffd17 	ldw	r2,-12(fp)
 180181c:	e0ffff17 	ldw	r3,-4(fp)
 1801820:	1004913a 	slli	r2,r2,4
 1801824:	10c5883a 	add	r2,r2,r3
 1801828:	10c01004 	addi	r3,r2,64
 180182c:	e0bff917 	ldw	r2,-28(fp)
 1801830:	18800015 	stw	r2,0(r3)
 
        swap = flash->dev.region_info[i].number_of_blocks;
 1801834:	e0bffe17 	ldw	r2,-8(fp)
 1801838:	e0ffff17 	ldw	r3,-4(fp)
 180183c:	1004913a 	slli	r2,r2,4
 1801840:	10c5883a 	add	r2,r2,r3
 1801844:	10800f04 	addi	r2,r2,60
 1801848:	10800017 	ldw	r2,0(r2)
 180184c:	e0bff915 	stw	r2,-28(fp)
        flash->dev.region_info[i].number_of_blocks =  
 1801850:	e17ffe17 	ldw	r5,-8(fp)
 1801854:	e0bffd17 	ldw	r2,-12(fp)
 1801858:	e0ffff17 	ldw	r3,-4(fp)
 180185c:	1004913a 	slli	r2,r2,4
 1801860:	10c5883a 	add	r2,r2,r3
 1801864:	10800f04 	addi	r2,r2,60
 1801868:	11000017 	ldw	r4,0(r2)
 180186c:	e0ffff17 	ldw	r3,-4(fp)
 1801870:	2804913a 	slli	r2,r5,4
 1801874:	10c5883a 	add	r2,r2,r3
 1801878:	10800f04 	addi	r2,r2,60
 180187c:	11000015 	stw	r4,0(r2)
                                flash->dev.region_info[j].number_of_blocks;
        flash->dev.region_info[j].number_of_blocks = swap;
 1801880:	e0bffd17 	ldw	r2,-12(fp)
 1801884:	e0ffff17 	ldw	r3,-4(fp)
 1801888:	1004913a 	slli	r2,r2,4
 180188c:	10c5883a 	add	r2,r2,r3
 1801890:	10c00f04 	addi	r3,r2,60
 1801894:	e0bff917 	ldw	r2,-28(fp)
 1801898:	18800015 	stw	r2,0(r3)
     * so they're in the correct order
     */
    if ((flash->algorithm == CFI_ALG_AMD) && (boot_mode == TOP_BOOT_DEVICE))
    {
      for(i=flash->dev.number_of_regions-1, j=0;
          j<=i;i--,j++)
 180189c:	e0bffe17 	ldw	r2,-8(fp)
 18018a0:	10bfffc4 	addi	r2,r2,-1
 18018a4:	e0bffe15 	stw	r2,-8(fp)
 18018a8:	e0bffd17 	ldw	r2,-12(fp)
 18018ac:	10800044 	addi	r2,r2,1
 18018b0:	e0bffd15 	stw	r2,-12(fp)
 18018b4:	e0fffd17 	ldw	r3,-12(fp)
 18018b8:	e0bffe17 	ldw	r2,-8(fp)
 18018bc:	10ffa90e 	bge	r2,r3,1801764 <alt_read_cfi_table+0x388>
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
 18018c0:	e03ffe15 	stw	zero,-8(fp)
 18018c4:	00001306 	br	1801914 <alt_read_cfi_table+0x538>
    {
      flash->dev.region_info[i].offset = offset;
 18018c8:	e0bffe17 	ldw	r2,-8(fp)
 18018cc:	e0ffff17 	ldw	r3,-4(fp)
 18018d0:	1004913a 	slli	r2,r2,4
 18018d4:	10c5883a 	add	r2,r2,r3
 18018d8:	10c00d04 	addi	r3,r2,52
 18018dc:	e0bff617 	ldw	r2,-40(fp)
 18018e0:	18800015 	stw	r2,0(r3)
      offset += flash->dev.region_info[i].region_size;
 18018e4:	e0bffe17 	ldw	r2,-8(fp)
 18018e8:	e0ffff17 	ldw	r3,-4(fp)
 18018ec:	1004913a 	slli	r2,r2,4
 18018f0:	10c5883a 	add	r2,r2,r3
 18018f4:	10800e04 	addi	r2,r2,56
 18018f8:	10c00017 	ldw	r3,0(r2)
 18018fc:	e0bff617 	ldw	r2,-40(fp)
 1801900:	10c5883a 	add	r2,r2,r3
 1801904:	e0bff615 	stw	r2,-40(fp)
        flash->dev.region_info[j].number_of_blocks = swap;

      } 
    }
    
    for(i=0;i<flash->dev.number_of_regions;i++)
 1801908:	e0bffe17 	ldw	r2,-8(fp)
 180190c:	10800044 	addi	r2,r2,1
 1801910:	e0bffe15 	stw	r2,-8(fp)
 1801914:	e0bfff17 	ldw	r2,-4(fp)
 1801918:	10c00c17 	ldw	r3,48(r2)
 180191c:	e0bffe17 	ldw	r2,-8(fp)
 1801920:	10ffe916 	blt	r2,r3,18018c8 <alt_read_cfi_table+0x4ec>
    {
      flash->dev.region_info[i].offset = offset;
      offset += flash->dev.region_info[i].region_size;
    }
    
    (*flash->write_command)(flash->dev.base_addr, 
 1801924:	e0bfff17 	ldw	r2,-4(fp)
 1801928:	10c03317 	ldw	r3,204(r2)
 180192c:	e0bfff17 	ldw	r2,-4(fp)
 1801930:	11000a17 	ldw	r4,40(r2)
 1801934:	01401544 	movi	r5,85
 1801938:	01803fc4 	movi	r6,255
 180193c:	183ee83a 	callr	r3
                            0x55, 
                            READ_ARRAY_MODE);
  }  

  return ret_code;
 1801940:	e0bffb17 	ldw	r2,-20(fp)
}
 1801944:	e037883a 	mov	sp,fp
 1801948:	dfc00217 	ldw	ra,8(sp)
 180194c:	df000117 	ldw	fp,4(sp)
 1801950:	dc000017 	ldw	r16,0(sp)
 1801954:	dec00304 	addi	sp,sp,12
 1801958:	f800283a 	ret

0180195c <alt_read_cfi_width>:
 * 
 * Work out the width of the device we're talking to and sanity check that we  
 * can read the CFI and the Primary Vendor specific Table
 */
int alt_read_cfi_width(alt_flash_cfi_dev* flash)
{
 180195c:	defff704 	addi	sp,sp,-36
 1801960:	dfc00815 	stw	ra,32(sp)
 1801964:	df000715 	stw	fp,28(sp)
 1801968:	df000704 	addi	fp,sp,28
 180196c:	e13fff15 	stw	r4,-4(fp)
  int i;
  alt_u8 byte_id[12];
  alt_u16 iface;
  int ret_code = 0;
 1801970:	e03ff915 	stw	zero,-28(fp)

  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1801974:	e0bfff17 	ldw	r2,-4(fp)
 1801978:	11000a17 	ldw	r4,40(r2)
 180197c:	01401544 	movi	r5,85
 1801980:	01802604 	movi	r6,152
 1801984:	1800e680 	call	1800e68 <alt_write_flash_command_8bit_device_8bit_mode>

  for(i=0;i<3;i++)
 1801988:	e03ffb15 	stw	zero,-20(fp)
 180198c:	00000f06 	br	18019cc <alt_read_cfi_width+0x70>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
 1801990:	e13ffb17 	ldw	r4,-20(fp)
 1801994:	e0bfff17 	ldw	r2,-4(fp)
 1801998:	10800a17 	ldw	r2,40(r2)
 180199c:	1007883a 	mov	r3,r2
 18019a0:	e0bffb17 	ldw	r2,-20(fp)
 18019a4:	1885883a 	add	r2,r3,r2
 18019a8:	10800404 	addi	r2,r2,16
 18019ac:	10800023 	ldbuio	r2,0(r2)
 18019b0:	1007883a 	mov	r3,r2
 18019b4:	e0bffc04 	addi	r2,fp,-16
 18019b8:	1105883a 	add	r2,r2,r4
 18019bc:	10c00005 	stb	r3,0(r2)
  /*
  * Check for 8 bit wide flash
  */
  alt_write_flash_command_8bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);

  for(i=0;i<3;i++)
 18019c0:	e0bffb17 	ldw	r2,-20(fp)
 18019c4:	10800044 	addi	r2,r2,1
 18019c8:	e0bffb15 	stw	r2,-20(fp)
 18019cc:	e0bffb17 	ldw	r2,-20(fp)
 18019d0:	108000d0 	cmplti	r2,r2,3
 18019d4:	103fee1e 	bne	r2,zero,1801990 <alt_read_cfi_width+0x34>
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
 18019d8:	e0bffc03 	ldbu	r2,-16(fp)
 18019dc:	10803fcc 	andi	r2,r2,255
 18019e0:	10801458 	cmpnei	r2,r2,81
 18019e4:	10001d1e 	bne	r2,zero,1801a5c <alt_read_cfi_width+0x100>
 18019e8:	e0bffc43 	ldbu	r2,-15(fp)
 18019ec:	10803fcc 	andi	r2,r2,255
 18019f0:	10801498 	cmpnei	r2,r2,82
 18019f4:	1000191e 	bne	r2,zero,1801a5c <alt_read_cfi_width+0x100>
 18019f8:	e0bffc83 	ldbu	r2,-14(fp)
 18019fc:	10803fcc 	andi	r2,r2,255
 1801a00:	10801658 	cmpnei	r2,r2,89
 1801a04:	1000151e 	bne	r2,zero,1801a5c <alt_read_cfi_width+0x100>
      (byte_id[1] == 'R') &&
      (byte_id[2] == 'Y'))
  {
    flash->mode_width = 1;
 1801a08:	e0ffff17 	ldw	r3,-4(fp)
 1801a0c:	00800044 	movi	r2,1
 1801a10:	18802e15 	stw	r2,184(r3)
    flash->device_width = 1; 
 1801a14:	e0ffff17 	ldw	r3,-4(fp)
 1801a18:	00800044 	movi	r2,1
 1801a1c:	18802f15 	stw	r2,188(r3)
    iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR);
 1801a20:	e0bfff17 	ldw	r2,-4(fp)
 1801a24:	10800a17 	ldw	r2,40(r2)
 1801a28:	10800a04 	addi	r2,r2,40
 1801a2c:	1080002b 	ldhuio	r2,0(r2)
 1801a30:	e0bffa0d 	sth	r2,-24(fp)
    iface += 1;
 1801a34:	e0bffa0b 	ldhu	r2,-24(fp)
 1801a38:	10800044 	addi	r2,r2,1
 1801a3c:	e0bffa0d 	sth	r2,-24(fp)
    if (!(iface & 0x1))
 1801a40:	e0bffa0b 	ldhu	r2,-24(fp)
 1801a44:	1080004c 	andi	r2,r2,1
 1801a48:	1004c03a 	cmpne	r2,r2,zero
 1801a4c:	1001a81e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
    {
      ret_code = -ENODEV;
 1801a50:	00bffb44 	movi	r2,-19
 1801a54:	e0bff915 	stw	r2,-28(fp)
  for(i=0;i<3;i++)
  {
    byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, QUERY_ADDR+i);
  }

  if ((byte_id[0] == 'Q') &&
 1801a58:	0001a506 	br	18020f0 <alt_read_cfi_width+0x794>
  else
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1801a5c:	e0bfff17 	ldw	r2,-4(fp)
 1801a60:	11000a17 	ldw	r4,40(r2)
 1801a64:	01401544 	movi	r5,85
 1801a68:	01802604 	movi	r6,152
 1801a6c:	1800ea40 	call	1800ea4 <alt_write_flash_command_16bit_device_8bit_mode>
    for(i=0;i<6;i++)
 1801a70:	e03ffb15 	stw	zero,-20(fp)
 1801a74:	00000f06 	br	1801ab4 <alt_read_cfi_width+0x158>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
 1801a78:	e13ffb17 	ldw	r4,-20(fp)
 1801a7c:	e0bfff17 	ldw	r2,-4(fp)
 1801a80:	10800a17 	ldw	r2,40(r2)
 1801a84:	1007883a 	mov	r3,r2
 1801a88:	e0bffb17 	ldw	r2,-20(fp)
 1801a8c:	1885883a 	add	r2,r3,r2
 1801a90:	10800804 	addi	r2,r2,32
 1801a94:	10800023 	ldbuio	r2,0(r2)
 1801a98:	1007883a 	mov	r3,r2
 1801a9c:	e0bffc04 	addi	r2,fp,-16
 1801aa0:	1105883a 	add	r2,r2,r4
 1801aa4:	10c00005 	stb	r3,0(r2)
  {
    /*
    * Check for 8/16 bit in byte wide mode
    */
    alt_write_flash_command_16bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
    for(i=0;i<6;i++)
 1801aa8:	e0bffb17 	ldw	r2,-20(fp)
 1801aac:	10800044 	addi	r2,r2,1
 1801ab0:	e0bffb15 	stw	r2,-20(fp)
 1801ab4:	e0bffb17 	ldw	r2,-20(fp)
 1801ab8:	10800190 	cmplti	r2,r2,6
 1801abc:	103fee1e 	bne	r2,zero,1801a78 <alt_read_cfi_width+0x11c>
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
 1801ac0:	e0bffc03 	ldbu	r2,-16(fp)
 1801ac4:	10803fcc 	andi	r2,r2,255
 1801ac8:	10801458 	cmpnei	r2,r2,81
 1801acc:	1000291e 	bne	r2,zero,1801b74 <alt_read_cfi_width+0x218>
 1801ad0:	e0bffc43 	ldbu	r2,-15(fp)
 1801ad4:	10803fcc 	andi	r2,r2,255
 1801ad8:	10801458 	cmpnei	r2,r2,81
 1801adc:	1000251e 	bne	r2,zero,1801b74 <alt_read_cfi_width+0x218>
 1801ae0:	e0bffc83 	ldbu	r2,-14(fp)
 1801ae4:	10803fcc 	andi	r2,r2,255
 1801ae8:	10801498 	cmpnei	r2,r2,82
 1801aec:	1000211e 	bne	r2,zero,1801b74 <alt_read_cfi_width+0x218>
 1801af0:	e0bffcc3 	ldbu	r2,-13(fp)
 1801af4:	10803fcc 	andi	r2,r2,255
 1801af8:	10801498 	cmpnei	r2,r2,82
 1801afc:	10001d1e 	bne	r2,zero,1801b74 <alt_read_cfi_width+0x218>
 1801b00:	e0bffd03 	ldbu	r2,-12(fp)
 1801b04:	10803fcc 	andi	r2,r2,255
 1801b08:	10801658 	cmpnei	r2,r2,89
 1801b0c:	1000191e 	bne	r2,zero,1801b74 <alt_read_cfi_width+0x218>
 1801b10:	e0bffd43 	ldbu	r2,-11(fp)
 1801b14:	10803fcc 	andi	r2,r2,255
 1801b18:	10801658 	cmpnei	r2,r2,89
 1801b1c:	1000151e 	bne	r2,zero,1801b74 <alt_read_cfi_width+0x218>
        (byte_id[2] == 'R') &&
        (byte_id[3] == 'R') && 
        (byte_id[4] == 'Y') && 
        (byte_id[5] == 'Y'))
    {
      flash->mode_width = 1;
 1801b20:	e0ffff17 	ldw	r3,-4(fp)
 1801b24:	00800044 	movi	r2,1
 1801b28:	18802e15 	stw	r2,184(r3)
      flash->device_width = 2; 
 1801b2c:	e0ffff17 	ldw	r3,-4(fp)
 1801b30:	00800084 	movi	r2,2
 1801b34:	18802f15 	stw	r2,188(r3)
      iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
 1801b38:	e0bfff17 	ldw	r2,-4(fp)
 1801b3c:	10800a17 	ldw	r2,40(r2)
 1801b40:	10801404 	addi	r2,r2,80
 1801b44:	1080002b 	ldhuio	r2,0(r2)
 1801b48:	e0bffa0d 	sth	r2,-24(fp)
      iface += 1;
 1801b4c:	e0bffa0b 	ldhu	r2,-24(fp)
 1801b50:	10800044 	addi	r2,r2,1
 1801b54:	e0bffa0d 	sth	r2,-24(fp)
      if (!(iface & 0x1))
 1801b58:	e0bffa0b 	ldhu	r2,-24(fp)
 1801b5c:	1080004c 	andi	r2,r2,1
 1801b60:	1004c03a 	cmpne	r2,r2,zero
 1801b64:	1001621e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
      {
        ret_code = -ENODEV;
 1801b68:	00bffb44 	movi	r2,-19
 1801b6c:	e0bff915 	stw	r2,-28(fp)
    for(i=0;i<6;i++)
    {
      byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
    }

    if ((byte_id[0] == 'Q') && 
 1801b70:	00015f06 	br	18020f0 <alt_read_cfi_width+0x794>
    else
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1801b74:	e0bfff17 	ldw	r2,-4(fp)
 1801b78:	11000a17 	ldw	r4,40(r2)
 1801b7c:	01401544 	movi	r5,85
 1801b80:	01802604 	movi	r6,152
 1801b84:	1800f680 	call	1800f68 <alt_write_flash_command_16bit_device_16bit_mode>
      for(i=0;i<6;i++)
 1801b88:	e03ffb15 	stw	zero,-20(fp)
 1801b8c:	00000f06 	br	1801bcc <alt_read_cfi_width+0x270>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
 1801b90:	e13ffb17 	ldw	r4,-20(fp)
 1801b94:	e0bfff17 	ldw	r2,-4(fp)
 1801b98:	10800a17 	ldw	r2,40(r2)
 1801b9c:	1007883a 	mov	r3,r2
 1801ba0:	e0bffb17 	ldw	r2,-20(fp)
 1801ba4:	1885883a 	add	r2,r3,r2
 1801ba8:	10800804 	addi	r2,r2,32
 1801bac:	10800023 	ldbuio	r2,0(r2)
 1801bb0:	1007883a 	mov	r3,r2
 1801bb4:	e0bffc04 	addi	r2,fp,-16
 1801bb8:	1105883a 	add	r2,r2,r4
 1801bbc:	10c00005 	stb	r3,0(r2)
    {
      /*
      * Check for 16 bit flash in word mode
      */
      alt_write_flash_command_16bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
      for(i=0;i<6;i++)
 1801bc0:	e0bffb17 	ldw	r2,-20(fp)
 1801bc4:	10800044 	addi	r2,r2,1
 1801bc8:	e0bffb15 	stw	r2,-20(fp)
 1801bcc:	e0bffb17 	ldw	r2,-20(fp)
 1801bd0:	10800190 	cmplti	r2,r2,6
 1801bd4:	103fee1e 	bne	r2,zero,1801b90 <alt_read_cfi_width+0x234>
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
 1801bd8:	e0bffc03 	ldbu	r2,-16(fp)
 1801bdc:	10803fcc 	andi	r2,r2,255
 1801be0:	10801458 	cmpnei	r2,r2,81
 1801be4:	1000291e 	bne	r2,zero,1801c8c <alt_read_cfi_width+0x330>
 1801be8:	e0bffc43 	ldbu	r2,-15(fp)
 1801bec:	10803fcc 	andi	r2,r2,255
 1801bf0:	1004c03a 	cmpne	r2,r2,zero
 1801bf4:	1000251e 	bne	r2,zero,1801c8c <alt_read_cfi_width+0x330>
 1801bf8:	e0bffc83 	ldbu	r2,-14(fp)
 1801bfc:	10803fcc 	andi	r2,r2,255
 1801c00:	10801498 	cmpnei	r2,r2,82
 1801c04:	1000211e 	bne	r2,zero,1801c8c <alt_read_cfi_width+0x330>
 1801c08:	e0bffcc3 	ldbu	r2,-13(fp)
 1801c0c:	10803fcc 	andi	r2,r2,255
 1801c10:	1004c03a 	cmpne	r2,r2,zero
 1801c14:	10001d1e 	bne	r2,zero,1801c8c <alt_read_cfi_width+0x330>
 1801c18:	e0bffd03 	ldbu	r2,-12(fp)
 1801c1c:	10803fcc 	andi	r2,r2,255
 1801c20:	10801658 	cmpnei	r2,r2,89
 1801c24:	1000191e 	bne	r2,zero,1801c8c <alt_read_cfi_width+0x330>
 1801c28:	e0bffd43 	ldbu	r2,-11(fp)
 1801c2c:	10803fcc 	andi	r2,r2,255
 1801c30:	1004c03a 	cmpne	r2,r2,zero
 1801c34:	1000151e 	bne	r2,zero,1801c8c <alt_read_cfi_width+0x330>
          (byte_id[2] == 'R') && 
          (byte_id[3] == '\0') && 
          (byte_id[4] == 'Y') && 
          (byte_id[5] == '\0'))
      {
        flash->mode_width = 2;
 1801c38:	e0ffff17 	ldw	r3,-4(fp)
 1801c3c:	00800084 	movi	r2,2
 1801c40:	18802e15 	stw	r2,184(r3)
        flash->device_width = 2; 
 1801c44:	e0ffff17 	ldw	r3,-4(fp)
 1801c48:	00800084 	movi	r2,2
 1801c4c:	18802f15 	stw	r2,188(r3)
        iface = IORD_16DIRECT(flash->dev.base_addr, INTERFACE_ADDR*2);
 1801c50:	e0bfff17 	ldw	r2,-4(fp)
 1801c54:	10800a17 	ldw	r2,40(r2)
 1801c58:	10801404 	addi	r2,r2,80
 1801c5c:	1080002b 	ldhuio	r2,0(r2)
 1801c60:	e0bffa0d 	sth	r2,-24(fp)
        iface += 1;
 1801c64:	e0bffa0b 	ldhu	r2,-24(fp)
 1801c68:	10800044 	addi	r2,r2,1
 1801c6c:	e0bffa0d 	sth	r2,-24(fp)
        if (!(iface & 0x2))
 1801c70:	e0bffa0b 	ldhu	r2,-24(fp)
 1801c74:	1080008c 	andi	r2,r2,2
 1801c78:	1004c03a 	cmpne	r2,r2,zero
 1801c7c:	10011c1e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
        {
          ret_code = -ENODEV;
 1801c80:	00bffb44 	movi	r2,-19
 1801c84:	e0bff915 	stw	r2,-28(fp)
      for(i=0;i<6;i++)
      {
        byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*2)+i);
      }

      if ((byte_id[0] == 'Q') && 
 1801c88:	00011906 	br	18020f0 <alt_read_cfi_width+0x794>
      else
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1801c8c:	e0bfff17 	ldw	r2,-4(fp)
 1801c90:	11000a17 	ldw	r4,40(r2)
 1801c94:	01401544 	movi	r5,85
 1801c98:	01802604 	movi	r6,152
 1801c9c:	1800ff40 	call	1800ff4 <alt_write_flash_command_32bit_device_32bit_mode>
        for(i=0;i<12;i++)
 1801ca0:	e03ffb15 	stw	zero,-20(fp)
 1801ca4:	00000f06 	br	1801ce4 <alt_read_cfi_width+0x388>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
 1801ca8:	e13ffb17 	ldw	r4,-20(fp)
 1801cac:	e0bfff17 	ldw	r2,-4(fp)
 1801cb0:	10800a17 	ldw	r2,40(r2)
 1801cb4:	1007883a 	mov	r3,r2
 1801cb8:	e0bffb17 	ldw	r2,-20(fp)
 1801cbc:	1885883a 	add	r2,r3,r2
 1801cc0:	10801004 	addi	r2,r2,64
 1801cc4:	10800023 	ldbuio	r2,0(r2)
 1801cc8:	1007883a 	mov	r3,r2
 1801ccc:	e0bffc04 	addi	r2,fp,-16
 1801cd0:	1105883a 	add	r2,r2,r4
 1801cd4:	10c00005 	stb	r3,0(r2)
      {
        /*
        * Check for 32bit wide flash in 32 bit mode
        */
        alt_write_flash_command_32bit_device_32bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
        for(i=0;i<12;i++)
 1801cd8:	e0bffb17 	ldw	r2,-20(fp)
 1801cdc:	10800044 	addi	r2,r2,1
 1801ce0:	e0bffb15 	stw	r2,-20(fp)
 1801ce4:	e0bffb17 	ldw	r2,-20(fp)
 1801ce8:	10800310 	cmplti	r2,r2,12
 1801cec:	103fee1e 	bne	r2,zero,1801ca8 <alt_read_cfi_width+0x34c>
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
 1801cf0:	e0bffc03 	ldbu	r2,-16(fp)
 1801cf4:	10803fcc 	andi	r2,r2,255
 1801cf8:	10801458 	cmpnei	r2,r2,81
 1801cfc:	1000411e 	bne	r2,zero,1801e04 <alt_read_cfi_width+0x4a8>
 1801d00:	e0bffc43 	ldbu	r2,-15(fp)
 1801d04:	10803fcc 	andi	r2,r2,255
 1801d08:	1004c03a 	cmpne	r2,r2,zero
 1801d0c:	10003d1e 	bne	r2,zero,1801e04 <alt_read_cfi_width+0x4a8>
 1801d10:	e0bffc83 	ldbu	r2,-14(fp)
 1801d14:	10803fcc 	andi	r2,r2,255
 1801d18:	1004c03a 	cmpne	r2,r2,zero
 1801d1c:	1000391e 	bne	r2,zero,1801e04 <alt_read_cfi_width+0x4a8>
 1801d20:	e0bffcc3 	ldbu	r2,-13(fp)
 1801d24:	10803fcc 	andi	r2,r2,255
 1801d28:	1004c03a 	cmpne	r2,r2,zero
 1801d2c:	1000351e 	bne	r2,zero,1801e04 <alt_read_cfi_width+0x4a8>
 1801d30:	e0bffd03 	ldbu	r2,-12(fp)
 1801d34:	10803fcc 	andi	r2,r2,255
 1801d38:	10801498 	cmpnei	r2,r2,82
 1801d3c:	1000311e 	bne	r2,zero,1801e04 <alt_read_cfi_width+0x4a8>
 1801d40:	e0bffd43 	ldbu	r2,-11(fp)
 1801d44:	10803fcc 	andi	r2,r2,255
 1801d48:	1004c03a 	cmpne	r2,r2,zero
 1801d4c:	10002d1e 	bne	r2,zero,1801e04 <alt_read_cfi_width+0x4a8>
 1801d50:	e0bffd83 	ldbu	r2,-10(fp)
 1801d54:	10803fcc 	andi	r2,r2,255
 1801d58:	1004c03a 	cmpne	r2,r2,zero
 1801d5c:	1000291e 	bne	r2,zero,1801e04 <alt_read_cfi_width+0x4a8>
 1801d60:	e0bffdc3 	ldbu	r2,-9(fp)
 1801d64:	10803fcc 	andi	r2,r2,255
 1801d68:	1004c03a 	cmpne	r2,r2,zero
 1801d6c:	1000251e 	bne	r2,zero,1801e04 <alt_read_cfi_width+0x4a8>
 1801d70:	e0bffe03 	ldbu	r2,-8(fp)
 1801d74:	10803fcc 	andi	r2,r2,255
 1801d78:	10801658 	cmpnei	r2,r2,89
 1801d7c:	1000211e 	bne	r2,zero,1801e04 <alt_read_cfi_width+0x4a8>
 1801d80:	e0bffe43 	ldbu	r2,-7(fp)
 1801d84:	10803fcc 	andi	r2,r2,255
 1801d88:	1004c03a 	cmpne	r2,r2,zero
 1801d8c:	10001d1e 	bne	r2,zero,1801e04 <alt_read_cfi_width+0x4a8>
 1801d90:	e0bffe83 	ldbu	r2,-6(fp)
 1801d94:	10803fcc 	andi	r2,r2,255
 1801d98:	1004c03a 	cmpne	r2,r2,zero
 1801d9c:	1000191e 	bne	r2,zero,1801e04 <alt_read_cfi_width+0x4a8>
 1801da0:	e0bffec3 	ldbu	r2,-5(fp)
 1801da4:	10803fcc 	andi	r2,r2,255
 1801da8:	1004c03a 	cmpne	r2,r2,zero
 1801dac:	1000151e 	bne	r2,zero,1801e04 <alt_read_cfi_width+0x4a8>
          (byte_id[8] == 'Y') && 
          (byte_id[9] == '\0') && 
          (byte_id[10] == '\0') && 
          (byte_id[11] == '\0'))
        {
          flash->mode_width = 4;
 1801db0:	e0ffff17 	ldw	r3,-4(fp)
 1801db4:	00800104 	movi	r2,4
 1801db8:	18802e15 	stw	r2,184(r3)
          flash->device_width = 4; 
 1801dbc:	e0ffff17 	ldw	r3,-4(fp)
 1801dc0:	00800104 	movi	r2,4
 1801dc4:	18802f15 	stw	r2,188(r3)
          iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
 1801dc8:	e0bfff17 	ldw	r2,-4(fp)
 1801dcc:	10800a17 	ldw	r2,40(r2)
 1801dd0:	10802804 	addi	r2,r2,160
 1801dd4:	10800037 	ldwio	r2,0(r2)
 1801dd8:	e0bffa0d 	sth	r2,-24(fp)
          iface += 1;
 1801ddc:	e0bffa0b 	ldhu	r2,-24(fp)
 1801de0:	10800044 	addi	r2,r2,1
 1801de4:	e0bffa0d 	sth	r2,-24(fp)
          if (!(iface & 0x4))
 1801de8:	e0bffa0b 	ldhu	r2,-24(fp)
 1801dec:	1080010c 	andi	r2,r2,4
 1801df0:	1004c03a 	cmpne	r2,r2,zero
 1801df4:	1000be1e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
          {
            ret_code = -ENODEV;
 1801df8:	00bffb44 	movi	r2,-19
 1801dfc:	e0bff915 	stw	r2,-28(fp)
        for(i=0;i<12;i++)
        {
          byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
        }

        if ((byte_id[0] == 'Q') &&
 1801e00:	0000bb06 	br	18020f0 <alt_read_cfi_width+0x794>
        else
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1801e04:	e0bfff17 	ldw	r2,-4(fp)
 1801e08:	11000a17 	ldw	r4,40(r2)
 1801e0c:	01401544 	movi	r5,85
 1801e10:	01802604 	movi	r6,152
 1801e14:	1800fac0 	call	1800fac <alt_write_flash_command_32bit_device_16bit_mode>
          for(i=0;i<12;i++)
 1801e18:	e03ffb15 	stw	zero,-20(fp)
 1801e1c:	00000f06 	br	1801e5c <alt_read_cfi_width+0x500>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
 1801e20:	e13ffb17 	ldw	r4,-20(fp)
 1801e24:	e0bfff17 	ldw	r2,-4(fp)
 1801e28:	10800a17 	ldw	r2,40(r2)
 1801e2c:	1007883a 	mov	r3,r2
 1801e30:	e0bffb17 	ldw	r2,-20(fp)
 1801e34:	1885883a 	add	r2,r3,r2
 1801e38:	10801004 	addi	r2,r2,64
 1801e3c:	10800023 	ldbuio	r2,0(r2)
 1801e40:	1007883a 	mov	r3,r2
 1801e44:	e0bffc04 	addi	r2,fp,-16
 1801e48:	1105883a 	add	r2,r2,r4
 1801e4c:	10c00005 	stb	r3,0(r2)
        {
          /*
          * Check for 32 bit wide in 16 bit mode
          */
          alt_write_flash_command_32bit_device_16bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
          for(i=0;i<12;i++)
 1801e50:	e0bffb17 	ldw	r2,-20(fp)
 1801e54:	10800044 	addi	r2,r2,1
 1801e58:	e0bffb15 	stw	r2,-20(fp)
 1801e5c:	e0bffb17 	ldw	r2,-20(fp)
 1801e60:	10800310 	cmplti	r2,r2,12
 1801e64:	103fee1e 	bne	r2,zero,1801e20 <alt_read_cfi_width+0x4c4>
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
 1801e68:	e0bffc03 	ldbu	r2,-16(fp)
 1801e6c:	10803fcc 	andi	r2,r2,255
 1801e70:	10801458 	cmpnei	r2,r2,81
 1801e74:	1000411e 	bne	r2,zero,1801f7c <alt_read_cfi_width+0x620>
 1801e78:	e0bffc43 	ldbu	r2,-15(fp)
 1801e7c:	10803fcc 	andi	r2,r2,255
 1801e80:	1004c03a 	cmpne	r2,r2,zero
 1801e84:	10003d1e 	bne	r2,zero,1801f7c <alt_read_cfi_width+0x620>
 1801e88:	e0bffc83 	ldbu	r2,-14(fp)
 1801e8c:	10803fcc 	andi	r2,r2,255
 1801e90:	10801458 	cmpnei	r2,r2,81
 1801e94:	1000391e 	bne	r2,zero,1801f7c <alt_read_cfi_width+0x620>
 1801e98:	e0bffcc3 	ldbu	r2,-13(fp)
 1801e9c:	10803fcc 	andi	r2,r2,255
 1801ea0:	1004c03a 	cmpne	r2,r2,zero
 1801ea4:	1000351e 	bne	r2,zero,1801f7c <alt_read_cfi_width+0x620>
 1801ea8:	e0bffd03 	ldbu	r2,-12(fp)
 1801eac:	10803fcc 	andi	r2,r2,255
 1801eb0:	10801498 	cmpnei	r2,r2,82
 1801eb4:	1000311e 	bne	r2,zero,1801f7c <alt_read_cfi_width+0x620>
 1801eb8:	e0bffd43 	ldbu	r2,-11(fp)
 1801ebc:	10803fcc 	andi	r2,r2,255
 1801ec0:	1004c03a 	cmpne	r2,r2,zero
 1801ec4:	10002d1e 	bne	r2,zero,1801f7c <alt_read_cfi_width+0x620>
 1801ec8:	e0bffd83 	ldbu	r2,-10(fp)
 1801ecc:	10803fcc 	andi	r2,r2,255
 1801ed0:	10801498 	cmpnei	r2,r2,82
 1801ed4:	1000291e 	bne	r2,zero,1801f7c <alt_read_cfi_width+0x620>
 1801ed8:	e0bffdc3 	ldbu	r2,-9(fp)
 1801edc:	10803fcc 	andi	r2,r2,255
 1801ee0:	1004c03a 	cmpne	r2,r2,zero
 1801ee4:	1000251e 	bne	r2,zero,1801f7c <alt_read_cfi_width+0x620>
 1801ee8:	e0bffe03 	ldbu	r2,-8(fp)
 1801eec:	10803fcc 	andi	r2,r2,255
 1801ef0:	10801658 	cmpnei	r2,r2,89
 1801ef4:	1000211e 	bne	r2,zero,1801f7c <alt_read_cfi_width+0x620>
 1801ef8:	e0bffe43 	ldbu	r2,-7(fp)
 1801efc:	10803fcc 	andi	r2,r2,255
 1801f00:	1004c03a 	cmpne	r2,r2,zero
 1801f04:	10001d1e 	bne	r2,zero,1801f7c <alt_read_cfi_width+0x620>
 1801f08:	e0bffe83 	ldbu	r2,-6(fp)
 1801f0c:	10803fcc 	andi	r2,r2,255
 1801f10:	10801658 	cmpnei	r2,r2,89
 1801f14:	1000191e 	bne	r2,zero,1801f7c <alt_read_cfi_width+0x620>
 1801f18:	e0bffec3 	ldbu	r2,-5(fp)
 1801f1c:	10803fcc 	andi	r2,r2,255
 1801f20:	1004c03a 	cmpne	r2,r2,zero
 1801f24:	1000151e 	bne	r2,zero,1801f7c <alt_read_cfi_width+0x620>
              (byte_id[8] == 'Y') &&
              (byte_id[9] == '\0') &&
              (byte_id[10] == 'Y') &&
              (byte_id[11] == '\0'))
          {
            flash->mode_width = 2;
 1801f28:	e0ffff17 	ldw	r3,-4(fp)
 1801f2c:	00800084 	movi	r2,2
 1801f30:	18802e15 	stw	r2,184(r3)
            flash->device_width = 4; 
 1801f34:	e0ffff17 	ldw	r3,-4(fp)
 1801f38:	00800104 	movi	r2,4
 1801f3c:	18802f15 	stw	r2,188(r3)
            iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
 1801f40:	e0bfff17 	ldw	r2,-4(fp)
 1801f44:	10800a17 	ldw	r2,40(r2)
 1801f48:	10802804 	addi	r2,r2,160
 1801f4c:	10800037 	ldwio	r2,0(r2)
 1801f50:	e0bffa0d 	sth	r2,-24(fp)
            iface += 1;
 1801f54:	e0bffa0b 	ldhu	r2,-24(fp)
 1801f58:	10800044 	addi	r2,r2,1
 1801f5c:	e0bffa0d 	sth	r2,-24(fp)
            if (!(iface & 0x4))
 1801f60:	e0bffa0b 	ldhu	r2,-24(fp)
 1801f64:	1080010c 	andi	r2,r2,4
 1801f68:	1004c03a 	cmpne	r2,r2,zero
 1801f6c:	1000601e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
            {
              ret_code = -ENODEV;
 1801f70:	00bffb44 	movi	r2,-19
 1801f74:	e0bff915 	stw	r2,-28(fp)
          for(i=0;i<12;i++)
          {
            byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
          }

          if ((byte_id[0] == 'Q') &&
 1801f78:	00005d06 	br	18020f0 <alt_read_cfi_width+0x794>
          else
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
 1801f7c:	e0bfff17 	ldw	r2,-4(fp)
 1801f80:	11000a17 	ldw	r4,40(r2)
 1801f84:	01401544 	movi	r5,85
 1801f88:	01802604 	movi	r6,152
 1801f8c:	1800f200 	call	1800f20 <alt_write_flash_command_32bit_device_8bit_mode>
            for(i=0;i<12;i++)
 1801f90:	e03ffb15 	stw	zero,-20(fp)
 1801f94:	00000f06 	br	1801fd4 <alt_read_cfi_width+0x678>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
 1801f98:	e13ffb17 	ldw	r4,-20(fp)
 1801f9c:	e0bfff17 	ldw	r2,-4(fp)
 1801fa0:	10800a17 	ldw	r2,40(r2)
 1801fa4:	1007883a 	mov	r3,r2
 1801fa8:	e0bffb17 	ldw	r2,-20(fp)
 1801fac:	1885883a 	add	r2,r3,r2
 1801fb0:	10801004 	addi	r2,r2,64
 1801fb4:	10800023 	ldbuio	r2,0(r2)
 1801fb8:	1007883a 	mov	r3,r2
 1801fbc:	e0bffc04 	addi	r2,fp,-16
 1801fc0:	1105883a 	add	r2,r2,r4
 1801fc4:	10c00005 	stb	r3,0(r2)
          {
            /*
            * 32 Bit wide flash in byte mode
            */
            alt_write_flash_command_32bit_device_8bit_mode(flash->dev.base_addr, 0x55, QUERY_MODE);
            for(i=0;i<12;i++)
 1801fc8:	e0bffb17 	ldw	r2,-20(fp)
 1801fcc:	10800044 	addi	r2,r2,1
 1801fd0:	e0bffb15 	stw	r2,-20(fp)
 1801fd4:	e0bffb17 	ldw	r2,-20(fp)
 1801fd8:	10800310 	cmplti	r2,r2,12
 1801fdc:	103fee1e 	bne	r2,zero,1801f98 <alt_read_cfi_width+0x63c>
            {
              byte_id[i] = IORD_8DIRECT(flash->dev.base_addr, (QUERY_ADDR*4)+i);
            }

            if ((byte_id[0] == 'Q') &&
 1801fe0:	e0bffc03 	ldbu	r2,-16(fp)
 1801fe4:	10803fcc 	andi	r2,r2,255
 1801fe8:	10801458 	cmpnei	r2,r2,81
 1801fec:	1000401e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
 1801ff0:	e0bffc43 	ldbu	r2,-15(fp)
 1801ff4:	10803fcc 	andi	r2,r2,255
 1801ff8:	10801458 	cmpnei	r2,r2,81
 1801ffc:	10003c1e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
 1802000:	e0bffc83 	ldbu	r2,-14(fp)
 1802004:	10803fcc 	andi	r2,r2,255
 1802008:	10801458 	cmpnei	r2,r2,81
 180200c:	1000381e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
 1802010:	e0bffcc3 	ldbu	r2,-13(fp)
 1802014:	10803fcc 	andi	r2,r2,255
 1802018:	10801458 	cmpnei	r2,r2,81
 180201c:	1000341e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
 1802020:	e0bffd03 	ldbu	r2,-12(fp)
 1802024:	10803fcc 	andi	r2,r2,255
 1802028:	10801498 	cmpnei	r2,r2,82
 180202c:	1000301e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
 1802030:	e0bffd43 	ldbu	r2,-11(fp)
 1802034:	10803fcc 	andi	r2,r2,255
 1802038:	10801498 	cmpnei	r2,r2,82
 180203c:	10002c1e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
 1802040:	e0bffd83 	ldbu	r2,-10(fp)
 1802044:	10803fcc 	andi	r2,r2,255
 1802048:	10801498 	cmpnei	r2,r2,82
 180204c:	1000281e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
 1802050:	e0bffdc3 	ldbu	r2,-9(fp)
 1802054:	10803fcc 	andi	r2,r2,255
 1802058:	10801498 	cmpnei	r2,r2,82
 180205c:	1000241e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
 1802060:	e0bffe03 	ldbu	r2,-8(fp)
 1802064:	10803fcc 	andi	r2,r2,255
 1802068:	10801658 	cmpnei	r2,r2,89
 180206c:	1000201e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
 1802070:	e0bffe43 	ldbu	r2,-7(fp)
 1802074:	10803fcc 	andi	r2,r2,255
 1802078:	10801658 	cmpnei	r2,r2,89
 180207c:	10001c1e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
 1802080:	e0bffe83 	ldbu	r2,-6(fp)
 1802084:	10803fcc 	andi	r2,r2,255
 1802088:	10801658 	cmpnei	r2,r2,89
 180208c:	1000181e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
 1802090:	e0bffec3 	ldbu	r2,-5(fp)
 1802094:	10803fcc 	andi	r2,r2,255
 1802098:	10801658 	cmpnei	r2,r2,89
 180209c:	1000141e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
                (byte_id[8] == 'Y') && 
                (byte_id[9] == 'Y') && 
                (byte_id[10] == 'Y') && 
                (byte_id[11] == 'Y'))
            {
              flash->mode_width = 1;
 18020a0:	e0ffff17 	ldw	r3,-4(fp)
 18020a4:	00800044 	movi	r2,1
 18020a8:	18802e15 	stw	r2,184(r3)
              flash->device_width = 4; 
 18020ac:	e0ffff17 	ldw	r3,-4(fp)
 18020b0:	00800104 	movi	r2,4
 18020b4:	18802f15 	stw	r2,188(r3)
              iface = IORD_32DIRECT(flash->dev.base_addr, INTERFACE_ADDR*4);
 18020b8:	e0bfff17 	ldw	r2,-4(fp)
 18020bc:	10800a17 	ldw	r2,40(r2)
 18020c0:	10802804 	addi	r2,r2,160
 18020c4:	10800037 	ldwio	r2,0(r2)
 18020c8:	e0bffa0d 	sth	r2,-24(fp)
              iface += 1;
 18020cc:	e0bffa0b 	ldhu	r2,-24(fp)
 18020d0:	10800044 	addi	r2,r2,1
 18020d4:	e0bffa0d 	sth	r2,-24(fp)
              if (!(iface & 0x4))
 18020d8:	e0bffa0b 	ldhu	r2,-24(fp)
 18020dc:	1080010c 	andi	r2,r2,4
 18020e0:	1004c03a 	cmpne	r2,r2,zero
 18020e4:	1000021e 	bne	r2,zero,18020f0 <alt_read_cfi_width+0x794>
              {
                ret_code = -ENODEV;
 18020e8:	00bffb44 	movi	r2,-19
 18020ec:	e0bff915 	stw	r2,-28(fp)
        }
      }
    }
  }
  
  return ret_code;
 18020f0:	e0bff917 	ldw	r2,-28(fp)
}
 18020f4:	e037883a 	mov	sp,fp
 18020f8:	dfc00117 	ldw	ra,4(sp)
 18020fc:	df000017 	ldw	fp,0(sp)
 1802100:	dec00204 	addi	sp,sp,8
 1802104:	f800283a 	ret

01802108 <alt_check_primary_table>:
 * 
 * Check that the primary Vendor table starts with the 
 * correct pattern
 */
int alt_check_primary_table(alt_flash_cfi_dev* flash)
{
 1802108:	defff904 	addi	sp,sp,-28
 180210c:	dfc00615 	stw	ra,24(sp)
 1802110:	df000515 	stw	fp,20(sp)
 1802114:	dc000415 	stw	r16,16(sp)
 1802118:	df000404 	addi	fp,sp,16
 180211c:	e13fff15 	stw	r4,-4(fp)
  int i;
  int ret_code = 0;
 1802120:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
 1802124:	e13fff17 	ldw	r4,-4(fp)
 1802128:	01400544 	movi	r5,21
 180212c:	18013600 	call	1801360 <alt_read_16bit_query_entry>
 1802130:	10ffffcc 	andi	r3,r2,65535
 1802134:	e0bfff17 	ldw	r2,-4(fp)
 1802138:	10c03215 	stw	r3,200(r2)
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
 180213c:	e03ffd15 	stw	zero,-12(fp)
 1802140:	00001006 	br	1802184 <alt_check_primary_table+0x7c>
  {
    primary_query_string[i] = 
 1802144:	e43ffd17 	ldw	r16,-12(fp)
 1802148:	e0bfff17 	ldw	r2,-4(fp)
 180214c:	11803417 	ldw	r6,208(r2)
 1802150:	e0bfff17 	ldw	r2,-4(fp)
 1802154:	10c03217 	ldw	r3,200(r2)
 1802158:	e0bffd17 	ldw	r2,-12(fp)
 180215c:	188b883a 	add	r5,r3,r2
 1802160:	e13fff17 	ldw	r4,-4(fp)
 1802164:	303ee83a 	callr	r6
 1802168:	1007883a 	mov	r3,r2
 180216c:	e0bffe04 	addi	r2,fp,-8
 1802170:	1405883a 	add	r2,r2,r16
 1802174:	10c00005 	stb	r3,0(r2)
  alt_u8 primary_query_string[3];
  
  flash->primary_address = alt_read_16bit_query_entry( flash, 
                            PRIMARY_ADDR);
  
  for(i=0;i<3;i++)
 1802178:	e0bffd17 	ldw	r2,-12(fp)
 180217c:	10800044 	addi	r2,r2,1
 1802180:	e0bffd15 	stw	r2,-12(fp)
 1802184:	e0bffd17 	ldw	r2,-12(fp)
 1802188:	108000d0 	cmplti	r2,r2,3
 180218c:	103fed1e 	bne	r2,zero,1802144 <alt_check_primary_table+0x3c>
  {
    primary_query_string[i] = 
          (*flash->read_query)( flash,(flash->primary_address + i));
  }
    
  if ((primary_query_string[0] != 'P') ||
 1802190:	e0bffe03 	ldbu	r2,-8(fp)
 1802194:	10803fcc 	andi	r2,r2,255
 1802198:	10801418 	cmpnei	r2,r2,80
 180219c:	1000081e 	bne	r2,zero,18021c0 <alt_check_primary_table+0xb8>
 18021a0:	e0bffe43 	ldbu	r2,-7(fp)
 18021a4:	10803fcc 	andi	r2,r2,255
 18021a8:	10801498 	cmpnei	r2,r2,82
 18021ac:	1000041e 	bne	r2,zero,18021c0 <alt_check_primary_table+0xb8>
 18021b0:	e0bffe83 	ldbu	r2,-6(fp)
 18021b4:	10803fcc 	andi	r2,r2,255
 18021b8:	10801260 	cmpeqi	r2,r2,73
 18021bc:	1000021e 	bne	r2,zero,18021c8 <alt_check_primary_table+0xc0>
      (primary_query_string[1] != 'R') ||
      (primary_query_string[2] != 'I'))
  {
    ret_code = -ENODEV;
 18021c0:	00bffb44 	movi	r2,-19
 18021c4:	e0bffc15 	stw	r2,-16(fp)
  }
  
  return ret_code;
 18021c8:	e0bffc17 	ldw	r2,-16(fp)
}
 18021cc:	e037883a 	mov	sp,fp
 18021d0:	dfc00217 	ldw	ra,8(sp)
 18021d4:	df000117 	ldw	fp,4(sp)
 18021d8:	dc000017 	ldw	r16,0(sp)
 18021dc:	dec00304 	addi	sp,sp,12
 18021e0:	f800283a 	ret

018021e4 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 18021e4:	defffa04 	addi	sp,sp,-24
 18021e8:	dfc00515 	stw	ra,20(sp)
 18021ec:	df000415 	stw	fp,16(sp)
 18021f0:	df000404 	addi	fp,sp,16
 18021f4:	e13ffd15 	stw	r4,-12(fp)
 18021f8:	e17ffe15 	stw	r5,-8(fp)
 18021fc:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 1802200:	e0bffd17 	ldw	r2,-12(fp)
 1802204:	10800017 	ldw	r2,0(r2)
 1802208:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 180220c:	e0bffc17 	ldw	r2,-16(fp)
 1802210:	11000a04 	addi	r4,r2,40
 1802214:	e0bffd17 	ldw	r2,-12(fp)
 1802218:	11c00217 	ldw	r7,8(r2)
 180221c:	e17ffe17 	ldw	r5,-8(fp)
 1802220:	e1bfff17 	ldw	r6,-4(fp)
 1802224:	180282c0 	call	180282c <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 1802228:	e037883a 	mov	sp,fp
 180222c:	dfc00117 	ldw	ra,4(sp)
 1802230:	df000017 	ldw	fp,0(sp)
 1802234:	dec00204 	addi	sp,sp,8
 1802238:	f800283a 	ret

0180223c <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 180223c:	defffa04 	addi	sp,sp,-24
 1802240:	dfc00515 	stw	ra,20(sp)
 1802244:	df000415 	stw	fp,16(sp)
 1802248:	df000404 	addi	fp,sp,16
 180224c:	e13ffd15 	stw	r4,-12(fp)
 1802250:	e17ffe15 	stw	r5,-8(fp)
 1802254:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 1802258:	e0bffd17 	ldw	r2,-12(fp)
 180225c:	10800017 	ldw	r2,0(r2)
 1802260:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 1802264:	e0bffc17 	ldw	r2,-16(fp)
 1802268:	11000a04 	addi	r4,r2,40
 180226c:	e0bffd17 	ldw	r2,-12(fp)
 1802270:	11c00217 	ldw	r7,8(r2)
 1802274:	e17ffe17 	ldw	r5,-8(fp)
 1802278:	e1bfff17 	ldw	r6,-4(fp)
 180227c:	1802a500 	call	1802a50 <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 1802280:	e037883a 	mov	sp,fp
 1802284:	dfc00117 	ldw	ra,4(sp)
 1802288:	df000017 	ldw	fp,0(sp)
 180228c:	dec00204 	addi	sp,sp,8
 1802290:	f800283a 	ret

01802294 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 1802294:	defffc04 	addi	sp,sp,-16
 1802298:	dfc00315 	stw	ra,12(sp)
 180229c:	df000215 	stw	fp,8(sp)
 18022a0:	df000204 	addi	fp,sp,8
 18022a4:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 18022a8:	e0bfff17 	ldw	r2,-4(fp)
 18022ac:	10800017 	ldw	r2,0(r2)
 18022b0:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 18022b4:	e0bffe17 	ldw	r2,-8(fp)
 18022b8:	11000a04 	addi	r4,r2,40
 18022bc:	e0bfff17 	ldw	r2,-4(fp)
 18022c0:	11400217 	ldw	r5,8(r2)
 18022c4:	18026c40 	call	18026c4 <altera_avalon_jtag_uart_close>
}
 18022c8:	e037883a 	mov	sp,fp
 18022cc:	dfc00117 	ldw	ra,4(sp)
 18022d0:	df000017 	ldw	fp,0(sp)
 18022d4:	dec00204 	addi	sp,sp,8
 18022d8:	f800283a 	ret

018022dc <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 18022dc:	defffa04 	addi	sp,sp,-24
 18022e0:	dfc00515 	stw	ra,20(sp)
 18022e4:	df000415 	stw	fp,16(sp)
 18022e8:	df000404 	addi	fp,sp,16
 18022ec:	e13ffd15 	stw	r4,-12(fp)
 18022f0:	e17ffe15 	stw	r5,-8(fp)
 18022f4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 18022f8:	e0bffd17 	ldw	r2,-12(fp)
 18022fc:	10800017 	ldw	r2,0(r2)
 1802300:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 1802304:	e0bffc17 	ldw	r2,-16(fp)
 1802308:	11000a04 	addi	r4,r2,40
 180230c:	e17ffe17 	ldw	r5,-8(fp)
 1802310:	e1bfff17 	ldw	r6,-4(fp)
 1802314:	18027380 	call	1802738 <altera_avalon_jtag_uart_ioctl>
}
 1802318:	e037883a 	mov	sp,fp
 180231c:	dfc00117 	ldw	ra,4(sp)
 1802320:	df000017 	ldw	fp,0(sp)
 1802324:	dec00204 	addi	sp,sp,8
 1802328:	f800283a 	ret

0180232c <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 180232c:	defffa04 	addi	sp,sp,-24
 1802330:	dfc00515 	stw	ra,20(sp)
 1802334:	df000415 	stw	fp,16(sp)
 1802338:	df000404 	addi	fp,sp,16
 180233c:	e13ffd15 	stw	r4,-12(fp)
 1802340:	e17ffe15 	stw	r5,-8(fp)
 1802344:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 1802348:	e0fffd17 	ldw	r3,-12(fp)
 180234c:	00800044 	movi	r2,1
 1802350:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 1802354:	e0bffd17 	ldw	r2,-12(fp)
 1802358:	10800017 	ldw	r2,0(r2)
 180235c:	11000104 	addi	r4,r2,4
 1802360:	e0bffd17 	ldw	r2,-12(fp)
 1802364:	10800817 	ldw	r2,32(r2)
 1802368:	1007883a 	mov	r3,r2
 180236c:	2005883a 	mov	r2,r4
 1802370:	10c00035 	stwio	r3,0(r2)
  
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
 1802374:	e13ffe17 	ldw	r4,-8(fp)
 1802378:	e17fff17 	ldw	r5,-4(fp)
 180237c:	d8000015 	stw	zero,0(sp)
 1802380:	01806034 	movhi	r6,384
 1802384:	3188fb04 	addi	r6,r6,9196
 1802388:	e1fffd17 	ldw	r7,-12(fp)
 180238c:	1804c780 	call	1804c78 <alt_ic_isr_register>
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 1802390:	e0bffd17 	ldw	r2,-12(fp)
 1802394:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 1802398:	e0bffd17 	ldw	r2,-12(fp)
 180239c:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 18023a0:	00806074 	movhi	r2,385
 18023a4:	10a11c04 	addi	r2,r2,-31632
 18023a8:	10800017 	ldw	r2,0(r2)
 18023ac:	100b883a 	mov	r5,r2
 18023b0:	01806034 	movhi	r6,384
 18023b4:	31898504 	addi	r6,r6,9748
 18023b8:	e1fffd17 	ldw	r7,-12(fp)
 18023bc:	18046780 	call	1804678 <alt_alarm_start>
 18023c0:	1004403a 	cmpge	r2,r2,zero
 18023c4:	1000041e 	bne	r2,zero,18023d8 <altera_avalon_jtag_uart_init+0xac>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 18023c8:	e0fffd17 	ldw	r3,-12(fp)
 18023cc:	00a00034 	movhi	r2,32768
 18023d0:	10bfffc4 	addi	r2,r2,-1
 18023d4:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 18023d8:	e037883a 	mov	sp,fp
 18023dc:	dfc00117 	ldw	ra,4(sp)
 18023e0:	df000017 	ldw	fp,0(sp)
 18023e4:	dec00204 	addi	sp,sp,8
 18023e8:	f800283a 	ret

018023ec <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 18023ec:	defff804 	addi	sp,sp,-32
 18023f0:	df000715 	stw	fp,28(sp)
 18023f4:	df000704 	addi	fp,sp,28
 18023f8:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 18023fc:	e0bfff17 	ldw	r2,-4(fp)
 1802400:	e0bffe15 	stw	r2,-8(fp)
  unsigned int base = sp->base;
 1802404:	e0bffe17 	ldw	r2,-8(fp)
 1802408:	10800017 	ldw	r2,0(r2)
 180240c:	e0bffd15 	stw	r2,-12(fp)
 1802410:	00000006 	br	1802414 <altera_avalon_jtag_uart_irq+0x28>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 1802414:	e0bffd17 	ldw	r2,-12(fp)
 1802418:	10800104 	addi	r2,r2,4
 180241c:	10800037 	ldwio	r2,0(r2)
 1802420:	e0bffc15 	stw	r2,-16(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 1802424:	e0bffc17 	ldw	r2,-16(fp)
 1802428:	1080c00c 	andi	r2,r2,768
 180242c:	1005003a 	cmpeq	r2,r2,zero
 1802430:	1000741e 	bne	r2,zero,1802604 <altera_avalon_jtag_uart_irq+0x218>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 1802434:	e0bffc17 	ldw	r2,-16(fp)
 1802438:	1080400c 	andi	r2,r2,256
 180243c:	1005003a 	cmpeq	r2,r2,zero
 1802440:	1000351e 	bne	r2,zero,1802518 <altera_avalon_jtag_uart_irq+0x12c>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 1802444:	00800074 	movhi	r2,1
 1802448:	e0bffb15 	stw	r2,-20(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 180244c:	e0bffe17 	ldw	r2,-8(fp)
 1802450:	10800a17 	ldw	r2,40(r2)
 1802454:	10800044 	addi	r2,r2,1
 1802458:	1081ffcc 	andi	r2,r2,2047
 180245c:	e0bffa15 	stw	r2,-24(fp)
        if (next == sp->rx_out)
 1802460:	e0bffe17 	ldw	r2,-8(fp)
 1802464:	10c00b17 	ldw	r3,44(r2)
 1802468:	e0bffa17 	ldw	r2,-24(fp)
 180246c:	18801626 	beq	r3,r2,18024c8 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 1802470:	e0bffd17 	ldw	r2,-12(fp)
 1802474:	10800037 	ldwio	r2,0(r2)
 1802478:	e0bffb15 	stw	r2,-20(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 180247c:	e0bffb17 	ldw	r2,-20(fp)
 1802480:	10a0000c 	andi	r2,r2,32768
 1802484:	1005003a 	cmpeq	r2,r2,zero
 1802488:	10000f1e 	bne	r2,zero,18024c8 <altera_avalon_jtag_uart_irq+0xdc>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 180248c:	e0bffe17 	ldw	r2,-8(fp)
 1802490:	10c00a17 	ldw	r3,40(r2)
 1802494:	e0bffb17 	ldw	r2,-20(fp)
 1802498:	1009883a 	mov	r4,r2
 180249c:	e0bffe17 	ldw	r2,-8(fp)
 18024a0:	1885883a 	add	r2,r3,r2
 18024a4:	10800e04 	addi	r2,r2,56
 18024a8:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 18024ac:	e0bffe17 	ldw	r2,-8(fp)
 18024b0:	10800a17 	ldw	r2,40(r2)
 18024b4:	10800044 	addi	r2,r2,1
 18024b8:	10c1ffcc 	andi	r3,r2,2047
 18024bc:	e0bffe17 	ldw	r2,-8(fp)
 18024c0:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 18024c4:	003fe106 	br	180244c <altera_avalon_jtag_uart_irq+0x60>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 18024c8:	e0bffb17 	ldw	r2,-20(fp)
 18024cc:	10bfffec 	andhi	r2,r2,65535
 18024d0:	1005003a 	cmpeq	r2,r2,zero
 18024d4:	1000101e 	bne	r2,zero,1802518 <altera_avalon_jtag_uart_irq+0x12c>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 18024d8:	e0bffe17 	ldw	r2,-8(fp)
 18024dc:	10c00817 	ldw	r3,32(r2)
 18024e0:	00bfff84 	movi	r2,-2
 18024e4:	1886703a 	and	r3,r3,r2
 18024e8:	e0bffe17 	ldw	r2,-8(fp)
 18024ec:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 18024f0:	e0bffd17 	ldw	r2,-12(fp)
 18024f4:	11000104 	addi	r4,r2,4
 18024f8:	e0bffe17 	ldw	r2,-8(fp)
 18024fc:	10800817 	ldw	r2,32(r2)
 1802500:	1007883a 	mov	r3,r2
 1802504:	2005883a 	mov	r2,r4
 1802508:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 180250c:	e0bffd17 	ldw	r2,-12(fp)
 1802510:	10800104 	addi	r2,r2,4
 1802514:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 1802518:	e0bffc17 	ldw	r2,-16(fp)
 180251c:	1080800c 	andi	r2,r2,512
 1802520:	1005003a 	cmpeq	r2,r2,zero
 1802524:	103fbb1e 	bne	r2,zero,1802414 <altera_avalon_jtag_uart_irq+0x28>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 1802528:	e0bffc17 	ldw	r2,-16(fp)
 180252c:	10bfffec 	andhi	r2,r2,65535
 1802530:	1004d43a 	srli	r2,r2,16
 1802534:	e0bff915 	stw	r2,-28(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 1802538:	00001506 	br	1802590 <altera_avalon_jtag_uart_irq+0x1a4>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 180253c:	e13ffd17 	ldw	r4,-12(fp)
 1802540:	e0bffe17 	ldw	r2,-8(fp)
 1802544:	10c00d17 	ldw	r3,52(r2)
 1802548:	e0bffe17 	ldw	r2,-8(fp)
 180254c:	1885883a 	add	r2,r3,r2
 1802550:	10820e04 	addi	r2,r2,2104
 1802554:	10800003 	ldbu	r2,0(r2)
 1802558:	10c03fcc 	andi	r3,r2,255
 180255c:	18c0201c 	xori	r3,r3,128
 1802560:	18ffe004 	addi	r3,r3,-128
 1802564:	2005883a 	mov	r2,r4
 1802568:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 180256c:	e0bffe17 	ldw	r2,-8(fp)
 1802570:	10800d17 	ldw	r2,52(r2)
 1802574:	10800044 	addi	r2,r2,1
 1802578:	10c1ffcc 	andi	r3,r2,2047
 180257c:	e0bffe17 	ldw	r2,-8(fp)
 1802580:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 1802584:	e0bff917 	ldw	r2,-28(fp)
 1802588:	10bfffc4 	addi	r2,r2,-1
 180258c:	e0bff915 	stw	r2,-28(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 1802590:	e0bff917 	ldw	r2,-28(fp)
 1802594:	1005003a 	cmpeq	r2,r2,zero
 1802598:	1000051e 	bne	r2,zero,18025b0 <altera_avalon_jtag_uart_irq+0x1c4>
 180259c:	e0bffe17 	ldw	r2,-8(fp)
 18025a0:	10c00d17 	ldw	r3,52(r2)
 18025a4:	e0bffe17 	ldw	r2,-8(fp)
 18025a8:	10800c17 	ldw	r2,48(r2)
 18025ac:	18bfe31e 	bne	r3,r2,180253c <altera_avalon_jtag_uart_irq+0x150>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 18025b0:	e0bff917 	ldw	r2,-28(fp)
 18025b4:	1005003a 	cmpeq	r2,r2,zero
 18025b8:	103f961e 	bne	r2,zero,1802414 <altera_avalon_jtag_uart_irq+0x28>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 18025bc:	e0bffe17 	ldw	r2,-8(fp)
 18025c0:	10c00817 	ldw	r3,32(r2)
 18025c4:	00bfff44 	movi	r2,-3
 18025c8:	1886703a 	and	r3,r3,r2
 18025cc:	e0bffe17 	ldw	r2,-8(fp)
 18025d0:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 18025d4:	e0bffe17 	ldw	r2,-8(fp)
 18025d8:	10800017 	ldw	r2,0(r2)
 18025dc:	11000104 	addi	r4,r2,4
 18025e0:	e0bffe17 	ldw	r2,-8(fp)
 18025e4:	10800817 	ldw	r2,32(r2)
 18025e8:	1007883a 	mov	r3,r2
 18025ec:	2005883a 	mov	r2,r4
 18025f0:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 18025f4:	e0bffd17 	ldw	r2,-12(fp)
 18025f8:	10800104 	addi	r2,r2,4
 18025fc:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 1802600:	003f8406 	br	1802414 <altera_avalon_jtag_uart_irq+0x28>
}
 1802604:	e037883a 	mov	sp,fp
 1802608:	df000017 	ldw	fp,0(sp)
 180260c:	dec00104 	addi	sp,sp,4
 1802610:	f800283a 	ret

01802614 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 1802614:	defffc04 	addi	sp,sp,-16
 1802618:	df000315 	stw	fp,12(sp)
 180261c:	df000304 	addi	fp,sp,12
 1802620:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 1802624:	e0bfff17 	ldw	r2,-4(fp)
 1802628:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 180262c:	e0bffe17 	ldw	r2,-8(fp)
 1802630:	10800017 	ldw	r2,0(r2)
 1802634:	10800104 	addi	r2,r2,4
 1802638:	10800037 	ldwio	r2,0(r2)
 180263c:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 1802640:	e0bffd17 	ldw	r2,-12(fp)
 1802644:	1081000c 	andi	r2,r2,1024
 1802648:	1005003a 	cmpeq	r2,r2,zero
 180264c:	10000c1e 	bne	r2,zero,1802680 <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 1802650:	e0bffe17 	ldw	r2,-8(fp)
 1802654:	10800017 	ldw	r2,0(r2)
 1802658:	11000104 	addi	r4,r2,4
 180265c:	e0bffe17 	ldw	r2,-8(fp)
 1802660:	10800817 	ldw	r2,32(r2)
 1802664:	10810014 	ori	r2,r2,1024
 1802668:	1007883a 	mov	r3,r2
 180266c:	2005883a 	mov	r2,r4
 1802670:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
 1802674:	e0bffe17 	ldw	r2,-8(fp)
 1802678:	10000915 	stw	zero,36(r2)
 180267c:	00000a06 	br	18026a8 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 1802680:	e0bffe17 	ldw	r2,-8(fp)
 1802684:	10c00917 	ldw	r3,36(r2)
 1802688:	00a00034 	movhi	r2,32768
 180268c:	10bfff04 	addi	r2,r2,-4
 1802690:	10c00536 	bltu	r2,r3,18026a8 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
 1802694:	e0bffe17 	ldw	r2,-8(fp)
 1802698:	10800917 	ldw	r2,36(r2)
 180269c:	10c00044 	addi	r3,r2,1
 18026a0:	e0bffe17 	ldw	r2,-8(fp)
 18026a4:	10c00915 	stw	r3,36(r2)
 18026a8:	00806074 	movhi	r2,385
 18026ac:	10a11c04 	addi	r2,r2,-31632
 18026b0:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 18026b4:	e037883a 	mov	sp,fp
 18026b8:	df000017 	ldw	fp,0(sp)
 18026bc:	dec00104 	addi	sp,sp,4
 18026c0:	f800283a 	ret

018026c4 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 18026c4:	defffc04 	addi	sp,sp,-16
 18026c8:	df000315 	stw	fp,12(sp)
 18026cc:	df000304 	addi	fp,sp,12
 18026d0:	e13ffd15 	stw	r4,-12(fp)
 18026d4:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 18026d8:	00000706 	br	18026f8 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 18026dc:	e0bffe17 	ldw	r2,-8(fp)
 18026e0:	1090000c 	andi	r2,r2,16384
 18026e4:	1005003a 	cmpeq	r2,r2,zero
 18026e8:	1000031e 	bne	r2,zero,18026f8 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
 18026ec:	00bffd44 	movi	r2,-11
 18026f0:	e0bfff15 	stw	r2,-4(fp)
 18026f4:	00000b06 	br	1802724 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 18026f8:	e0bffd17 	ldw	r2,-12(fp)
 18026fc:	10c00d17 	ldw	r3,52(r2)
 1802700:	e0bffd17 	ldw	r2,-12(fp)
 1802704:	10800c17 	ldw	r2,48(r2)
 1802708:	18800526 	beq	r3,r2,1802720 <altera_avalon_jtag_uart_close+0x5c>
 180270c:	e0bffd17 	ldw	r2,-12(fp)
 1802710:	10c00917 	ldw	r3,36(r2)
 1802714:	e0bffd17 	ldw	r2,-12(fp)
 1802718:	10800117 	ldw	r2,4(r2)
 180271c:	18bfef36 	bltu	r3,r2,18026dc <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 1802720:	e03fff15 	stw	zero,-4(fp)
 1802724:	e0bfff17 	ldw	r2,-4(fp)
}
 1802728:	e037883a 	mov	sp,fp
 180272c:	df000017 	ldw	fp,0(sp)
 1802730:	dec00104 	addi	sp,sp,4
 1802734:	f800283a 	ret

01802738 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 1802738:	defff804 	addi	sp,sp,-32
 180273c:	df000715 	stw	fp,28(sp)
 1802740:	df000704 	addi	fp,sp,28
 1802744:	e13ffb15 	stw	r4,-20(fp)
 1802748:	e17ffc15 	stw	r5,-16(fp)
 180274c:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
 1802750:	00bff9c4 	movi	r2,-25
 1802754:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
 1802758:	e0bffc17 	ldw	r2,-16(fp)
 180275c:	e0bfff15 	stw	r2,-4(fp)
 1802760:	e0ffff17 	ldw	r3,-4(fp)
 1802764:	189a8060 	cmpeqi	r2,r3,27137
 1802768:	1000041e 	bne	r2,zero,180277c <altera_avalon_jtag_uart_ioctl+0x44>
 180276c:	e0ffff17 	ldw	r3,-4(fp)
 1802770:	189a80a0 	cmpeqi	r2,r3,27138
 1802774:	10001b1e 	bne	r2,zero,18027e4 <altera_avalon_jtag_uart_ioctl+0xac>
 1802778:	00002706 	br	1802818 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 180277c:	e0bffb17 	ldw	r2,-20(fp)
 1802780:	10c00117 	ldw	r3,4(r2)
 1802784:	00a00034 	movhi	r2,32768
 1802788:	10bfffc4 	addi	r2,r2,-1
 180278c:	18802226 	beq	r3,r2,1802818 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
 1802790:	e0bffd17 	ldw	r2,-12(fp)
 1802794:	10800017 	ldw	r2,0(r2)
 1802798:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 180279c:	e0bff917 	ldw	r2,-28(fp)
 18027a0:	10800090 	cmplti	r2,r2,2
 18027a4:	1000071e 	bne	r2,zero,18027c4 <altera_avalon_jtag_uart_ioctl+0x8c>
 18027a8:	e0fff917 	ldw	r3,-28(fp)
 18027ac:	00a00034 	movhi	r2,32768
 18027b0:	10bfffc4 	addi	r2,r2,-1
 18027b4:	18800326 	beq	r3,r2,18027c4 <altera_avalon_jtag_uart_ioctl+0x8c>
 18027b8:	e0bff917 	ldw	r2,-28(fp)
 18027bc:	e0bffe15 	stw	r2,-8(fp)
 18027c0:	00000306 	br	18027d0 <altera_avalon_jtag_uart_ioctl+0x98>
 18027c4:	00e00034 	movhi	r3,32768
 18027c8:	18ffff84 	addi	r3,r3,-2
 18027cc:	e0fffe15 	stw	r3,-8(fp)
 18027d0:	e0bffb17 	ldw	r2,-20(fp)
 18027d4:	e0fffe17 	ldw	r3,-8(fp)
 18027d8:	10c00115 	stw	r3,4(r2)
      rc = 0;
 18027dc:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
 18027e0:	00000d06 	br	1802818 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 18027e4:	e0bffb17 	ldw	r2,-20(fp)
 18027e8:	10c00117 	ldw	r3,4(r2)
 18027ec:	00a00034 	movhi	r2,32768
 18027f0:	10bfffc4 	addi	r2,r2,-1
 18027f4:	18800826 	beq	r3,r2,1802818 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 18027f8:	e13ffd17 	ldw	r4,-12(fp)
 18027fc:	e0bffb17 	ldw	r2,-20(fp)
 1802800:	10c00917 	ldw	r3,36(r2)
 1802804:	e0bffb17 	ldw	r2,-20(fp)
 1802808:	10800117 	ldw	r2,4(r2)
 180280c:	1885803a 	cmpltu	r2,r3,r2
 1802810:	20800015 	stw	r2,0(r4)
      rc = 0;
 1802814:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
 1802818:	e0bffa17 	ldw	r2,-24(fp)
}
 180281c:	e037883a 	mov	sp,fp
 1802820:	df000017 	ldw	fp,0(sp)
 1802824:	dec00104 	addi	sp,sp,4
 1802828:	f800283a 	ret

0180282c <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 180282c:	defff204 	addi	sp,sp,-56
 1802830:	dfc00d15 	stw	ra,52(sp)
 1802834:	df000c15 	stw	fp,48(sp)
 1802838:	df000c04 	addi	fp,sp,48
 180283c:	e13ffb15 	stw	r4,-20(fp)
 1802840:	e17ffc15 	stw	r5,-16(fp)
 1802844:	e1bffd15 	stw	r6,-12(fp)
 1802848:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
 180284c:	e0bffc17 	ldw	r2,-16(fp)
 1802850:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 1802854:	00004806 	br	1802978 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 1802858:	e0bffb17 	ldw	r2,-20(fp)
 180285c:	10800a17 	ldw	r2,40(r2)
 1802860:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 1802864:	e0bffb17 	ldw	r2,-20(fp)
 1802868:	10800b17 	ldw	r2,44(r2)
 180286c:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
 1802870:	e0fff717 	ldw	r3,-36(fp)
 1802874:	e0bff617 	ldw	r2,-40(fp)
 1802878:	18800536 	bltu	r3,r2,1802890 <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 180287c:	e0bff717 	ldw	r2,-36(fp)
 1802880:	e0fff617 	ldw	r3,-40(fp)
 1802884:	10c5c83a 	sub	r2,r2,r3
 1802888:	e0bff815 	stw	r2,-32(fp)
 180288c:	00000406 	br	18028a0 <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 1802890:	00820004 	movi	r2,2048
 1802894:	e0fff617 	ldw	r3,-40(fp)
 1802898:	10c5c83a 	sub	r2,r2,r3
 180289c:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 18028a0:	e0bff817 	ldw	r2,-32(fp)
 18028a4:	1005003a 	cmpeq	r2,r2,zero
 18028a8:	10001f1e 	bne	r2,zero,1802928 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
 18028ac:	e0fffd17 	ldw	r3,-12(fp)
 18028b0:	e0bff817 	ldw	r2,-32(fp)
 18028b4:	1880022e 	bgeu	r3,r2,18028c0 <altera_avalon_jtag_uart_read+0x94>
        n = space;
 18028b8:	e0bffd17 	ldw	r2,-12(fp)
 18028bc:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 18028c0:	e0bffb17 	ldw	r2,-20(fp)
 18028c4:	10c00e04 	addi	r3,r2,56
 18028c8:	e0bff617 	ldw	r2,-40(fp)
 18028cc:	1887883a 	add	r3,r3,r2
 18028d0:	e0bffa17 	ldw	r2,-24(fp)
 18028d4:	1009883a 	mov	r4,r2
 18028d8:	180b883a 	mov	r5,r3
 18028dc:	e1bff817 	ldw	r6,-32(fp)
 18028e0:	180638c0 	call	180638c <memcpy>
      ptr   += n;
 18028e4:	e0fff817 	ldw	r3,-32(fp)
 18028e8:	e0bffa17 	ldw	r2,-24(fp)
 18028ec:	10c5883a 	add	r2,r2,r3
 18028f0:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
 18028f4:	e0fffd17 	ldw	r3,-12(fp)
 18028f8:	e0bff817 	ldw	r2,-32(fp)
 18028fc:	1885c83a 	sub	r2,r3,r2
 1802900:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1802904:	e0fff617 	ldw	r3,-40(fp)
 1802908:	e0bff817 	ldw	r2,-32(fp)
 180290c:	1885883a 	add	r2,r3,r2
 1802910:	10c1ffcc 	andi	r3,r2,2047
 1802914:	e0bffb17 	ldw	r2,-20(fp)
 1802918:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 180291c:	e0bffd17 	ldw	r2,-12(fp)
 1802920:	10800048 	cmpgei	r2,r2,1
 1802924:	103fcc1e 	bne	r2,zero,1802858 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
 1802928:	e0fffa17 	ldw	r3,-24(fp)
 180292c:	e0bffc17 	ldw	r2,-16(fp)
 1802930:	1880141e 	bne	r3,r2,1802984 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 1802934:	e0bffe17 	ldw	r2,-8(fp)
 1802938:	1090000c 	andi	r2,r2,16384
 180293c:	1004c03a 	cmpne	r2,r2,zero
 1802940:	1000101e 	bne	r2,zero,1802984 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 1802944:	e0bffb17 	ldw	r2,-20(fp)
 1802948:	10c00a17 	ldw	r3,40(r2)
 180294c:	e0bff717 	ldw	r2,-36(fp)
 1802950:	1880051e 	bne	r3,r2,1802968 <altera_avalon_jtag_uart_read+0x13c>
 1802954:	e0bffb17 	ldw	r2,-20(fp)
 1802958:	10c00917 	ldw	r3,36(r2)
 180295c:	e0bffb17 	ldw	r2,-20(fp)
 1802960:	10800117 	ldw	r2,4(r2)
 1802964:	18bff736 	bltu	r3,r2,1802944 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 1802968:	e0bffb17 	ldw	r2,-20(fp)
 180296c:	10c00a17 	ldw	r3,40(r2)
 1802970:	e0bff717 	ldw	r2,-36(fp)
 1802974:	18800326 	beq	r3,r2,1802984 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 1802978:	e0bffd17 	ldw	r2,-12(fp)
 180297c:	10800048 	cmpgei	r2,r2,1
 1802980:	103fb51e 	bne	r2,zero,1802858 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 1802984:	e0fffa17 	ldw	r3,-24(fp)
 1802988:	e0bffc17 	ldw	r2,-16(fp)
 180298c:	18801926 	beq	r3,r2,18029f4 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1802990:	0005303a 	rdctl	r2,status
 1802994:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1802998:	e0fff517 	ldw	r3,-44(fp)
 180299c:	00bfff84 	movi	r2,-2
 18029a0:	1884703a 	and	r2,r3,r2
 18029a4:	1001703a 	wrctl	status,r2
  
  return context;
 18029a8:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 18029ac:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 18029b0:	e0bffb17 	ldw	r2,-20(fp)
 18029b4:	10800817 	ldw	r2,32(r2)
 18029b8:	10c00054 	ori	r3,r2,1
 18029bc:	e0bffb17 	ldw	r2,-20(fp)
 18029c0:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 18029c4:	e0bffb17 	ldw	r2,-20(fp)
 18029c8:	10800017 	ldw	r2,0(r2)
 18029cc:	11000104 	addi	r4,r2,4
 18029d0:	e0bffb17 	ldw	r2,-20(fp)
 18029d4:	10800817 	ldw	r2,32(r2)
 18029d8:	1007883a 	mov	r3,r2
 18029dc:	2005883a 	mov	r2,r4
 18029e0:	10c00035 	stwio	r3,0(r2)
 18029e4:	e0bff917 	ldw	r2,-28(fp)
 18029e8:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 18029ec:	e0bff417 	ldw	r2,-48(fp)
 18029f0:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 18029f4:	e0fffa17 	ldw	r3,-24(fp)
 18029f8:	e0bffc17 	ldw	r2,-16(fp)
 18029fc:	18800526 	beq	r3,r2,1802a14 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
 1802a00:	e0fffa17 	ldw	r3,-24(fp)
 1802a04:	e0bffc17 	ldw	r2,-16(fp)
 1802a08:	1887c83a 	sub	r3,r3,r2
 1802a0c:	e0ffff15 	stw	r3,-4(fp)
 1802a10:	00000906 	br	1802a38 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
 1802a14:	e0bffe17 	ldw	r2,-8(fp)
 1802a18:	1090000c 	andi	r2,r2,16384
 1802a1c:	1005003a 	cmpeq	r2,r2,zero
 1802a20:	1000031e 	bne	r2,zero,1802a30 <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 1802a24:	00bffd44 	movi	r2,-11
 1802a28:	e0bfff15 	stw	r2,-4(fp)
 1802a2c:	00000206 	br	1802a38 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
 1802a30:	00bffec4 	movi	r2,-5
 1802a34:	e0bfff15 	stw	r2,-4(fp)
 1802a38:	e0bfff17 	ldw	r2,-4(fp)
}
 1802a3c:	e037883a 	mov	sp,fp
 1802a40:	dfc00117 	ldw	ra,4(sp)
 1802a44:	df000017 	ldw	fp,0(sp)
 1802a48:	dec00204 	addi	sp,sp,8
 1802a4c:	f800283a 	ret

01802a50 <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 1802a50:	defff204 	addi	sp,sp,-56
 1802a54:	dfc00d15 	stw	ra,52(sp)
 1802a58:	df000c15 	stw	fp,48(sp)
 1802a5c:	df000c04 	addi	fp,sp,48
 1802a60:	e13ffb15 	stw	r4,-20(fp)
 1802a64:	e17ffc15 	stw	r5,-16(fp)
 1802a68:	e1bffd15 	stw	r6,-12(fp)
 1802a6c:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 1802a70:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 1802a74:	e0bffc17 	ldw	r2,-16(fp)
 1802a78:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 1802a7c:	00003a06 	br	1802b68 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 1802a80:	e0bffb17 	ldw	r2,-20(fp)
 1802a84:	10800c17 	ldw	r2,48(r2)
 1802a88:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
 1802a8c:	e0bffb17 	ldw	r2,-20(fp)
 1802a90:	10800d17 	ldw	r2,52(r2)
 1802a94:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
 1802a98:	e0fffa17 	ldw	r3,-24(fp)
 1802a9c:	e0bff917 	ldw	r2,-28(fp)
 1802aa0:	1880062e 	bgeu	r3,r2,1802abc <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 1802aa4:	e0fff917 	ldw	r3,-28(fp)
 1802aa8:	e0bffa17 	ldw	r2,-24(fp)
 1802aac:	1885c83a 	sub	r2,r3,r2
 1802ab0:	10bfffc4 	addi	r2,r2,-1
 1802ab4:	e0bff815 	stw	r2,-32(fp)
 1802ab8:	00000c06 	br	1802aec <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
 1802abc:	e0bff917 	ldw	r2,-28(fp)
 1802ac0:	1005003a 	cmpeq	r2,r2,zero
 1802ac4:	1000051e 	bne	r2,zero,1802adc <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 1802ac8:	00820004 	movi	r2,2048
 1802acc:	e0fffa17 	ldw	r3,-24(fp)
 1802ad0:	10c5c83a 	sub	r2,r2,r3
 1802ad4:	e0bff815 	stw	r2,-32(fp)
 1802ad8:	00000406 	br	1802aec <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 1802adc:	0081ffc4 	movi	r2,2047
 1802ae0:	e0fffa17 	ldw	r3,-24(fp)
 1802ae4:	10c5c83a 	sub	r2,r2,r3
 1802ae8:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 1802aec:	e0bff817 	ldw	r2,-32(fp)
 1802af0:	1005003a 	cmpeq	r2,r2,zero
 1802af4:	10001f1e 	bne	r2,zero,1802b74 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
 1802af8:	e0fffd17 	ldw	r3,-12(fp)
 1802afc:	e0bff817 	ldw	r2,-32(fp)
 1802b00:	1880022e 	bgeu	r3,r2,1802b0c <altera_avalon_jtag_uart_write+0xbc>
        n = count;
 1802b04:	e0bffd17 	ldw	r2,-12(fp)
 1802b08:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 1802b0c:	e0bffb17 	ldw	r2,-20(fp)
 1802b10:	10c20e04 	addi	r3,r2,2104
 1802b14:	e0bffa17 	ldw	r2,-24(fp)
 1802b18:	1885883a 	add	r2,r3,r2
 1802b1c:	e0fffc17 	ldw	r3,-16(fp)
 1802b20:	1009883a 	mov	r4,r2
 1802b24:	180b883a 	mov	r5,r3
 1802b28:	e1bff817 	ldw	r6,-32(fp)
 1802b2c:	180638c0 	call	180638c <memcpy>
      ptr   += n;
 1802b30:	e0fff817 	ldw	r3,-32(fp)
 1802b34:	e0bffc17 	ldw	r2,-16(fp)
 1802b38:	10c5883a 	add	r2,r2,r3
 1802b3c:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
 1802b40:	e0fffd17 	ldw	r3,-12(fp)
 1802b44:	e0bff817 	ldw	r2,-32(fp)
 1802b48:	1885c83a 	sub	r2,r3,r2
 1802b4c:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 1802b50:	e0fffa17 	ldw	r3,-24(fp)
 1802b54:	e0bff817 	ldw	r2,-32(fp)
 1802b58:	1885883a 	add	r2,r3,r2
 1802b5c:	10c1ffcc 	andi	r3,r2,2047
 1802b60:	e0bffb17 	ldw	r2,-20(fp)
 1802b64:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 1802b68:	e0bffd17 	ldw	r2,-12(fp)
 1802b6c:	10800048 	cmpgei	r2,r2,1
 1802b70:	103fc31e 	bne	r2,zero,1802a80 <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1802b74:	0005303a 	rdctl	r2,status
 1802b78:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1802b7c:	e0fff517 	ldw	r3,-44(fp)
 1802b80:	00bfff84 	movi	r2,-2
 1802b84:	1884703a 	and	r2,r3,r2
 1802b88:	1001703a 	wrctl	status,r2
  
  return context;
 1802b8c:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 1802b90:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 1802b94:	e0bffb17 	ldw	r2,-20(fp)
 1802b98:	10800817 	ldw	r2,32(r2)
 1802b9c:	10c00094 	ori	r3,r2,2
 1802ba0:	e0bffb17 	ldw	r2,-20(fp)
 1802ba4:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 1802ba8:	e0bffb17 	ldw	r2,-20(fp)
 1802bac:	10800017 	ldw	r2,0(r2)
 1802bb0:	11000104 	addi	r4,r2,4
 1802bb4:	e0bffb17 	ldw	r2,-20(fp)
 1802bb8:	10800817 	ldw	r2,32(r2)
 1802bbc:	1007883a 	mov	r3,r2
 1802bc0:	2005883a 	mov	r2,r4
 1802bc4:	10c00035 	stwio	r3,0(r2)
 1802bc8:	e0bff717 	ldw	r2,-36(fp)
 1802bcc:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1802bd0:	e0bff417 	ldw	r2,-48(fp)
 1802bd4:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 1802bd8:	e0bffd17 	ldw	r2,-12(fp)
 1802bdc:	10800050 	cmplti	r2,r2,1
 1802be0:	1000111e 	bne	r2,zero,1802c28 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
 1802be4:	e0bffe17 	ldw	r2,-8(fp)
 1802be8:	1090000c 	andi	r2,r2,16384
 1802bec:	1004c03a 	cmpne	r2,r2,zero
 1802bf0:	1000101e 	bne	r2,zero,1802c34 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 1802bf4:	e0bffb17 	ldw	r2,-20(fp)
 1802bf8:	10c00d17 	ldw	r3,52(r2)
 1802bfc:	e0bff917 	ldw	r2,-28(fp)
 1802c00:	1880051e 	bne	r3,r2,1802c18 <altera_avalon_jtag_uart_write+0x1c8>
 1802c04:	e0bffb17 	ldw	r2,-20(fp)
 1802c08:	10c00917 	ldw	r3,36(r2)
 1802c0c:	e0bffb17 	ldw	r2,-20(fp)
 1802c10:	10800117 	ldw	r2,4(r2)
 1802c14:	18bff736 	bltu	r3,r2,1802bf4 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
 1802c18:	e0bffb17 	ldw	r2,-20(fp)
 1802c1c:	10c00d17 	ldw	r3,52(r2)
 1802c20:	e0bff917 	ldw	r2,-28(fp)
 1802c24:	18800326 	beq	r3,r2,1802c34 <altera_avalon_jtag_uart_write+0x1e4>
        break;
    }
  }
  while (count > 0);
 1802c28:	e0bffd17 	ldw	r2,-12(fp)
 1802c2c:	10800048 	cmpgei	r2,r2,1
 1802c30:	103fcd1e 	bne	r2,zero,1802b68 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 1802c34:	e0fffc17 	ldw	r3,-16(fp)
 1802c38:	e0bff617 	ldw	r2,-40(fp)
 1802c3c:	18800526 	beq	r3,r2,1802c54 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
 1802c40:	e0fffc17 	ldw	r3,-16(fp)
 1802c44:	e0bff617 	ldw	r2,-40(fp)
 1802c48:	1887c83a 	sub	r3,r3,r2
 1802c4c:	e0ffff15 	stw	r3,-4(fp)
 1802c50:	00000906 	br	1802c78 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
 1802c54:	e0bffe17 	ldw	r2,-8(fp)
 1802c58:	1090000c 	andi	r2,r2,16384
 1802c5c:	1005003a 	cmpeq	r2,r2,zero
 1802c60:	1000031e 	bne	r2,zero,1802c70 <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
 1802c64:	00bffd44 	movi	r2,-11
 1802c68:	e0bfff15 	stw	r2,-4(fp)
 1802c6c:	00000206 	br	1802c78 <altera_avalon_jtag_uart_write+0x228>
  else
    return -EIO; /* Host not connected */
 1802c70:	00bffec4 	movi	r2,-5
 1802c74:	e0bfff15 	stw	r2,-4(fp)
 1802c78:	e0bfff17 	ldw	r2,-4(fp)
}
 1802c7c:	e037883a 	mov	sp,fp
 1802c80:	dfc00117 	ldw	ra,4(sp)
 1802c84:	df000017 	ldw	fp,0(sp)
 1802c88:	dec00204 	addi	sp,sp,8
 1802c8c:	f800283a 	ret

01802c90 <lcd_write_command>:

/* --------------------------------------------------------------------- */

static void lcd_write_command(altera_avalon_lcd_16207_state* sp, 
  unsigned char command)
{
 1802c90:	defffa04 	addi	sp,sp,-24
 1802c94:	dfc00515 	stw	ra,20(sp)
 1802c98:	df000415 	stw	fp,16(sp)
 1802c9c:	df000404 	addi	fp,sp,16
 1802ca0:	e13ffe15 	stw	r4,-8(fp)
 1802ca4:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
 1802ca8:	e0bffe17 	ldw	r2,-8(fp)
 1802cac:	10800017 	ldw	r2,0(r2)
 1802cb0:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
 1802cb4:	008003f4 	movhi	r2,15
 1802cb8:	10909004 	addi	r2,r2,16960
 1802cbc:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
 1802cc0:	e0bffe17 	ldw	r2,-8(fp)
 1802cc4:	10800803 	ldbu	r2,32(r2)
 1802cc8:	10803fcc 	andi	r2,r2,255
 1802ccc:	1080201c 	xori	r2,r2,128
 1802cd0:	10bfe004 	addi	r2,r2,-128
 1802cd4:	1004c03a 	cmpne	r2,r2,zero
 1802cd8:	1000161e 	bne	r2,zero,1802d34 <lcd_write_command+0xa4>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
 1802cdc:	00000a06 	br	1802d08 <lcd_write_command+0x78>
    if (--i == 0)
 1802ce0:	e0bffc17 	ldw	r2,-16(fp)
 1802ce4:	10bfffc4 	addi	r2,r2,-1
 1802ce8:	e0bffc15 	stw	r2,-16(fp)
 1802cec:	e0bffc17 	ldw	r2,-16(fp)
 1802cf0:	1004c03a 	cmpne	r2,r2,zero
 1802cf4:	1000041e 	bne	r2,zero,1802d08 <lcd_write_command+0x78>
    {
      sp->broken = 1;
 1802cf8:	e0fffe17 	ldw	r3,-8(fp)
 1802cfc:	00800044 	movi	r2,1
 1802d00:	18800805 	stb	r2,32(r3)
      return;
 1802d04:	00000b06 	br	1802d34 <lcd_write_command+0xa4>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
 1802d08:	e0bffd17 	ldw	r2,-12(fp)
 1802d0c:	10800104 	addi	r2,r2,4
 1802d10:	10800037 	ldwio	r2,0(r2)
 1802d14:	1080200c 	andi	r2,r2,128
 1802d18:	1004c03a 	cmpne	r2,r2,zero
 1802d1c:	103ff01e 	bne	r2,zero,1802ce0 <lcd_write_command+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
 1802d20:	01001904 	movi	r4,100
 1802d24:	18055480 	call	1805548 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, command);
 1802d28:	e0bffd17 	ldw	r2,-12(fp)
 1802d2c:	e0ffff03 	ldbu	r3,-4(fp)
 1802d30:	10c00035 	stwio	r3,0(r2)
}
 1802d34:	e037883a 	mov	sp,fp
 1802d38:	dfc00117 	ldw	ra,4(sp)
 1802d3c:	df000017 	ldw	fp,0(sp)
 1802d40:	dec00204 	addi	sp,sp,8
 1802d44:	f800283a 	ret

01802d48 <lcd_write_data>:

/* --------------------------------------------------------------------- */

static void lcd_write_data(altera_avalon_lcd_16207_state* sp, 
  unsigned char data)
{
 1802d48:	defffa04 	addi	sp,sp,-24
 1802d4c:	dfc00515 	stw	ra,20(sp)
 1802d50:	df000415 	stw	fp,16(sp)
 1802d54:	df000404 	addi	fp,sp,16
 1802d58:	e13ffe15 	stw	r4,-8(fp)
 1802d5c:	e17fff05 	stb	r5,-4(fp)
  unsigned int base = sp->base;
 1802d60:	e0bffe17 	ldw	r2,-8(fp)
 1802d64:	10800017 	ldw	r2,0(r2)
 1802d68:	e0bffd15 	stw	r2,-12(fp)
  /* We impose a timeout on the driver in case the LCD panel isn't connected.
   * The first time we call this function the timeout is approx 25ms 
   * (assuming 5 cycles per loop and a 200MHz clock).  Obviously systems
   * with slower clocks, or debug builds, or slower memory will take longer.
   */
  int i = 1000000;
 1802d6c:	008003f4 	movhi	r2,15
 1802d70:	10909004 	addi	r2,r2,16960
 1802d74:	e0bffc15 	stw	r2,-16(fp)

  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
 1802d78:	e0bffe17 	ldw	r2,-8(fp)
 1802d7c:	10800803 	ldbu	r2,32(r2)
 1802d80:	10803fcc 	andi	r2,r2,255
 1802d84:	1080201c 	xori	r2,r2,128
 1802d88:	10bfe004 	addi	r2,r2,-128
 1802d8c:	1004c03a 	cmpne	r2,r2,zero
 1802d90:	10001d1e 	bne	r2,zero,1802e08 <lcd_write_data+0xc0>
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
 1802d94:	00000a06 	br	1802dc0 <lcd_write_data+0x78>
    if (--i == 0)
 1802d98:	e0bffc17 	ldw	r2,-16(fp)
 1802d9c:	10bfffc4 	addi	r2,r2,-1
 1802da0:	e0bffc15 	stw	r2,-16(fp)
 1802da4:	e0bffc17 	ldw	r2,-16(fp)
 1802da8:	1004c03a 	cmpne	r2,r2,zero
 1802dac:	1000041e 	bne	r2,zero,1802dc0 <lcd_write_data+0x78>
    {
      sp->broken = 1;
 1802db0:	e0fffe17 	ldw	r3,-8(fp)
 1802db4:	00800044 	movi	r2,1
 1802db8:	18800805 	stb	r2,32(r3)
      return;
 1802dbc:	00001206 	br	1802e08 <lcd_write_data+0xc0>
  /* Don't bother if the LCD panel didn't work before */
  if (sp->broken)
    return;

  /* Wait until LCD isn't busy. */
  while (IORD_ALTERA_AVALON_LCD_16207_STATUS(base) & ALTERA_AVALON_LCD_16207_STATUS_BUSY_MSK)
 1802dc0:	e0bffd17 	ldw	r2,-12(fp)
 1802dc4:	10800104 	addi	r2,r2,4
 1802dc8:	10800037 	ldwio	r2,0(r2)
 1802dcc:	1080200c 	andi	r2,r2,128
 1802dd0:	1004c03a 	cmpne	r2,r2,zero
 1802dd4:	103ff01e 	bne	r2,zero,1802d98 <lcd_write_data+0x50>
    }

  /* Despite what it says in the datasheet, the LCD isn't ready to accept
   * a write immediately after it returns BUSY=0.  Wait for 100us more.
   */
  usleep(100);
 1802dd8:	01001904 	movi	r4,100
 1802ddc:	18055480 	call	1805548 <usleep>

  IOWR_ALTERA_AVALON_LCD_16207_DATA(base, data);
 1802de0:	e0bffd17 	ldw	r2,-12(fp)
 1802de4:	10800204 	addi	r2,r2,8
 1802de8:	e0ffff03 	ldbu	r3,-4(fp)
 1802dec:	10c00035 	stwio	r3,0(r2)

  sp->address++;
 1802df0:	e0bffe17 	ldw	r2,-8(fp)
 1802df4:	108008c3 	ldbu	r2,35(r2)
 1802df8:	10800044 	addi	r2,r2,1
 1802dfc:	1007883a 	mov	r3,r2
 1802e00:	e0bffe17 	ldw	r2,-8(fp)
 1802e04:	10c008c5 	stb	r3,35(r2)
}
 1802e08:	e037883a 	mov	sp,fp
 1802e0c:	dfc00117 	ldw	ra,4(sp)
 1802e10:	df000017 	ldw	fp,0(sp)
 1802e14:	dec00204 	addi	sp,sp,8
 1802e18:	f800283a 	ret

01802e1c <lcd_clear_screen>:

/* --------------------------------------------------------------------- */

static void lcd_clear_screen(altera_avalon_lcd_16207_state* sp)
{
 1802e1c:	defffc04 	addi	sp,sp,-16
 1802e20:	dfc00315 	stw	ra,12(sp)
 1802e24:	df000215 	stw	fp,8(sp)
 1802e28:	df000204 	addi	fp,sp,8
 1802e2c:	e13fff15 	stw	r4,-4(fp)
  int y;

  lcd_write_command(sp, LCD_CMD_CLEAR);
 1802e30:	e13fff17 	ldw	r4,-4(fp)
 1802e34:	01400044 	movi	r5,1
 1802e38:	1802c900 	call	1802c90 <lcd_write_command>

  sp->x = 0;
 1802e3c:	e0bfff17 	ldw	r2,-4(fp)
 1802e40:	10000845 	stb	zero,33(r2)
  sp->y = 0;
 1802e44:	e0bfff17 	ldw	r2,-4(fp)
 1802e48:	10000885 	stb	zero,34(r2)
  sp->address = 0;
 1802e4c:	e0bfff17 	ldw	r2,-4(fp)
 1802e50:	100008c5 	stb	zero,35(r2)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1802e54:	e03ffe15 	stw	zero,-8(fp)
 1802e58:	00001906 	br	1802ec0 <lcd_clear_screen+0xa4>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
 1802e5c:	e0bffe17 	ldw	r2,-8(fp)
 1802e60:	108018e4 	muli	r2,r2,99
 1802e64:	10c01004 	addi	r3,r2,64
 1802e68:	e0bfff17 	ldw	r2,-4(fp)
 1802e6c:	1889883a 	add	r4,r3,r2
 1802e70:	01400804 	movi	r5,32
 1802e74:	01801444 	movi	r6,81
 1802e78:	180642c0 	call	180642c <memset>
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
 1802e7c:	e0bffe17 	ldw	r2,-8(fp)
 1802e80:	108018e4 	muli	r2,r2,99
 1802e84:	10c00c04 	addi	r3,r2,48
 1802e88:	e0bfff17 	ldw	r2,-4(fp)
 1802e8c:	1889883a 	add	r4,r3,r2
 1802e90:	01400804 	movi	r5,32
 1802e94:	01800404 	movi	r6,16
 1802e98:	180642c0 	call	180642c <memset>
    sp->line[y].width = 0;
 1802e9c:	e0bffe17 	ldw	r2,-8(fp)
 1802ea0:	e0ffff17 	ldw	r3,-4(fp)
 1802ea4:	108018e4 	muli	r2,r2,99
 1802ea8:	10c5883a 	add	r2,r2,r3
 1802eac:	10802404 	addi	r2,r2,144
 1802eb0:	10000045 	stb	zero,1(r2)

  sp->x = 0;
  sp->y = 0;
  sp->address = 0;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1802eb4:	e0bffe17 	ldw	r2,-8(fp)
 1802eb8:	10800044 	addi	r2,r2,1
 1802ebc:	e0bffe15 	stw	r2,-8(fp)
 1802ec0:	e0bffe17 	ldw	r2,-8(fp)
 1802ec4:	10800090 	cmplti	r2,r2,2
 1802ec8:	103fe41e 	bne	r2,zero,1802e5c <lcd_clear_screen+0x40>
  {
    memset(sp->line[y].data, ' ', sizeof(sp->line[0].data));
    memset(sp->line[y].visible, ' ', sizeof(sp->line[0].visible));
    sp->line[y].width = 0;
  }
}
 1802ecc:	e037883a 	mov	sp,fp
 1802ed0:	dfc00117 	ldw	ra,4(sp)
 1802ed4:	df000017 	ldw	fp,0(sp)
 1802ed8:	dec00204 	addi	sp,sp,8
 1802edc:	f800283a 	ret

01802ee0 <lcd_repaint_screen>:

/* --------------------------------------------------------------------- */

static void lcd_repaint_screen(altera_avalon_lcd_16207_state* sp)
{
 1802ee0:	defff704 	addi	sp,sp,-36
 1802ee4:	dfc00815 	stw	ra,32(sp)
 1802ee8:	df000715 	stw	fp,28(sp)
 1802eec:	df000704 	addi	fp,sp,28
 1802ef0:	e13fff15 	stw	r4,-4(fp)
  /* scrollpos controls how much the lines have scrolled round.  The speed
   * each line scrolls at is controlled by its speed variable - while
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;
 1802ef4:	e0bfff17 	ldw	r2,-4(fp)
 1802ef8:	10800943 	ldbu	r2,37(r2)
 1802efc:	10803fcc 	andi	r2,r2,255
 1802f00:	1080201c 	xori	r2,r2,128
 1802f04:	10bfe004 	addi	r2,r2,-128
 1802f08:	e0bffc15 	stw	r2,-16(fp)

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1802f0c:	e03ffe15 	stw	zero,-8(fp)
 1802f10:	00006606 	br	18030ac <lcd_repaint_screen+0x1cc>
  {
    int width  = sp->line[y].width;
 1802f14:	e0bffe17 	ldw	r2,-8(fp)
 1802f18:	e0ffff17 	ldw	r3,-4(fp)
 1802f1c:	108018e4 	muli	r2,r2,99
 1802f20:	10c5883a 	add	r2,r2,r3
 1802f24:	10802404 	addi	r2,r2,144
 1802f28:	10800043 	ldbu	r2,1(r2)
 1802f2c:	10803fcc 	andi	r2,r2,255
 1802f30:	1080201c 	xori	r2,r2,128
 1802f34:	10bfe004 	addi	r2,r2,-128
 1802f38:	e0bffb15 	stw	r2,-20(fp)
    int offset = (scrollpos * sp->line[y].speed) >> 8;
 1802f3c:	e0bffe17 	ldw	r2,-8(fp)
 1802f40:	e0ffff17 	ldw	r3,-4(fp)
 1802f44:	108018e4 	muli	r2,r2,99
 1802f48:	10c5883a 	add	r2,r2,r3
 1802f4c:	10802404 	addi	r2,r2,144
 1802f50:	10800083 	ldbu	r2,2(r2)
 1802f54:	10c03fcc 	andi	r3,r2,255
 1802f58:	e0bffc17 	ldw	r2,-16(fp)
 1802f5c:	1885383a 	mul	r2,r3,r2
 1802f60:	1005d23a 	srai	r2,r2,8
 1802f64:	e0bffa15 	stw	r2,-24(fp)
    if (offset >= width)
 1802f68:	e0fffa17 	ldw	r3,-24(fp)
 1802f6c:	e0bffb17 	ldw	r2,-20(fp)
 1802f70:	18800116 	blt	r3,r2,1802f78 <lcd_repaint_screen+0x98>
      offset = 0;
 1802f74:	e03ffa15 	stw	zero,-24(fp)

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
 1802f78:	e03ffd15 	stw	zero,-12(fp)
 1802f7c:	00004506 	br	1803094 <lcd_repaint_screen+0x1b4>
    {
      char c = sp->line[y].data[(x + offset) % width];
 1802f80:	e17ffe17 	ldw	r5,-8(fp)
 1802f84:	e0fffd17 	ldw	r3,-12(fp)
 1802f88:	e0bffa17 	ldw	r2,-24(fp)
 1802f8c:	1889883a 	add	r4,r3,r2
 1802f90:	e0bffb17 	ldw	r2,-20(fp)
 1802f94:	2087283a 	div	r3,r4,r2
 1802f98:	e0bffb17 	ldw	r2,-20(fp)
 1802f9c:	1885383a 	mul	r2,r3,r2
 1802fa0:	2089c83a 	sub	r4,r4,r2
 1802fa4:	e0ffff17 	ldw	r3,-4(fp)
 1802fa8:	288018e4 	muli	r2,r5,99
 1802fac:	10c5883a 	add	r2,r2,r3
 1802fb0:	1105883a 	add	r2,r2,r4
 1802fb4:	10801004 	addi	r2,r2,64
 1802fb8:	10800003 	ldbu	r2,0(r2)
 1802fbc:	e0bff945 	stb	r2,-27(fp)

      /* Writing data takes 40us, so don't do it unless required */
      if (sp->line[y].visible[x] != c)
 1802fc0:	e0bffe17 	ldw	r2,-8(fp)
 1802fc4:	e13ffd17 	ldw	r4,-12(fp)
 1802fc8:	e0ffff17 	ldw	r3,-4(fp)
 1802fcc:	108018e4 	muli	r2,r2,99
 1802fd0:	10c5883a 	add	r2,r2,r3
 1802fd4:	1105883a 	add	r2,r2,r4
 1802fd8:	10800c04 	addi	r2,r2,48
 1802fdc:	10800003 	ldbu	r2,0(r2)
 1802fe0:	10c03fcc 	andi	r3,r2,255
 1802fe4:	18c0201c 	xori	r3,r3,128
 1802fe8:	18ffe004 	addi	r3,r3,-128
 1802fec:	e0bff947 	ldb	r2,-27(fp)
 1802ff0:	18802526 	beq	r3,r2,1803088 <lcd_repaint_screen+0x1a8>
      {
        unsigned char address = x + colstart[y];
 1802ff4:	e0fffe17 	ldw	r3,-8(fp)
 1802ff8:	d0a00004 	addi	r2,gp,-32768
 1802ffc:	1885883a 	add	r2,r3,r2
 1803000:	10800003 	ldbu	r2,0(r2)
 1803004:	1007883a 	mov	r3,r2
 1803008:	e0bffd17 	ldw	r2,-12(fp)
 180300c:	1885883a 	add	r2,r3,r2
 1803010:	e0bff905 	stb	r2,-28(fp)

        if (address != sp->address)
 1803014:	e0fff903 	ldbu	r3,-28(fp)
 1803018:	e0bfff17 	ldw	r2,-4(fp)
 180301c:	108008c3 	ldbu	r2,35(r2)
 1803020:	10803fcc 	andi	r2,r2,255
 1803024:	1080201c 	xori	r2,r2,128
 1803028:	10bfe004 	addi	r2,r2,-128
 180302c:	18800926 	beq	r3,r2,1803054 <lcd_repaint_screen+0x174>
        {
          lcd_write_command(sp, LCD_CMD_WRITE_DATA | address);
 1803030:	e0fff903 	ldbu	r3,-28(fp)
 1803034:	00bfe004 	movi	r2,-128
 1803038:	1884b03a 	or	r2,r3,r2
 180303c:	11403fcc 	andi	r5,r2,255
 1803040:	e13fff17 	ldw	r4,-4(fp)
 1803044:	1802c900 	call	1802c90 <lcd_write_command>
          sp->address = address;
 1803048:	e0fff903 	ldbu	r3,-28(fp)
 180304c:	e0bfff17 	ldw	r2,-4(fp)
 1803050:	10c008c5 	stb	r3,35(r2)
        }

        lcd_write_data(sp, c);
 1803054:	e0bff943 	ldbu	r2,-27(fp)
 1803058:	11403fcc 	andi	r5,r2,255
 180305c:	e13fff17 	ldw	r4,-4(fp)
 1803060:	1802d480 	call	1802d48 <lcd_write_data>
        sp->line[y].visible[x] = c;
 1803064:	e0bffe17 	ldw	r2,-8(fp)
 1803068:	e13ffd17 	ldw	r4,-12(fp)
 180306c:	e0ffff17 	ldw	r3,-4(fp)
 1803070:	108018e4 	muli	r2,r2,99
 1803074:	10c5883a 	add	r2,r2,r3
 1803078:	1105883a 	add	r2,r2,r4
 180307c:	10c00c04 	addi	r3,r2,48
 1803080:	e0bff943 	ldbu	r2,-27(fp)
 1803084:	18800005 	stb	r2,0(r3)
    int width  = sp->line[y].width;
    int offset = (scrollpos * sp->line[y].speed) >> 8;
    if (offset >= width)
      offset = 0;

    for (x = 0 ; x < ALT_LCD_WIDTH ; x++)
 1803088:	e0bffd17 	ldw	r2,-12(fp)
 180308c:	10800044 	addi	r2,r2,1
 1803090:	e0bffd15 	stw	r2,-12(fp)
 1803094:	e0bffd17 	ldw	r2,-12(fp)
 1803098:	10800410 	cmplti	r2,r2,16
 180309c:	103fb81e 	bne	r2,zero,1802f80 <lcd_repaint_screen+0xa0>
   * scrolline lines will wrap at the position set by width
   */

  int scrollpos = sp->scrollpos;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 18030a0:	e0bffe17 	ldw	r2,-8(fp)
 18030a4:	10800044 	addi	r2,r2,1
 18030a8:	e0bffe15 	stw	r2,-8(fp)
 18030ac:	e0bffe17 	ldw	r2,-8(fp)
 18030b0:	10800090 	cmplti	r2,r2,2
 18030b4:	103f971e 	bne	r2,zero,1802f14 <lcd_repaint_screen+0x34>
        lcd_write_data(sp, c);
        sp->line[y].visible[x] = c;
      }
    }
  }
}
 18030b8:	e037883a 	mov	sp,fp
 18030bc:	dfc00117 	ldw	ra,4(sp)
 18030c0:	df000017 	ldw	fp,0(sp)
 18030c4:	dec00204 	addi	sp,sp,8
 18030c8:	f800283a 	ret

018030cc <lcd_scroll_up>:

/* --------------------------------------------------------------------- */

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
 18030cc:	defffc04 	addi	sp,sp,-16
 18030d0:	dfc00315 	stw	ra,12(sp)
 18030d4:	df000215 	stw	fp,8(sp)
 18030d8:	df000204 	addi	fp,sp,8
 18030dc:	e13fff15 	stw	r4,-4(fp)
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 18030e0:	e03ffe15 	stw	zero,-8(fp)
 18030e4:	00001d06 	br	180315c <lcd_scroll_up+0x90>
  {
    if (y < ALT_LCD_HEIGHT-1)
 18030e8:	e0bffe17 	ldw	r2,-8(fp)
 18030ec:	10800048 	cmpgei	r2,r2,1
 18030f0:	10000f1e 	bne	r2,zero,1803130 <lcd_scroll_up+0x64>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
 18030f4:	e0bffe17 	ldw	r2,-8(fp)
 18030f8:	108018e4 	muli	r2,r2,99
 18030fc:	10c01004 	addi	r3,r2,64
 1803100:	e0bfff17 	ldw	r2,-4(fp)
 1803104:	1889883a 	add	r4,r3,r2
 1803108:	e0bffe17 	ldw	r2,-8(fp)
 180310c:	10800044 	addi	r2,r2,1
 1803110:	108018e4 	muli	r2,r2,99
 1803114:	10c01004 	addi	r3,r2,64
 1803118:	e0bfff17 	ldw	r2,-4(fp)
 180311c:	1885883a 	add	r2,r3,r2
 1803120:	100b883a 	mov	r5,r2
 1803124:	01801404 	movi	r6,80
 1803128:	180638c0 	call	180638c <memcpy>
 180312c:	00000806 	br	1803150 <lcd_scroll_up+0x84>
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
 1803130:	e0bffe17 	ldw	r2,-8(fp)
 1803134:	108018e4 	muli	r2,r2,99
 1803138:	10c01004 	addi	r3,r2,64
 180313c:	e0bfff17 	ldw	r2,-4(fp)
 1803140:	1889883a 	add	r4,r3,r2
 1803144:	01400804 	movi	r5,32
 1803148:	01801404 	movi	r6,80
 180314c:	180642c0 	call	180642c <memset>

static void lcd_scroll_up(altera_avalon_lcd_16207_state* sp)
{
  int y;

  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1803150:	e0bffe17 	ldw	r2,-8(fp)
 1803154:	10800044 	addi	r2,r2,1
 1803158:	e0bffe15 	stw	r2,-8(fp)
 180315c:	e0bffe17 	ldw	r2,-8(fp)
 1803160:	10800090 	cmplti	r2,r2,2
 1803164:	103fe01e 	bne	r2,zero,18030e8 <lcd_scroll_up+0x1c>
      memcpy(sp->line[y].data, sp->line[y+1].data, ALT_LCD_VIRTUAL_WIDTH);
    else
      memset(sp->line[y].data, ' ', ALT_LCD_VIRTUAL_WIDTH);
  }

  sp->y--;
 1803168:	e0bfff17 	ldw	r2,-4(fp)
 180316c:	10800883 	ldbu	r2,34(r2)
 1803170:	10bfffc4 	addi	r2,r2,-1
 1803174:	1007883a 	mov	r3,r2
 1803178:	e0bfff17 	ldw	r2,-4(fp)
 180317c:	10c00885 	stb	r3,34(r2)
}
 1803180:	e037883a 	mov	sp,fp
 1803184:	dfc00117 	ldw	ra,4(sp)
 1803188:	df000017 	ldw	fp,0(sp)
 180318c:	dec00204 	addi	sp,sp,8
 1803190:	f800283a 	ret

01803194 <lcd_handle_escape>:

/* --------------------------------------------------------------------- */

static void lcd_handle_escape(altera_avalon_lcd_16207_state* sp, char c)
{
 1803194:	defff804 	addi	sp,sp,-32
 1803198:	dfc00715 	stw	ra,28(sp)
 180319c:	df000615 	stw	fp,24(sp)
 18031a0:	df000604 	addi	fp,sp,24
 18031a4:	e13ffd15 	stw	r4,-12(fp)
 18031a8:	e17ffe05 	stb	r5,-8(fp)
  int parm1 = 0, parm2 = 0;
 18031ac:	e03ffc15 	stw	zero,-16(fp)
 18031b0:	e03ffb15 	stw	zero,-20(fp)

  if (sp->escape[0] == '[')
 18031b4:	e0bffd17 	ldw	r2,-12(fp)
 18031b8:	10800a03 	ldbu	r2,40(r2)
 18031bc:	10803fcc 	andi	r2,r2,255
 18031c0:	1080201c 	xori	r2,r2,128
 18031c4:	10bfe004 	addi	r2,r2,-128
 18031c8:	108016d8 	cmpnei	r2,r2,91
 18031cc:	1000491e 	bne	r2,zero,18032f4 <lcd_handle_escape+0x160>
  {
    char * ptr = sp->escape+1;
 18031d0:	e0bffd17 	ldw	r2,-12(fp)
 18031d4:	10800a04 	addi	r2,r2,40
 18031d8:	10800044 	addi	r2,r2,1
 18031dc:	e0bffa15 	stw	r2,-24(fp)
    while (isdigit(*ptr))
 18031e0:	00000d06 	br	1803218 <lcd_handle_escape+0x84>
      parm1 = (parm1 * 10) + (*ptr++ - '0');
 18031e4:	e0bffc17 	ldw	r2,-16(fp)
 18031e8:	10c002a4 	muli	r3,r2,10
 18031ec:	e0bffa17 	ldw	r2,-24(fp)
 18031f0:	10800003 	ldbu	r2,0(r2)
 18031f4:	10803fcc 	andi	r2,r2,255
 18031f8:	1080201c 	xori	r2,r2,128
 18031fc:	10bfe004 	addi	r2,r2,-128
 1803200:	1885883a 	add	r2,r3,r2
 1803204:	10bff404 	addi	r2,r2,-48
 1803208:	e0bffc15 	stw	r2,-16(fp)
 180320c:	e0bffa17 	ldw	r2,-24(fp)
 1803210:	10800044 	addi	r2,r2,1
 1803214:	e0bffa15 	stw	r2,-24(fp)
  int parm1 = 0, parm2 = 0;

  if (sp->escape[0] == '[')
  {
    char * ptr = sp->escape+1;
    while (isdigit(*ptr))
 1803218:	e0bffa17 	ldw	r2,-24(fp)
 180321c:	10800003 	ldbu	r2,0(r2)
 1803220:	10803fcc 	andi	r2,r2,255
 1803224:	1080201c 	xori	r2,r2,128
 1803228:	10bfe004 	addi	r2,r2,-128
 180322c:	1007883a 	mov	r3,r2
 1803230:	00806074 	movhi	r2,385
 1803234:	10a11504 	addi	r2,r2,-31660
 1803238:	10800017 	ldw	r2,0(r2)
 180323c:	1885883a 	add	r2,r3,r2
 1803240:	10800003 	ldbu	r2,0(r2)
 1803244:	10803fcc 	andi	r2,r2,255
 1803248:	1080010c 	andi	r2,r2,4
 180324c:	1004c03a 	cmpne	r2,r2,zero
 1803250:	103fe41e 	bne	r2,zero,18031e4 <lcd_handle_escape+0x50>
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
 1803254:	e0bffa17 	ldw	r2,-24(fp)
 1803258:	10800003 	ldbu	r2,0(r2)
 180325c:	10803fcc 	andi	r2,r2,255
 1803260:	1080201c 	xori	r2,r2,128
 1803264:	10bfe004 	addi	r2,r2,-128
 1803268:	10800ed8 	cmpnei	r2,r2,59
 180326c:	1000231e 	bne	r2,zero,18032fc <lcd_handle_escape+0x168>
    {
      ptr++;
 1803270:	e0bffa17 	ldw	r2,-24(fp)
 1803274:	10800044 	addi	r2,r2,1
 1803278:	e0bffa15 	stw	r2,-24(fp)
      while (isdigit(*ptr))
 180327c:	00000d06 	br	18032b4 <lcd_handle_escape+0x120>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
 1803280:	e0bffb17 	ldw	r2,-20(fp)
 1803284:	10c002a4 	muli	r3,r2,10
 1803288:	e0bffa17 	ldw	r2,-24(fp)
 180328c:	10800003 	ldbu	r2,0(r2)
 1803290:	10803fcc 	andi	r2,r2,255
 1803294:	1080201c 	xori	r2,r2,128
 1803298:	10bfe004 	addi	r2,r2,-128
 180329c:	1885883a 	add	r2,r3,r2
 18032a0:	10bff404 	addi	r2,r2,-48
 18032a4:	e0bffb15 	stw	r2,-20(fp)
 18032a8:	e0bffa17 	ldw	r2,-24(fp)
 18032ac:	10800044 	addi	r2,r2,1
 18032b0:	e0bffa15 	stw	r2,-24(fp)
      parm1 = (parm1 * 10) + (*ptr++ - '0');

    if (*ptr == ';')
    {
      ptr++;
      while (isdigit(*ptr))
 18032b4:	e0bffa17 	ldw	r2,-24(fp)
 18032b8:	10800003 	ldbu	r2,0(r2)
 18032bc:	10803fcc 	andi	r2,r2,255
 18032c0:	1080201c 	xori	r2,r2,128
 18032c4:	10bfe004 	addi	r2,r2,-128
 18032c8:	1007883a 	mov	r3,r2
 18032cc:	00806074 	movhi	r2,385
 18032d0:	10a11504 	addi	r2,r2,-31660
 18032d4:	10800017 	ldw	r2,0(r2)
 18032d8:	1885883a 	add	r2,r3,r2
 18032dc:	10800003 	ldbu	r2,0(r2)
 18032e0:	10803fcc 	andi	r2,r2,255
 18032e4:	1080010c 	andi	r2,r2,4
 18032e8:	1004c03a 	cmpne	r2,r2,zero
 18032ec:	103fe41e 	bne	r2,zero,1803280 <lcd_handle_escape+0xec>
 18032f0:	00000206 	br	18032fc <lcd_handle_escape+0x168>
        parm2 = (parm2 * 10) + (*ptr++ - '0');
    }
  }
  else
    parm1 = -1;
 18032f4:	00bfffc4 	movi	r2,-1
 18032f8:	e0bffc15 	stw	r2,-16(fp)

  switch (c)
 18032fc:	e0bffe07 	ldb	r2,-8(fp)
 1803300:	e0bfff15 	stw	r2,-4(fp)
 1803304:	e0ffff17 	ldw	r3,-4(fp)
 1803308:	188012a0 	cmpeqi	r2,r3,74
 180330c:	10002f1e 	bne	r2,zero,18033cc <lcd_handle_escape+0x238>
 1803310:	e0ffff17 	ldw	r3,-4(fp)
 1803314:	188012c8 	cmpgei	r2,r3,75
 1803318:	1000041e 	bne	r2,zero,180332c <lcd_handle_escape+0x198>
 180331c:	e0ffff17 	ldw	r3,-4(fp)
 1803320:	18801220 	cmpeqi	r2,r3,72
 1803324:	1000081e 	bne	r2,zero,1803348 <lcd_handle_escape+0x1b4>
 1803328:	00004906 	br	1803450 <lcd_handle_escape+0x2bc>
 180332c:	e0ffff17 	ldw	r3,-4(fp)
 1803330:	188012e0 	cmpeqi	r2,r3,75
 1803334:	10002b1e 	bne	r2,zero,18033e4 <lcd_handle_escape+0x250>
 1803338:	e0ffff17 	ldw	r3,-4(fp)
 180333c:	188019a0 	cmpeqi	r2,r3,102
 1803340:	1000011e 	bne	r2,zero,1803348 <lcd_handle_escape+0x1b4>
 1803344:	00004206 	br	1803450 <lcd_handle_escape+0x2bc>
  {
  case 'H': /* ESC '[' <y> ';' <x> 'H'  : Move cursor to location */
  case 'f': /* Same as above */
    if (parm2 > 0)
 1803348:	e0bffb17 	ldw	r2,-20(fp)
 180334c:	10800050 	cmplti	r2,r2,1
 1803350:	1000051e 	bne	r2,zero,1803368 <lcd_handle_escape+0x1d4>
      sp->x = parm2 - 1;
 1803354:	e0bffb17 	ldw	r2,-20(fp)
 1803358:	10bfffc4 	addi	r2,r2,-1
 180335c:	1007883a 	mov	r3,r2
 1803360:	e0bffd17 	ldw	r2,-12(fp)
 1803364:	10c00845 	stb	r3,33(r2)
    if (parm1 > 0)
 1803368:	e0bffc17 	ldw	r2,-16(fp)
 180336c:	10800050 	cmplti	r2,r2,1
 1803370:	1000371e 	bne	r2,zero,1803450 <lcd_handle_escape+0x2bc>
    {
      sp->y = parm1 - 1;
 1803374:	e0bffc17 	ldw	r2,-16(fp)
 1803378:	10bfffc4 	addi	r2,r2,-1
 180337c:	1007883a 	mov	r3,r2
 1803380:	e0bffd17 	ldw	r2,-12(fp)
 1803384:	10c00885 	stb	r3,34(r2)
      if (sp->y > ALT_LCD_HEIGHT * 2)
 1803388:	e0bffd17 	ldw	r2,-12(fp)
 180338c:	10800883 	ldbu	r2,34(r2)
 1803390:	10803fcc 	andi	r2,r2,255
 1803394:	10800170 	cmpltui	r2,r2,5
 1803398:	1000061e 	bne	r2,zero,18033b4 <lcd_handle_escape+0x220>
        sp->y = ALT_LCD_HEIGHT * 2;
 180339c:	e0fffd17 	ldw	r3,-12(fp)
 18033a0:	00800104 	movi	r2,4
 18033a4:	18800885 	stb	r2,34(r3)
      while (sp->y > ALT_LCD_HEIGHT)
 18033a8:	00000206 	br	18033b4 <lcd_handle_escape+0x220>
        lcd_scroll_up(sp);
 18033ac:	e13ffd17 	ldw	r4,-12(fp)
 18033b0:	18030cc0 	call	18030cc <lcd_scroll_up>
    if (parm1 > 0)
    {
      sp->y = parm1 - 1;
      if (sp->y > ALT_LCD_HEIGHT * 2)
        sp->y = ALT_LCD_HEIGHT * 2;
      while (sp->y > ALT_LCD_HEIGHT)
 18033b4:	e0bffd17 	ldw	r2,-12(fp)
 18033b8:	10800883 	ldbu	r2,34(r2)
 18033bc:	10803fcc 	andi	r2,r2,255
 18033c0:	108000e8 	cmpgeui	r2,r2,3
 18033c4:	103ff91e 	bne	r2,zero,18033ac <lcd_handle_escape+0x218>
        lcd_scroll_up(sp);
    }
    break;
 18033c8:	00002106 	br	1803450 <lcd_handle_escape+0x2bc>
    /*   ESC J      is clear to beginning of line    [unimplemented]
     *   ESC [ 0 J  is clear to bottom of screen     [unimplemented]
     *   ESC [ 1 J  is clear to beginning of screen  [unimplemented]
     *   ESC [ 2 J  is clear screen
     */
    if (parm1 == 2)
 18033cc:	e0bffc17 	ldw	r2,-16(fp)
 18033d0:	10800098 	cmpnei	r2,r2,2
 18033d4:	10001e1e 	bne	r2,zero,1803450 <lcd_handle_escape+0x2bc>
      lcd_clear_screen(sp);
 18033d8:	e13ffd17 	ldw	r4,-12(fp)
 18033dc:	1802e1c0 	call	1802e1c <lcd_clear_screen>
    break;
 18033e0:	00001b06 	br	1803450 <lcd_handle_escape+0x2bc>
    /*   ESC K      is clear to end of line
     *   ESC [ 0 K  is clear to end of line
     *   ESC [ 1 K  is clear to beginning of line    [unimplemented]
     *   ESC [ 2 K  is clear line                    [unimplemented]
     */
    if (parm1 < 1)
 18033e4:	e0bffc17 	ldw	r2,-16(fp)
 18033e8:	10800048 	cmpgei	r2,r2,1
 18033ec:	1000181e 	bne	r2,zero,1803450 <lcd_handle_escape+0x2bc>
    {
      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
 18033f0:	e0bffd17 	ldw	r2,-12(fp)
 18033f4:	10800843 	ldbu	r2,33(r2)
 18033f8:	10803fcc 	andi	r2,r2,255
 18033fc:	10801428 	cmpgeui	r2,r2,80
 1803400:	1000131e 	bne	r2,zero,1803450 <lcd_handle_escape+0x2bc>
        memset(sp->line[sp->y].data + sp->x, ' ', ALT_LCD_VIRTUAL_WIDTH - sp->x);
 1803404:	e0bffd17 	ldw	r2,-12(fp)
 1803408:	10800883 	ldbu	r2,34(r2)
 180340c:	10803fcc 	andi	r2,r2,255
 1803410:	108018e4 	muli	r2,r2,99
 1803414:	10c01004 	addi	r3,r2,64
 1803418:	e0bffd17 	ldw	r2,-12(fp)
 180341c:	1887883a 	add	r3,r3,r2
 1803420:	e0bffd17 	ldw	r2,-12(fp)
 1803424:	10800843 	ldbu	r2,33(r2)
 1803428:	10803fcc 	andi	r2,r2,255
 180342c:	1889883a 	add	r4,r3,r2
 1803430:	e0bffd17 	ldw	r2,-12(fp)
 1803434:	10800843 	ldbu	r2,33(r2)
 1803438:	10c03fcc 	andi	r3,r2,255
 180343c:	00801404 	movi	r2,80
 1803440:	10c5c83a 	sub	r2,r2,r3
 1803444:	100d883a 	mov	r6,r2
 1803448:	01400804 	movi	r5,32
 180344c:	180642c0 	call	180642c <memset>
    }
    break;
  }
}
 1803450:	e037883a 	mov	sp,fp
 1803454:	dfc00117 	ldw	ra,4(sp)
 1803458:	df000017 	ldw	fp,0(sp)
 180345c:	dec00204 	addi	sp,sp,8
 1803460:	f800283a 	ret

01803464 <altera_avalon_lcd_16207_write>:

/* --------------------------------------------------------------------- */

int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp, 
  const char* ptr, int len, int flags)
{
 1803464:	defff304 	addi	sp,sp,-52
 1803468:	dfc00c15 	stw	ra,48(sp)
 180346c:	df000b15 	stw	fp,44(sp)
 1803470:	df000b04 	addi	fp,sp,44
 1803474:	e13ffc15 	stw	r4,-16(fp)
 1803478:	e17ffd15 	stw	r5,-12(fp)
 180347c:	e1bffe15 	stw	r6,-8(fp)
 1803480:	e1ffff15 	stw	r7,-4(fp)
  const char* end = ptr + len;
 1803484:	e0bffe17 	ldw	r2,-8(fp)
 1803488:	1007883a 	mov	r3,r2
 180348c:	e0bffd17 	ldw	r2,-12(fp)
 1803490:	10c5883a 	add	r2,r2,r3
 1803494:	e0bffb15 	stw	r2,-20(fp)

  ALT_SEM_PEND (sp->write_lock, 0);

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;
 1803498:	e0fffc17 	ldw	r3,-16(fp)
 180349c:	00800044 	movi	r2,1
 18034a0:	188009c5 	stb	r2,39(r3)

  for ( ; ptr < end ; ptr++)
 18034a4:	0000a206 	br	1803730 <altera_avalon_lcd_16207_write+0x2cc>
  {
    char c = *ptr;
 18034a8:	e0bffd17 	ldw	r2,-12(fp)
 18034ac:	10800003 	ldbu	r2,0(r2)
 18034b0:	e0bff805 	stb	r2,-32(fp)

    if (sp->esccount >= 0)
 18034b4:	e0bffc17 	ldw	r2,-16(fp)
 18034b8:	10800903 	ldbu	r2,36(r2)
 18034bc:	10803fcc 	andi	r2,r2,255
 18034c0:	1080201c 	xori	r2,r2,128
 18034c4:	10bfe004 	addi	r2,r2,-128
 18034c8:	1004803a 	cmplt	r2,r2,zero
 18034cc:	10003b1e 	bne	r2,zero,18035bc <altera_avalon_lcd_16207_write+0x158>
    {
      unsigned int esccount = sp->esccount;
 18034d0:	e0bffc17 	ldw	r2,-16(fp)
 18034d4:	10800903 	ldbu	r2,36(r2)
 18034d8:	10803fcc 	andi	r2,r2,255
 18034dc:	1080201c 	xori	r2,r2,128
 18034e0:	10bfe004 	addi	r2,r2,-128
 18034e4:	e0bff715 	stw	r2,-36(fp)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
 18034e8:	e0bff717 	ldw	r2,-36(fp)
 18034ec:	1004c03a 	cmpne	r2,r2,zero
 18034f0:	1000031e 	bne	r2,zero,1803500 <altera_avalon_lcd_16207_write+0x9c>
 18034f4:	e0bff807 	ldb	r2,-32(fp)
 18034f8:	108016d8 	cmpnei	r2,r2,91
 18034fc:	1000111e 	bne	r2,zero,1803544 <altera_avalon_lcd_16207_write+0xe0>
 1803500:	e0bff717 	ldw	r2,-36(fp)
 1803504:	1005003a 	cmpeq	r2,r2,zero
 1803508:	10001a1e 	bne	r2,zero,1803574 <altera_avalon_lcd_16207_write+0x110>
 180350c:	e0bff807 	ldb	r2,-32(fp)
 1803510:	1007883a 	mov	r3,r2
 1803514:	00806074 	movhi	r2,385
 1803518:	10a11504 	addi	r2,r2,-31660
 180351c:	10800017 	ldw	r2,0(r2)
 1803520:	1885883a 	add	r2,r3,r2
 1803524:	10800003 	ldbu	r2,0(r2)
 1803528:	10803fcc 	andi	r2,r2,255
 180352c:	1080010c 	andi	r2,r2,4
 1803530:	1004c03a 	cmpne	r2,r2,zero
 1803534:	10000f1e 	bne	r2,zero,1803574 <altera_avalon_lcd_16207_write+0x110>
 1803538:	e0bff807 	ldb	r2,-32(fp)
 180353c:	10800ee0 	cmpeqi	r2,r2,59
 1803540:	10000c1e 	bne	r2,zero,1803574 <altera_avalon_lcd_16207_write+0x110>
          (esccount > 0 && !isdigit(c) && c != ';'))
      {
        sp->escape[esccount] = 0;
 1803544:	e0fff717 	ldw	r3,-36(fp)
 1803548:	e0bffc17 	ldw	r2,-16(fp)
 180354c:	1885883a 	add	r2,r3,r2
 1803550:	10800a04 	addi	r2,r2,40
 1803554:	10000005 	stb	zero,0(r2)

        lcd_handle_escape(sp, c);
 1803558:	e17ff807 	ldb	r5,-32(fp)
 180355c:	e13ffc17 	ldw	r4,-16(fp)
 1803560:	18031940 	call	1803194 <lcd_handle_escape>

        sp->esccount = -1;
 1803564:	e0fffc17 	ldw	r3,-16(fp)
 1803568:	00bfffc4 	movi	r2,-1
 180356c:	18800905 	stb	r2,36(r3)

      /* Single character escape sequences can end with any character
       * Multi character escape sequences start with '[' and contain
       * digits and semicolons before terminating
       */
      if ((esccount == 0 && c != '[') ||
 1803570:	00006c06 	br	1803724 <altera_avalon_lcd_16207_write+0x2c0>

        lcd_handle_escape(sp, c);

        sp->esccount = -1;
      }
      else if (sp->esccount < sizeof(sp->escape)-1)
 1803574:	e0bffc17 	ldw	r2,-16(fp)
 1803578:	10800903 	ldbu	r2,36(r2)
 180357c:	10803fcc 	andi	r2,r2,255
 1803580:	108001e8 	cmpgeui	r2,r2,7
 1803584:	1000671e 	bne	r2,zero,1803724 <altera_avalon_lcd_16207_write+0x2c0>
      {
        sp->escape[esccount] = c;
 1803588:	e0fff717 	ldw	r3,-36(fp)
 180358c:	e0bffc17 	ldw	r2,-16(fp)
 1803590:	1885883a 	add	r2,r3,r2
 1803594:	10c00a04 	addi	r3,r2,40
 1803598:	e0bff803 	ldbu	r2,-32(fp)
 180359c:	18800005 	stb	r2,0(r3)
        sp->esccount++;
 18035a0:	e0bffc17 	ldw	r2,-16(fp)
 18035a4:	10800903 	ldbu	r2,36(r2)
 18035a8:	10800044 	addi	r2,r2,1
 18035ac:	1007883a 	mov	r3,r2
 18035b0:	e0bffc17 	ldw	r2,-16(fp)
 18035b4:	10c00905 	stb	r3,36(r2)
 18035b8:	00005a06 	br	1803724 <altera_avalon_lcd_16207_write+0x2c0>
      }
    }
    else if (c == 27) /* ESC */
 18035bc:	e0bff807 	ldb	r2,-32(fp)
 18035c0:	108006d8 	cmpnei	r2,r2,27
 18035c4:	1000031e 	bne	r2,zero,18035d4 <altera_avalon_lcd_16207_write+0x170>
    {
      sp->esccount = 0;
 18035c8:	e0bffc17 	ldw	r2,-16(fp)
 18035cc:	10000905 	stb	zero,36(r2)
 18035d0:	00005406 	br	1803724 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\r')
 18035d4:	e0bff807 	ldb	r2,-32(fp)
 18035d8:	10800358 	cmpnei	r2,r2,13
 18035dc:	1000031e 	bne	r2,zero,18035ec <altera_avalon_lcd_16207_write+0x188>
    {
      sp->x = 0;
 18035e0:	e0bffc17 	ldw	r2,-16(fp)
 18035e4:	10000845 	stb	zero,33(r2)
 18035e8:	00004e06 	br	1803724 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\n')
 18035ec:	e0bff807 	ldb	r2,-32(fp)
 18035f0:	10800298 	cmpnei	r2,r2,10
 18035f4:	1000101e 	bne	r2,zero,1803638 <altera_avalon_lcd_16207_write+0x1d4>
    {
      sp->x = 0;
 18035f8:	e0bffc17 	ldw	r2,-16(fp)
 18035fc:	10000845 	stb	zero,33(r2)
      sp->y++;
 1803600:	e0bffc17 	ldw	r2,-16(fp)
 1803604:	10800883 	ldbu	r2,34(r2)
 1803608:	10800044 	addi	r2,r2,1
 180360c:	1007883a 	mov	r3,r2
 1803610:	e0bffc17 	ldw	r2,-16(fp)
 1803614:	10c00885 	stb	r3,34(r2)

      /* Let the cursor sit at X=0, Y=HEIGHT without scrolling so the user
       * can print two lines of data without losing one.
       */
      if (sp->y > ALT_LCD_HEIGHT)
 1803618:	e0bffc17 	ldw	r2,-16(fp)
 180361c:	10800883 	ldbu	r2,34(r2)
 1803620:	10803fcc 	andi	r2,r2,255
 1803624:	108000f0 	cmpltui	r2,r2,3
 1803628:	10003e1e 	bne	r2,zero,1803724 <altera_avalon_lcd_16207_write+0x2c0>
        lcd_scroll_up(sp);
 180362c:	e13ffc17 	ldw	r4,-16(fp)
 1803630:	18030cc0 	call	18030cc <lcd_scroll_up>
 1803634:	00003b06 	br	1803724 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (c == '\b')
 1803638:	e0bff807 	ldb	r2,-32(fp)
 180363c:	10800218 	cmpnei	r2,r2,8
 1803640:	10000c1e 	bne	r2,zero,1803674 <altera_avalon_lcd_16207_write+0x210>
    {
      if (sp->x > 0)
 1803644:	e0bffc17 	ldw	r2,-16(fp)
 1803648:	10800843 	ldbu	r2,33(r2)
 180364c:	10803fcc 	andi	r2,r2,255
 1803650:	1005003a 	cmpeq	r2,r2,zero
 1803654:	1000331e 	bne	r2,zero,1803724 <altera_avalon_lcd_16207_write+0x2c0>
        sp->x--;
 1803658:	e0bffc17 	ldw	r2,-16(fp)
 180365c:	10800843 	ldbu	r2,33(r2)
 1803660:	10bfffc4 	addi	r2,r2,-1
 1803664:	1007883a 	mov	r3,r2
 1803668:	e0bffc17 	ldw	r2,-16(fp)
 180366c:	10c00845 	stb	r3,33(r2)
 1803670:	00002c06 	br	1803724 <altera_avalon_lcd_16207_write+0x2c0>
    }
    else if (isprint(c))
 1803674:	e0bff807 	ldb	r2,-32(fp)
 1803678:	1007883a 	mov	r3,r2
 180367c:	00806074 	movhi	r2,385
 1803680:	10a11504 	addi	r2,r2,-31660
 1803684:	10800017 	ldw	r2,0(r2)
 1803688:	1885883a 	add	r2,r3,r2
 180368c:	10800003 	ldbu	r2,0(r2)
 1803690:	10803fcc 	andi	r2,r2,255
 1803694:	1080201c 	xori	r2,r2,128
 1803698:	10bfe004 	addi	r2,r2,-128
 180369c:	108025cc 	andi	r2,r2,151
 18036a0:	1005003a 	cmpeq	r2,r2,zero
 18036a4:	10001f1e 	bne	r2,zero,1803724 <altera_avalon_lcd_16207_write+0x2c0>
    {
      /* If we didn't scroll on the last linefeed then we might need to do
       * it now. */
      if (sp->y >= ALT_LCD_HEIGHT)
 18036a8:	e0bffc17 	ldw	r2,-16(fp)
 18036ac:	10800883 	ldbu	r2,34(r2)
 18036b0:	10803fcc 	andi	r2,r2,255
 18036b4:	108000b0 	cmpltui	r2,r2,2
 18036b8:	1000021e 	bne	r2,zero,18036c4 <altera_avalon_lcd_16207_write+0x260>
        lcd_scroll_up(sp);
 18036bc:	e13ffc17 	ldw	r4,-16(fp)
 18036c0:	18030cc0 	call	18030cc <lcd_scroll_up>

      if (sp->x < ALT_LCD_VIRTUAL_WIDTH)
 18036c4:	e0bffc17 	ldw	r2,-16(fp)
 18036c8:	10800843 	ldbu	r2,33(r2)
 18036cc:	10803fcc 	andi	r2,r2,255
 18036d0:	10801428 	cmpgeui	r2,r2,80
 18036d4:	10000d1e 	bne	r2,zero,180370c <altera_avalon_lcd_16207_write+0x2a8>
        sp->line[sp->y].data[sp->x] = c;
 18036d8:	e0bffc17 	ldw	r2,-16(fp)
 18036dc:	10800883 	ldbu	r2,34(r2)
 18036e0:	11003fcc 	andi	r4,r2,255
 18036e4:	e0bffc17 	ldw	r2,-16(fp)
 18036e8:	10800843 	ldbu	r2,33(r2)
 18036ec:	11403fcc 	andi	r5,r2,255
 18036f0:	e0fffc17 	ldw	r3,-16(fp)
 18036f4:	208018e4 	muli	r2,r4,99
 18036f8:	10c5883a 	add	r2,r2,r3
 18036fc:	1145883a 	add	r2,r2,r5
 1803700:	10c01004 	addi	r3,r2,64
 1803704:	e0bff803 	ldbu	r2,-32(fp)
 1803708:	18800005 	stb	r2,0(r3)

      sp->x++;
 180370c:	e0bffc17 	ldw	r2,-16(fp)
 1803710:	10800843 	ldbu	r2,33(r2)
 1803714:	10800044 	addi	r2,r2,1
 1803718:	1007883a 	mov	r3,r2
 180371c:	e0bffc17 	ldw	r2,-16(fp)
 1803720:	10c00845 	stb	r3,33(r2)

  /* Tell the routine which is called off the timer interrupt that the
   * foreground routines are active so it must not repaint the display. */
  sp->active = 1;

  for ( ; ptr < end ; ptr++)
 1803724:	e0bffd17 	ldw	r2,-12(fp)
 1803728:	10800044 	addi	r2,r2,1
 180372c:	e0bffd15 	stw	r2,-12(fp)
 1803730:	e0fffd17 	ldw	r3,-12(fp)
 1803734:	e0bffb17 	ldw	r2,-20(fp)
 1803738:	18bf5b36 	bltu	r3,r2,18034a8 <altera_avalon_lcd_16207_write+0x44>
      sp->x++;
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
 180373c:	00800404 	movi	r2,16
 1803740:	e0bff915 	stw	r2,-28(fp)
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1803744:	e03ffa15 	stw	zero,-24(fp)
 1803748:	00003606 	br	1803824 <altera_avalon_lcd_16207_write+0x3c0>
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
 180374c:	00801404 	movi	r2,80
 1803750:	e0bff615 	stw	r2,-40(fp)
 1803754:	00001106 	br	180379c <altera_avalon_lcd_16207_write+0x338>
      if (sp->line[y].data[width-1] != ' ')
 1803758:	e13ffa17 	ldw	r4,-24(fp)
 180375c:	e0bff617 	ldw	r2,-40(fp)
 1803760:	117fffc4 	addi	r5,r2,-1
 1803764:	e0fffc17 	ldw	r3,-16(fp)
 1803768:	208018e4 	muli	r2,r4,99
 180376c:	10c5883a 	add	r2,r2,r3
 1803770:	1145883a 	add	r2,r2,r5
 1803774:	10801004 	addi	r2,r2,64
 1803778:	10800003 	ldbu	r2,0(r2)
 180377c:	10803fcc 	andi	r2,r2,255
 1803780:	1080201c 	xori	r2,r2,128
 1803784:	10bfe004 	addi	r2,r2,-128
 1803788:	10800818 	cmpnei	r2,r2,32
 180378c:	1000061e 	bne	r2,zero,18037a8 <altera_avalon_lcd_16207_write+0x344>
  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
  {
    int width;
    for (width = ALT_LCD_VIRTUAL_WIDTH ; width > 0 ; width--)
 1803790:	e0bff617 	ldw	r2,-40(fp)
 1803794:	10bfffc4 	addi	r2,r2,-1
 1803798:	e0bff615 	stw	r2,-40(fp)
 180379c:	e0bff617 	ldw	r2,-40(fp)
 18037a0:	10800048 	cmpgei	r2,r2,1
 18037a4:	103fec1e 	bne	r2,zero,1803758 <altera_avalon_lcd_16207_write+0x2f4>

    /* The minimum width is the size of the LCD panel.  If the real width
     * is long enough to require scrolling then add an extra space so the
     * end of the message doesn't run into the beginning of it.
     */
    if (width <= ALT_LCD_WIDTH)
 18037a8:	e0bff617 	ldw	r2,-40(fp)
 18037ac:	10800448 	cmpgei	r2,r2,17
 18037b0:	1000031e 	bne	r2,zero,18037c0 <altera_avalon_lcd_16207_write+0x35c>
      width = ALT_LCD_WIDTH;
 18037b4:	00800404 	movi	r2,16
 18037b8:	e0bff615 	stw	r2,-40(fp)
 18037bc:	00000306 	br	18037cc <altera_avalon_lcd_16207_write+0x368>
    else
      width++;
 18037c0:	e0bff617 	ldw	r2,-40(fp)
 18037c4:	10800044 	addi	r2,r2,1
 18037c8:	e0bff615 	stw	r2,-40(fp)

    sp->line[y].width = width;
 18037cc:	e13ffa17 	ldw	r4,-24(fp)
 18037d0:	e0bff617 	ldw	r2,-40(fp)
 18037d4:	100b883a 	mov	r5,r2
 18037d8:	e0fffc17 	ldw	r3,-16(fp)
 18037dc:	208018e4 	muli	r2,r4,99
 18037e0:	10c5883a 	add	r2,r2,r3
 18037e4:	10802404 	addi	r2,r2,144
 18037e8:	11400045 	stb	r5,1(r2)
    if (widthmax < width)
 18037ec:	e0fff917 	ldw	r3,-28(fp)
 18037f0:	e0bff617 	ldw	r2,-40(fp)
 18037f4:	1880020e 	bge	r3,r2,1803800 <altera_avalon_lcd_16207_write+0x39c>
      widthmax = width;
 18037f8:	e0bff617 	ldw	r2,-40(fp)
 18037fc:	e0bff915 	stw	r2,-28(fp)
    sp->line[y].speed = 0; /* By default lines don't scroll */
 1803800:	e0bffa17 	ldw	r2,-24(fp)
 1803804:	e0fffc17 	ldw	r3,-16(fp)
 1803808:	108018e4 	muli	r2,r2,99
 180380c:	10c5883a 	add	r2,r2,r3
 1803810:	10802404 	addi	r2,r2,144
 1803814:	10000085 	stb	zero,2(r2)
    }
  }

  /* Recalculate the scrolling parameters */
  widthmax = ALT_LCD_WIDTH;
  for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1803818:	e0bffa17 	ldw	r2,-24(fp)
 180381c:	10800044 	addi	r2,r2,1
 1803820:	e0bffa15 	stw	r2,-24(fp)
 1803824:	e0bffa17 	ldw	r2,-24(fp)
 1803828:	10800090 	cmplti	r2,r2,2
 180382c:	103fc71e 	bne	r2,zero,180374c <altera_avalon_lcd_16207_write+0x2e8>
    if (widthmax < width)
      widthmax = width;
    sp->line[y].speed = 0; /* By default lines don't scroll */
  }

  if (widthmax <= ALT_LCD_WIDTH)
 1803830:	e0bff917 	ldw	r2,-28(fp)
 1803834:	10800448 	cmpgei	r2,r2,17
 1803838:	1000031e 	bne	r2,zero,1803848 <altera_avalon_lcd_16207_write+0x3e4>
    sp->scrollmax = 0;
 180383c:	e0bffc17 	ldw	r2,-16(fp)
 1803840:	10000985 	stb	zero,38(r2)
 1803844:	00002d06 	br	18038fc <altera_avalon_lcd_16207_write+0x498>
  else
  {
    widthmax *= 2;
 1803848:	e0bff917 	ldw	r2,-28(fp)
 180384c:	1085883a 	add	r2,r2,r2
 1803850:	e0bff915 	stw	r2,-28(fp)
    sp->scrollmax = widthmax;
 1803854:	e0bff917 	ldw	r2,-28(fp)
 1803858:	1007883a 	mov	r3,r2
 180385c:	e0bffc17 	ldw	r2,-16(fp)
 1803860:	10c00985 	stb	r3,38(r2)

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 1803864:	e03ffa15 	stw	zero,-24(fp)
 1803868:	00002106 	br	18038f0 <altera_avalon_lcd_16207_write+0x48c>
      if (sp->line[y].width > ALT_LCD_WIDTH)
 180386c:	e0bffa17 	ldw	r2,-24(fp)
 1803870:	e0fffc17 	ldw	r3,-16(fp)
 1803874:	108018e4 	muli	r2,r2,99
 1803878:	10c5883a 	add	r2,r2,r3
 180387c:	10802404 	addi	r2,r2,144
 1803880:	10800043 	ldbu	r2,1(r2)
 1803884:	10803fcc 	andi	r2,r2,255
 1803888:	1080201c 	xori	r2,r2,128
 180388c:	10bfe004 	addi	r2,r2,-128
 1803890:	10800450 	cmplti	r2,r2,17
 1803894:	1000131e 	bne	r2,zero,18038e4 <altera_avalon_lcd_16207_write+0x480>
         */
#if 1
        /* This option makes all the lines scroll round at different speeds
         * which are chosen so that all the scrolls finish at the same time.
         */
        sp->line[y].speed = 256 * sp->line[y].width / widthmax;
 1803898:	e17ffa17 	ldw	r5,-24(fp)
 180389c:	e0bffa17 	ldw	r2,-24(fp)
 18038a0:	e0fffc17 	ldw	r3,-16(fp)
 18038a4:	108018e4 	muli	r2,r2,99
 18038a8:	10c5883a 	add	r2,r2,r3
 18038ac:	10802404 	addi	r2,r2,144
 18038b0:	10800043 	ldbu	r2,1(r2)
 18038b4:	10803fcc 	andi	r2,r2,255
 18038b8:	1080201c 	xori	r2,r2,128
 18038bc:	10bfe004 	addi	r2,r2,-128
 18038c0:	1006923a 	slli	r3,r2,8
 18038c4:	e0bff917 	ldw	r2,-28(fp)
 18038c8:	1885283a 	div	r2,r3,r2
 18038cc:	1009883a 	mov	r4,r2
 18038d0:	e0fffc17 	ldw	r3,-16(fp)
 18038d4:	288018e4 	muli	r2,r5,99
 18038d8:	10c5883a 	add	r2,r2,r3
 18038dc:	10802404 	addi	r2,r2,144
 18038e0:	11000085 	stb	r4,2(r2)
  {
    widthmax *= 2;
    sp->scrollmax = widthmax;

    /* Now calculate how fast each of the other lines should go */
    for (y = 0 ; y < ALT_LCD_HEIGHT ; y++)
 18038e4:	e0bffa17 	ldw	r2,-24(fp)
 18038e8:	10800044 	addi	r2,r2,1
 18038ec:	e0bffa15 	stw	r2,-24(fp)
 18038f0:	e0bffa17 	ldw	r2,-24(fp)
 18038f4:	10800090 	cmplti	r2,r2,2
 18038f8:	103fdc1e 	bne	r2,zero,180386c <altera_avalon_lcd_16207_write+0x408>
   * (because active was set when the timer interrupt occurred).  If there
   * has been a missed repaint then paint again.  And again.  etc.
   */
  for ( ; ; )
  {
    int old_scrollpos = sp->scrollpos;
 18038fc:	e0bffc17 	ldw	r2,-16(fp)
 1803900:	10800943 	ldbu	r2,37(r2)
 1803904:	10803fcc 	andi	r2,r2,255
 1803908:	1080201c 	xori	r2,r2,128
 180390c:	10bfe004 	addi	r2,r2,-128
 1803910:	e0bff515 	stw	r2,-44(fp)

    lcd_repaint_screen(sp);
 1803914:	e13ffc17 	ldw	r4,-16(fp)
 1803918:	1802ee00 	call	1802ee0 <lcd_repaint_screen>

    /* Let the timer routines repaint the display again */
    sp->active = 0;
 180391c:	e0bffc17 	ldw	r2,-16(fp)
 1803920:	100009c5 	stb	zero,39(r2)

    /* Have the timer routines tried to scroll while we were painting?
     * If not then we can exit */
    if (sp->scrollpos == old_scrollpos)
 1803924:	e0bffc17 	ldw	r2,-16(fp)
 1803928:	10800943 	ldbu	r2,37(r2)
 180392c:	10c03fcc 	andi	r3,r2,255
 1803930:	18c0201c 	xori	r3,r3,128
 1803934:	18ffe004 	addi	r3,r3,-128
 1803938:	e0bff517 	ldw	r2,-44(fp)
 180393c:	18800426 	beq	r3,r2,1803950 <altera_avalon_lcd_16207_write+0x4ec>
      break;

    /* We need to repaint again since the display scrolled while we were
     * painting last time */
    sp->active = 1;
 1803940:	e0fffc17 	ldw	r3,-16(fp)
 1803944:	00800044 	movi	r2,1
 1803948:	188009c5 	stb	r2,39(r3)
  }
 180394c:	003feb06 	br	18038fc <altera_avalon_lcd_16207_write+0x498>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->write_lock);

  return len;
 1803950:	e0bffe17 	ldw	r2,-8(fp)
}
 1803954:	e037883a 	mov	sp,fp
 1803958:	dfc00117 	ldw	ra,4(sp)
 180395c:	df000017 	ldw	fp,0(sp)
 1803960:	dec00204 	addi	sp,sp,8
 1803964:	f800283a 	ret

01803968 <alt_lcd_16207_timeout>:
/*
 * Timeout routine is called every second
 */

static alt_u32 alt_lcd_16207_timeout(void* context) 
{
 1803968:	defffc04 	addi	sp,sp,-16
 180396c:	dfc00315 	stw	ra,12(sp)
 1803970:	df000215 	stw	fp,8(sp)
 1803974:	df000204 	addi	fp,sp,8
 1803978:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_lcd_16207_state* sp = (altera_avalon_lcd_16207_state*)context;
 180397c:	e0bfff17 	ldw	r2,-4(fp)
 1803980:	e0bffe15 	stw	r2,-8(fp)

  /* Update the scrolling position */
  if (sp->scrollpos + 1 >= sp->scrollmax)
 1803984:	e0bffe17 	ldw	r2,-8(fp)
 1803988:	10800943 	ldbu	r2,37(r2)
 180398c:	10803fcc 	andi	r2,r2,255
 1803990:	1080201c 	xori	r2,r2,128
 1803994:	10bfe004 	addi	r2,r2,-128
 1803998:	10c00044 	addi	r3,r2,1
 180399c:	e0bffe17 	ldw	r2,-8(fp)
 18039a0:	10800983 	ldbu	r2,38(r2)
 18039a4:	10803fcc 	andi	r2,r2,255
 18039a8:	1080201c 	xori	r2,r2,128
 18039ac:	10bfe004 	addi	r2,r2,-128
 18039b0:	18800316 	blt	r3,r2,18039c0 <alt_lcd_16207_timeout+0x58>
    sp->scrollpos = 0;
 18039b4:	e0bffe17 	ldw	r2,-8(fp)
 18039b8:	10000945 	stb	zero,37(r2)
 18039bc:	00000606 	br	18039d8 <alt_lcd_16207_timeout+0x70>
  else
    sp->scrollpos = sp->scrollpos + 1;
 18039c0:	e0bffe17 	ldw	r2,-8(fp)
 18039c4:	10800943 	ldbu	r2,37(r2)
 18039c8:	10800044 	addi	r2,r2,1
 18039cc:	1007883a 	mov	r3,r2
 18039d0:	e0bffe17 	ldw	r2,-8(fp)
 18039d4:	10c00945 	stb	r3,37(r2)

  /* Repaint the panel unless the foreground will do it again soon */
  if (sp->scrollmax > 0 && !sp->active)
 18039d8:	e0bffe17 	ldw	r2,-8(fp)
 18039dc:	10800983 	ldbu	r2,38(r2)
 18039e0:	10803fcc 	andi	r2,r2,255
 18039e4:	1080201c 	xori	r2,r2,128
 18039e8:	10bfe004 	addi	r2,r2,-128
 18039ec:	10800050 	cmplti	r2,r2,1
 18039f0:	1000091e 	bne	r2,zero,1803a18 <alt_lcd_16207_timeout+0xb0>
 18039f4:	e0bffe17 	ldw	r2,-8(fp)
 18039f8:	108009c3 	ldbu	r2,39(r2)
 18039fc:	10803fcc 	andi	r2,r2,255
 1803a00:	1080201c 	xori	r2,r2,128
 1803a04:	10bfe004 	addi	r2,r2,-128
 1803a08:	1004c03a 	cmpne	r2,r2,zero
 1803a0c:	1000021e 	bne	r2,zero,1803a18 <alt_lcd_16207_timeout+0xb0>
    lcd_repaint_screen(sp);
 1803a10:	e13ffe17 	ldw	r4,-8(fp)
 1803a14:	1802ee00 	call	1802ee0 <lcd_repaint_screen>

  return sp->period;
 1803a18:	e0bffe17 	ldw	r2,-8(fp)
 1803a1c:	10800717 	ldw	r2,28(r2)
}
 1803a20:	e037883a 	mov	sp,fp
 1803a24:	dfc00117 	ldw	ra,4(sp)
 1803a28:	df000017 	ldw	fp,0(sp)
 1803a2c:	dec00204 	addi	sp,sp,8
 1803a30:	f800283a 	ret

01803a34 <altera_avalon_lcd_16207_init>:

/*
 * Called at boot time to initialise the LCD driver
 */
void altera_avalon_lcd_16207_init(altera_avalon_lcd_16207_state* sp)
{
 1803a34:	defffc04 	addi	sp,sp,-16
 1803a38:	dfc00315 	stw	ra,12(sp)
 1803a3c:	df000215 	stw	fp,8(sp)
 1803a40:	df000204 	addi	fp,sp,8
 1803a44:	e13fff15 	stw	r4,-4(fp)
  unsigned int base = sp->base;
 1803a48:	e0bfff17 	ldw	r2,-4(fp)
 1803a4c:	10800017 	ldw	r2,0(r2)
 1803a50:	e0bffe15 	stw	r2,-8(fp)

  /* Mark the device as functional */
  sp->broken = 0;
 1803a54:	e0bfff17 	ldw	r2,-4(fp)
 1803a58:	10000805 	stb	zero,32(r2)
   * the BUSY bit in the status register doesn't work until the display
   * has been reset three times.
   */

  /* Wait for 15 ms then reset */
  usleep(15000);
 1803a5c:	010ea604 	movi	r4,15000
 1803a60:	18055480 	call	1805548 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
 1803a64:	e0bffe17 	ldw	r2,-8(fp)
 1803a68:	1007883a 	mov	r3,r2
 1803a6c:	00800c04 	movi	r2,48
 1803a70:	18800035 	stwio	r2,0(r3)

  /* Wait for another 4.1ms and reset again */
  usleep(4100);  
 1803a74:	01040104 	movi	r4,4100
 1803a78:	18055480 	call	1805548 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
 1803a7c:	e0bffe17 	ldw	r2,-8(fp)
 1803a80:	1007883a 	mov	r3,r2
 1803a84:	00800c04 	movi	r2,48
 1803a88:	18800035 	stwio	r2,0(r3)

  /* Wait a further 1 ms and reset a third time */
  usleep(1000);
 1803a8c:	0100fa04 	movi	r4,1000
 1803a90:	18055480 	call	1805548 <usleep>
  IOWR_ALTERA_AVALON_LCD_16207_COMMAND(base, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT);
 1803a94:	e0bffe17 	ldw	r2,-8(fp)
 1803a98:	1007883a 	mov	r3,r2
 1803a9c:	00800c04 	movi	r2,48
 1803aa0:	18800035 	stwio	r2,0(r3)

  /* Setup interface parameters: 8 bit bus, 2 rows, 5x7 font */
  lcd_write_command(sp, LCD_CMD_FUNCTION_SET | LCD_CMD_8BIT | LCD_CMD_TWO_LINE);
 1803aa4:	e13fff17 	ldw	r4,-4(fp)
 1803aa8:	01400e04 	movi	r5,56
 1803aac:	1802c900 	call	1802c90 <lcd_write_command>
  
  /* Turn display off */
  lcd_write_command(sp, LCD_CMD_ONOFF);
 1803ab0:	e13fff17 	ldw	r4,-4(fp)
 1803ab4:	01400204 	movi	r5,8
 1803ab8:	1802c900 	call	1802c90 <lcd_write_command>

  /* Clear display */
  lcd_clear_screen(sp);
 1803abc:	e13fff17 	ldw	r4,-4(fp)
 1803ac0:	1802e1c0 	call	1802e1c <lcd_clear_screen>
  
  /* Set mode: increment after writing, don't shift display */
  lcd_write_command(sp, LCD_CMD_MODES | LCD_CMD_MODE_INC);
 1803ac4:	e13fff17 	ldw	r4,-4(fp)
 1803ac8:	01400184 	movi	r5,6
 1803acc:	1802c900 	call	1802c90 <lcd_write_command>

  /* Turn display on */
  lcd_write_command(sp, LCD_CMD_ONOFF | LCD_CMD_ENABLE_DISP);
 1803ad0:	e13fff17 	ldw	r4,-4(fp)
 1803ad4:	01400304 	movi	r5,12
 1803ad8:	1802c900 	call	1802c90 <lcd_write_command>

  sp->esccount = -1;
 1803adc:	e0ffff17 	ldw	r3,-4(fp)
 1803ae0:	00bfffc4 	movi	r2,-1
 1803ae4:	18800905 	stb	r2,36(r3)
  memset(sp->escape, 0, sizeof(sp->escape));
 1803ae8:	e0bfff17 	ldw	r2,-4(fp)
 1803aec:	11000a04 	addi	r4,r2,40
 1803af0:	000b883a 	mov	r5,zero
 1803af4:	01800204 	movi	r6,8
 1803af8:	180642c0 	call	180642c <memset>

  sp->scrollpos = 0;
 1803afc:	e0bfff17 	ldw	r2,-4(fp)
 1803b00:	10000945 	stb	zero,37(r2)
  sp->scrollmax = 0;
 1803b04:	e0bfff17 	ldw	r2,-4(fp)
 1803b08:	10000985 	stb	zero,38(r2)
  sp->active = 0;
 1803b0c:	e0bfff17 	ldw	r2,-4(fp)
 1803b10:	100009c5 	stb	zero,39(r2)
 1803b14:	00806074 	movhi	r2,385
 1803b18:	10a11c04 	addi	r2,r2,-31632
 1803b1c:	10800017 	ldw	r2,0(r2)
 1803b20:	1007883a 	mov	r3,r2

  sp->period = alt_ticks_per_second() / 10; /* Call every 100ms */
 1803b24:	00800284 	movi	r2,10
 1803b28:	1885203a 	divu	r2,r3,r2
 1803b2c:	1007883a 	mov	r3,r2
 1803b30:	e0bfff17 	ldw	r2,-4(fp)
 1803b34:	10c00715 	stw	r3,28(r2)

  alt_alarm_start(&sp->alarm, sp->period, &alt_lcd_16207_timeout, sp);
 1803b38:	e0bfff17 	ldw	r2,-4(fp)
 1803b3c:	11000104 	addi	r4,r2,4
 1803b40:	e0bfff17 	ldw	r2,-4(fp)
 1803b44:	10800717 	ldw	r2,28(r2)
 1803b48:	100b883a 	mov	r5,r2
 1803b4c:	01806034 	movhi	r6,384
 1803b50:	318e5a04 	addi	r6,r6,14696
 1803b54:	e1ffff17 	ldw	r7,-4(fp)
 1803b58:	18046780 	call	1804678 <alt_alarm_start>
}
 1803b5c:	e037883a 	mov	sp,fp
 1803b60:	dfc00117 	ldw	ra,4(sp)
 1803b64:	df000017 	ldw	fp,0(sp)
 1803b68:	dec00204 	addi	sp,sp,8
 1803b6c:	f800283a 	ret

01803b70 <altera_avalon_lcd_16207_write_fd>:
extern int altera_avalon_lcd_16207_write(altera_avalon_lcd_16207_state* sp,
  const char* ptr, int count, int flags);

int 
altera_avalon_lcd_16207_write_fd(alt_fd* fd, const char* buffer, int space)
{
 1803b70:	defffa04 	addi	sp,sp,-24
 1803b74:	dfc00515 	stw	ra,20(sp)
 1803b78:	df000415 	stw	fp,16(sp)
 1803b7c:	df000404 	addi	fp,sp,16
 1803b80:	e13ffd15 	stw	r4,-12(fp)
 1803b84:	e17ffe15 	stw	r5,-8(fp)
 1803b88:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_lcd_16207_dev* dev = (altera_avalon_lcd_16207_dev*) fd->dev; 
 1803b8c:	e0bffd17 	ldw	r2,-12(fp)
 1803b90:	10800017 	ldw	r2,0(r2)
 1803b94:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_lcd_16207_write(&dev->state, buffer, space,
 1803b98:	e0bffc17 	ldw	r2,-16(fp)
 1803b9c:	11000a04 	addi	r4,r2,40
 1803ba0:	e0bffd17 	ldw	r2,-12(fp)
 1803ba4:	11c00217 	ldw	r7,8(r2)
 1803ba8:	e17ffe17 	ldw	r5,-8(fp)
 1803bac:	e1bfff17 	ldw	r6,-4(fp)
 1803bb0:	18034640 	call	1803464 <altera_avalon_lcd_16207_write>
      fd->fd_flags);
}
 1803bb4:	e037883a 	mov	sp,fp
 1803bb8:	dfc00117 	ldw	ra,4(sp)
 1803bbc:	df000017 	ldw	fp,0(sp)
 1803bc0:	dec00204 	addi	sp,sp,8
 1803bc4:	f800283a 	ret

01803bc8 <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 1803bc8:	defffa04 	addi	sp,sp,-24
 1803bcc:	dfc00515 	stw	ra,20(sp)
 1803bd0:	df000415 	stw	fp,16(sp)
 1803bd4:	df000404 	addi	fp,sp,16
 1803bd8:	e13fff15 	stw	r4,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 1803bdc:	e0bfff17 	ldw	r2,-4(fp)
 1803be0:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 1803be4:	e0bfff17 	ldw	r2,-4(fp)
 1803be8:	10800104 	addi	r2,r2,4
 1803bec:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1803bf0:	0005303a 	rdctl	r2,status
 1803bf4:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1803bf8:	e0fffd17 	ldw	r3,-12(fp)
 1803bfc:	00bfff84 	movi	r2,-2
 1803c00:	1884703a 	and	r2,r3,r2
 1803c04:	1001703a 	wrctl	status,r2
  
  return context;
 1803c08:	e0bffd17 	ldw	r2,-12(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 1803c0c:	e0bffe15 	stw	r2,-8(fp)
  alt_tick ();
 1803c10:	180543c0 	call	180543c <alt_tick>
 1803c14:	e0bffe17 	ldw	r2,-8(fp)
 1803c18:	e0bffc15 	stw	r2,-16(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1803c1c:	e0bffc17 	ldw	r2,-16(fp)
 1803c20:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 1803c24:	e037883a 	mov	sp,fp
 1803c28:	dfc00117 	ldw	ra,4(sp)
 1803c2c:	df000017 	ldw	fp,0(sp)
 1803c30:	dec00204 	addi	sp,sp,8
 1803c34:	f800283a 	ret

01803c38 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 1803c38:	defff804 	addi	sp,sp,-32
 1803c3c:	dfc00715 	stw	ra,28(sp)
 1803c40:	df000615 	stw	fp,24(sp)
 1803c44:	df000604 	addi	fp,sp,24
 1803c48:	e13ffc15 	stw	r4,-16(fp)
 1803c4c:	e17ffd15 	stw	r5,-12(fp)
 1803c50:	e1bffe15 	stw	r6,-8(fp)
 1803c54:	e1ffff15 	stw	r7,-4(fp)
 1803c58:	e0bfff17 	ldw	r2,-4(fp)
 1803c5c:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 1803c60:	00806074 	movhi	r2,385
 1803c64:	10a11c04 	addi	r2,r2,-31632
 1803c68:	10800017 	ldw	r2,0(r2)
 1803c6c:	1004c03a 	cmpne	r2,r2,zero
 1803c70:	1000041e 	bne	r2,zero,1803c84 <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
 1803c74:	00c06074 	movhi	r3,385
 1803c78:	18e11c04 	addi	r3,r3,-31632
 1803c7c:	e0bffb17 	ldw	r2,-20(fp)
 1803c80:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 1803c84:	e0bffc17 	ldw	r2,-16(fp)
 1803c88:	10800104 	addi	r2,r2,4
 1803c8c:	1007883a 	mov	r3,r2
 1803c90:	008001c4 	movi	r2,7
 1803c94:	18800035 	stwio	r2,0(r3)
            ALTERA_AVALON_TIMER_CONTROL_CONT_MSK |
            ALTERA_AVALON_TIMER_CONTROL_START_MSK);

  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
 1803c98:	d8000015 	stw	zero,0(sp)
 1803c9c:	e13ffd17 	ldw	r4,-12(fp)
 1803ca0:	e17ffe17 	ldw	r5,-8(fp)
 1803ca4:	01806034 	movhi	r6,384
 1803ca8:	318ef204 	addi	r6,r6,15304
 1803cac:	e1fffc17 	ldw	r7,-16(fp)
 1803cb0:	1804c780 	call	1804c78 <alt_ic_isr_register>
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
#endif  
}
 1803cb4:	e037883a 	mov	sp,fp
 1803cb8:	dfc00117 	ldw	ra,4(sp)
 1803cbc:	df000017 	ldw	fp,0(sp)
 1803cc0:	dec00204 	addi	sp,sp,8
 1803cc4:	f800283a 	ret

01803cc8 <altera_avalon_uart_read_fd>:
 *
 */

int 
altera_avalon_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 1803cc8:	defffa04 	addi	sp,sp,-24
 1803ccc:	dfc00515 	stw	ra,20(sp)
 1803cd0:	df000415 	stw	fp,16(sp)
 1803cd4:	df000404 	addi	fp,sp,16
 1803cd8:	e13ffd15 	stw	r4,-12(fp)
 1803cdc:	e17ffe15 	stw	r5,-8(fp)
 1803ce0:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 1803ce4:	e0bffd17 	ldw	r2,-12(fp)
 1803ce8:	10800017 	ldw	r2,0(r2)
 1803cec:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_read(&dev->state, buffer, space,
 1803cf0:	e0bffc17 	ldw	r2,-16(fp)
 1803cf4:	11000a04 	addi	r4,r2,40
 1803cf8:	e0bffd17 	ldw	r2,-12(fp)
 1803cfc:	11c00217 	ldw	r7,8(r2)
 1803d00:	e17ffe17 	ldw	r5,-8(fp)
 1803d04:	e1bfff17 	ldw	r6,-4(fp)
 1803d08:	18041c00 	call	18041c0 <altera_avalon_uart_read>
      fd->fd_flags);
}
 1803d0c:	e037883a 	mov	sp,fp
 1803d10:	dfc00117 	ldw	ra,4(sp)
 1803d14:	df000017 	ldw	fp,0(sp)
 1803d18:	dec00204 	addi	sp,sp,8
 1803d1c:	f800283a 	ret

01803d20 <altera_avalon_uart_write_fd>:

int 
altera_avalon_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 1803d20:	defffa04 	addi	sp,sp,-24
 1803d24:	dfc00515 	stw	ra,20(sp)
 1803d28:	df000415 	stw	fp,16(sp)
 1803d2c:	df000404 	addi	fp,sp,16
 1803d30:	e13ffd15 	stw	r4,-12(fp)
 1803d34:	e17ffe15 	stw	r5,-8(fp)
 1803d38:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 1803d3c:	e0bffd17 	ldw	r2,-12(fp)
 1803d40:	10800017 	ldw	r2,0(r2)
 1803d44:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_uart_write(&dev->state, buffer, space,
 1803d48:	e0bffc17 	ldw	r2,-16(fp)
 1803d4c:	11000a04 	addi	r4,r2,40
 1803d50:	e0bffd17 	ldw	r2,-12(fp)
 1803d54:	11c00217 	ldw	r7,8(r2)
 1803d58:	e17ffe17 	ldw	r5,-8(fp)
 1803d5c:	e1bfff17 	ldw	r6,-4(fp)
 1803d60:	18044500 	call	1804450 <altera_avalon_uart_write>
      fd->fd_flags);
}
 1803d64:	e037883a 	mov	sp,fp
 1803d68:	dfc00117 	ldw	ra,4(sp)
 1803d6c:	df000017 	ldw	fp,0(sp)
 1803d70:	dec00204 	addi	sp,sp,8
 1803d74:	f800283a 	ret

01803d78 <altera_avalon_uart_close_fd>:

#endif /* ALTERA_AVALON_UART_USE_IOCTL */

int 
altera_avalon_uart_close_fd(alt_fd* fd)
{
 1803d78:	defffc04 	addi	sp,sp,-16
 1803d7c:	dfc00315 	stw	ra,12(sp)
 1803d80:	df000215 	stw	fp,8(sp)
 1803d84:	df000204 	addi	fp,sp,8
 1803d88:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_uart_dev* dev = (altera_avalon_uart_dev*) fd->dev; 
 1803d8c:	e0bfff17 	ldw	r2,-4(fp)
 1803d90:	10800017 	ldw	r2,0(r2)
 1803d94:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_uart_close(&dev->state, fd->fd_flags);
 1803d98:	e0bffe17 	ldw	r2,-8(fp)
 1803d9c:	11000a04 	addi	r4,r2,40
 1803da0:	e0bfff17 	ldw	r2,-4(fp)
 1803da4:	11400217 	ldw	r5,8(r2)
 1803da8:	18041600 	call	1804160 <altera_avalon_uart_close>
}
 1803dac:	e037883a 	mov	sp,fp
 1803db0:	dfc00117 	ldw	ra,4(sp)
 1803db4:	df000017 	ldw	fp,0(sp)
 1803db8:	dec00204 	addi	sp,sp,8
 1803dbc:	f800283a 	ret

01803dc0 <altera_avalon_uart_init>:
  alt_u32 status);

void 
altera_avalon_uart_init(altera_avalon_uart_state* sp, 
  alt_u32 irq_controller_id,  alt_u32 irq)
{
 1803dc0:	defff704 	addi	sp,sp,-36
 1803dc4:	dfc00815 	stw	ra,32(sp)
 1803dc8:	df000715 	stw	fp,28(sp)
 1803dcc:	df000704 	addi	fp,sp,28
 1803dd0:	e13ffc15 	stw	r4,-16(fp)
 1803dd4:	e17ffd15 	stw	r5,-12(fp)
 1803dd8:	e1bffe15 	stw	r6,-8(fp)
  void* base = sp->base;
 1803ddc:	e0bffc17 	ldw	r2,-16(fp)
 1803de0:	10800017 	ldw	r2,0(r2)
 1803de4:	e0bffb15 	stw	r2,-20(fp)
 * HAL.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_no_error (void)
{
  return 0;
 1803de8:	0005883a 	mov	r2,zero
  /* 
   * Initialise the read and write flags and the semaphores used to 
   * protect access to the circular buffers when running in a multi-threaded
   * environment.
   */
  error = ALT_FLAG_CREATE (&sp->events, 0)    || 
 1803dec:	1004c03a 	cmpne	r2,r2,zero
 1803df0:	1000061e 	bne	r2,zero,1803e0c <altera_avalon_uart_init+0x4c>
 1803df4:	0005883a 	mov	r2,zero
 1803df8:	1004c03a 	cmpne	r2,r2,zero
 1803dfc:	1000031e 	bne	r2,zero,1803e0c <altera_avalon_uart_init+0x4c>
 1803e00:	0005883a 	mov	r2,zero
 1803e04:	1005003a 	cmpeq	r2,r2,zero
 1803e08:	1000031e 	bne	r2,zero,1803e18 <altera_avalon_uart_init+0x58>
 1803e0c:	00800044 	movi	r2,1
 1803e10:	e0bfff15 	stw	r2,-4(fp)
 1803e14:	00000106 	br	1803e1c <altera_avalon_uart_init+0x5c>
 1803e18:	e03fff15 	stw	zero,-4(fp)
 1803e1c:	e0bfff17 	ldw	r2,-4(fp)
 1803e20:	e0bffa15 	stw	r2,-24(fp)
          ALT_SEM_CREATE (&sp->read_lock, 1)  ||
          ALT_SEM_CREATE (&sp->write_lock, 1);

  if (!error)
 1803e24:	e0bffa17 	ldw	r2,-24(fp)
 1803e28:	1004c03a 	cmpne	r2,r2,zero
 1803e2c:	1000111e 	bne	r2,zero,1803e74 <altera_avalon_uart_init+0xb4>
  {
    /* enable interrupts at the device */
    sp->ctrl = ALTERA_AVALON_UART_CONTROL_RTS_MSK  |
 1803e30:	e0fffc17 	ldw	r3,-16(fp)
 1803e34:	00832004 	movi	r2,3200
 1803e38:	18800115 	stw	r2,4(r3)
                ALTERA_AVALON_UART_CONTROL_RRDY_MSK |
                ALTERA_AVALON_UART_CONTROL_DCTS_MSK;

    IOWR_ALTERA_AVALON_UART_CONTROL(base, sp->ctrl); 
 1803e3c:	e0bffb17 	ldw	r2,-20(fp)
 1803e40:	11000304 	addi	r4,r2,12
 1803e44:	e0bffc17 	ldw	r2,-16(fp)
 1803e48:	10800117 	ldw	r2,4(r2)
 1803e4c:	1007883a 	mov	r3,r2
 1803e50:	2005883a 	mov	r2,r4
 1803e54:	10c00035 	stwio	r3,0(r2)
  
    /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
    alt_ic_isr_register(irq_controller_id, irq, altera_avalon_uart_irq, sp, 
 1803e58:	d8000015 	stw	zero,0(sp)
 1803e5c:	e13ffd17 	ldw	r4,-12(fp)
 1803e60:	e17ffe17 	ldw	r5,-8(fp)
 1803e64:	01806034 	movhi	r6,384
 1803e68:	318fa204 	addi	r6,r6,16008
 1803e6c:	e1fffc17 	ldw	r7,-16(fp)
 1803e70:	1804c780 	call	1804c78 <alt_ic_isr_register>
      0x0);
#else
    alt_irq_register (irq, sp, altera_avalon_uart_irq);
#endif  
  }
}
 1803e74:	e037883a 	mov	sp,fp
 1803e78:	dfc00117 	ldw	ra,4(sp)
 1803e7c:	df000017 	ldw	fp,0(sp)
 1803e80:	dec00204 	addi	sp,sp,8
 1803e84:	f800283a 	ret

01803e88 <altera_avalon_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_uart_irq(void* context)
#else
static void altera_avalon_uart_irq(void* context, alt_u32 id)
#endif
{
 1803e88:	defffa04 	addi	sp,sp,-24
 1803e8c:	dfc00515 	stw	ra,20(sp)
 1803e90:	df000415 	stw	fp,16(sp)
 1803e94:	df000404 	addi	fp,sp,16
 1803e98:	e13fff15 	stw	r4,-4(fp)
  alt_u32 status;

  altera_avalon_uart_state* sp = (altera_avalon_uart_state*) context;
 1803e9c:	e0bfff17 	ldw	r2,-4(fp)
 1803ea0:	e0bffd15 	stw	r2,-12(fp)
  void* base               = sp->base;
 1803ea4:	e0bffd17 	ldw	r2,-12(fp)
 1803ea8:	10800017 	ldw	r2,0(r2)
 1803eac:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Read the status register in order to determine the cause of the
   * interrupt.
   */

  status = IORD_ALTERA_AVALON_UART_STATUS(base);
 1803eb0:	e0bffc17 	ldw	r2,-16(fp)
 1803eb4:	10800204 	addi	r2,r2,8
 1803eb8:	10800037 	ldwio	r2,0(r2)
 1803ebc:	e0bffe15 	stw	r2,-8(fp)

  /* Clear any error flags set at the device */
  IOWR_ALTERA_AVALON_UART_STATUS(base, 0);
 1803ec0:	e0bffc17 	ldw	r2,-16(fp)
 1803ec4:	10800204 	addi	r2,r2,8
 1803ec8:	10000035 	stwio	zero,0(r2)

  /* Dummy read to ensure IRQ is negated before ISR returns */
  IORD_ALTERA_AVALON_UART_STATUS(base);
 1803ecc:	e0bffc17 	ldw	r2,-16(fp)
 1803ed0:	10800204 	addi	r2,r2,8
 1803ed4:	10800037 	ldwio	r2,0(r2)
  
  /* process a read irq */
  if (status & ALTERA_AVALON_UART_STATUS_RRDY_MSK)
 1803ed8:	e0bffe17 	ldw	r2,-8(fp)
 1803edc:	1080200c 	andi	r2,r2,128
 1803ee0:	1005003a 	cmpeq	r2,r2,zero
 1803ee4:	1000031e 	bne	r2,zero,1803ef4 <altera_avalon_uart_irq+0x6c>
  {
    altera_avalon_uart_rxirq(sp, status);
 1803ee8:	e13ffd17 	ldw	r4,-12(fp)
 1803eec:	e17ffe17 	ldw	r5,-8(fp)
 1803ef0:	1803f240 	call	1803f24 <altera_avalon_uart_rxirq>
  }

  /* process a write irq */
  if (status & (ALTERA_AVALON_UART_STATUS_TRDY_MSK | 
 1803ef4:	e0bffe17 	ldw	r2,-8(fp)
 1803ef8:	1081100c 	andi	r2,r2,1088
 1803efc:	1005003a 	cmpeq	r2,r2,zero
 1803f00:	1000031e 	bne	r2,zero,1803f10 <altera_avalon_uart_irq+0x88>
                  ALTERA_AVALON_UART_STATUS_DCTS_MSK))
  {
    altera_avalon_uart_txirq(sp, status);
 1803f04:	e13ffd17 	ldw	r4,-12(fp)
 1803f08:	e17ffe17 	ldw	r5,-8(fp)
 1803f0c:	18040040 	call	1804004 <altera_avalon_uart_txirq>
  }
  

}
 1803f10:	e037883a 	mov	sp,fp
 1803f14:	dfc00117 	ldw	ra,4(sp)
 1803f18:	df000017 	ldw	fp,0(sp)
 1803f1c:	dec00204 	addi	sp,sp,8
 1803f20:	f800283a 	ret

01803f24 <altera_avalon_uart_rxirq>:
 * the receive circular buffer, and sets the apropriate flags to indicate 
 * that there is data ready to be processed.
 */
static void 
altera_avalon_uart_rxirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 1803f24:	defffc04 	addi	sp,sp,-16
 1803f28:	df000315 	stw	fp,12(sp)
 1803f2c:	df000304 	addi	fp,sp,12
 1803f30:	e13ffe15 	stw	r4,-8(fp)
 1803f34:	e17fff15 	stw	r5,-4(fp)
  alt_u32 next;
  
  /* If there was an error, discard the data */

  if (status & (ALTERA_AVALON_UART_STATUS_PE_MSK | 
 1803f38:	e0bfff17 	ldw	r2,-4(fp)
 1803f3c:	108000cc 	andi	r2,r2,3
 1803f40:	1004c03a 	cmpne	r2,r2,zero
 1803f44:	10002b1e 	bne	r2,zero,1803ff4 <altera_avalon_uart_rxirq+0xd0>
   * In a multi-threaded environment, set the read event flag to indicate
   * that there is data ready. This is only done if the circular buffer was
   * previously empty.
   */

  if (sp->rx_end == sp->rx_start)
 1803f48:	e0bffe17 	ldw	r2,-8(fp)
 1803f4c:	10800317 	ldw	r2,12(r2)
    ALT_FLAG_POST (sp->events, ALT_UART_READ_RDY, OS_FLAG_SET);
  }

  /* Determine which slot to use next in the circular buffer */

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 1803f50:	e0bffe17 	ldw	r2,-8(fp)
 1803f54:	10800317 	ldw	r2,12(r2)
 1803f58:	10800044 	addi	r2,r2,1
 1803f5c:	10800fcc 	andi	r2,r2,63
 1803f60:	e0bffd15 	stw	r2,-12(fp)

  /* Transfer data from the device to the circular buffer */

  sp->rx_buf[sp->rx_end] = IORD_ALTERA_AVALON_UART_RXDATA(sp->base);
 1803f64:	e0bffe17 	ldw	r2,-8(fp)
 1803f68:	11000317 	ldw	r4,12(r2)
 1803f6c:	e0bffe17 	ldw	r2,-8(fp)
 1803f70:	10800017 	ldw	r2,0(r2)
 1803f74:	10800037 	ldwio	r2,0(r2)
 1803f78:	1007883a 	mov	r3,r2
 1803f7c:	e0bffe17 	ldw	r2,-8(fp)
 1803f80:	2085883a 	add	r2,r4,r2
 1803f84:	10800704 	addi	r2,r2,28
 1803f88:	10c00005 	stb	r3,0(r2)

  sp->rx_end = next;
 1803f8c:	e0fffe17 	ldw	r3,-8(fp)
 1803f90:	e0bffd17 	ldw	r2,-12(fp)
 1803f94:	18800315 	stw	r2,12(r3)

  next = (sp->rx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 1803f98:	e0bffe17 	ldw	r2,-8(fp)
 1803f9c:	10800317 	ldw	r2,12(r2)
 1803fa0:	10800044 	addi	r2,r2,1
 1803fa4:	10800fcc 	andi	r2,r2,63
 1803fa8:	e0bffd15 	stw	r2,-12(fp)
  /*
   * If the cicular buffer was full, disable interrupts. Interrupts will be
   * re-enabled when data is removed from the buffer.
   */

  if (next == sp->rx_start)
 1803fac:	e0bffe17 	ldw	r2,-8(fp)
 1803fb0:	10c00217 	ldw	r3,8(r2)
 1803fb4:	e0bffd17 	ldw	r2,-12(fp)
 1803fb8:	18800e1e 	bne	r3,r2,1803ff4 <altera_avalon_uart_rxirq+0xd0>
  {
    sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 1803fbc:	e0bffe17 	ldw	r2,-8(fp)
 1803fc0:	10c00117 	ldw	r3,4(r2)
 1803fc4:	00bfdfc4 	movi	r2,-129
 1803fc8:	1886703a 	and	r3,r3,r2
 1803fcc:	e0bffe17 	ldw	r2,-8(fp)
 1803fd0:	10c00115 	stw	r3,4(r2)
    IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl); 
 1803fd4:	e0bffe17 	ldw	r2,-8(fp)
 1803fd8:	10800017 	ldw	r2,0(r2)
 1803fdc:	11000304 	addi	r4,r2,12
 1803fe0:	e0bffe17 	ldw	r2,-8(fp)
 1803fe4:	10800117 	ldw	r2,4(r2)
 1803fe8:	1007883a 	mov	r3,r2
 1803fec:	2005883a 	mov	r2,r4
 1803ff0:	10c00035 	stwio	r3,0(r2)
  }   
}
 1803ff4:	e037883a 	mov	sp,fp
 1803ff8:	df000017 	ldw	fp,0(sp)
 1803ffc:	dec00104 	addi	sp,sp,4
 1804000:	f800283a 	ret

01804004 <altera_avalon_uart_txirq>:
 * buffer to the device, and sets the apropriate flags to indicate that 
 * there is data ready to be processed.
 */
static void 
altera_avalon_uart_txirq(altera_avalon_uart_state* sp, alt_u32 status)
{
 1804004:	defffd04 	addi	sp,sp,-12
 1804008:	df000215 	stw	fp,8(sp)
 180400c:	df000204 	addi	fp,sp,8
 1804010:	e13ffe15 	stw	r4,-8(fp)
 1804014:	e17fff15 	stw	r5,-4(fp)
  /* Transfer data if there is some ready to be transfered */

  if (sp->tx_start != sp->tx_end)
 1804018:	e0bffe17 	ldw	r2,-8(fp)
 180401c:	10c00417 	ldw	r3,16(r2)
 1804020:	e0bffe17 	ldw	r2,-8(fp)
 1804024:	10800517 	ldw	r2,20(r2)
 1804028:	18803626 	beq	r3,r2,1804104 <altera_avalon_uart_txirq+0x100>
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 180402c:	e0bffe17 	ldw	r2,-8(fp)
 1804030:	10800617 	ldw	r2,24(r2)
 1804034:	1080008c 	andi	r2,r2,2
 1804038:	1005003a 	cmpeq	r2,r2,zero
 180403c:	1000041e 	bne	r2,zero,1804050 <altera_avalon_uart_txirq+0x4c>
 1804040:	e0bfff17 	ldw	r2,-4(fp)
 1804044:	1082000c 	andi	r2,r2,2048
 1804048:	1005003a 	cmpeq	r2,r2,zero
 180404c:	10001e1e 	bne	r2,zero,18040c8 <altera_avalon_uart_txirq+0xc4>
       * In a multi-threaded environment, set the write event flag to indicate
       * that there is space in the circular buffer. This is only done if the
       * buffer was previously empty.
       */

      if (sp->tx_start == ((sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK))
 1804050:	e0bffe17 	ldw	r2,-8(fp)
 1804054:	10800417 	ldw	r2,16(r2)
                       OS_FLAG_SET);
      }

      /* Write the data to the device */

      IOWR_ALTERA_AVALON_UART_TXDATA(sp->base, sp->tx_buf[sp->tx_start]);
 1804058:	e0bffe17 	ldw	r2,-8(fp)
 180405c:	10800017 	ldw	r2,0(r2)
 1804060:	11000104 	addi	r4,r2,4
 1804064:	e0bffe17 	ldw	r2,-8(fp)
 1804068:	10c00417 	ldw	r3,16(r2)
 180406c:	e0bffe17 	ldw	r2,-8(fp)
 1804070:	1885883a 	add	r2,r3,r2
 1804074:	10801704 	addi	r2,r2,92
 1804078:	10800003 	ldbu	r2,0(r2)
 180407c:	10c03fcc 	andi	r3,r2,255
 1804080:	2005883a 	mov	r2,r4
 1804084:	10c00035 	stwio	r3,0(r2)

      sp->tx_start = (++sp->tx_start) & ALT_AVALON_UART_BUF_MSK;
 1804088:	e0bffe17 	ldw	r2,-8(fp)
 180408c:	10800417 	ldw	r2,16(r2)
 1804090:	10c00044 	addi	r3,r2,1
 1804094:	e0bffe17 	ldw	r2,-8(fp)
 1804098:	10c00415 	stw	r3,16(r2)
 180409c:	e0bffe17 	ldw	r2,-8(fp)
 18040a0:	10800417 	ldw	r2,16(r2)
 18040a4:	10c00fcc 	andi	r3,r2,63
 18040a8:	e0bffe17 	ldw	r2,-8(fp)
 18040ac:	10c00415 	stw	r3,16(r2)
      /*
       * In case the tranmit interrupt had previously been disabled by 
       * detecting a low value on CTS, it is reenabled here.
       */ 

      sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 18040b0:	e0bffe17 	ldw	r2,-8(fp)
 18040b4:	10800117 	ldw	r2,4(r2)
 18040b8:	10c01014 	ori	r3,r2,64
 18040bc:	e0bffe17 	ldw	r2,-8(fp)
 18040c0:	10c00115 	stw	r3,4(r2)
    /* 
     * If the device is using flow control (i.e. RTS/CTS), then the
     * transmitter is required to throttle if CTS is high.
     */

    if (!(sp->flags & ALT_AVALON_UART_FC) ||
 18040c4:	00000f06 	br	1804104 <altera_avalon_uart_txirq+0x100>
       * the last write to the status register. To avoid this resulting in
       * deadlock, it's necessary to re-check the status register here
       * before throttling.
       */
 
      status = IORD_ALTERA_AVALON_UART_STATUS(sp->base); 
 18040c8:	e0bffe17 	ldw	r2,-8(fp)
 18040cc:	10800017 	ldw	r2,0(r2)
 18040d0:	10800204 	addi	r2,r2,8
 18040d4:	10800037 	ldwio	r2,0(r2)
 18040d8:	e0bfff15 	stw	r2,-4(fp)

      if (!(status & ALTERA_AVALON_UART_STATUS_CTS_MSK))
 18040dc:	e0bfff17 	ldw	r2,-4(fp)
 18040e0:	1082000c 	andi	r2,r2,2048
 18040e4:	1004c03a 	cmpne	r2,r2,zero
 18040e8:	1000061e 	bne	r2,zero,1804104 <altera_avalon_uart_txirq+0x100>
      {
        sp->ctrl &= ~ALTERA_AVALON_UART_CONTROL_TRDY_MSK;
 18040ec:	e0bffe17 	ldw	r2,-8(fp)
 18040f0:	10c00117 	ldw	r3,4(r2)
 18040f4:	00bfefc4 	movi	r2,-65
 18040f8:	1886703a 	and	r3,r3,r2
 18040fc:	e0bffe17 	ldw	r2,-8(fp)
 1804100:	10c00115 	stw	r3,4(r2)
  /*
   * If the circular buffer is empty, disable the interrupt. This will be
   * re-enabled when new data is placed in the buffer.
   */

  if (sp->tx_start == sp->tx_end)
 1804104:	e0bffe17 	ldw	r2,-8(fp)
 1804108:	10c00417 	ldw	r3,16(r2)
 180410c:	e0bffe17 	ldw	r2,-8(fp)
 1804110:	10800517 	ldw	r2,20(r2)
 1804114:	1880061e 	bne	r3,r2,1804130 <altera_avalon_uart_txirq+0x12c>
  {
    sp->ctrl &= ~(ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 1804118:	e0bffe17 	ldw	r2,-8(fp)
 180411c:	10c00117 	ldw	r3,4(r2)
 1804120:	00beefc4 	movi	r2,-1089
 1804124:	1886703a 	and	r3,r3,r2
 1804128:	e0bffe17 	ldw	r2,-8(fp)
 180412c:	10c00115 	stw	r3,4(r2)
                    ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
  }

  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1804130:	e0bffe17 	ldw	r2,-8(fp)
 1804134:	10800017 	ldw	r2,0(r2)
 1804138:	11000304 	addi	r4,r2,12
 180413c:	e0bffe17 	ldw	r2,-8(fp)
 1804140:	10800117 	ldw	r2,4(r2)
 1804144:	1007883a 	mov	r3,r2
 1804148:	2005883a 	mov	r2,r4
 180414c:	10c00035 	stwio	r3,0(r2)
}
 1804150:	e037883a 	mov	sp,fp
 1804154:	df000017 	ldw	fp,0(sp)
 1804158:	dec00104 	addi	sp,sp,4
 180415c:	f800283a 	ret

01804160 <altera_avalon_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
 1804160:	defffc04 	addi	sp,sp,-16
 1804164:	df000315 	stw	fp,12(sp)
 1804168:	df000304 	addi	fp,sp,12
 180416c:	e13ffd15 	stw	r4,-12(fp)
 1804170:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 1804174:	00000706 	br	1804194 <altera_avalon_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 1804178:	e0bffe17 	ldw	r2,-8(fp)
 180417c:	1090000c 	andi	r2,r2,16384
 1804180:	1005003a 	cmpeq	r2,r2,zero
 1804184:	1000031e 	bne	r2,zero,1804194 <altera_avalon_uart_close+0x34>
      return -EWOULDBLOCK; 
 1804188:	00bffd44 	movi	r2,-11
 180418c:	e0bfff15 	stw	r2,-4(fp)
 1804190:	00000606 	br	18041ac <altera_avalon_uart_close+0x4c>
int altera_avalon_uart_close(altera_avalon_uart_state* sp, int flags)
{
  /* 
   * Wait for all transmit data to be emptied by the UART ISR.
   */
  while (sp->tx_start != sp->tx_end) {
 1804194:	e0bffd17 	ldw	r2,-12(fp)
 1804198:	10c00417 	ldw	r3,16(r2)
 180419c:	e0bffd17 	ldw	r2,-12(fp)
 18041a0:	10800517 	ldw	r2,20(r2)
 18041a4:	18bff41e 	bne	r3,r2,1804178 <altera_avalon_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 18041a8:	e03fff15 	stw	zero,-4(fp)
 18041ac:	e0bfff17 	ldw	r2,-4(fp)
}
 18041b0:	e037883a 	mov	sp,fp
 18041b4:	df000017 	ldw	fp,0(sp)
 18041b8:	dec00104 	addi	sp,sp,4
 18041bc:	f800283a 	ret

018041c0 <altera_avalon_uart_read>:
 */

int 
altera_avalon_uart_read(altera_avalon_uart_state* sp, char* ptr, int len,
  int flags)
{
 18041c0:	defff004 	addi	sp,sp,-64
 18041c4:	dfc00f15 	stw	ra,60(sp)
 18041c8:	df000e15 	stw	fp,56(sp)
 18041cc:	df000e04 	addi	fp,sp,56
 18041d0:	e13ffb15 	stw	r4,-20(fp)
 18041d4:	e17ffc15 	stw	r5,-16(fp)
 18041d8:	e1bffd15 	stw	r6,-12(fp)
 18041dc:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context context;
  int             block;
  alt_u32         next;
  alt_u8          read_would_block = 0;
 18041e0:	e03ff705 	stb	zero,-36(fp)
  int             count = 0;
 18041e4:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  block = !(flags & O_NONBLOCK);
 18041e8:	e0bffe17 	ldw	r2,-8(fp)
 18041ec:	1090000c 	andi	r2,r2,16384
 18041f0:	1005003a 	cmpeq	r2,r2,zero
 18041f4:	e0bff915 	stw	r2,-28(fp)
  /*
   * Calculate which slot in the circular buffer is the next one to read
   * data from.
   */

  next = (sp->rx_start + 1) & ALT_AVALON_UART_BUF_MSK;
 18041f8:	e0bffb17 	ldw	r2,-20(fp)
 18041fc:	10800217 	ldw	r2,8(r2)
 1804200:	10800044 	addi	r2,r2,1
 1804204:	10800fcc 	andi	r2,r2,63
 1804208:	e0bff815 	stw	r2,-32(fp)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 180420c:	00001906 	br	1804274 <altera_avalon_uart_read+0xb4>
    {
      count++;
 1804210:	e0bff617 	ldw	r2,-40(fp)
 1804214:	10800044 	addi	r2,r2,1
 1804218:	e0bff615 	stw	r2,-40(fp)
      *ptr++ = sp->rx_buf[sp->rx_start];
 180421c:	e0bffb17 	ldw	r2,-20(fp)
 1804220:	10c00217 	ldw	r3,8(r2)
 1804224:	e0bffb17 	ldw	r2,-20(fp)
 1804228:	1885883a 	add	r2,r3,r2
 180422c:	10800704 	addi	r2,r2,28
 1804230:	10800003 	ldbu	r2,0(r2)
 1804234:	1007883a 	mov	r3,r2
 1804238:	e0bffc17 	ldw	r2,-16(fp)
 180423c:	10c00005 	stb	r3,0(r2)
 1804240:	e0bffc17 	ldw	r2,-16(fp)
 1804244:	10800044 	addi	r2,r2,1
 1804248:	e0bffc15 	stw	r2,-16(fp)
      
      sp->rx_start = (++sp->rx_start) & ALT_AVALON_UART_BUF_MSK;
 180424c:	e0bffb17 	ldw	r2,-20(fp)
 1804250:	10800217 	ldw	r2,8(r2)
 1804254:	10c00044 	addi	r3,r2,1
 1804258:	e0bffb17 	ldw	r2,-20(fp)
 180425c:	10c00215 	stw	r3,8(r2)
 1804260:	e0bffb17 	ldw	r2,-20(fp)
 1804264:	10800217 	ldw	r2,8(r2)
 1804268:	10c00fcc 	andi	r3,r2,63
 180426c:	e0bffb17 	ldw	r2,-20(fp)
 1804270:	10c00215 	stw	r3,8(r2)
    /*
     * Read the required amount of data, until the circular buffer runs
     * empty
     */

    while ((count < len) && (sp->rx_start != sp->rx_end))
 1804274:	e0fff617 	ldw	r3,-40(fp)
 1804278:	e0bffd17 	ldw	r2,-12(fp)
 180427c:	1880050e 	bge	r3,r2,1804294 <altera_avalon_uart_read+0xd4>
 1804280:	e0bffb17 	ldw	r2,-20(fp)
 1804284:	10c00217 	ldw	r3,8(r2)
 1804288:	e0bffb17 	ldw	r2,-20(fp)
 180428c:	10800317 	ldw	r2,12(r2)
 1804290:	18bfdf1e 	bne	r3,r2,1804210 <altera_avalon_uart_read+0x50>
    /*
     * If no data has been transferred, the circular buffer is empty, and
     * this is not a non-blocking access, block waiting for data to arrive.
     */

    if (!count && (sp->rx_start == sp->rx_end))
 1804294:	e0bff617 	ldw	r2,-40(fp)
 1804298:	1004c03a 	cmpne	r2,r2,zero
 180429c:	1000271e 	bne	r2,zero,180433c <altera_avalon_uart_read+0x17c>
 18042a0:	e0bffb17 	ldw	r2,-20(fp)
 18042a4:	10c00217 	ldw	r3,8(r2)
 18042a8:	e0bffb17 	ldw	r2,-20(fp)
 18042ac:	10800317 	ldw	r2,12(r2)
 18042b0:	1880221e 	bne	r3,r2,180433c <altera_avalon_uart_read+0x17c>
    {
      if (!block)
 18042b4:	e0bff917 	ldw	r2,-28(fp)
 18042b8:	1004c03a 	cmpne	r2,r2,zero
 18042bc:	1000061e 	bne	r2,zero,18042d8 <altera_avalon_uart_read+0x118>
      {
        /* Set errno to indicate the reason we're not returning any data */

        ALT_ERRNO = EWOULDBLOCK;
 18042c0:	18043f00 	call	18043f0 <alt_get_errno>
 18042c4:	00c002c4 	movi	r3,11
 18042c8:	10c00015 	stw	r3,0(r2)
        read_would_block = 1;
 18042cc:	00800044 	movi	r2,1
 18042d0:	e0bff705 	stb	r2,-36(fp)
        break;
 18042d4:	00001f06 	br	1804354 <altera_avalon_uart_read+0x194>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 18042d8:	0005303a 	rdctl	r2,status
 18042dc:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 18042e0:	e0fff517 	ldw	r3,-44(fp)
 18042e4:	00bfff84 	movi	r2,-2
 18042e8:	1884703a 	and	r2,r3,r2
 18042ec:	1001703a 	wrctl	status,r2
  
  return context;
 18042f0:	e0bff517 	ldw	r2,-44(fp)
      {
       /* Block waiting for some data to arrive */

       /* First, ensure read interrupts are enabled to avoid deadlock */

       context = alt_irq_disable_all ();
 18042f4:	e0bffa15 	stw	r2,-24(fp)
       sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 18042f8:	e0bffb17 	ldw	r2,-20(fp)
 18042fc:	10800117 	ldw	r2,4(r2)
 1804300:	10c02014 	ori	r3,r2,128
 1804304:	e0bffb17 	ldw	r2,-20(fp)
 1804308:	10c00115 	stw	r3,4(r2)
       IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 180430c:	e0bffb17 	ldw	r2,-20(fp)
 1804310:	10800017 	ldw	r2,0(r2)
 1804314:	11000304 	addi	r4,r2,12
 1804318:	e0bffb17 	ldw	r2,-20(fp)
 180431c:	10800117 	ldw	r2,4(r2)
 1804320:	1007883a 	mov	r3,r2
 1804324:	2005883a 	mov	r2,r4
 1804328:	10c00035 	stwio	r3,0(r2)
 180432c:	e0bffa17 	ldw	r2,-24(fp)
 1804330:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1804334:	e0bff417 	ldw	r2,-48(fp)
 1804338:	1001703a 	wrctl	status,r2
                      OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                      0);
      }
    }
  }
  while (!count && len);
 180433c:	e0bff617 	ldw	r2,-40(fp)
 1804340:	1004c03a 	cmpne	r2,r2,zero
 1804344:	1000031e 	bne	r2,zero,1804354 <altera_avalon_uart_read+0x194>
 1804348:	e0bffd17 	ldw	r2,-12(fp)
 180434c:	1004c03a 	cmpne	r2,r2,zero
 1804350:	103fc81e 	bne	r2,zero,1804274 <altera_avalon_uart_read+0xb4>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1804354:	0005303a 	rdctl	r2,status
 1804358:	e0bff315 	stw	r2,-52(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 180435c:	e0fff317 	ldw	r3,-52(fp)
 1804360:	00bfff84 	movi	r2,-2
 1804364:	1884703a 	and	r2,r3,r2
 1804368:	1001703a 	wrctl	status,r2
  
  return context;
 180436c:	e0bff317 	ldw	r2,-52(fp)
  /*
   * Ensure that interrupts are enabled, so that the circular buffer can
   * re-fill.
   */

  context = alt_irq_disable_all ();
 1804370:	e0bffa15 	stw	r2,-24(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_RRDY_MSK;
 1804374:	e0bffb17 	ldw	r2,-20(fp)
 1804378:	10800117 	ldw	r2,4(r2)
 180437c:	10c02014 	ori	r3,r2,128
 1804380:	e0bffb17 	ldw	r2,-20(fp)
 1804384:	10c00115 	stw	r3,4(r2)
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1804388:	e0bffb17 	ldw	r2,-20(fp)
 180438c:	10800017 	ldw	r2,0(r2)
 1804390:	11000304 	addi	r4,r2,12
 1804394:	e0bffb17 	ldw	r2,-20(fp)
 1804398:	10800117 	ldw	r2,4(r2)
 180439c:	1007883a 	mov	r3,r2
 18043a0:	2005883a 	mov	r2,r4
 18043a4:	10c00035 	stwio	r3,0(r2)
 18043a8:	e0bffa17 	ldw	r2,-24(fp)
 18043ac:	e0bff215 	stw	r2,-56(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 18043b0:	e0bff217 	ldw	r2,-56(fp)
 18043b4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* Return the number of bytes read */
  if(read_would_block) {
 18043b8:	e0bff703 	ldbu	r2,-36(fp)
 18043bc:	1005003a 	cmpeq	r2,r2,zero
 18043c0:	1000031e 	bne	r2,zero,18043d0 <altera_avalon_uart_read+0x210>
    return ~EWOULDBLOCK;
 18043c4:	00bffd04 	movi	r2,-12
 18043c8:	e0bfff15 	stw	r2,-4(fp)
 18043cc:	00000206 	br	18043d8 <altera_avalon_uart_read+0x218>
  }
  else {
    return count;
 18043d0:	e0bff617 	ldw	r2,-40(fp)
 18043d4:	e0bfff15 	stw	r2,-4(fp)
 18043d8:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 18043dc:	e037883a 	mov	sp,fp
 18043e0:	dfc00117 	ldw	ra,4(sp)
 18043e4:	df000017 	ldw	fp,0(sp)
 18043e8:	dec00204 	addi	sp,sp,8
 18043ec:	f800283a 	ret

018043f0 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 18043f0:	defffd04 	addi	sp,sp,-12
 18043f4:	dfc00215 	stw	ra,8(sp)
 18043f8:	df000115 	stw	fp,4(sp)
 18043fc:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 1804400:	00806074 	movhi	r2,385
 1804404:	10a10f04 	addi	r2,r2,-31684
 1804408:	10800017 	ldw	r2,0(r2)
 180440c:	1005003a 	cmpeq	r2,r2,zero
 1804410:	1000061e 	bne	r2,zero,180442c <alt_get_errno+0x3c>
 1804414:	00806074 	movhi	r2,385
 1804418:	10a10f04 	addi	r2,r2,-31684
 180441c:	10800017 	ldw	r2,0(r2)
 1804420:	103ee83a 	callr	r2
 1804424:	e0bfff15 	stw	r2,-4(fp)
 1804428:	00000306 	br	1804438 <alt_get_errno+0x48>
 180442c:	00806074 	movhi	r2,385
 1804430:	10a11f04 	addi	r2,r2,-31620
 1804434:	e0bfff15 	stw	r2,-4(fp)
 1804438:	e0bfff17 	ldw	r2,-4(fp)
}
 180443c:	e037883a 	mov	sp,fp
 1804440:	dfc00117 	ldw	ra,4(sp)
 1804444:	df000017 	ldw	fp,0(sp)
 1804448:	dec00204 	addi	sp,sp,8
 180444c:	f800283a 	ret

01804450 <altera_avalon_uart_write>:
 */

int
altera_avalon_uart_write(altera_avalon_uart_state* sp, const char* ptr, int len,
  int flags)
{
 1804450:	defff204 	addi	sp,sp,-56
 1804454:	dfc00d15 	stw	ra,52(sp)
 1804458:	df000c15 	stw	fp,48(sp)
 180445c:	df000c04 	addi	fp,sp,48
 1804460:	e13ffc15 	stw	r4,-16(fp)
 1804464:	e17ffd15 	stw	r5,-12(fp)
 1804468:	e1bffe15 	stw	r6,-8(fp)
 180446c:	e1ffff15 	stw	r7,-4(fp)
  alt_irq_context context;
  int             no_block;
  alt_u32         next;
  int             count = len;
 1804470:	e0bffe17 	ldw	r2,-8(fp)
 1804474:	e0bff815 	stw	r2,-32(fp)
  /* 
   * Construct a flag to indicate whether the device is being accessed in
   * blocking or non-blocking mode.
   */

  no_block = (flags & O_NONBLOCK);
 1804478:	e0bfff17 	ldw	r2,-4(fp)
 180447c:	1090000c 	andi	r2,r2,16384
 1804480:	e0bffa15 	stw	r2,-24(fp)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 1804484:	00004006 	br	1804588 <altera_avalon_uart_write+0x138>
  {
    /* Determine the next slot in the buffer to access */

    next = (sp->tx_end + 1) & ALT_AVALON_UART_BUF_MSK;
 1804488:	e0bffc17 	ldw	r2,-16(fp)
 180448c:	10800517 	ldw	r2,20(r2)
 1804490:	10800044 	addi	r2,r2,1
 1804494:	10800fcc 	andi	r2,r2,63
 1804498:	e0bff915 	stw	r2,-28(fp)

    /* block waiting for space if necessary */

    if (next == sp->tx_start)
 180449c:	e0bffc17 	ldw	r2,-16(fp)
 18044a0:	10c00417 	ldw	r3,16(r2)
 18044a4:	e0bff917 	ldw	r2,-28(fp)
 18044a8:	1880251e 	bne	r3,r2,1804540 <altera_avalon_uart_write+0xf0>
    {
      if (no_block)
 18044ac:	e0bffa17 	ldw	r2,-24(fp)
 18044b0:	1005003a 	cmpeq	r2,r2,zero
 18044b4:	1000051e 	bne	r2,zero,18044cc <altera_avalon_uart_write+0x7c>
      {
        /* Set errno to indicate why this function returned early */
 
        ALT_ERRNO = EWOULDBLOCK;
 18044b8:	18046180 	call	1804618 <alt_get_errno>
 18044bc:	1007883a 	mov	r3,r2
 18044c0:	008002c4 	movi	r2,11
 18044c4:	18800015 	stw	r2,0(r3)
        break;
 18044c8:	00003206 	br	1804594 <altera_avalon_uart_write+0x144>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 18044cc:	0005303a 	rdctl	r2,status
 18044d0:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 18044d4:	e0fff717 	ldw	r3,-36(fp)
 18044d8:	00bfff84 	movi	r2,-2
 18044dc:	1884703a 	and	r2,r3,r2
 18044e0:	1001703a 	wrctl	status,r2
  
  return context;
 18044e4:	e0bff717 	ldw	r2,-36(fp)
      {
        /* Block waiting for space in the circular buffer */

        /* First, ensure transmit interrupts are enabled to avoid deadlock */

        context = alt_irq_disable_all ();
 18044e8:	e0bffb15 	stw	r2,-20(fp)
        sp->ctrl |= (ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 18044ec:	e0bffc17 	ldw	r2,-16(fp)
 18044f0:	10800117 	ldw	r2,4(r2)
 18044f4:	10c11014 	ori	r3,r2,1088
 18044f8:	e0bffc17 	ldw	r2,-16(fp)
 18044fc:	10c00115 	stw	r3,4(r2)
                        ALTERA_AVALON_UART_CONTROL_DCTS_MSK);
        IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 1804500:	e0bffc17 	ldw	r2,-16(fp)
 1804504:	10800017 	ldw	r2,0(r2)
 1804508:	11000304 	addi	r4,r2,12
 180450c:	e0bffc17 	ldw	r2,-16(fp)
 1804510:	10800117 	ldw	r2,4(r2)
 1804514:	1007883a 	mov	r3,r2
 1804518:	2005883a 	mov	r2,r4
 180451c:	10c00035 	stwio	r3,0(r2)
 1804520:	e0bffb17 	ldw	r2,-20(fp)
 1804524:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1804528:	e0bff617 	ldw	r2,-40(fp)
 180452c:	1001703a 	wrctl	status,r2
          ALT_FLAG_PEND (sp->events, 
                         ALT_UART_WRITE_RDY,
                         OS_FLAG_WAIT_SET_ANY + OS_FLAG_CONSUME,
                         0);
        }
        while ((next == sp->tx_start));
 1804530:	e0bffc17 	ldw	r2,-16(fp)
 1804534:	10c00417 	ldw	r3,16(r2)
 1804538:	e0bff917 	ldw	r2,-28(fp)
 180453c:	18bffc26 	beq	r3,r2,1804530 <altera_avalon_uart_write+0xe0>
      }
    }

    count--;
 1804540:	e0bff817 	ldw	r2,-32(fp)
 1804544:	10bfffc4 	addi	r2,r2,-1
 1804548:	e0bff815 	stw	r2,-32(fp)

    /* Add the next character to the transmit buffer */

    sp->tx_buf[sp->tx_end] = *ptr++;
 180454c:	e0bffc17 	ldw	r2,-16(fp)
 1804550:	10c00517 	ldw	r3,20(r2)
 1804554:	e0bffd17 	ldw	r2,-12(fp)
 1804558:	10800003 	ldbu	r2,0(r2)
 180455c:	1009883a 	mov	r4,r2
 1804560:	e0bffc17 	ldw	r2,-16(fp)
 1804564:	1885883a 	add	r2,r3,r2
 1804568:	10801704 	addi	r2,r2,92
 180456c:	11000005 	stb	r4,0(r2)
 1804570:	e0bffd17 	ldw	r2,-12(fp)
 1804574:	10800044 	addi	r2,r2,1
 1804578:	e0bffd15 	stw	r2,-12(fp)
    sp->tx_end = next;
 180457c:	e0fffc17 	ldw	r3,-16(fp)
 1804580:	e0bff917 	ldw	r2,-28(fp)
 1804584:	18800515 	stw	r2,20(r3)
   * Loop transferring data from the input buffer to the transmit circular
   * buffer. The loop is terminated once all the data has been transferred,
   * or, (if in non-blocking mode) the buffer becomes full.
   */

  while (count)
 1804588:	e0bff817 	ldw	r2,-32(fp)
 180458c:	1004c03a 	cmpne	r2,r2,zero
 1804590:	103fbd1e 	bne	r2,zero,1804488 <altera_avalon_uart_write+0x38>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1804594:	0005303a 	rdctl	r2,status
 1804598:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 180459c:	e0fff517 	ldw	r3,-44(fp)
 18045a0:	00bfff84 	movi	r2,-2
 18045a4:	1884703a 	and	r2,r3,r2
 18045a8:	1001703a 	wrctl	status,r2
  
  return context;
 18045ac:	e0bff517 	ldw	r2,-44(fp)
  /* 
   * Ensure that interrupts are enabled, so that the circular buffer can 
   * drain.
   */

  context = alt_irq_disable_all ();
 18045b0:	e0bffb15 	stw	r2,-20(fp)
  sp->ctrl |= ALTERA_AVALON_UART_CONTROL_TRDY_MSK |
 18045b4:	e0bffc17 	ldw	r2,-16(fp)
 18045b8:	10800117 	ldw	r2,4(r2)
 18045bc:	10c11014 	ori	r3,r2,1088
 18045c0:	e0bffc17 	ldw	r2,-16(fp)
 18045c4:	10c00115 	stw	r3,4(r2)
                 ALTERA_AVALON_UART_CONTROL_DCTS_MSK;
  IOWR_ALTERA_AVALON_UART_CONTROL(sp->base, sp->ctrl);
 18045c8:	e0bffc17 	ldw	r2,-16(fp)
 18045cc:	10800017 	ldw	r2,0(r2)
 18045d0:	11000304 	addi	r4,r2,12
 18045d4:	e0bffc17 	ldw	r2,-16(fp)
 18045d8:	10800117 	ldw	r2,4(r2)
 18045dc:	1007883a 	mov	r3,r2
 18045e0:	2005883a 	mov	r2,r4
 18045e4:	10c00035 	stwio	r3,0(r2)
 18045e8:	e0bffb17 	ldw	r2,-20(fp)
 18045ec:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 18045f0:	e0bff417 	ldw	r2,-48(fp)
 18045f4:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (context);

  /* return the number of bytes written */

  return (len - count);
 18045f8:	e0fffe17 	ldw	r3,-8(fp)
 18045fc:	e0bff817 	ldw	r2,-32(fp)
 1804600:	1885c83a 	sub	r2,r3,r2
}
 1804604:	e037883a 	mov	sp,fp
 1804608:	dfc00117 	ldw	ra,4(sp)
 180460c:	df000017 	ldw	fp,0(sp)
 1804610:	dec00204 	addi	sp,sp,8
 1804614:	f800283a 	ret

01804618 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 1804618:	defffd04 	addi	sp,sp,-12
 180461c:	dfc00215 	stw	ra,8(sp)
 1804620:	df000115 	stw	fp,4(sp)
 1804624:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 1804628:	00806074 	movhi	r2,385
 180462c:	10a10f04 	addi	r2,r2,-31684
 1804630:	10800017 	ldw	r2,0(r2)
 1804634:	1005003a 	cmpeq	r2,r2,zero
 1804638:	1000061e 	bne	r2,zero,1804654 <alt_get_errno+0x3c>
 180463c:	00806074 	movhi	r2,385
 1804640:	10a10f04 	addi	r2,r2,-31684
 1804644:	10800017 	ldw	r2,0(r2)
 1804648:	103ee83a 	callr	r2
 180464c:	e0bfff15 	stw	r2,-4(fp)
 1804650:	00000306 	br	1804660 <alt_get_errno+0x48>
 1804654:	00806074 	movhi	r2,385
 1804658:	10a11f04 	addi	r2,r2,-31620
 180465c:	e0bfff15 	stw	r2,-4(fp)
 1804660:	e0bfff17 	ldw	r2,-4(fp)
}
 1804664:	e037883a 	mov	sp,fp
 1804668:	dfc00117 	ldw	ra,4(sp)
 180466c:	df000017 	ldw	fp,0(sp)
 1804670:	dec00204 	addi	sp,sp,8
 1804674:	f800283a 	ret

01804678 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 1804678:	defff404 	addi	sp,sp,-48
 180467c:	df000b15 	stw	fp,44(sp)
 1804680:	df000b04 	addi	fp,sp,44
 1804684:	e13ffb15 	stw	r4,-20(fp)
 1804688:	e17ffc15 	stw	r5,-16(fp)
 180468c:	e1bffd15 	stw	r6,-12(fp)
 1804690:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 1804694:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 1804698:	00806074 	movhi	r2,385
 180469c:	10a11c04 	addi	r2,r2,-31632
 18046a0:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
 18046a4:	1005003a 	cmpeq	r2,r2,zero
 18046a8:	1000411e 	bne	r2,zero,18047b0 <alt_alarm_start+0x138>
  {
    if (alarm)
 18046ac:	e0bffb17 	ldw	r2,-20(fp)
 18046b0:	1005003a 	cmpeq	r2,r2,zero
 18046b4:	10003b1e 	bne	r2,zero,18047a4 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
 18046b8:	e0fffb17 	ldw	r3,-20(fp)
 18046bc:	e0bffd17 	ldw	r2,-12(fp)
 18046c0:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
 18046c4:	e0fffb17 	ldw	r3,-20(fp)
 18046c8:	e0bffe17 	ldw	r2,-8(fp)
 18046cc:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 18046d0:	0005303a 	rdctl	r2,status
 18046d4:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 18046d8:	e0fff817 	ldw	r3,-32(fp)
 18046dc:	00bfff84 	movi	r2,-2
 18046e0:	1884703a 	and	r2,r3,r2
 18046e4:	1001703a 	wrctl	status,r2
  
  return context;
 18046e8:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
 18046ec:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 18046f0:	00806074 	movhi	r2,385
 18046f4:	10a11d04 	addi	r2,r2,-31628
 18046f8:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
 18046fc:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 1804700:	e0fffc17 	ldw	r3,-16(fp)
 1804704:	e0bff917 	ldw	r2,-28(fp)
 1804708:	1885883a 	add	r2,r3,r2
 180470c:	10c00044 	addi	r3,r2,1
 1804710:	e0bffb17 	ldw	r2,-20(fp)
 1804714:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 1804718:	e0bffb17 	ldw	r2,-20(fp)
 180471c:	10c00217 	ldw	r3,8(r2)
 1804720:	e0bff917 	ldw	r2,-28(fp)
 1804724:	1880042e 	bgeu	r3,r2,1804738 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
 1804728:	e0fffb17 	ldw	r3,-20(fp)
 180472c:	00800044 	movi	r2,1
 1804730:	18800405 	stb	r2,16(r3)
 1804734:	00000206 	br	1804740 <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
 1804738:	e0bffb17 	ldw	r2,-20(fp)
 180473c:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 1804740:	e0fffb17 	ldw	r3,-20(fp)
 1804744:	00806074 	movhi	r2,385
 1804748:	10a11304 	addi	r2,r2,-31668
 180474c:	e0bff615 	stw	r2,-40(fp)
 1804750:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 1804754:	e0fff717 	ldw	r3,-36(fp)
 1804758:	e0bff617 	ldw	r2,-40(fp)
 180475c:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 1804760:	e0bff617 	ldw	r2,-40(fp)
 1804764:	10c00017 	ldw	r3,0(r2)
 1804768:	e0bff717 	ldw	r2,-36(fp)
 180476c:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 1804770:	e0bff617 	ldw	r2,-40(fp)
 1804774:	10c00017 	ldw	r3,0(r2)
 1804778:	e0bff717 	ldw	r2,-36(fp)
 180477c:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 1804780:	e0fff617 	ldw	r3,-40(fp)
 1804784:	e0bff717 	ldw	r2,-36(fp)
 1804788:	18800015 	stw	r2,0(r3)
 180478c:	e0bffa17 	ldw	r2,-24(fp)
 1804790:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1804794:	e0bff517 	ldw	r2,-44(fp)
 1804798:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 180479c:	e03fff15 	stw	zero,-4(fp)
 18047a0:	00000506 	br	18047b8 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
 18047a4:	00bffa84 	movi	r2,-22
 18047a8:	e0bfff15 	stw	r2,-4(fp)
 18047ac:	00000206 	br	18047b8 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
 18047b0:	00bfde84 	movi	r2,-134
 18047b4:	e0bfff15 	stw	r2,-4(fp)
 18047b8:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 18047bc:	e037883a 	mov	sp,fp
 18047c0:	df000017 	ldw	fp,0(sp)
 18047c4:	dec00104 	addi	sp,sp,4
 18047c8:	f800283a 	ret

018047cc <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 18047cc:	defff804 	addi	sp,sp,-32
 18047d0:	dfc00715 	stw	ra,28(sp)
 18047d4:	df000615 	stw	fp,24(sp)
 18047d8:	df000604 	addi	fp,sp,24
 18047dc:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 18047e0:	e0bffc17 	ldw	r2,-16(fp)
 18047e4:	1004803a 	cmplt	r2,r2,zero
 18047e8:	1000081e 	bne	r2,zero,180480c <close+0x40>
 18047ec:	e0bffc17 	ldw	r2,-16(fp)
 18047f0:	10800324 	muli	r2,r2,12
 18047f4:	1007883a 	mov	r3,r2
 18047f8:	00806034 	movhi	r2,384
 18047fc:	109fa904 	addi	r2,r2,32420
 1804800:	1887883a 	add	r3,r3,r2
 1804804:	e0ffff15 	stw	r3,-4(fp)
 1804808:	00000106 	br	1804810 <close+0x44>
 180480c:	e03fff15 	stw	zero,-4(fp)
 1804810:	e0bfff17 	ldw	r2,-4(fp)
 1804814:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
 1804818:	e0bffb17 	ldw	r2,-20(fp)
 180481c:	1005003a 	cmpeq	r2,r2,zero
 1804820:	10001d1e 	bne	r2,zero,1804898 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 1804824:	e0bffb17 	ldw	r2,-20(fp)
 1804828:	10800017 	ldw	r2,0(r2)
 180482c:	10800417 	ldw	r2,16(r2)
 1804830:	1005003a 	cmpeq	r2,r2,zero
 1804834:	1000071e 	bne	r2,zero,1804854 <close+0x88>
 1804838:	e0bffb17 	ldw	r2,-20(fp)
 180483c:	10800017 	ldw	r2,0(r2)
 1804840:	10800417 	ldw	r2,16(r2)
 1804844:	e13ffb17 	ldw	r4,-20(fp)
 1804848:	103ee83a 	callr	r2
 180484c:	e0bffe15 	stw	r2,-8(fp)
 1804850:	00000106 	br	1804858 <close+0x8c>
 1804854:	e03ffe15 	stw	zero,-8(fp)
 1804858:	e0bffe17 	ldw	r2,-8(fp)
 180485c:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 1804860:	e13ffc17 	ldw	r4,-16(fp)
 1804864:	18053440 	call	1805344 <alt_release_fd>
    if (rval < 0)
 1804868:	e0bffa17 	ldw	r2,-24(fp)
 180486c:	1004403a 	cmpge	r2,r2,zero
 1804870:	1000071e 	bne	r2,zero,1804890 <close+0xc4>
    {
      ALT_ERRNO = -rval;
 1804874:	18048c80 	call	18048c8 <alt_get_errno>
 1804878:	e0fffa17 	ldw	r3,-24(fp)
 180487c:	00c7c83a 	sub	r3,zero,r3
 1804880:	10c00015 	stw	r3,0(r2)
      return -1;
 1804884:	00bfffc4 	movi	r2,-1
 1804888:	e0bffd15 	stw	r2,-12(fp)
 180488c:	00000806 	br	18048b0 <close+0xe4>
    }
    return 0;
 1804890:	e03ffd15 	stw	zero,-12(fp)
 1804894:	00000606 	br	18048b0 <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 1804898:	18048c80 	call	18048c8 <alt_get_errno>
 180489c:	1007883a 	mov	r3,r2
 18048a0:	00801444 	movi	r2,81
 18048a4:	18800015 	stw	r2,0(r3)
    return -1;
 18048a8:	00bfffc4 	movi	r2,-1
 18048ac:	e0bffd15 	stw	r2,-12(fp)
 18048b0:	e0bffd17 	ldw	r2,-12(fp)
  }
}
 18048b4:	e037883a 	mov	sp,fp
 18048b8:	dfc00117 	ldw	ra,4(sp)
 18048bc:	df000017 	ldw	fp,0(sp)
 18048c0:	dec00204 	addi	sp,sp,8
 18048c4:	f800283a 	ret

018048c8 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 18048c8:	defffd04 	addi	sp,sp,-12
 18048cc:	dfc00215 	stw	ra,8(sp)
 18048d0:	df000115 	stw	fp,4(sp)
 18048d4:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 18048d8:	00806074 	movhi	r2,385
 18048dc:	10a10f04 	addi	r2,r2,-31684
 18048e0:	10800017 	ldw	r2,0(r2)
 18048e4:	1005003a 	cmpeq	r2,r2,zero
 18048e8:	1000061e 	bne	r2,zero,1804904 <alt_get_errno+0x3c>
 18048ec:	00806074 	movhi	r2,385
 18048f0:	10a10f04 	addi	r2,r2,-31684
 18048f4:	10800017 	ldw	r2,0(r2)
 18048f8:	103ee83a 	callr	r2
 18048fc:	e0bfff15 	stw	r2,-4(fp)
 1804900:	00000306 	br	1804910 <alt_get_errno+0x48>
 1804904:	00806074 	movhi	r2,385
 1804908:	10a11f04 	addi	r2,r2,-31620
 180490c:	e0bfff15 	stw	r2,-4(fp)
 1804910:	e0bfff17 	ldw	r2,-4(fp)
}
 1804914:	e037883a 	mov	sp,fp
 1804918:	dfc00117 	ldw	ra,4(sp)
 180491c:	df000017 	ldw	fp,0(sp)
 1804920:	dec00204 	addi	sp,sp,8
 1804924:	f800283a 	ret

01804928 <alt_dcache_flush>:
 *
 * Any dirty lines in the data cache are written back to memory.
 */

void alt_dcache_flush (void* start, alt_u32 len)
{
 1804928:	defffb04 	addi	sp,sp,-20
 180492c:	df000415 	stw	fp,16(sp)
 1804930:	df000404 	addi	fp,sp,16
 1804934:	e13ffe15 	stw	r4,-8(fp)
 1804938:	e17fff15 	stw	r5,-4(fp)
  {
    len = NIOS2_DCACHE_SIZE;
  }
  #endif

  end = ((char*) start) + len; 
 180493c:	e0fffe17 	ldw	r3,-8(fp)
 1804940:	e0bfff17 	ldw	r2,-4(fp)
 1804944:	1885883a 	add	r2,r3,r2
 1804948:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
 180494c:	e0bffe17 	ldw	r2,-8(fp)
 1804950:	e0bffd15 	stw	r2,-12(fp)
 1804954:	00000506 	br	180496c <alt_dcache_flush+0x44>
  { 
    ALT_FLUSH_DATA(i); 
 1804958:	e0bffd17 	ldw	r2,-12(fp)
 180495c:	1000001b 	flushda	0(r2)
  }
  #endif

  end = ((char*) start) + len; 

  for (i = start; i < end; i+= NIOS2_DCACHE_LINE_SIZE)
 1804960:	e0bffd17 	ldw	r2,-12(fp)
 1804964:	10800804 	addi	r2,r2,32
 1804968:	e0bffd15 	stw	r2,-12(fp)
 180496c:	e0fffd17 	ldw	r3,-12(fp)
 1804970:	e0bffc17 	ldw	r2,-16(fp)
 1804974:	18bff836 	bltu	r3,r2,1804958 <alt_dcache_flush+0x30>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_DCACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_DCACHE_LINE_SIZE - 1))
 1804978:	e0bffe17 	ldw	r2,-8(fp)
 180497c:	108007cc 	andi	r2,r2,31
 1804980:	1005003a 	cmpeq	r2,r2,zero
 1804984:	1000021e 	bne	r2,zero,1804990 <alt_dcache_flush+0x68>
  {
    ALT_FLUSH_DATA(i);
 1804988:	e0bffd17 	ldw	r2,-12(fp)
 180498c:	1000001b 	flushda	0(r2)
  }

#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 1804990:	e037883a 	mov	sp,fp
 1804994:	df000017 	ldw	fp,0(sp)
 1804998:	dec00104 	addi	sp,sp,4
 180499c:	f800283a 	ret

018049a0 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 18049a0:	defffc04 	addi	sp,sp,-16
 18049a4:	df000315 	stw	fp,12(sp)
 18049a8:	df000304 	addi	fp,sp,12
 18049ac:	e13ffd15 	stw	r4,-12(fp)
 18049b0:	e17ffe15 	stw	r5,-8(fp)
 18049b4:	e1bfff15 	stw	r6,-4(fp)
  return len;
 18049b8:	e0bfff17 	ldw	r2,-4(fp)
}
 18049bc:	e037883a 	mov	sp,fp
 18049c0:	df000017 	ldw	fp,0(sp)
 18049c4:	dec00104 	addi	sp,sp,4
 18049c8:	f800283a 	ret

018049cc <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 18049cc:	defff904 	addi	sp,sp,-28
 18049d0:	dfc00615 	stw	ra,24(sp)
 18049d4:	df000515 	stw	fp,20(sp)
 18049d8:	df000504 	addi	fp,sp,20
 18049dc:	e13ffd15 	stw	r4,-12(fp)
 18049e0:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 18049e4:	e0bffd17 	ldw	r2,-12(fp)
 18049e8:	1005003a 	cmpeq	r2,r2,zero
 18049ec:	1000041e 	bne	r2,zero,1804a00 <alt_dev_llist_insert+0x34>
 18049f0:	e0bffd17 	ldw	r2,-12(fp)
 18049f4:	10800217 	ldw	r2,8(r2)
 18049f8:	1004c03a 	cmpne	r2,r2,zero
 18049fc:	1000071e 	bne	r2,zero,1804a1c <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
 1804a00:	1804a800 	call	1804a80 <alt_get_errno>
 1804a04:	1007883a 	mov	r3,r2
 1804a08:	00800584 	movi	r2,22
 1804a0c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 1804a10:	00bffa84 	movi	r2,-22
 1804a14:	e0bfff15 	stw	r2,-4(fp)
 1804a18:	00001306 	br	1804a68 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 1804a1c:	e0fffd17 	ldw	r3,-12(fp)
 1804a20:	e0bffe17 	ldw	r2,-8(fp)
 1804a24:	e0bffb15 	stw	r2,-20(fp)
 1804a28:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 1804a2c:	e0fffc17 	ldw	r3,-16(fp)
 1804a30:	e0bffb17 	ldw	r2,-20(fp)
 1804a34:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 1804a38:	e0bffb17 	ldw	r2,-20(fp)
 1804a3c:	10c00017 	ldw	r3,0(r2)
 1804a40:	e0bffc17 	ldw	r2,-16(fp)
 1804a44:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 1804a48:	e0bffb17 	ldw	r2,-20(fp)
 1804a4c:	10c00017 	ldw	r3,0(r2)
 1804a50:	e0bffc17 	ldw	r2,-16(fp)
 1804a54:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 1804a58:	e0fffb17 	ldw	r3,-20(fp)
 1804a5c:	e0bffc17 	ldw	r2,-16(fp)
 1804a60:	18800015 	stw	r2,0(r3)

  return 0;  
 1804a64:	e03fff15 	stw	zero,-4(fp)
 1804a68:	e0bfff17 	ldw	r2,-4(fp)
}
 1804a6c:	e037883a 	mov	sp,fp
 1804a70:	dfc00117 	ldw	ra,4(sp)
 1804a74:	df000017 	ldw	fp,0(sp)
 1804a78:	dec00204 	addi	sp,sp,8
 1804a7c:	f800283a 	ret

01804a80 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 1804a80:	defffd04 	addi	sp,sp,-12
 1804a84:	dfc00215 	stw	ra,8(sp)
 1804a88:	df000115 	stw	fp,4(sp)
 1804a8c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 1804a90:	00806074 	movhi	r2,385
 1804a94:	10a10f04 	addi	r2,r2,-31684
 1804a98:	10800017 	ldw	r2,0(r2)
 1804a9c:	1005003a 	cmpeq	r2,r2,zero
 1804aa0:	1000061e 	bne	r2,zero,1804abc <alt_get_errno+0x3c>
 1804aa4:	00806074 	movhi	r2,385
 1804aa8:	10a10f04 	addi	r2,r2,-31684
 1804aac:	10800017 	ldw	r2,0(r2)
 1804ab0:	103ee83a 	callr	r2
 1804ab4:	e0bfff15 	stw	r2,-4(fp)
 1804ab8:	00000306 	br	1804ac8 <alt_get_errno+0x48>
 1804abc:	00806074 	movhi	r2,385
 1804ac0:	10a11f04 	addi	r2,r2,-31620
 1804ac4:	e0bfff15 	stw	r2,-4(fp)
 1804ac8:	e0bfff17 	ldw	r2,-4(fp)
}
 1804acc:	e037883a 	mov	sp,fp
 1804ad0:	dfc00117 	ldw	ra,4(sp)
 1804ad4:	df000017 	ldw	fp,0(sp)
 1804ad8:	dec00204 	addi	sp,sp,8
 1804adc:	f800283a 	ret

01804ae0 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 1804ae0:	defffd04 	addi	sp,sp,-12
 1804ae4:	dfc00215 	stw	ra,8(sp)
 1804ae8:	df000115 	stw	fp,4(sp)
 1804aec:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 1804af0:	00bfff04 	movi	r2,-4
 1804af4:	00c06034 	movhi	r3,384
 1804af8:	18da2104 	addi	r3,r3,26756
 1804afc:	1885883a 	add	r2,r3,r2
 1804b00:	e0bfff15 	stw	r2,-4(fp)
 1804b04:	00000606 	br	1804b20 <_do_ctors+0x40>
        (*ctor) (); 
 1804b08:	e0bfff17 	ldw	r2,-4(fp)
 1804b0c:	10800017 	ldw	r2,0(r2)
 1804b10:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 1804b14:	e0bfff17 	ldw	r2,-4(fp)
 1804b18:	10bfff04 	addi	r2,r2,-4
 1804b1c:	e0bfff15 	stw	r2,-4(fp)
 1804b20:	e0ffff17 	ldw	r3,-4(fp)
 1804b24:	00806034 	movhi	r2,384
 1804b28:	109a2004 	addi	r2,r2,26752
 1804b2c:	18bff62e 	bgeu	r3,r2,1804b08 <_do_ctors+0x28>
        (*ctor) (); 
}
 1804b30:	e037883a 	mov	sp,fp
 1804b34:	dfc00117 	ldw	ra,4(sp)
 1804b38:	df000017 	ldw	fp,0(sp)
 1804b3c:	dec00204 	addi	sp,sp,8
 1804b40:	f800283a 	ret

01804b44 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 1804b44:	defffd04 	addi	sp,sp,-12
 1804b48:	dfc00215 	stw	ra,8(sp)
 1804b4c:	df000115 	stw	fp,4(sp)
 1804b50:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 1804b54:	00bfff04 	movi	r2,-4
 1804b58:	00c06034 	movhi	r3,384
 1804b5c:	18da2104 	addi	r3,r3,26756
 1804b60:	1885883a 	add	r2,r3,r2
 1804b64:	e0bfff15 	stw	r2,-4(fp)
 1804b68:	00000606 	br	1804b84 <_do_dtors+0x40>
        (*dtor) (); 
 1804b6c:	e0bfff17 	ldw	r2,-4(fp)
 1804b70:	10800017 	ldw	r2,0(r2)
 1804b74:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 1804b78:	e0bfff17 	ldw	r2,-4(fp)
 1804b7c:	10bfff04 	addi	r2,r2,-4
 1804b80:	e0bfff15 	stw	r2,-4(fp)
 1804b84:	e0ffff17 	ldw	r3,-4(fp)
 1804b88:	00806034 	movhi	r2,384
 1804b8c:	109a2104 	addi	r2,r2,26756
 1804b90:	18bff62e 	bgeu	r3,r2,1804b6c <_do_dtors+0x28>
        (*dtor) (); 
}
 1804b94:	e037883a 	mov	sp,fp
 1804b98:	dfc00117 	ldw	ra,4(sp)
 1804b9c:	df000017 	ldw	fp,0(sp)
 1804ba0:	dec00204 	addi	sp,sp,8
 1804ba4:	f800283a 	ret

01804ba8 <alt_flash_open_dev>:
#include "priv/alt_file.h"

ALT_LLIST_HEAD(alt_flash_dev_list);

alt_flash_fd* alt_flash_open_dev(const char* name)
{
 1804ba8:	defffb04 	addi	sp,sp,-20
 1804bac:	dfc00415 	stw	ra,16(sp)
 1804bb0:	df000315 	stw	fp,12(sp)
 1804bb4:	df000304 	addi	fp,sp,12
 1804bb8:	e13ffe15 	stw	r4,-8(fp)
  alt_flash_dev* dev = (alt_flash_dev*)alt_find_dev(name, &alt_flash_dev_list);
 1804bbc:	e13ffe17 	ldw	r4,-8(fp)
 1804bc0:	d1600704 	addi	r5,gp,-32740
 1804bc4:	1805f840 	call	1805f84 <alt_find_dev>
 1804bc8:	e0bffd15 	stw	r2,-12(fp)

  if ((dev) && dev->open)
 1804bcc:	e0bffd17 	ldw	r2,-12(fp)
 1804bd0:	1005003a 	cmpeq	r2,r2,zero
 1804bd4:	10000b1e 	bne	r2,zero,1804c04 <alt_flash_open_dev+0x5c>
 1804bd8:	e0bffd17 	ldw	r2,-12(fp)
 1804bdc:	10800317 	ldw	r2,12(r2)
 1804be0:	1005003a 	cmpeq	r2,r2,zero
 1804be4:	1000071e 	bne	r2,zero,1804c04 <alt_flash_open_dev+0x5c>
  {
    return dev->open(dev, name);
 1804be8:	e0bffd17 	ldw	r2,-12(fp)
 1804bec:	10800317 	ldw	r2,12(r2)
 1804bf0:	e13ffd17 	ldw	r4,-12(fp)
 1804bf4:	e17ffe17 	ldw	r5,-8(fp)
 1804bf8:	103ee83a 	callr	r2
 1804bfc:	e0bfff15 	stw	r2,-4(fp)
 1804c00:	00000206 	br	1804c0c <alt_flash_open_dev+0x64>
  }

  return dev;
 1804c04:	e0bffd17 	ldw	r2,-12(fp)
 1804c08:	e0bfff15 	stw	r2,-4(fp)
 1804c0c:	e0bfff17 	ldw	r2,-4(fp)
}
 1804c10:	e037883a 	mov	sp,fp
 1804c14:	dfc00117 	ldw	ra,4(sp)
 1804c18:	df000017 	ldw	fp,0(sp)
 1804c1c:	dec00204 	addi	sp,sp,8
 1804c20:	f800283a 	ret

01804c24 <alt_flash_close_dev>:

void alt_flash_close_dev(alt_flash_fd* fd)
{
 1804c24:	defffd04 	addi	sp,sp,-12
 1804c28:	dfc00215 	stw	ra,8(sp)
 1804c2c:	df000115 	stw	fp,4(sp)
 1804c30:	df000104 	addi	fp,sp,4
 1804c34:	e13fff15 	stw	r4,-4(fp)
  if (fd && fd->close)
 1804c38:	e0bfff17 	ldw	r2,-4(fp)
 1804c3c:	1005003a 	cmpeq	r2,r2,zero
 1804c40:	1000081e 	bne	r2,zero,1804c64 <alt_flash_close_dev+0x40>
 1804c44:	e0bfff17 	ldw	r2,-4(fp)
 1804c48:	10800417 	ldw	r2,16(r2)
 1804c4c:	1005003a 	cmpeq	r2,r2,zero
 1804c50:	1000041e 	bne	r2,zero,1804c64 <alt_flash_close_dev+0x40>
  {
    fd->close(fd);
 1804c54:	e0bfff17 	ldw	r2,-4(fp)
 1804c58:	10800417 	ldw	r2,16(r2)
 1804c5c:	e13fff17 	ldw	r4,-4(fp)
 1804c60:	103ee83a 	callr	r2
  }
  return;
}
 1804c64:	e037883a 	mov	sp,fp
 1804c68:	dfc00117 	ldw	ra,4(sp)
 1804c6c:	df000017 	ldw	fp,0(sp)
 1804c70:	dec00204 	addi	sp,sp,8
 1804c74:	f800283a 	ret

01804c78 <alt_ic_isr_register>:
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 1804c78:	defff904 	addi	sp,sp,-28
 1804c7c:	dfc00615 	stw	ra,24(sp)
 1804c80:	df000515 	stw	fp,20(sp)
 1804c84:	df000504 	addi	fp,sp,20
 1804c88:	e13ffc15 	stw	r4,-16(fp)
 1804c8c:	e17ffd15 	stw	r5,-12(fp)
 1804c90:	e1bffe15 	stw	r6,-8(fp)
 1804c94:	e1ffff15 	stw	r7,-4(fp)
    return alt_iic_isr_register(ic_id, irq, isr, isr_context, flags);
 1804c98:	e0800217 	ldw	r2,8(fp)
 1804c9c:	d8800015 	stw	r2,0(sp)
 1804ca0:	e13ffc17 	ldw	r4,-16(fp)
 1804ca4:	e17ffd17 	ldw	r5,-12(fp)
 1804ca8:	e1bffe17 	ldw	r6,-8(fp)
 1804cac:	e1ffff17 	ldw	r7,-4(fp)
 1804cb0:	1804e4c0 	call	1804e4c <alt_iic_isr_register>
}  
 1804cb4:	e037883a 	mov	sp,fp
 1804cb8:	dfc00117 	ldw	ra,4(sp)
 1804cbc:	df000017 	ldw	fp,0(sp)
 1804cc0:	dec00204 	addi	sp,sp,8
 1804cc4:	f800283a 	ret

01804cc8 <alt_ic_irq_enable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_enable (alt_u32 ic_id, alt_u32 irq)
{
 1804cc8:	defff904 	addi	sp,sp,-28
 1804ccc:	df000615 	stw	fp,24(sp)
 1804cd0:	df000604 	addi	fp,sp,24
 1804cd4:	e13ffe15 	stw	r4,-8(fp)
 1804cd8:	e17fff15 	stw	r5,-4(fp)
 1804cdc:	e0bfff17 	ldw	r2,-4(fp)
 1804ce0:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1804ce4:	0005303a 	rdctl	r2,status
 1804ce8:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1804cec:	e0fffb17 	ldw	r3,-20(fp)
 1804cf0:	00bfff84 	movi	r2,-2
 1804cf4:	1884703a 	and	r2,r3,r2
 1804cf8:	1001703a 	wrctl	status,r2
  
  return context;
 1804cfc:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 1804d00:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active |= (1 << id);
 1804d04:	e0fffc17 	ldw	r3,-16(fp)
 1804d08:	00800044 	movi	r2,1
 1804d0c:	10c4983a 	sll	r2,r2,r3
 1804d10:	1007883a 	mov	r3,r2
 1804d14:	00806074 	movhi	r2,385
 1804d18:	10a11b04 	addi	r2,r2,-31636
 1804d1c:	10800017 	ldw	r2,0(r2)
 1804d20:	1886b03a 	or	r3,r3,r2
 1804d24:	00806074 	movhi	r2,385
 1804d28:	10a11b04 	addi	r2,r2,-31636
 1804d2c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 1804d30:	00806074 	movhi	r2,385
 1804d34:	10a11b04 	addi	r2,r2,-31636
 1804d38:	10800017 	ldw	r2,0(r2)
 1804d3c:	100170fa 	wrctl	ienable,r2
 1804d40:	e0bffd17 	ldw	r2,-12(fp)
 1804d44:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1804d48:	e0bffa17 	ldw	r2,-24(fp)
 1804d4c:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 1804d50:	0005883a 	mov	r2,zero
    return alt_irq_enable(irq);
}
 1804d54:	e037883a 	mov	sp,fp
 1804d58:	df000017 	ldw	fp,0(sp)
 1804d5c:	dec00104 	addi	sp,sp,4
 1804d60:	f800283a 	ret

01804d64 <alt_ic_irq_disable>:
  * @param ic_id            Ignored.
  * @param irq              IRQ number
  * @return                 0 if successful, else error (-1)
  */
int alt_ic_irq_disable(alt_u32 ic_id, alt_u32 irq)
{
 1804d64:	defff904 	addi	sp,sp,-28
 1804d68:	df000615 	stw	fp,24(sp)
 1804d6c:	df000604 	addi	fp,sp,24
 1804d70:	e13ffe15 	stw	r4,-8(fp)
 1804d74:	e17fff15 	stw	r5,-4(fp)
 1804d78:	e0bfff17 	ldw	r2,-4(fp)
 1804d7c:	e0bffc15 	stw	r2,-16(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1804d80:	0005303a 	rdctl	r2,status
 1804d84:	e0bffb15 	stw	r2,-20(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1804d88:	e0fffb17 	ldw	r3,-20(fp)
 1804d8c:	00bfff84 	movi	r2,-2
 1804d90:	1884703a 	and	r2,r3,r2
 1804d94:	1001703a 	wrctl	status,r2
  
  return context;
 1804d98:	e0bffb17 	ldw	r2,-20(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 1804d9c:	e0bffd15 	stw	r2,-12(fp)

  alt_irq_active &= ~(1 << id);
 1804da0:	e0fffc17 	ldw	r3,-16(fp)
 1804da4:	00800044 	movi	r2,1
 1804da8:	10c4983a 	sll	r2,r2,r3
 1804dac:	0084303a 	nor	r2,zero,r2
 1804db0:	1007883a 	mov	r3,r2
 1804db4:	00806074 	movhi	r2,385
 1804db8:	10a11b04 	addi	r2,r2,-31636
 1804dbc:	10800017 	ldw	r2,0(r2)
 1804dc0:	1886703a 	and	r3,r3,r2
 1804dc4:	00806074 	movhi	r2,385
 1804dc8:	10a11b04 	addi	r2,r2,-31636
 1804dcc:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 1804dd0:	00806074 	movhi	r2,385
 1804dd4:	10a11b04 	addi	r2,r2,-31636
 1804dd8:	10800017 	ldw	r2,0(r2)
 1804ddc:	100170fa 	wrctl	ienable,r2
 1804de0:	e0bffd17 	ldw	r2,-12(fp)
 1804de4:	e0bffa15 	stw	r2,-24(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1804de8:	e0bffa17 	ldw	r2,-24(fp)
 1804dec:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 1804df0:	0005883a 	mov	r2,zero
    return alt_irq_disable(irq);
}
 1804df4:	e037883a 	mov	sp,fp
 1804df8:	df000017 	ldw	fp,0(sp)
 1804dfc:	dec00104 	addi	sp,sp,4
 1804e00:	f800283a 	ret

01804e04 <alt_ic_irq_enabled>:
  * @param irq              IRQ number
  * @return                 Zero if corresponding interrupt is disabled and
  *                         non-zero otherwise.
  */
alt_u32 alt_ic_irq_enabled(alt_u32 ic_id, alt_u32 irq)
{
 1804e04:	defffc04 	addi	sp,sp,-16
 1804e08:	df000315 	stw	fp,12(sp)
 1804e0c:	df000304 	addi	fp,sp,12
 1804e10:	e13ffe15 	stw	r4,-8(fp)
 1804e14:	e17fff15 	stw	r5,-4(fp)
    alt_u32 irq_enabled;

    NIOS2_READ_IENABLE(irq_enabled);
 1804e18:	000530fa 	rdctl	r2,ienable
 1804e1c:	e0bffd15 	stw	r2,-12(fp)

    return (irq_enabled & (1 << irq)) ? 1: 0;
 1804e20:	e0ffff17 	ldw	r3,-4(fp)
 1804e24:	00800044 	movi	r2,1
 1804e28:	10c4983a 	sll	r2,r2,r3
 1804e2c:	1007883a 	mov	r3,r2
 1804e30:	e0bffd17 	ldw	r2,-12(fp)
 1804e34:	1884703a 	and	r2,r3,r2
 1804e38:	1004c03a 	cmpne	r2,r2,zero
}
 1804e3c:	e037883a 	mov	sp,fp
 1804e40:	df000017 	ldw	fp,0(sp)
 1804e44:	dec00104 	addi	sp,sp,4
 1804e48:	f800283a 	ret

01804e4c <alt_iic_isr_register>:
  * @param flags            
  * @return                 0 if successful, else error (-1)
  */
int alt_iic_isr_register(alt_u32 ic_id, alt_u32 irq, alt_isr_func isr, 
  void *isr_context, void *flags)
{
 1804e4c:	defff404 	addi	sp,sp,-48
 1804e50:	dfc00b15 	stw	ra,44(sp)
 1804e54:	df000a15 	stw	fp,40(sp)
 1804e58:	df000a04 	addi	fp,sp,40
 1804e5c:	e13ffb15 	stw	r4,-20(fp)
 1804e60:	e17ffc15 	stw	r5,-16(fp)
 1804e64:	e1bffd15 	stw	r6,-12(fp)
 1804e68:	e1fffe15 	stw	r7,-8(fp)
  int rc = -EINVAL;  
 1804e6c:	00bffa84 	movi	r2,-22
 1804e70:	e0bffa15 	stw	r2,-24(fp)
  int id = irq;             /* IRQ interpreted as the interrupt ID. */
 1804e74:	e0bffc17 	ldw	r2,-16(fp)
 1804e78:	e0bff915 	stw	r2,-28(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 1804e7c:	e0bff917 	ldw	r2,-28(fp)
 1804e80:	10800808 	cmpgei	r2,r2,32
 1804e84:	1000291e 	bne	r2,zero,1804f2c <alt_iic_isr_register+0xe0>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 1804e88:	0005303a 	rdctl	r2,status
 1804e8c:	e0bff715 	stw	r2,-36(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 1804e90:	e0fff717 	ldw	r3,-36(fp)
 1804e94:	00bfff84 	movi	r2,-2
 1804e98:	1884703a 	and	r2,r3,r2
 1804e9c:	1001703a 	wrctl	status,r2
  
  return context;
 1804ea0:	e0bff717 	ldw	r2,-36(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all();
 1804ea4:	e0bff815 	stw	r2,-32(fp)

    alt_irq[id].handler = isr;
 1804ea8:	e0bff917 	ldw	r2,-28(fp)
 1804eac:	00c06074 	movhi	r3,385
 1804eb0:	18e12004 	addi	r3,r3,-31616
 1804eb4:	100490fa 	slli	r2,r2,3
 1804eb8:	10c7883a 	add	r3,r2,r3
 1804ebc:	e0bffd17 	ldw	r2,-12(fp)
 1804ec0:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = isr_context;
 1804ec4:	e0bff917 	ldw	r2,-28(fp)
 1804ec8:	00c06074 	movhi	r3,385
 1804ecc:	18e12004 	addi	r3,r3,-31616
 1804ed0:	100490fa 	slli	r2,r2,3
 1804ed4:	10c5883a 	add	r2,r2,r3
 1804ed8:	10c00104 	addi	r3,r2,4
 1804edc:	e0bffe17 	ldw	r2,-8(fp)
 1804ee0:	18800015 	stw	r2,0(r3)

    rc = (isr) ? alt_ic_irq_enable(ic_id, id) : alt_ic_irq_disable(ic_id, id);
 1804ee4:	e0bffd17 	ldw	r2,-12(fp)
 1804ee8:	1005003a 	cmpeq	r2,r2,zero
 1804eec:	1000051e 	bne	r2,zero,1804f04 <alt_iic_isr_register+0xb8>
 1804ef0:	e17ff917 	ldw	r5,-28(fp)
 1804ef4:	e13ffb17 	ldw	r4,-20(fp)
 1804ef8:	1804cc80 	call	1804cc8 <alt_ic_irq_enable>
 1804efc:	e0bfff15 	stw	r2,-4(fp)
 1804f00:	00000406 	br	1804f14 <alt_iic_isr_register+0xc8>
 1804f04:	e17ff917 	ldw	r5,-28(fp)
 1804f08:	e13ffb17 	ldw	r4,-20(fp)
 1804f0c:	1804d640 	call	1804d64 <alt_ic_irq_disable>
 1804f10:	e0bfff15 	stw	r2,-4(fp)
 1804f14:	e0bfff17 	ldw	r2,-4(fp)
 1804f18:	e0bffa15 	stw	r2,-24(fp)
 1804f1c:	e0bff817 	ldw	r2,-32(fp)
 1804f20:	e0bff615 	stw	r2,-40(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1804f24:	e0bff617 	ldw	r2,-40(fp)
 1804f28:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }

  return rc; 
 1804f2c:	e0bffa17 	ldw	r2,-24(fp)
}
 1804f30:	e037883a 	mov	sp,fp
 1804f34:	dfc00117 	ldw	ra,4(sp)
 1804f38:	df000017 	ldw	fp,0(sp)
 1804f3c:	dec00204 	addi	sp,sp,8
 1804f40:	f800283a 	ret

01804f44 <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 1804f44:	defff904 	addi	sp,sp,-28
 1804f48:	dfc00615 	stw	ra,24(sp)
 1804f4c:	df000515 	stw	fp,20(sp)
 1804f50:	df000504 	addi	fp,sp,20
 1804f54:	e13ffc15 	stw	r4,-16(fp)
 1804f58:	e17ffd15 	stw	r5,-12(fp)
 1804f5c:	e1bffe15 	stw	r6,-8(fp)
 1804f60:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 1804f64:	e13ffd17 	ldw	r4,-12(fp)
 1804f68:	e17ffe17 	ldw	r5,-8(fp)
 1804f6c:	e1bfff17 	ldw	r6,-4(fp)
 1804f70:	180515c0 	call	180515c <open>
 1804f74:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 1804f78:	e0bffb17 	ldw	r2,-20(fp)
 1804f7c:	1004803a 	cmplt	r2,r2,zero
 1804f80:	10001c1e 	bne	r2,zero,1804ff4 <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
 1804f84:	e0bffb17 	ldw	r2,-20(fp)
 1804f88:	00c06034 	movhi	r3,384
 1804f8c:	18dfa904 	addi	r3,r3,32420
 1804f90:	10800324 	muli	r2,r2,12
 1804f94:	10c5883a 	add	r2,r2,r3
 1804f98:	10c00017 	ldw	r3,0(r2)
 1804f9c:	e0bffc17 	ldw	r2,-16(fp)
 1804fa0:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 1804fa4:	e0bffb17 	ldw	r2,-20(fp)
 1804fa8:	00c06034 	movhi	r3,384
 1804fac:	18dfa904 	addi	r3,r3,32420
 1804fb0:	10800324 	muli	r2,r2,12
 1804fb4:	10c5883a 	add	r2,r2,r3
 1804fb8:	10800104 	addi	r2,r2,4
 1804fbc:	10c00017 	ldw	r3,0(r2)
 1804fc0:	e0bffc17 	ldw	r2,-16(fp)
 1804fc4:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 1804fc8:	e0bffb17 	ldw	r2,-20(fp)
 1804fcc:	00c06034 	movhi	r3,384
 1804fd0:	18dfa904 	addi	r3,r3,32420
 1804fd4:	10800324 	muli	r2,r2,12
 1804fd8:	10c5883a 	add	r2,r2,r3
 1804fdc:	10800204 	addi	r2,r2,8
 1804fe0:	10c00017 	ldw	r3,0(r2)
 1804fe4:	e0bffc17 	ldw	r2,-16(fp)
 1804fe8:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 1804fec:	e13ffb17 	ldw	r4,-20(fp)
 1804ff0:	18053440 	call	1805344 <alt_release_fd>
  }
} 
 1804ff4:	e037883a 	mov	sp,fp
 1804ff8:	dfc00117 	ldw	ra,4(sp)
 1804ffc:	df000017 	ldw	fp,0(sp)
 1805000:	dec00204 	addi	sp,sp,8
 1805004:	f800283a 	ret

01805008 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 1805008:	defffb04 	addi	sp,sp,-20
 180500c:	dfc00415 	stw	ra,16(sp)
 1805010:	df000315 	stw	fp,12(sp)
 1805014:	df000304 	addi	fp,sp,12
 1805018:	e13ffd15 	stw	r4,-12(fp)
 180501c:	e17ffe15 	stw	r5,-8(fp)
 1805020:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 1805024:	01006034 	movhi	r4,384
 1805028:	211fac04 	addi	r4,r4,32432
 180502c:	e17ffd17 	ldw	r5,-12(fp)
 1805030:	01800044 	movi	r6,1
 1805034:	01c07fc4 	movi	r7,511
 1805038:	1804f440 	call	1804f44 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 180503c:	01006034 	movhi	r4,384
 1805040:	211fa904 	addi	r4,r4,32420
 1805044:	e17ffe17 	ldw	r5,-8(fp)
 1805048:	000d883a 	mov	r6,zero
 180504c:	01c07fc4 	movi	r7,511
 1805050:	1804f440 	call	1804f44 <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 1805054:	01006034 	movhi	r4,384
 1805058:	211faf04 	addi	r4,r4,32444
 180505c:	e17fff17 	ldw	r5,-4(fp)
 1805060:	01800044 	movi	r6,1
 1805064:	01c07fc4 	movi	r7,511
 1805068:	1804f440 	call	1804f44 <alt_open_fd>
}  
 180506c:	e037883a 	mov	sp,fp
 1805070:	dfc00117 	ldw	ra,4(sp)
 1805074:	df000017 	ldw	fp,0(sp)
 1805078:	dec00204 	addi	sp,sp,8
 180507c:	f800283a 	ret

01805080 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 1805080:	defffc04 	addi	sp,sp,-16
 1805084:	df000315 	stw	fp,12(sp)
 1805088:	df000304 	addi	fp,sp,12
 180508c:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 1805090:	e0bffe17 	ldw	r2,-8(fp)
 1805094:	10800217 	ldw	r2,8(r2)
 1805098:	10d00034 	orhi	r3,r2,16384
 180509c:	e0bffe17 	ldw	r2,-8(fp)
 18050a0:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 18050a4:	e03ffd15 	stw	zero,-12(fp)
 18050a8:	00002006 	br	180512c <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 18050ac:	e0bffd17 	ldw	r2,-12(fp)
 18050b0:	00c06034 	movhi	r3,384
 18050b4:	18dfa904 	addi	r3,r3,32420
 18050b8:	10800324 	muli	r2,r2,12
 18050bc:	10c5883a 	add	r2,r2,r3
 18050c0:	10c00017 	ldw	r3,0(r2)
 18050c4:	e0bffe17 	ldw	r2,-8(fp)
 18050c8:	10800017 	ldw	r2,0(r2)
 18050cc:	1880141e 	bne	r3,r2,1805120 <alt_file_locked+0xa0>
 18050d0:	e0bffd17 	ldw	r2,-12(fp)
 18050d4:	00c06034 	movhi	r3,384
 18050d8:	18dfa904 	addi	r3,r3,32420
 18050dc:	10800324 	muli	r2,r2,12
 18050e0:	10c5883a 	add	r2,r2,r3
 18050e4:	10800204 	addi	r2,r2,8
 18050e8:	10800017 	ldw	r2,0(r2)
 18050ec:	1004403a 	cmpge	r2,r2,zero
 18050f0:	10000b1e 	bne	r2,zero,1805120 <alt_file_locked+0xa0>
 18050f4:	e0bffd17 	ldw	r2,-12(fp)
 18050f8:	10800324 	muli	r2,r2,12
 18050fc:	1007883a 	mov	r3,r2
 1805100:	00806034 	movhi	r2,384
 1805104:	109fa904 	addi	r2,r2,32420
 1805108:	1887883a 	add	r3,r3,r2
 180510c:	e0bffe17 	ldw	r2,-8(fp)
 1805110:	18800326 	beq	r3,r2,1805120 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 1805114:	00bffcc4 	movi	r2,-13
 1805118:	e0bfff15 	stw	r2,-4(fp)
 180511c:	00000a06 	br	1805148 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 1805120:	e0bffd17 	ldw	r2,-12(fp)
 1805124:	10800044 	addi	r2,r2,1
 1805128:	e0bffd15 	stw	r2,-12(fp)
 180512c:	00806074 	movhi	r2,385
 1805130:	10a10e04 	addi	r2,r2,-31688
 1805134:	10800017 	ldw	r2,0(r2)
 1805138:	1007883a 	mov	r3,r2
 180513c:	e0bffd17 	ldw	r2,-12(fp)
 1805140:	18bfda2e 	bgeu	r3,r2,18050ac <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 1805144:	e03fff15 	stw	zero,-4(fp)
 1805148:	e0bfff17 	ldw	r2,-4(fp)
}
 180514c:	e037883a 	mov	sp,fp
 1805150:	df000017 	ldw	fp,0(sp)
 1805154:	dec00104 	addi	sp,sp,4
 1805158:	f800283a 	ret

0180515c <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 180515c:	defff404 	addi	sp,sp,-48
 1805160:	dfc00b15 	stw	ra,44(sp)
 1805164:	df000a15 	stw	fp,40(sp)
 1805168:	df000a04 	addi	fp,sp,40
 180516c:	e13ffb15 	stw	r4,-20(fp)
 1805170:	e17ffc15 	stw	r5,-16(fp)
 1805174:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 1805178:	00bfffc4 	movi	r2,-1
 180517c:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
 1805180:	00bffb44 	movi	r2,-19
 1805184:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
 1805188:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 180518c:	e13ffb17 	ldw	r4,-20(fp)
 1805190:	01406074 	movhi	r5,385
 1805194:	29610c04 	addi	r5,r5,-31696
 1805198:	1805f840 	call	1805f84 <alt_find_dev>
 180519c:	e0bffa15 	stw	r2,-24(fp)
 18051a0:	e0bffa17 	ldw	r2,-24(fp)
 18051a4:	1004c03a 	cmpne	r2,r2,zero
 18051a8:	1000051e 	bne	r2,zero,18051c0 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 18051ac:	e13ffb17 	ldw	r4,-20(fp)
 18051b0:	18060180 	call	1806018 <alt_find_file>
 18051b4:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
 18051b8:	00800044 	movi	r2,1
 18051bc:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 18051c0:	e0bffa17 	ldw	r2,-24(fp)
 18051c4:	1005003a 	cmpeq	r2,r2,zero
 18051c8:	1000301e 	bne	r2,zero,180528c <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
 18051cc:	e13ffa17 	ldw	r4,-24(fp)
 18051d0:	18061380 	call	1806138 <alt_get_fd>
 18051d4:	e0bff815 	stw	r2,-32(fp)
 18051d8:	e0bff817 	ldw	r2,-32(fp)
 18051dc:	1004403a 	cmpge	r2,r2,zero
 18051e0:	1000031e 	bne	r2,zero,18051f0 <open+0x94>
    {
      status = index;
 18051e4:	e0bff817 	ldw	r2,-32(fp)
 18051e8:	e0bff715 	stw	r2,-36(fp)
 18051ec:	00002906 	br	1805294 <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
 18051f0:	e0bff817 	ldw	r2,-32(fp)
 18051f4:	10800324 	muli	r2,r2,12
 18051f8:	1007883a 	mov	r3,r2
 18051fc:	00806034 	movhi	r2,384
 1805200:	109fa904 	addi	r2,r2,32420
 1805204:	1885883a 	add	r2,r3,r2
 1805208:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 180520c:	e0fffc17 	ldw	r3,-16(fp)
 1805210:	00900034 	movhi	r2,16384
 1805214:	10bfffc4 	addi	r2,r2,-1
 1805218:	1886703a 	and	r3,r3,r2
 180521c:	e0bff917 	ldw	r2,-28(fp)
 1805220:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 1805224:	e0bff617 	ldw	r2,-40(fp)
 1805228:	1004c03a 	cmpne	r2,r2,zero
 180522c:	1000061e 	bne	r2,zero,1805248 <open+0xec>
 1805230:	e13ff917 	ldw	r4,-28(fp)
 1805234:	18050800 	call	1805080 <alt_file_locked>
 1805238:	e0bff715 	stw	r2,-36(fp)
 180523c:	e0bff717 	ldw	r2,-36(fp)
 1805240:	1004803a 	cmplt	r2,r2,zero
 1805244:	1000131e 	bne	r2,zero,1805294 <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 1805248:	e0bffa17 	ldw	r2,-24(fp)
 180524c:	10800317 	ldw	r2,12(r2)
 1805250:	1005003a 	cmpeq	r2,r2,zero
 1805254:	1000091e 	bne	r2,zero,180527c <open+0x120>
 1805258:	e0bffa17 	ldw	r2,-24(fp)
 180525c:	10800317 	ldw	r2,12(r2)
 1805260:	e13ff917 	ldw	r4,-28(fp)
 1805264:	e17ffb17 	ldw	r5,-20(fp)
 1805268:	e1bffc17 	ldw	r6,-16(fp)
 180526c:	e1fffd17 	ldw	r7,-12(fp)
 1805270:	103ee83a 	callr	r2
 1805274:	e0bfff15 	stw	r2,-4(fp)
 1805278:	00000106 	br	1805280 <open+0x124>
 180527c:	e03fff15 	stw	zero,-4(fp)
 1805280:	e0bfff17 	ldw	r2,-4(fp)
 1805284:	e0bff715 	stw	r2,-36(fp)
 1805288:	00000206 	br	1805294 <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
 180528c:	00bffb44 	movi	r2,-19
 1805290:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 1805294:	e0bff717 	ldw	r2,-36(fp)
 1805298:	1004403a 	cmpge	r2,r2,zero
 180529c:	1000091e 	bne	r2,zero,18052c4 <open+0x168>
  {
    alt_release_fd (index);  
 18052a0:	e13ff817 	ldw	r4,-32(fp)
 18052a4:	18053440 	call	1805344 <alt_release_fd>
    ALT_ERRNO = -status;
 18052a8:	18052e40 	call	18052e4 <alt_get_errno>
 18052ac:	e0fff717 	ldw	r3,-36(fp)
 18052b0:	00c7c83a 	sub	r3,zero,r3
 18052b4:	10c00015 	stw	r3,0(r2)
    return -1;
 18052b8:	00bfffc4 	movi	r2,-1
 18052bc:	e0bffe15 	stw	r2,-8(fp)
 18052c0:	00000206 	br	18052cc <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
 18052c4:	e0bff817 	ldw	r2,-32(fp)
 18052c8:	e0bffe15 	stw	r2,-8(fp)
 18052cc:	e0bffe17 	ldw	r2,-8(fp)
}
 18052d0:	e037883a 	mov	sp,fp
 18052d4:	dfc00117 	ldw	ra,4(sp)
 18052d8:	df000017 	ldw	fp,0(sp)
 18052dc:	dec00204 	addi	sp,sp,8
 18052e0:	f800283a 	ret

018052e4 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 18052e4:	defffd04 	addi	sp,sp,-12
 18052e8:	dfc00215 	stw	ra,8(sp)
 18052ec:	df000115 	stw	fp,4(sp)
 18052f0:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 18052f4:	00806074 	movhi	r2,385
 18052f8:	10a10f04 	addi	r2,r2,-31684
 18052fc:	10800017 	ldw	r2,0(r2)
 1805300:	1005003a 	cmpeq	r2,r2,zero
 1805304:	1000061e 	bne	r2,zero,1805320 <alt_get_errno+0x3c>
 1805308:	00806074 	movhi	r2,385
 180530c:	10a10f04 	addi	r2,r2,-31684
 1805310:	10800017 	ldw	r2,0(r2)
 1805314:	103ee83a 	callr	r2
 1805318:	e0bfff15 	stw	r2,-4(fp)
 180531c:	00000306 	br	180532c <alt_get_errno+0x48>
 1805320:	00806074 	movhi	r2,385
 1805324:	10a11f04 	addi	r2,r2,-31620
 1805328:	e0bfff15 	stw	r2,-4(fp)
 180532c:	e0bfff17 	ldw	r2,-4(fp)
}
 1805330:	e037883a 	mov	sp,fp
 1805334:	dfc00117 	ldw	ra,4(sp)
 1805338:	df000017 	ldw	fp,0(sp)
 180533c:	dec00204 	addi	sp,sp,8
 1805340:	f800283a 	ret

01805344 <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 1805344:	defffe04 	addi	sp,sp,-8
 1805348:	df000115 	stw	fp,4(sp)
 180534c:	df000104 	addi	fp,sp,4
 1805350:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 1805354:	e0bfff17 	ldw	r2,-4(fp)
 1805358:	108000d0 	cmplti	r2,r2,3
 180535c:	10000d1e 	bne	r2,zero,1805394 <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 1805360:	e0bfff17 	ldw	r2,-4(fp)
 1805364:	00c06034 	movhi	r3,384
 1805368:	18dfa904 	addi	r3,r3,32420
 180536c:	10800324 	muli	r2,r2,12
 1805370:	10c5883a 	add	r2,r2,r3
 1805374:	10800204 	addi	r2,r2,8
 1805378:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 180537c:	e0bfff17 	ldw	r2,-4(fp)
 1805380:	00c06034 	movhi	r3,384
 1805384:	18dfa904 	addi	r3,r3,32420
 1805388:	10800324 	muli	r2,r2,12
 180538c:	10c5883a 	add	r2,r2,r3
 1805390:	10000015 	stw	zero,0(r2)
  }
}
 1805394:	e037883a 	mov	sp,fp
 1805398:	df000017 	ldw	fp,0(sp)
 180539c:	dec00104 	addi	sp,sp,4
 18053a0:	f800283a 	ret

018053a4 <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 18053a4:	defffa04 	addi	sp,sp,-24
 18053a8:	df000515 	stw	fp,20(sp)
 18053ac:	df000504 	addi	fp,sp,20
 18053b0:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 18053b4:	0005303a 	rdctl	r2,status
 18053b8:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 18053bc:	e0fffd17 	ldw	r3,-12(fp)
 18053c0:	00bfff84 	movi	r2,-2
 18053c4:	1884703a 	and	r2,r3,r2
 18053c8:	1001703a 	wrctl	status,r2
  
  return context;
 18053cc:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 18053d0:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
 18053d4:	e0bfff17 	ldw	r2,-4(fp)
 18053d8:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 18053dc:	e0bffc17 	ldw	r2,-16(fp)
 18053e0:	10c00017 	ldw	r3,0(r2)
 18053e4:	e0bffc17 	ldw	r2,-16(fp)
 18053e8:	10800117 	ldw	r2,4(r2)
 18053ec:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
 18053f0:	e0bffc17 	ldw	r2,-16(fp)
 18053f4:	10c00117 	ldw	r3,4(r2)
 18053f8:	e0bffc17 	ldw	r2,-16(fp)
 18053fc:	10800017 	ldw	r2,0(r2)
 1805400:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 1805404:	e0fffc17 	ldw	r3,-16(fp)
 1805408:	e0bffc17 	ldw	r2,-16(fp)
 180540c:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
 1805410:	e0fffc17 	ldw	r3,-16(fp)
 1805414:	e0bffc17 	ldw	r2,-16(fp)
 1805418:	18800015 	stw	r2,0(r3)
 180541c:	e0bffe17 	ldw	r2,-8(fp)
 1805420:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 1805424:	e0bffb17 	ldw	r2,-20(fp)
 1805428:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 180542c:	e037883a 	mov	sp,fp
 1805430:	df000017 	ldw	fp,0(sp)
 1805434:	dec00104 	addi	sp,sp,4
 1805438:	f800283a 	ret

0180543c <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 180543c:	defffb04 	addi	sp,sp,-20
 1805440:	dfc00415 	stw	ra,16(sp)
 1805444:	df000315 	stw	fp,12(sp)
 1805448:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 180544c:	d0a00a17 	ldw	r2,-32728(gp)
 1805450:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 1805454:	d0a01417 	ldw	r2,-32688(gp)
 1805458:	10800044 	addi	r2,r2,1
 180545c:	d0a01415 	stw	r2,-32688(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 1805460:	00003106 	br	1805528 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
 1805464:	e0bffe17 	ldw	r2,-8(fp)
 1805468:	10800017 	ldw	r2,0(r2)
 180546c:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 1805470:	e0bffe17 	ldw	r2,-8(fp)
 1805474:	10800403 	ldbu	r2,16(r2)
 1805478:	10803fcc 	andi	r2,r2,255
 180547c:	1005003a 	cmpeq	r2,r2,zero
 1805480:	1000051e 	bne	r2,zero,1805498 <alt_tick+0x5c>
 1805484:	d0a01417 	ldw	r2,-32688(gp)
 1805488:	1004c03a 	cmpne	r2,r2,zero
 180548c:	1000021e 	bne	r2,zero,1805498 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
 1805490:	e0bffe17 	ldw	r2,-8(fp)
 1805494:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 1805498:	e0bffe17 	ldw	r2,-8(fp)
 180549c:	10c00217 	ldw	r3,8(r2)
 18054a0:	d0a01417 	ldw	r2,-32688(gp)
 18054a4:	10c01e36 	bltu	r2,r3,1805520 <alt_tick+0xe4>
 18054a8:	e0bffe17 	ldw	r2,-8(fp)
 18054ac:	10800403 	ldbu	r2,16(r2)
 18054b0:	10803fcc 	andi	r2,r2,255
 18054b4:	1004c03a 	cmpne	r2,r2,zero
 18054b8:	1000191e 	bne	r2,zero,1805520 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
 18054bc:	e0bffe17 	ldw	r2,-8(fp)
 18054c0:	10c00317 	ldw	r3,12(r2)
 18054c4:	e0bffe17 	ldw	r2,-8(fp)
 18054c8:	11000517 	ldw	r4,20(r2)
 18054cc:	183ee83a 	callr	r3
 18054d0:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 18054d4:	e0bffd17 	ldw	r2,-12(fp)
 18054d8:	1004c03a 	cmpne	r2,r2,zero
 18054dc:	1000031e 	bne	r2,zero,18054ec <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
 18054e0:	e13ffe17 	ldw	r4,-8(fp)
 18054e4:	18053a40 	call	18053a4 <alt_alarm_stop>
 18054e8:	00000d06 	br	1805520 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
 18054ec:	e0bffe17 	ldw	r2,-8(fp)
 18054f0:	10c00217 	ldw	r3,8(r2)
 18054f4:	e0bffd17 	ldw	r2,-12(fp)
 18054f8:	1887883a 	add	r3,r3,r2
 18054fc:	e0bffe17 	ldw	r2,-8(fp)
 1805500:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 1805504:	e0bffe17 	ldw	r2,-8(fp)
 1805508:	10c00217 	ldw	r3,8(r2)
 180550c:	d0a01417 	ldw	r2,-32688(gp)
 1805510:	1880032e 	bgeu	r3,r2,1805520 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
 1805514:	e0fffe17 	ldw	r3,-8(fp)
 1805518:	00800044 	movi	r2,1
 180551c:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
 1805520:	e0bfff17 	ldw	r2,-4(fp)
 1805524:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 1805528:	d0e00a04 	addi	r3,gp,-32728
 180552c:	e0bffe17 	ldw	r2,-8(fp)
 1805530:	10ffcc1e 	bne	r2,r3,1805464 <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 1805534:	e037883a 	mov	sp,fp
 1805538:	dfc00117 	ldw	ra,4(sp)
 180553c:	df000017 	ldw	fp,0(sp)
 1805540:	dec00204 	addi	sp,sp,8
 1805544:	f800283a 	ret

01805548 <usleep>:
#if defined (__GNUC__) && __GNUC__ >= 4
int ALT_USLEEP (useconds_t us)
#else
unsigned int ALT_USLEEP (unsigned int us)
#endif
{
 1805548:	defffd04 	addi	sp,sp,-12
 180554c:	dfc00215 	stw	ra,8(sp)
 1805550:	df000115 	stw	fp,4(sp)
 1805554:	df000104 	addi	fp,sp,4
 1805558:	e13fff15 	stw	r4,-4(fp)
  return alt_busy_sleep(us);
 180555c:	e13fff17 	ldw	r4,-4(fp)
 1805560:	1805e580 	call	1805e58 <alt_busy_sleep>
}
 1805564:	e037883a 	mov	sp,fp
 1805568:	dfc00117 	ldw	ra,4(sp)
 180556c:	df000017 	ldw	fp,0(sp)
 1805570:	dec00204 	addi	sp,sp,8
 1805574:	f800283a 	ret

01805578 <altera_nios2_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_irq_init(void) 
{
 1805578:	deffff04 	addi	sp,sp,-4
 180557c:	df000015 	stw	fp,0(sp)
 1805580:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 1805584:	000170fa 	wrctl	ienable,zero
}
 1805588:	e037883a 	mov	sp,fp
 180558c:	df000017 	ldw	fp,0(sp)
 1805590:	dec00104 	addi	sp,sp,4
 1805594:	f800283a 	ret

01805598 <alt_program_amd>:
 * then writes Addr, Data Addr, Data etc.
 */
int alt_program_amd(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
 1805598:	defff704 	addi	sp,sp,-36
 180559c:	dfc00815 	stw	ra,32(sp)
 18055a0:	df000715 	stw	fp,28(sp)
 18055a4:	df000704 	addi	fp,sp,28
 18055a8:	e13ffc15 	stw	r4,-16(fp)
 18055ac:	e17ffd15 	stw	r5,-12(fp)
 18055b0:	e1bffe15 	stw	r6,-8(fp)
 18055b4:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
 18055b8:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
 18055bc:	e0bffc17 	ldw	r2,-16(fp)
 18055c0:	e0bffa15 	stw	r2,-24(fp)
  
  
  ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
 18055c4:	e1bfff17 	ldw	r6,-4(fp)
 18055c8:	00806034 	movhi	r2,384
 18055cc:	10964f04 	addi	r2,r2,22844
 18055d0:	d8800015 	stw	r2,0(sp)
 18055d4:	e13ffa17 	ldw	r4,-24(fp)
 18055d8:	e17ffe17 	ldw	r5,-8(fp)
 18055dc:	e1c00217 	ldw	r7,8(fp)
 18055e0:	1800ab40 	call	1800ab4 <alt_flash_program_block>
 18055e4:	e0bffb15 	stw	r2,-20(fp)
                                    alt_write_word_amd);
  return ret_code;
 18055e8:	e0bffb17 	ldw	r2,-20(fp)
}
 18055ec:	e037883a 	mov	sp,fp
 18055f0:	dfc00117 	ldw	ra,4(sp)
 18055f4:	df000017 	ldw	fp,0(sp)
 18055f8:	dec00204 	addi	sp,sp,8
 18055fc:	f800283a 	ret

01805600 <alt_erase_block_amd>:
 * alt_erase_block_amd
 * 
 * Erase the selected erase block
 */
int alt_erase_block_amd(alt_flash_dev* flash_info, int block_offset)
{
 1805600:	defff804 	addi	sp,sp,-32
 1805604:	dfc00715 	stw	ra,28(sp)
 1805608:	df000615 	stw	fp,24(sp)
 180560c:	df000604 	addi	fp,sp,24
 1805610:	e13ffe15 	stw	r4,-8(fp)
 1805614:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
 1805618:	e03ffc15 	stw	zero,-16(fp)
  int   timeout;
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
 180561c:	e0bffe17 	ldw	r2,-8(fp)
 1805620:	e0bffa15 	stw	r2,-24(fp)
  volatile alt_u8  value;

  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
 1805624:	e0bffa17 	ldw	r2,-24(fp)
 1805628:	10c03317 	ldw	r3,204(r2)
 180562c:	e0bffa17 	ldw	r2,-24(fp)
 1805630:	11000a17 	ldw	r4,40(r2)
 1805634:	01415544 	movi	r5,1365
 1805638:	01802a84 	movi	r6,170
 180563c:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
 1805640:	e0bffa17 	ldw	r2,-24(fp)
 1805644:	10c03317 	ldw	r3,204(r2)
 1805648:	e0bffa17 	ldw	r2,-24(fp)
 180564c:	11000a17 	ldw	r4,40(r2)
 1805650:	0140aa84 	movi	r5,682
 1805654:	01801544 	movi	r6,85
 1805658:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0x80);
 180565c:	e0bffa17 	ldw	r2,-24(fp)
 1805660:	10c03317 	ldw	r3,204(r2)
 1805664:	e0bffa17 	ldw	r2,-24(fp)
 1805668:	11000a17 	ldw	r4,40(r2)
 180566c:	01415544 	movi	r5,1365
 1805670:	01802004 	movi	r6,128
 1805674:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
 1805678:	e0bffa17 	ldw	r2,-24(fp)
 180567c:	10c03317 	ldw	r3,204(r2)
 1805680:	e0bffa17 	ldw	r2,-24(fp)
 1805684:	11000a17 	ldw	r4,40(r2)
 1805688:	01415544 	movi	r5,1365
 180568c:	01802a84 	movi	r6,170
 1805690:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
 1805694:	e0bffa17 	ldw	r2,-24(fp)
 1805698:	10c03317 	ldw	r3,204(r2)
 180569c:	e0bffa17 	ldw	r2,-24(fp)
 18056a0:	11000a17 	ldw	r4,40(r2)
 18056a4:	0140aa84 	movi	r5,682
 18056a8:	01801544 	movi	r6,85
 18056ac:	183ee83a 	callr	r3

  (*flash->write_native)((alt_u8*)flash->dev.base_addr+block_offset, 0x30);
 18056b0:	e0bffa17 	ldw	r2,-24(fp)
 18056b4:	11803517 	ldw	r6,212(r2)
 18056b8:	e0bffa17 	ldw	r2,-24(fp)
 18056bc:	10800a17 	ldw	r2,40(r2)
 18056c0:	1007883a 	mov	r3,r2
 18056c4:	e0bfff17 	ldw	r2,-4(fp)
 18056c8:	1889883a 	add	r4,r3,r2
 18056cc:	01400c04 	movi	r5,48
 18056d0:	303ee83a 	callr	r6

  /*
   * Delay to meet AM29LV065D timing requirements
   */
  usleep(10000);
 18056d4:	0109c404 	movi	r4,10000
 18056d8:	18055480 	call	1805548 <usleep>
  
  /*
   * Bit 3 indicates that the erase command has been accepted
   * this last 50S
   */
  timeout = 50;   
 18056dc:	00800c84 	movi	r2,50
 18056e0:	e0bffb15 	stw	r2,-20(fp)
  do 
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
 18056e4:	e0bffa17 	ldw	r2,-24(fp)
 18056e8:	10800a17 	ldw	r2,40(r2)
 18056ec:	1007883a 	mov	r3,r2
 18056f0:	e0bfff17 	ldw	r2,-4(fp)
 18056f4:	1885883a 	add	r2,r3,r2
 18056f8:	10800023 	ldbuio	r2,0(r2)
 18056fc:	e0bffd05 	stb	r2,-12(fp)
    usleep(1000);
 1805700:	0100fa04 	movi	r4,1000
 1805704:	18055480 	call	1805548 <usleep>
    timeout--;
 1805708:	e0bffb17 	ldw	r2,-20(fp)
 180570c:	10bfffc4 	addi	r2,r2,-1
 1805710:	e0bffb15 	stw	r2,-20(fp)
  }while(!(value & 0x8) && (timeout > 0));
 1805714:	e0bffd03 	ldbu	r2,-12(fp)
 1805718:	10803fcc 	andi	r2,r2,255
 180571c:	1080020c 	andi	r2,r2,8
 1805720:	1004c03a 	cmpne	r2,r2,zero
 1805724:	1000031e 	bne	r2,zero,1805734 <alt_erase_block_amd+0x134>
 1805728:	e0bffb17 	ldw	r2,-20(fp)
 180572c:	10800048 	cmpgei	r2,r2,1
 1805730:	103fec1e 	bne	r2,zero,18056e4 <alt_erase_block_amd+0xe4>


  timeout = flash->erase_timeout;
 1805734:	e0bffa17 	ldw	r2,-24(fp)
 1805738:	10803117 	ldw	r2,196(r2)
 180573c:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
 1805740:	00001706 	br	18057a0 <alt_erase_block_amd+0x1a0>
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
 1805744:	e0bffa17 	ldw	r2,-24(fp)
 1805748:	10800a17 	ldw	r2,40(r2)
 180574c:	1007883a 	mov	r3,r2
 1805750:	e0bfff17 	ldw	r2,-4(fp)
 1805754:	1885883a 	add	r2,r3,r2
 1805758:	10800023 	ldbuio	r2,0(r2)
 180575c:	e0bffd05 	stb	r2,-12(fp)
    if ((value & 0x80) || (value &0x20))
 1805760:	e0bffd03 	ldbu	r2,-12(fp)
 1805764:	10803fcc 	andi	r2,r2,255
 1805768:	1080201c 	xori	r2,r2,128
 180576c:	10bfe004 	addi	r2,r2,-128
 1805770:	1004803a 	cmplt	r2,r2,zero
 1805774:	10000d1e 	bne	r2,zero,18057ac <alt_erase_block_amd+0x1ac>
 1805778:	e0bffd03 	ldbu	r2,-12(fp)
 180577c:	10803fcc 	andi	r2,r2,255
 1805780:	1080080c 	andi	r2,r2,32
 1805784:	1004c03a 	cmpne	r2,r2,zero
 1805788:	1000081e 	bne	r2,zero,18057ac <alt_erase_block_amd+0x1ac>
    {
      break;
    }
    usleep(1000);
 180578c:	0100fa04 	movi	r4,1000
 1805790:	18055480 	call	1805548 <usleep>
    timeout -= 1000;
 1805794:	e0bffb17 	ldw	r2,-20(fp)
 1805798:	10bf0604 	addi	r2,r2,-1000
 180579c:	e0bffb15 	stw	r2,-20(fp)
  
  /*
   *  Bit 7 goes low until the block is erased if bit 5 goes to 
   *  1 it's an error
   */
  while (timeout > 0)
 18057a0:	e0bffb17 	ldw	r2,-20(fp)
 18057a4:	10800048 	cmpgei	r2,r2,1
 18057a8:	103fe61e 	bne	r2,zero,1805744 <alt_erase_block_amd+0x144>
    }
    usleep(1000);
    timeout -= 1000;
  }
  
  if (timeout <= 0)
 18057ac:	e0bffb17 	ldw	r2,-20(fp)
 18057b0:	10800048 	cmpgei	r2,r2,1
 18057b4:	1000031e 	bne	r2,zero,18057c4 <alt_erase_block_amd+0x1c4>
  {
    ret_code = -ETIMEDOUT;
 18057b8:	00bfe304 	movi	r2,-116
 18057bc:	e0bffc15 	stw	r2,-16(fp)
 18057c0:	00000f06 	br	1805800 <alt_erase_block_amd+0x200>
  }
  else
  {
    value = IORD_8DIRECT((alt_u8*)flash->dev.base_addr + block_offset, 0);
 18057c4:	e0bffa17 	ldw	r2,-24(fp)
 18057c8:	10800a17 	ldw	r2,40(r2)
 18057cc:	1007883a 	mov	r3,r2
 18057d0:	e0bfff17 	ldw	r2,-4(fp)
 18057d4:	1885883a 	add	r2,r3,r2
 18057d8:	10800023 	ldbuio	r2,0(r2)
 18057dc:	e0bffd05 	stb	r2,-12(fp)
    if (!(value & 0x80))
 18057e0:	e0bffd03 	ldbu	r2,-12(fp)
 18057e4:	10803fcc 	andi	r2,r2,255
 18057e8:	1080201c 	xori	r2,r2,128
 18057ec:	10bfe004 	addi	r2,r2,-128
 18057f0:	1004803a 	cmplt	r2,r2,zero
 18057f4:	1000021e 	bne	r2,zero,1805800 <alt_erase_block_amd+0x200>
    {
      ret_code = -EIO;
 18057f8:	00bffec4 	movi	r2,-5
 18057fc:	e0bffc15 	stw	r2,-16(fp)
    }
  }    
  
  return ret_code;
 1805800:	e0bffc17 	ldw	r2,-16(fp)
}
 1805804:	e037883a 	mov	sp,fp
 1805808:	dfc00117 	ldw	ra,4(sp)
 180580c:	df000017 	ldw	fp,0(sp)
 1805810:	dec00204 	addi	sp,sp,8
 1805814:	f800283a 	ret

01805818 <alt_wait_for_command_to_complete_amd>:
 */
 
int alt_wait_for_command_to_complete_amd(alt_flash_cfi_dev* flash,
                                         int offset, 
                                          alt_u8 data)
{
 1805818:	defff804 	addi	sp,sp,-32
 180581c:	dfc00715 	stw	ra,28(sp)
 1805820:	df000615 	stw	fp,24(sp)
 1805824:	df000604 	addi	fp,sp,24
 1805828:	e13ffd15 	stw	r4,-12(fp)
 180582c:	e17ffe15 	stw	r5,-8(fp)
 1805830:	e1bfff05 	stb	r6,-4(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
 1805834:	e0bffd17 	ldw	r2,-12(fp)
 1805838:	10803017 	ldw	r2,192(r2)
 180583c:	10801924 	muli	r2,r2,100
 1805840:	e0bffb15 	stw	r2,-20(fp)
  int ret_code = 0;
 1805844:	e03ffa15 	stw	zero,-24(fp)
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
 1805848:	e0bffd17 	ldw	r2,-12(fp)
 180584c:	10800a17 	ldw	r2,40(r2)
 1805850:	1007883a 	mov	r3,r2
 1805854:	e0bffe17 	ldw	r2,-8(fp)
 1805858:	1885883a 	add	r2,r3,r2
 180585c:	10800023 	ldbuio	r2,0(r2)
 1805860:	e0bffc05 	stb	r2,-16(fp)
  while (timeout > 0)
 1805864:	00001706 	br	18058c4 <alt_wait_for_command_to_complete_amd+0xac>
  {
    if (((value & 0x80 ) == (data &0x80)) ||
 1805868:	e0bffc03 	ldbu	r2,-16(fp)
 180586c:	10803fcc 	andi	r2,r2,255
 1805870:	10c0200c 	andi	r3,r2,128
 1805874:	e0bfff03 	ldbu	r2,-4(fp)
 1805878:	1080200c 	andi	r2,r2,128
 180587c:	18801426 	beq	r3,r2,18058d0 <alt_wait_for_command_to_complete_amd+0xb8>
 1805880:	e0bffc03 	ldbu	r2,-16(fp)
 1805884:	10803fcc 	andi	r2,r2,255
 1805888:	1080080c 	andi	r2,r2,32
 180588c:	1004c03a 	cmpne	r2,r2,zero
 1805890:	10000f1e 	bne	r2,zero,18058d0 <alt_wait_for_command_to_complete_amd+0xb8>
        (value & 0x20))
    {
      break;
    }
    usleep (1);
 1805894:	01000044 	movi	r4,1
 1805898:	18055480 	call	1805548 <usleep>
    timeout--;
 180589c:	e0bffb17 	ldw	r2,-20(fp)
 18058a0:	10bfffc4 	addi	r2,r2,-1
 18058a4:	e0bffb15 	stw	r2,-20(fp)
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
 18058a8:	e0bffd17 	ldw	r2,-12(fp)
 18058ac:	10800a17 	ldw	r2,40(r2)
 18058b0:	1007883a 	mov	r3,r2
 18058b4:	e0bffe17 	ldw	r2,-8(fp)
 18058b8:	1885883a 	add	r2,r3,r2
 18058bc:	10800023 	ldbuio	r2,0(r2)
 18058c0:	e0bffc05 	stb	r2,-16(fp)
  volatile alt_u8  value;
  int timeout = flash->write_timeout * 100;
  int ret_code = 0;
  
  value = IORD_8DIRECT(flash->dev.base_addr, offset);
  while (timeout > 0)
 18058c4:	e0bffb17 	ldw	r2,-20(fp)
 18058c8:	10800048 	cmpgei	r2,r2,1
 18058cc:	103fe61e 	bne	r2,zero,1805868 <alt_wait_for_command_to_complete_amd+0x50>
    usleep (1);
    timeout--;
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
  }
  
  if (timeout == 0)
 18058d0:	e0bffb17 	ldw	r2,-20(fp)
 18058d4:	1004c03a 	cmpne	r2,r2,zero
 18058d8:	1000031e 	bne	r2,zero,18058e8 <alt_wait_for_command_to_complete_amd+0xd0>
  {
    ret_code = -ETIMEDOUT;
 18058dc:	00bfe304 	movi	r2,-116
 18058e0:	e0bffa15 	stw	r2,-24(fp)
 18058e4:	00000f06 	br	1805924 <alt_wait_for_command_to_complete_amd+0x10c>
  }
  else
  {
    value = IORD_8DIRECT(flash->dev.base_addr, offset);
 18058e8:	e0bffd17 	ldw	r2,-12(fp)
 18058ec:	10800a17 	ldw	r2,40(r2)
 18058f0:	1007883a 	mov	r3,r2
 18058f4:	e0bffe17 	ldw	r2,-8(fp)
 18058f8:	1885883a 	add	r2,r3,r2
 18058fc:	10800023 	ldbuio	r2,0(r2)
 1805900:	e0bffc05 	stb	r2,-16(fp)
    if ((value & 0x80) != (data&0x80))
 1805904:	e0bffc03 	ldbu	r2,-16(fp)
 1805908:	10803fcc 	andi	r2,r2,255
 180590c:	10c0200c 	andi	r3,r2,128
 1805910:	e0bfff03 	ldbu	r2,-4(fp)
 1805914:	1080200c 	andi	r2,r2,128
 1805918:	18800226 	beq	r3,r2,1805924 <alt_wait_for_command_to_complete_amd+0x10c>
    {
      ret_code = -EIO;
 180591c:	00bffec4 	movi	r2,-5
 1805920:	e0bffa15 	stw	r2,-24(fp)
    }
  }    
  return ret_code;
 1805924:	e0bffa17 	ldw	r2,-24(fp)
}
 1805928:	e037883a 	mov	sp,fp
 180592c:	dfc00117 	ldw	ra,4(sp)
 1805930:	df000017 	ldw	fp,0(sp)
 1805934:	dec00204 	addi	sp,sp,8
 1805938:	f800283a 	ret

0180593c <alt_write_word_amd>:

static int alt_write_word_amd(  alt_flash_cfi_dev* flash, 
                                const int offset, 
                                const alt_u8* src_addr)
{
 180593c:	defff904 	addi	sp,sp,-28
 1805940:	dfc00615 	stw	ra,24(sp)
 1805944:	df000515 	stw	fp,20(sp)
 1805948:	df000504 	addi	fp,sp,20
 180594c:	e13ffd15 	stw	r4,-12(fp)
 1805950:	e17ffe15 	stw	r5,-8(fp)
 1805954:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
 1805958:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 value;
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xAA);
 180595c:	e0bffd17 	ldw	r2,-12(fp)
 1805960:	10c03317 	ldw	r3,204(r2)
 1805964:	e0bffd17 	ldw	r2,-12(fp)
 1805968:	11000a17 	ldw	r4,40(r2)
 180596c:	01415544 	movi	r5,1365
 1805970:	01802a84 	movi	r6,170
 1805974:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x2AA, (alt_u8)0x55);
 1805978:	e0bffd17 	ldw	r2,-12(fp)
 180597c:	10c03317 	ldw	r3,204(r2)
 1805980:	e0bffd17 	ldw	r2,-12(fp)
 1805984:	11000a17 	ldw	r4,40(r2)
 1805988:	0140aa84 	movi	r5,682
 180598c:	01801544 	movi	r6,85
 1805990:	183ee83a 	callr	r3
  (*flash->write_command)(flash->dev.base_addr, 0x555, (alt_u8)0xA0);
 1805994:	e0bffd17 	ldw	r2,-12(fp)
 1805998:	10c03317 	ldw	r3,204(r2)
 180599c:	e0bffd17 	ldw	r2,-12(fp)
 18059a0:	11000a17 	ldw	r4,40(r2)
 18059a4:	01415544 	movi	r5,1365
 18059a8:	01802804 	movi	r6,160
 18059ac:	183ee83a 	callr	r3
  
  value = *src_addr;
 18059b0:	e0bfff17 	ldw	r2,-4(fp)
 18059b4:	10800003 	ldbu	r2,0(r2)
 18059b8:	e0bffb05 	stb	r2,-20(fp)

  alt_write_value_to_flash(flash, offset, src_addr);
 18059bc:	e13ffd17 	ldw	r4,-12(fp)
 18059c0:	e17ffe17 	ldw	r5,-8(fp)
 18059c4:	e1bfff17 	ldw	r6,-4(fp)
 18059c8:	18009500 	call	1800950 <alt_write_value_to_flash>
  
  ret_code = alt_wait_for_command_to_complete_amd(flash, 
 18059cc:	e1bffb03 	ldbu	r6,-20(fp)
 18059d0:	e13ffd17 	ldw	r4,-12(fp)
 18059d4:	e17ffe17 	ldw	r5,-8(fp)
 18059d8:	18058180 	call	1805818 <alt_wait_for_command_to_complete_amd>
 18059dc:	e0bffc15 	stw	r2,-16(fp)
                                                  offset,
                                                  value);
  return ret_code;
 18059e0:	e0bffc17 	ldw	r2,-16(fp)
  
}
 18059e4:	e037883a 	mov	sp,fp
 18059e8:	dfc00117 	ldw	ra,4(sp)
 18059ec:	df000017 	ldw	fp,0(sp)
 18059f0:	dec00204 	addi	sp,sp,8
 18059f4:	f800283a 	ret

018059f8 <alt_program_intel>:
 * Program a block (or part of one)
 */
int alt_program_intel(alt_flash_dev* flash_info, int block_offset, 
                int offset, const void* src_addr, 
                int length)
{
 18059f8:	defff704 	addi	sp,sp,-36
 18059fc:	dfc00815 	stw	ra,32(sp)
 1805a00:	df000715 	stw	fp,28(sp)
 1805a04:	df000704 	addi	fp,sp,28
 1805a08:	e13ffc15 	stw	r4,-16(fp)
 1805a0c:	e17ffd15 	stw	r5,-12(fp)
 1805a10:	e1bffe15 	stw	r6,-8(fp)
 1805a14:	e1ffff15 	stw	r7,-4(fp)
  int ret_code = 0;
 1805a18:	e03ffb15 	stw	zero,-20(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
 1805a1c:	e0bffc17 	ldw	r2,-16(fp)
 1805a20:	e0bffa15 	stw	r2,-24(fp)
  
   /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
 1805a24:	e13ffa17 	ldw	r4,-24(fp)
 1805a28:	e17ffd17 	ldw	r5,-12(fp)
 1805a2c:	1805bf00 	call	1805bf0 <alt_unlock_block_intel>
 1805a30:	e0bffb15 	stw	r2,-20(fp)

  if (!ret_code)
 1805a34:	e0bffb17 	ldw	r2,-20(fp)
 1805a38:	1004c03a 	cmpne	r2,r2,zero
 1805a3c:	1000091e 	bne	r2,zero,1805a64 <alt_program_intel+0x6c>
  {

    ret_code = alt_flash_program_block( flash, offset, src_addr, length, 
 1805a40:	e1bfff17 	ldw	r6,-4(fp)
 1805a44:	00806034 	movhi	r2,384
 1805a48:	10975f04 	addi	r2,r2,23932
 1805a4c:	d8800015 	stw	r2,0(sp)
 1805a50:	e13ffa17 	ldw	r4,-24(fp)
 1805a54:	e17ffe17 	ldw	r5,-8(fp)
 1805a58:	e1c00217 	ldw	r7,8(fp)
 1805a5c:	1800ab40 	call	1800ab4 <alt_flash_program_block>
 1805a60:	e0bffb15 	stw	r2,-20(fp)
                                        alt_write_word_intel);
  }
  
  return ret_code;
 1805a64:	e0bffb17 	ldw	r2,-20(fp)
}
 1805a68:	e037883a 	mov	sp,fp
 1805a6c:	dfc00117 	ldw	ra,4(sp)
 1805a70:	df000017 	ldw	fp,0(sp)
 1805a74:	dec00204 	addi	sp,sp,8
 1805a78:	f800283a 	ret

01805a7c <alt_erase_block_intel>:
 * alt_erase_block_intel
 * 
 * Erase the selected erase block
 */
int alt_erase_block_intel(alt_flash_dev* flash_info, int block_offset)
{
 1805a7c:	defff804 	addi	sp,sp,-32
 1805a80:	dfc00715 	stw	ra,28(sp)
 1805a84:	df000615 	stw	fp,24(sp)
 1805a88:	df000604 	addi	fp,sp,24
 1805a8c:	e13ffe15 	stw	r4,-8(fp)
 1805a90:	e17fff15 	stw	r5,-4(fp)
  int   ret_code = 0;
 1805a94:	e03ffc15 	stw	zero,-16(fp)
  alt_flash_cfi_dev* flash = (alt_flash_cfi_dev*)flash_info;
 1805a98:	e0bffe17 	ldw	r2,-8(fp)
 1805a9c:	e0bffb15 	stw	r2,-20(fp)
  volatile alt_u8  status;
  int   timeout = flash->erase_timeout;
 1805aa0:	e0bffb17 	ldw	r2,-20(fp)
 1805aa4:	10803117 	ldw	r2,196(r2)
 1805aa8:	e0bffa15 	stw	r2,-24(fp)

  /*
  * If this block is locked then unlock it
  */
  ret_code = alt_unlock_block_intel(flash, block_offset);
 1805aac:	e13ffb17 	ldw	r4,-20(fp)
 1805ab0:	e17fff17 	ldw	r5,-4(fp)
 1805ab4:	1805bf00 	call	1805bf0 <alt_unlock_block_intel>
 1805ab8:	e0bffc15 	stw	r2,-16(fp)

  if (!ret_code)
 1805abc:	e0bffc17 	ldw	r2,-16(fp)
 1805ac0:	1004c03a 	cmpne	r2,r2,zero
 1805ac4:	1000441e 	bne	r2,zero,1805bd8 <alt_erase_block_intel+0x15c>
  {

    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x20);
 1805ac8:	e0bffb17 	ldw	r2,-20(fp)
 1805acc:	11803517 	ldw	r6,212(r2)
 1805ad0:	e0bffb17 	ldw	r2,-20(fp)
 1805ad4:	10800a17 	ldw	r2,40(r2)
 1805ad8:	1007883a 	mov	r3,r2
 1805adc:	e0bfff17 	ldw	r2,-4(fp)
 1805ae0:	1889883a 	add	r4,r3,r2
 1805ae4:	01400804 	movi	r5,32
 1805ae8:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
 1805aec:	e0bffb17 	ldw	r2,-20(fp)
 1805af0:	11803517 	ldw	r6,212(r2)
 1805af4:	e0bffb17 	ldw	r2,-20(fp)
 1805af8:	10800a17 	ldw	r2,40(r2)
 1805afc:	1007883a 	mov	r3,r2
 1805b00:	e0bfff17 	ldw	r2,-4(fp)
 1805b04:	1889883a 	add	r4,r3,r2
 1805b08:	01403404 	movi	r5,208
 1805b0c:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
 1805b10:	e0bffb17 	ldw	r2,-20(fp)
 1805b14:	10800a17 	ldw	r2,40(r2)
 1805b18:	1007883a 	mov	r3,r2
 1805b1c:	e0bfff17 	ldw	r2,-4(fp)
 1805b20:	1885883a 	add	r2,r3,r2
 1805b24:	10800023 	ldbuio	r2,0(r2)
 1805b28:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
 1805b2c:	e0bffd03 	ldbu	r2,-12(fp)
 1805b30:	10803fcc 	andi	r2,r2,255
 1805b34:	1080201c 	xori	r2,r2,128
 1805b38:	10bfe004 	addi	r2,r2,-128
 1805b3c:	1004803a 	cmplt	r2,r2,zero
 1805b40:	1000081e 	bne	r2,zero,1805b64 <alt_erase_block_intel+0xe8>
      {
        break;
      }
      usleep(1000);
 1805b44:	0100fa04 	movi	r4,1000
 1805b48:	18055480 	call	1805548 <usleep>
      timeout -= 1000;
 1805b4c:	e0bffa17 	ldw	r2,-24(fp)
 1805b50:	10bf0604 	addi	r2,r2,-1000
 1805b54:	e0bffa15 	stw	r2,-24(fp)
    }while(timeout > 0);
 1805b58:	e0bffa17 	ldw	r2,-24(fp)
 1805b5c:	10800048 	cmpgei	r2,r2,1
 1805b60:	103feb1e 	bne	r2,zero,1805b10 <alt_erase_block_intel+0x94>
    
    if (timeout <= 0)
 1805b64:	e0bffa17 	ldw	r2,-24(fp)
 1805b68:	10800048 	cmpgei	r2,r2,1
 1805b6c:	1000031e 	bne	r2,zero,1805b7c <alt_erase_block_intel+0x100>
    {
      ret_code = -ETIMEDOUT;
 1805b70:	00bfe304 	movi	r2,-116
 1805b74:	e0bffc15 	stw	r2,-16(fp)
 1805b78:	00000e06 	br	1805bb4 <alt_erase_block_intel+0x138>
    }
    else if (status & 0x7f)
 1805b7c:	e0bffd03 	ldbu	r2,-12(fp)
 1805b80:	10803fcc 	andi	r2,r2,255
 1805b84:	10801fcc 	andi	r2,r2,127
 1805b88:	1005003a 	cmpeq	r2,r2,zero
 1805b8c:	1000091e 	bne	r2,zero,1805bb4 <alt_erase_block_intel+0x138>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
 1805b90:	00bffec4 	movi	r2,-5
 1805b94:	e0bffc15 	stw	r2,-16(fp)
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
 1805b98:	e0bffb17 	ldw	r2,-20(fp)
 1805b9c:	10800a17 	ldw	r2,40(r2)
 1805ba0:	1007883a 	mov	r3,r2
 1805ba4:	e0bfff17 	ldw	r2,-4(fp)
 1805ba8:	1885883a 	add	r2,r3,r2
 1805bac:	10800023 	ldbuio	r2,0(r2)
 1805bb0:	e0bffd05 	stb	r2,-12(fp)
    }

    /* Put the device back into read array mode */
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
 1805bb4:	e0bffb17 	ldw	r2,-20(fp)
 1805bb8:	11803517 	ldw	r6,212(r2)
 1805bbc:	e0bffb17 	ldw	r2,-20(fp)
 1805bc0:	10800a17 	ldw	r2,40(r2)
 1805bc4:	1007883a 	mov	r3,r2
 1805bc8:	e0bfff17 	ldw	r2,-4(fp)
 1805bcc:	1889883a 	add	r4,r3,r2
 1805bd0:	01403fc4 	movi	r5,255
 1805bd4:	303ee83a 	callr	r6
  }
  
  return ret_code;
 1805bd8:	e0bffc17 	ldw	r2,-16(fp)
}
 1805bdc:	e037883a 	mov	sp,fp
 1805be0:	dfc00117 	ldw	ra,4(sp)
 1805be4:	df000017 	ldw	fp,0(sp)
 1805be8:	dec00204 	addi	sp,sp,8
 1805bec:	f800283a 	ret

01805bf0 <alt_unlock_block_intel>:
/*
* Private Intel specific functions
*/

static int alt_unlock_block_intel(alt_flash_cfi_dev* flash, int block_offset)
{
 1805bf0:	defff904 	addi	sp,sp,-28
 1805bf4:	dfc00615 	stw	ra,24(sp)
 1805bf8:	df000515 	stw	fp,20(sp)
 1805bfc:	df000504 	addi	fp,sp,20
 1805c00:	e13ffe15 	stw	r4,-8(fp)
 1805c04:	e17fff15 	stw	r5,-4(fp)
  alt_u8  locked;
  alt_u8  status;
  int ret_code = 0;
 1805c08:	e03ffc15 	stw	zero,-16(fp)
  int timeout = flash->write_timeout * 100;
 1805c0c:	e0bffe17 	ldw	r2,-8(fp)
 1805c10:	10803017 	ldw	r2,192(r2)
 1805c14:	10801924 	muli	r2,r2,100
 1805c18:	e0bffb15 	stw	r2,-20(fp)


  /*
  * Is this block locked?
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x90);
 1805c1c:	e0bffe17 	ldw	r2,-8(fp)
 1805c20:	11803517 	ldw	r6,212(r2)
 1805c24:	e0bffe17 	ldw	r2,-8(fp)
 1805c28:	10800a17 	ldw	r2,40(r2)
 1805c2c:	1007883a 	mov	r3,r2
 1805c30:	e0bfff17 	ldw	r2,-4(fp)
 1805c34:	1889883a 	add	r4,r3,r2
 1805c38:	01402404 	movi	r5,144
 1805c3c:	303ee83a 	callr	r6
  locked = IORD_8DIRECT(flash->dev.base_addr, block_offset + 4);
 1805c40:	e0bffe17 	ldw	r2,-8(fp)
 1805c44:	10800a17 	ldw	r2,40(r2)
 1805c48:	1007883a 	mov	r3,r2
 1805c4c:	e0bfff17 	ldw	r2,-4(fp)
 1805c50:	1885883a 	add	r2,r3,r2
 1805c54:	10800104 	addi	r2,r2,4
 1805c58:	10800023 	ldbuio	r2,0(r2)
 1805c5c:	e0bffd45 	stb	r2,-11(fp)
  if (locked & 0x1)
 1805c60:	e0bffd43 	ldbu	r2,-11(fp)
 1805c64:	1080004c 	andi	r2,r2,1
 1805c68:	10803fcc 	andi	r2,r2,255
 1805c6c:	1005003a 	cmpeq	r2,r2,zero
 1805c70:	1000331e 	bne	r2,zero,1805d40 <alt_unlock_block_intel+0x150>
  {
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0x60);
 1805c74:	e0bffe17 	ldw	r2,-8(fp)
 1805c78:	11803517 	ldw	r6,212(r2)
 1805c7c:	e0bffe17 	ldw	r2,-8(fp)
 1805c80:	10800a17 	ldw	r2,40(r2)
 1805c84:	1007883a 	mov	r3,r2
 1805c88:	e0bfff17 	ldw	r2,-4(fp)
 1805c8c:	1889883a 	add	r4,r3,r2
 1805c90:	01401804 	movi	r5,96
 1805c94:	303ee83a 	callr	r6
    flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xD0);
 1805c98:	e0bffe17 	ldw	r2,-8(fp)
 1805c9c:	11803517 	ldw	r6,212(r2)
 1805ca0:	e0bffe17 	ldw	r2,-8(fp)
 1805ca4:	10800a17 	ldw	r2,40(r2)
 1805ca8:	1007883a 	mov	r3,r2
 1805cac:	e0bfff17 	ldw	r2,-4(fp)
 1805cb0:	1889883a 	add	r4,r3,r2
 1805cb4:	01403404 	movi	r5,208
 1805cb8:	303ee83a 	callr	r6

    do
    {
      status = IORD_8DIRECT(flash->dev.base_addr, block_offset);
 1805cbc:	e0bffe17 	ldw	r2,-8(fp)
 1805cc0:	10800a17 	ldw	r2,40(r2)
 1805cc4:	1007883a 	mov	r3,r2
 1805cc8:	e0bfff17 	ldw	r2,-4(fp)
 1805ccc:	1885883a 	add	r2,r3,r2
 1805cd0:	10800023 	ldbuio	r2,0(r2)
 1805cd4:	e0bffd05 	stb	r2,-12(fp)
      if (status & 0x80)
 1805cd8:	e0bffd03 	ldbu	r2,-12(fp)
 1805cdc:	10803fcc 	andi	r2,r2,255
 1805ce0:	1080201c 	xori	r2,r2,128
 1805ce4:	10bfe004 	addi	r2,r2,-128
 1805ce8:	1004803a 	cmplt	r2,r2,zero
 1805cec:	1000081e 	bne	r2,zero,1805d10 <alt_unlock_block_intel+0x120>
      {
        break;
      }
      timeout--;
 1805cf0:	e0bffb17 	ldw	r2,-20(fp)
 1805cf4:	10bfffc4 	addi	r2,r2,-1
 1805cf8:	e0bffb15 	stw	r2,-20(fp)
      usleep(1);
 1805cfc:	01000044 	movi	r4,1
 1805d00:	18055480 	call	1805548 <usleep>
    }while(timeout > 0);
 1805d04:	e0bffb17 	ldw	r2,-20(fp)
 1805d08:	10800048 	cmpgei	r2,r2,1
 1805d0c:	103feb1e 	bne	r2,zero,1805cbc <alt_unlock_block_intel+0xcc>

    if (timeout == 0)
 1805d10:	e0bffb17 	ldw	r2,-20(fp)
 1805d14:	1004c03a 	cmpne	r2,r2,zero
 1805d18:	1000031e 	bne	r2,zero,1805d28 <alt_unlock_block_intel+0x138>
    {
      ret_code = -ETIMEDOUT;
 1805d1c:	00bfe304 	movi	r2,-116
 1805d20:	e0bffc15 	stw	r2,-16(fp)
 1805d24:	00000606 	br	1805d40 <alt_unlock_block_intel+0x150>
    }
    else if (status & 0x7f)
 1805d28:	e0bffd03 	ldbu	r2,-12(fp)
 1805d2c:	10801fcc 	andi	r2,r2,127
 1805d30:	1005003a 	cmpeq	r2,r2,zero
 1805d34:	1000021e 	bne	r2,zero,1805d40 <alt_unlock_block_intel+0x150>
    {
      /* If we have an error of some kind bomb out */
      ret_code = -EIO;
 1805d38:	00bffec4 	movi	r2,-5
 1805d3c:	e0bffc15 	stw	r2,-16(fp)
  }

  /*
  * Back to Read Array mode
  */
  flash->write_native((alt_u8*)flash->dev.base_addr + block_offset, 0xFF);
 1805d40:	e0bffe17 	ldw	r2,-8(fp)
 1805d44:	11803517 	ldw	r6,212(r2)
 1805d48:	e0bffe17 	ldw	r2,-8(fp)
 1805d4c:	10800a17 	ldw	r2,40(r2)
 1805d50:	1007883a 	mov	r3,r2
 1805d54:	e0bfff17 	ldw	r2,-4(fp)
 1805d58:	1889883a 	add	r4,r3,r2
 1805d5c:	01403fc4 	movi	r5,255
 1805d60:	303ee83a 	callr	r6

  return ret_code;
 1805d64:	e0bffc17 	ldw	r2,-16(fp)
}
 1805d68:	e037883a 	mov	sp,fp
 1805d6c:	dfc00117 	ldw	ra,4(sp)
 1805d70:	df000017 	ldw	fp,0(sp)
 1805d74:	dec00204 	addi	sp,sp,8
 1805d78:	f800283a 	ret

01805d7c <alt_write_word_intel>:
 * offset bytes into the flash
 */
 
int alt_write_word_intel( alt_flash_cfi_dev* flash, 
                                  const int offset, const alt_u8* src_addr)
{ 
 1805d7c:	defff904 	addi	sp,sp,-28
 1805d80:	dfc00615 	stw	ra,24(sp)
 1805d84:	df000515 	stw	fp,20(sp)
 1805d88:	df000504 	addi	fp,sp,20
 1805d8c:	e13ffd15 	stw	r4,-12(fp)
 1805d90:	e17ffe15 	stw	r5,-8(fp)
 1805d94:	e1bfff15 	stw	r6,-4(fp)
  int ret_code = 0;
 1805d98:	e03ffc15 	stw	zero,-16(fp)
  alt_u8 status;
  (*flash->write_native)((alt_u8*)flash->dev.base_addr+offset, 0x40);
 1805d9c:	e0bffd17 	ldw	r2,-12(fp)
 1805da0:	11803517 	ldw	r6,212(r2)
 1805da4:	e0bffd17 	ldw	r2,-12(fp)
 1805da8:	10800a17 	ldw	r2,40(r2)
 1805dac:	1007883a 	mov	r3,r2
 1805db0:	e0bffe17 	ldw	r2,-8(fp)
 1805db4:	1889883a 	add	r4,r3,r2
 1805db8:	01401004 	movi	r5,64
 1805dbc:	303ee83a 	callr	r6
  alt_write_value_to_flash(flash, offset, src_addr);
 1805dc0:	e13ffd17 	ldw	r4,-12(fp)
 1805dc4:	e17ffe17 	ldw	r5,-8(fp)
 1805dc8:	e1bfff17 	ldw	r6,-4(fp)
 1805dcc:	18009500 	call	1800950 <alt_write_value_to_flash>

  do
  {
    status = IORD_8DIRECT(flash->dev.base_addr, offset);
 1805dd0:	e0bffd17 	ldw	r2,-12(fp)
 1805dd4:	10800a17 	ldw	r2,40(r2)
 1805dd8:	1007883a 	mov	r3,r2
 1805ddc:	e0bffe17 	ldw	r2,-8(fp)
 1805de0:	1885883a 	add	r2,r3,r2
 1805de4:	10800023 	ldbuio	r2,0(r2)
 1805de8:	e0bffb05 	stb	r2,-20(fp)
  }while(!(status & 0x80));
 1805dec:	e0bffb03 	ldbu	r2,-20(fp)
 1805df0:	10803fcc 	andi	r2,r2,255
 1805df4:	1080201c 	xori	r2,r2,128
 1805df8:	10bfe004 	addi	r2,r2,-128
 1805dfc:	1004403a 	cmpge	r2,r2,zero
 1805e00:	103ff31e 	bne	r2,zero,1805dd0 <alt_write_word_intel+0x54>

  /* If we have an error of some kind bomb out */
  if (status & 0x7f)
 1805e04:	e0bffb03 	ldbu	r2,-20(fp)
 1805e08:	10801fcc 	andi	r2,r2,127
 1805e0c:	1005003a 	cmpeq	r2,r2,zero
 1805e10:	1000021e 	bne	r2,zero,1805e1c <alt_write_word_intel+0xa0>
  {
    ret_code = -EIO;
 1805e14:	00bffec4 	movi	r2,-5
 1805e18:	e0bffc15 	stw	r2,-16(fp)
  }

  /* Put the device back into read array mode */
  flash->write_native((alt_u8*)flash->dev.base_addr + offset, 0xFF);
 1805e1c:	e0bffd17 	ldw	r2,-12(fp)
 1805e20:	11803517 	ldw	r6,212(r2)
 1805e24:	e0bffd17 	ldw	r2,-12(fp)
 1805e28:	10800a17 	ldw	r2,40(r2)
 1805e2c:	1007883a 	mov	r3,r2
 1805e30:	e0bffe17 	ldw	r2,-8(fp)
 1805e34:	1889883a 	add	r4,r3,r2
 1805e38:	01403fc4 	movi	r5,255
 1805e3c:	303ee83a 	callr	r6
  
  return ret_code;
 1805e40:	e0bffc17 	ldw	r2,-16(fp)
}
 1805e44:	e037883a 	mov	sp,fp
 1805e48:	dfc00117 	ldw	ra,4(sp)
 1805e4c:	df000017 	ldw	fp,0(sp)
 1805e50:	dec00204 	addi	sp,sp,8
 1805e54:	f800283a 	ret

01805e58 <alt_busy_sleep>:
#include "alt_types.h"

#include "priv/alt_busy_sleep.h"

unsigned int alt_busy_sleep (unsigned int us)
{
 1805e58:	defffb04 	addi	sp,sp,-20
 1805e5c:	df000415 	stw	fp,16(sp)
 1805e60:	df000404 	addi	fp,sp,16
 1805e64:	e13fff15 	stw	r4,-4(fp)
  {
    cycles_per_loop = 9;
  }
  else  
  {
    cycles_per_loop = 3;
 1805e68:	008000c4 	movi	r2,3
 1805e6c:	e0bffc15 	stw	r2,-16(fp)
  }
  

  big_loops = us / (INT_MAX/
 1805e70:	e0fffc17 	ldw	r3,-16(fp)
 1805e74:	008003f4 	movhi	r2,15
 1805e78:	10909004 	addi	r2,r2,16960
 1805e7c:	1887383a 	mul	r3,r3,r2
 1805e80:	0080bef4 	movhi	r2,763
 1805e84:	10bc2004 	addi	r2,r2,-3968
 1805e88:	10c7203a 	divu	r3,r2,r3
 1805e8c:	00a00034 	movhi	r2,32768
 1805e90:	10bfffc4 	addi	r2,r2,-1
 1805e94:	10c7203a 	divu	r3,r2,r3
 1805e98:	e0bfff17 	ldw	r2,-4(fp)
 1805e9c:	10c5203a 	divu	r2,r2,r3
 1805ea0:	e0bffd15 	stw	r2,-12(fp)
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
 1805ea4:	e0bffd17 	ldw	r2,-12(fp)
 1805ea8:	1005003a 	cmpeq	r2,r2,zero
 1805eac:	1000251e 	bne	r2,zero,1805f44 <alt_busy_sleep+0xec>
  {
    for(i=0;i<big_loops;i++)
 1805eb0:	e03ffe15 	stw	zero,-8(fp)
 1805eb4:	00001406 	br	1805f08 <alt_busy_sleep+0xb0>
      /*
      * Do NOT Try to single step the asm statement below 
      * (single step will never return)
      * Step out of this function or set a breakpoint after the asm statements
      */
      __asm__ volatile (
 1805eb8:	00a00034 	movhi	r2,32768
 1805ebc:	10bfffc4 	addi	r2,r2,-1
 1805ec0:	10bfffc4 	addi	r2,r2,-1
 1805ec4:	103ffe1e 	bne	r2,zero,1805ec0 <alt_busy_sleep+0x68>
        "\n1:"
        "\n\t.pushsection .debug_alt_sim_info"
        "\n\t.int 4, 0, 0b, 1b"
        "\n\t.popsection"
        :: "r" (INT_MAX));
      us -= (INT_MAX/(ALT_CPU_FREQ/
 1805ec8:	e0fffc17 	ldw	r3,-16(fp)
 1805ecc:	008003f4 	movhi	r2,15
 1805ed0:	10909004 	addi	r2,r2,16960
 1805ed4:	1887383a 	mul	r3,r3,r2
 1805ed8:	0080bef4 	movhi	r2,763
 1805edc:	10bc2004 	addi	r2,r2,-3968
 1805ee0:	10c7203a 	divu	r3,r2,r3
 1805ee4:	00a00034 	movhi	r2,32768
 1805ee8:	10bfffc4 	addi	r2,r2,-1
 1805eec:	10c7203a 	divu	r3,r2,r3
 1805ef0:	e0bfff17 	ldw	r2,-4(fp)
 1805ef4:	10c5c83a 	sub	r2,r2,r3
 1805ef8:	e0bfff15 	stw	r2,-4(fp)
  big_loops = us / (INT_MAX/
  (ALT_CPU_FREQ/(cycles_per_loop * 1000000)));

  if (big_loops)
  {
    for(i=0;i<big_loops;i++)
 1805efc:	e0bffe17 	ldw	r2,-8(fp)
 1805f00:	10800044 	addi	r2,r2,1
 1805f04:	e0bffe15 	stw	r2,-8(fp)
 1805f08:	e0fffe17 	ldw	r3,-8(fp)
 1805f0c:	e0bffd17 	ldw	r2,-12(fp)
 1805f10:	18bfe916 	blt	r3,r2,1805eb8 <alt_busy_sleep+0x60>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 1805f14:	e0fffc17 	ldw	r3,-16(fp)
 1805f18:	008003f4 	movhi	r2,15
 1805f1c:	10909004 	addi	r2,r2,16960
 1805f20:	1887383a 	mul	r3,r3,r2
 1805f24:	0080bef4 	movhi	r2,763
 1805f28:	10bc2004 	addi	r2,r2,-3968
 1805f2c:	10c7203a 	divu	r3,r2,r3
 1805f30:	e0bfff17 	ldw	r2,-4(fp)
 1805f34:	1885383a 	mul	r2,r3,r2
 1805f38:	10bfffc4 	addi	r2,r2,-1
 1805f3c:	103ffe1e 	bne	r2,zero,1805f38 <alt_busy_sleep+0xe0>
 1805f40:	00000b06 	br	1805f70 <alt_busy_sleep+0x118>
    /*
    * Do NOT Try to single step the asm statement below 
    * (single step will never return)
    * Step out of this function or set a breakpoint after the asm statements
    */
    __asm__ volatile (
 1805f44:	e0fffc17 	ldw	r3,-16(fp)
 1805f48:	008003f4 	movhi	r2,15
 1805f4c:	10909004 	addi	r2,r2,16960
 1805f50:	1887383a 	mul	r3,r3,r2
 1805f54:	0080bef4 	movhi	r2,763
 1805f58:	10bc2004 	addi	r2,r2,-3968
 1805f5c:	10c7203a 	divu	r3,r2,r3
 1805f60:	e0bfff17 	ldw	r2,-4(fp)
 1805f64:	1885383a 	mul	r2,r3,r2
 1805f68:	10bfffc4 	addi	r2,r2,-1
 1805f6c:	00bffe16 	blt	zero,r2,1805f68 <alt_busy_sleep+0x110>
      "\n\t.int 4, 0, 0b, 1b"
      "\n\t.popsection"
      :: "r" (us*(ALT_CPU_FREQ/(cycles_per_loop * 1000000))));
  }
#endif /* #ifndef ALT_SIM_OPTIMIZE */
  return 0;
 1805f70:	0005883a 	mov	r2,zero
}
 1805f74:	e037883a 	mov	sp,fp
 1805f78:	df000017 	ldw	fp,0(sp)
 1805f7c:	dec00104 	addi	sp,sp,4
 1805f80:	f800283a 	ret

01805f84 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 1805f84:	defff904 	addi	sp,sp,-28
 1805f88:	dfc00615 	stw	ra,24(sp)
 1805f8c:	df000515 	stw	fp,20(sp)
 1805f90:	df000504 	addi	fp,sp,20
 1805f94:	e13ffd15 	stw	r4,-12(fp)
 1805f98:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
 1805f9c:	e0bffe17 	ldw	r2,-8(fp)
 1805fa0:	10800017 	ldw	r2,0(r2)
 1805fa4:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 1805fa8:	e13ffd17 	ldw	r4,-12(fp)
 1805fac:	18064c40 	call	18064c4 <strlen>
 1805fb0:	10800044 	addi	r2,r2,1
 1805fb4:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 1805fb8:	00000d06 	br	1805ff0 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 1805fbc:	e0bffc17 	ldw	r2,-16(fp)
 1805fc0:	11000217 	ldw	r4,8(r2)
 1805fc4:	e1bffb17 	ldw	r6,-20(fp)
 1805fc8:	e17ffd17 	ldw	r5,-12(fp)
 1805fcc:	18063180 	call	1806318 <memcmp>
 1805fd0:	1004c03a 	cmpne	r2,r2,zero
 1805fd4:	1000031e 	bne	r2,zero,1805fe4 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 1805fd8:	e0bffc17 	ldw	r2,-16(fp)
 1805fdc:	e0bfff15 	stw	r2,-4(fp)
 1805fe0:	00000706 	br	1806000 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 1805fe4:	e0bffc17 	ldw	r2,-16(fp)
 1805fe8:	10800017 	ldw	r2,0(r2)
 1805fec:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 1805ff0:	e0fffe17 	ldw	r3,-8(fp)
 1805ff4:	e0bffc17 	ldw	r2,-16(fp)
 1805ff8:	10fff01e 	bne	r2,r3,1805fbc <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 1805ffc:	e03fff15 	stw	zero,-4(fp)
 1806000:	e0bfff17 	ldw	r2,-4(fp)
}
 1806004:	e037883a 	mov	sp,fp
 1806008:	dfc00117 	ldw	ra,4(sp)
 180600c:	df000017 	ldw	fp,0(sp)
 1806010:	dec00204 	addi	sp,sp,8
 1806014:	f800283a 	ret

01806018 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 1806018:	defffa04 	addi	sp,sp,-24
 180601c:	dfc00515 	stw	ra,20(sp)
 1806020:	df000415 	stw	fp,16(sp)
 1806024:	df000404 	addi	fp,sp,16
 1806028:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 180602c:	00806074 	movhi	r2,385
 1806030:	10a10a04 	addi	r2,r2,-31704
 1806034:	10800017 	ldw	r2,0(r2)
 1806038:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 180603c:	00003306 	br	180610c <alt_find_file+0xf4>
  {
    len = strlen(next->name);
 1806040:	e0bffd17 	ldw	r2,-12(fp)
 1806044:	11000217 	ldw	r4,8(r2)
 1806048:	18064c40 	call	18064c4 <strlen>
 180604c:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
 1806050:	e0bffd17 	ldw	r2,-12(fp)
 1806054:	10c00217 	ldw	r3,8(r2)
 1806058:	e0bffc17 	ldw	r2,-16(fp)
 180605c:	1885883a 	add	r2,r3,r2
 1806060:	10bfffc4 	addi	r2,r2,-1
 1806064:	10800003 	ldbu	r2,0(r2)
 1806068:	10803fcc 	andi	r2,r2,255
 180606c:	1080201c 	xori	r2,r2,128
 1806070:	10bfe004 	addi	r2,r2,-128
 1806074:	10800bd8 	cmpnei	r2,r2,47
 1806078:	1000031e 	bne	r2,zero,1806088 <alt_find_file+0x70>
    {
      len -= 1;
 180607c:	e0bffc17 	ldw	r2,-16(fp)
 1806080:	10bfffc4 	addi	r2,r2,-1
 1806084:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 1806088:	e0bffc17 	ldw	r2,-16(fp)
 180608c:	1007883a 	mov	r3,r2
 1806090:	e0bffe17 	ldw	r2,-8(fp)
 1806094:	1885883a 	add	r2,r3,r2
 1806098:	10800003 	ldbu	r2,0(r2)
 180609c:	10803fcc 	andi	r2,r2,255
 18060a0:	1080201c 	xori	r2,r2,128
 18060a4:	10bfe004 	addi	r2,r2,-128
 18060a8:	10800be0 	cmpeqi	r2,r2,47
 18060ac:	10000a1e 	bne	r2,zero,18060d8 <alt_find_file+0xc0>
 18060b0:	e0bffc17 	ldw	r2,-16(fp)
 18060b4:	1007883a 	mov	r3,r2
 18060b8:	e0bffe17 	ldw	r2,-8(fp)
 18060bc:	1885883a 	add	r2,r3,r2
 18060c0:	10800003 	ldbu	r2,0(r2)
 18060c4:	10803fcc 	andi	r2,r2,255
 18060c8:	1080201c 	xori	r2,r2,128
 18060cc:	10bfe004 	addi	r2,r2,-128
 18060d0:	1004c03a 	cmpne	r2,r2,zero
 18060d4:	10000a1e 	bne	r2,zero,1806100 <alt_find_file+0xe8>
 18060d8:	e0bffd17 	ldw	r2,-12(fp)
 18060dc:	11000217 	ldw	r4,8(r2)
 18060e0:	e1bffc17 	ldw	r6,-16(fp)
 18060e4:	e17ffe17 	ldw	r5,-8(fp)
 18060e8:	18063180 	call	1806318 <memcmp>
 18060ec:	1004c03a 	cmpne	r2,r2,zero
 18060f0:	1000031e 	bne	r2,zero,1806100 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 18060f4:	e0bffd17 	ldw	r2,-12(fp)
 18060f8:	e0bfff15 	stw	r2,-4(fp)
 18060fc:	00000806 	br	1806120 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
 1806100:	e0bffd17 	ldw	r2,-12(fp)
 1806104:	10800017 	ldw	r2,0(r2)
 1806108:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 180610c:	00c06074 	movhi	r3,385
 1806110:	18e10a04 	addi	r3,r3,-31704
 1806114:	e0bffd17 	ldw	r2,-12(fp)
 1806118:	10ffc91e 	bne	r2,r3,1806040 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 180611c:	e03fff15 	stw	zero,-4(fp)
 1806120:	e0bfff17 	ldw	r2,-4(fp)
}
 1806124:	e037883a 	mov	sp,fp
 1806128:	dfc00117 	ldw	ra,4(sp)
 180612c:	df000017 	ldw	fp,0(sp)
 1806130:	dec00204 	addi	sp,sp,8
 1806134:	f800283a 	ret

01806138 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 1806138:	defffc04 	addi	sp,sp,-16
 180613c:	df000315 	stw	fp,12(sp)
 1806140:	df000304 	addi	fp,sp,12
 1806144:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 1806148:	00bffa04 	movi	r2,-24
 180614c:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 1806150:	e03ffe15 	stw	zero,-8(fp)
 1806154:	00001e06 	br	18061d0 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
 1806158:	e0bffe17 	ldw	r2,-8(fp)
 180615c:	00c06034 	movhi	r3,384
 1806160:	18dfa904 	addi	r3,r3,32420
 1806164:	10800324 	muli	r2,r2,12
 1806168:	10c5883a 	add	r2,r2,r3
 180616c:	10800017 	ldw	r2,0(r2)
 1806170:	1004c03a 	cmpne	r2,r2,zero
 1806174:	1000131e 	bne	r2,zero,18061c4 <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
 1806178:	e0bffe17 	ldw	r2,-8(fp)
 180617c:	00c06034 	movhi	r3,384
 1806180:	18dfa904 	addi	r3,r3,32420
 1806184:	10800324 	muli	r2,r2,12
 1806188:	10c7883a 	add	r3,r2,r3
 180618c:	e0bfff17 	ldw	r2,-4(fp)
 1806190:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
 1806194:	00806074 	movhi	r2,385
 1806198:	10a10e04 	addi	r2,r2,-31688
 180619c:	10c00017 	ldw	r3,0(r2)
 18061a0:	e0bffe17 	ldw	r2,-8(fp)
 18061a4:	1880040e 	bge	r3,r2,18061b8 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
 18061a8:	00c06074 	movhi	r3,385
 18061ac:	18e10e04 	addi	r3,r3,-31688
 18061b0:	e0bffe17 	ldw	r2,-8(fp)
 18061b4:	18800015 	stw	r2,0(r3)
      }
      rc = i;
 18061b8:	e0bffe17 	ldw	r2,-8(fp)
 18061bc:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 18061c0:	00000606 	br	18061dc <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 18061c4:	e0bffe17 	ldw	r2,-8(fp)
 18061c8:	10800044 	addi	r2,r2,1
 18061cc:	e0bffe15 	stw	r2,-8(fp)
 18061d0:	e0bffe17 	ldw	r2,-8(fp)
 18061d4:	10800810 	cmplti	r2,r2,32
 18061d8:	103fdf1e 	bne	r2,zero,1806158 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 18061dc:	e0bffd17 	ldw	r2,-12(fp)
}
 18061e0:	e037883a 	mov	sp,fp
 18061e4:	df000017 	ldw	fp,0(sp)
 18061e8:	dec00104 	addi	sp,sp,4
 18061ec:	f800283a 	ret

018061f0 <alt_exception_cause_generated_bad_addr>:
 *
 * Return: 1: BADADDR (bad_addr argument to handler) is valid
 *         0: BADADDR is not valid
 */
int alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
 18061f0:	defffc04 	addi	sp,sp,-16
 18061f4:	df000315 	stw	fp,12(sp)
 18061f8:	df000304 	addi	fp,sp,12
 18061fc:	e13ffd15 	stw	r4,-12(fp)
  switch (cause) {
 1806200:	e0bffd17 	ldw	r2,-12(fp)
 1806204:	10bffe84 	addi	r2,r2,-6
 1806208:	e0bfff15 	stw	r2,-4(fp)
 180620c:	e0ffff17 	ldw	r3,-4(fp)
 1806210:	18800328 	cmpgeui	r2,r3,12
 1806214:	1000271e 	bne	r2,zero,18062b4 <alt_exception_cause_generated_bad_addr+0xc4>
 1806218:	e13fff17 	ldw	r4,-4(fp)
 180621c:	e13fff17 	ldw	r4,-4(fp)
 1806220:	2105883a 	add	r2,r4,r4
 1806224:	1087883a 	add	r3,r2,r2
 1806228:	00806034 	movhi	r2,384
 180622c:	10988f04 	addi	r2,r2,25148
 1806230:	1885883a 	add	r2,r3,r2
 1806234:	10800017 	ldw	r2,0(r2)
 1806238:	1000683a 	jmp	r2
 180623c:	01806278 	rdprs	r6,zero,393
 1806240:	01806284 	movi	r6,394
 1806244:	018062b4 	movhi	r6,394
 1806248:	018062b4 	movhi	r6,394
 180624c:	018062b4 	movhi	r6,394
 1806250:	0180626c 	andhi	r6,zero,393
 1806254:	018062b4 	movhi	r6,394
 1806258:	018062b4 	movhi	r6,394
 180625c:	01806290 	cmplti	r6,zero,394
 1806260:	0180629c 	xori	r6,zero,394
 1806264:	018062b4 	movhi	r6,394
 1806268:	018062a8 	cmpgeui	r6,zero,394
  case NIOS2_EXCEPTION_SUPERVISOR_ONLY_DATA_ADDR:
    return 1;
 180626c:	00800044 	movi	r2,1
 1806270:	e0bffe15 	stw	r2,-8(fp)
 1806274:	00001006 	br	18062b8 <alt_exception_cause_generated_bad_addr+0xc8>
  case NIOS2_EXCEPTION_MISALIGNED_DATA_ADDR:
    return 1;
 1806278:	00c00044 	movi	r3,1
 180627c:	e0fffe15 	stw	r3,-8(fp)
 1806280:	00000d06 	br	18062b8 <alt_exception_cause_generated_bad_addr+0xc8>
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
    return 1;
 1806284:	01000044 	movi	r4,1
 1806288:	e13ffe15 	stw	r4,-8(fp)
 180628c:	00000a06 	br	18062b8 <alt_exception_cause_generated_bad_addr+0xc8>
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
    return 1;
 1806290:	00800044 	movi	r2,1
 1806294:	e0bffe15 	stw	r2,-8(fp)
 1806298:	00000706 	br	18062b8 <alt_exception_cause_generated_bad_addr+0xc8>
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
    return 1;
 180629c:	00c00044 	movi	r3,1
 18062a0:	e0fffe15 	stw	r3,-8(fp)
 18062a4:	00000406 	br	18062b8 <alt_exception_cause_generated_bad_addr+0xc8>
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
    return 1;
 18062a8:	01000044 	movi	r4,1
 18062ac:	e13ffe15 	stw	r4,-8(fp)
 18062b0:	00000106 	br	18062b8 <alt_exception_cause_generated_bad_addr+0xc8>
  default:
    return 0;
 18062b4:	e03ffe15 	stw	zero,-8(fp)
 18062b8:	e0bffe17 	ldw	r2,-8(fp)
  }
}
 18062bc:	e037883a 	mov	sp,fp
 18062c0:	df000017 	ldw	fp,0(sp)
 18062c4:	dec00104 	addi	sp,sp,4
 18062c8:	f800283a 	ret

018062cc <atexit>:
 18062cc:	200b883a 	mov	r5,r4
 18062d0:	000d883a 	mov	r6,zero
 18062d4:	0009883a 	mov	r4,zero
 18062d8:	000f883a 	mov	r7,zero
 18062dc:	18065381 	jmpi	1806538 <__register_exitproc>

018062e0 <exit>:
 18062e0:	defffe04 	addi	sp,sp,-8
 18062e4:	000b883a 	mov	r5,zero
 18062e8:	dc000015 	stw	r16,0(sp)
 18062ec:	dfc00115 	stw	ra,4(sp)
 18062f0:	2021883a 	mov	r16,r4
 18062f4:	18066700 	call	1806670 <__call_exitprocs>
 18062f8:	00806074 	movhi	r2,385
 18062fc:	10a11704 	addi	r2,r2,-31652
 1806300:	11000017 	ldw	r4,0(r2)
 1806304:	20800f17 	ldw	r2,60(r4)
 1806308:	10000126 	beq	r2,zero,1806310 <exit+0x30>
 180630c:	103ee83a 	callr	r2
 1806310:	8009883a 	mov	r4,r16
 1806314:	18068600 	call	1806860 <_exit>

01806318 <memcmp>:
 1806318:	00c000c4 	movi	r3,3
 180631c:	1980032e 	bgeu	r3,r6,180632c <memcmp+0x14>
 1806320:	2144b03a 	or	r2,r4,r5
 1806324:	10c4703a 	and	r2,r2,r3
 1806328:	10000f26 	beq	r2,zero,1806368 <memcmp+0x50>
 180632c:	31ffffc4 	addi	r7,r6,-1
 1806330:	3000061e 	bne	r6,zero,180634c <memcmp+0x34>
 1806334:	00000a06 	br	1806360 <memcmp+0x48>
 1806338:	39ffffc4 	addi	r7,r7,-1
 180633c:	00bfffc4 	movi	r2,-1
 1806340:	21000044 	addi	r4,r4,1
 1806344:	29400044 	addi	r5,r5,1
 1806348:	38800526 	beq	r7,r2,1806360 <memcmp+0x48>
 180634c:	20c00003 	ldbu	r3,0(r4)
 1806350:	28800003 	ldbu	r2,0(r5)
 1806354:	18bff826 	beq	r3,r2,1806338 <memcmp+0x20>
 1806358:	1885c83a 	sub	r2,r3,r2
 180635c:	f800283a 	ret
 1806360:	0005883a 	mov	r2,zero
 1806364:	f800283a 	ret
 1806368:	180f883a 	mov	r7,r3
 180636c:	20c00017 	ldw	r3,0(r4)
 1806370:	28800017 	ldw	r2,0(r5)
 1806374:	18bfed1e 	bne	r3,r2,180632c <memcmp+0x14>
 1806378:	31bfff04 	addi	r6,r6,-4
 180637c:	21000104 	addi	r4,r4,4
 1806380:	29400104 	addi	r5,r5,4
 1806384:	39bff936 	bltu	r7,r6,180636c <memcmp+0x54>
 1806388:	003fe806 	br	180632c <memcmp+0x14>

0180638c <memcpy>:
 180638c:	01c003c4 	movi	r7,15
 1806390:	2007883a 	mov	r3,r4
 1806394:	3980032e 	bgeu	r7,r6,18063a4 <memcpy+0x18>
 1806398:	2904b03a 	or	r2,r5,r4
 180639c:	108000cc 	andi	r2,r2,3
 18063a0:	10000926 	beq	r2,zero,18063c8 <memcpy+0x3c>
 18063a4:	30000626 	beq	r6,zero,18063c0 <memcpy+0x34>
 18063a8:	30cd883a 	add	r6,r6,r3
 18063ac:	28800003 	ldbu	r2,0(r5)
 18063b0:	29400044 	addi	r5,r5,1
 18063b4:	18800005 	stb	r2,0(r3)
 18063b8:	18c00044 	addi	r3,r3,1
 18063bc:	30fffb1e 	bne	r6,r3,18063ac <memcpy+0x20>
 18063c0:	2005883a 	mov	r2,r4
 18063c4:	f800283a 	ret
 18063c8:	3811883a 	mov	r8,r7
 18063cc:	200f883a 	mov	r7,r4
 18063d0:	28c00017 	ldw	r3,0(r5)
 18063d4:	31bffc04 	addi	r6,r6,-16
 18063d8:	38c00015 	stw	r3,0(r7)
 18063dc:	28800117 	ldw	r2,4(r5)
 18063e0:	38800115 	stw	r2,4(r7)
 18063e4:	28c00217 	ldw	r3,8(r5)
 18063e8:	38c00215 	stw	r3,8(r7)
 18063ec:	28800317 	ldw	r2,12(r5)
 18063f0:	29400404 	addi	r5,r5,16
 18063f4:	38800315 	stw	r2,12(r7)
 18063f8:	39c00404 	addi	r7,r7,16
 18063fc:	41bff436 	bltu	r8,r6,18063d0 <memcpy+0x44>
 1806400:	008000c4 	movi	r2,3
 1806404:	1180072e 	bgeu	r2,r6,1806424 <memcpy+0x98>
 1806408:	1007883a 	mov	r3,r2
 180640c:	28800017 	ldw	r2,0(r5)
 1806410:	31bfff04 	addi	r6,r6,-4
 1806414:	29400104 	addi	r5,r5,4
 1806418:	38800015 	stw	r2,0(r7)
 180641c:	39c00104 	addi	r7,r7,4
 1806420:	19bffa36 	bltu	r3,r6,180640c <memcpy+0x80>
 1806424:	3807883a 	mov	r3,r7
 1806428:	003fde06 	br	18063a4 <memcpy+0x18>

0180642c <memset>:
 180642c:	008000c4 	movi	r2,3
 1806430:	29403fcc 	andi	r5,r5,255
 1806434:	2007883a 	mov	r3,r4
 1806438:	1180022e 	bgeu	r2,r6,1806444 <memset+0x18>
 180643c:	2084703a 	and	r2,r4,r2
 1806440:	10000826 	beq	r2,zero,1806464 <memset+0x38>
 1806444:	30000526 	beq	r6,zero,180645c <memset+0x30>
 1806448:	2805883a 	mov	r2,r5
 180644c:	30cd883a 	add	r6,r6,r3
 1806450:	18800005 	stb	r2,0(r3)
 1806454:	18c00044 	addi	r3,r3,1
 1806458:	19bffd1e 	bne	r3,r6,1806450 <memset+0x24>
 180645c:	2005883a 	mov	r2,r4
 1806460:	f800283a 	ret
 1806464:	2804923a 	slli	r2,r5,8
 1806468:	020003c4 	movi	r8,15
 180646c:	200f883a 	mov	r7,r4
 1806470:	2884b03a 	or	r2,r5,r2
 1806474:	1006943a 	slli	r3,r2,16
 1806478:	10c6b03a 	or	r3,r2,r3
 180647c:	41800a2e 	bgeu	r8,r6,18064a8 <memset+0x7c>
 1806480:	4005883a 	mov	r2,r8
 1806484:	31bffc04 	addi	r6,r6,-16
 1806488:	38c00015 	stw	r3,0(r7)
 180648c:	38c00115 	stw	r3,4(r7)
 1806490:	38c00215 	stw	r3,8(r7)
 1806494:	38c00315 	stw	r3,12(r7)
 1806498:	39c00404 	addi	r7,r7,16
 180649c:	11bff936 	bltu	r2,r6,1806484 <memset+0x58>
 18064a0:	008000c4 	movi	r2,3
 18064a4:	1180052e 	bgeu	r2,r6,18064bc <memset+0x90>
 18064a8:	31bfff04 	addi	r6,r6,-4
 18064ac:	008000c4 	movi	r2,3
 18064b0:	38c00015 	stw	r3,0(r7)
 18064b4:	39c00104 	addi	r7,r7,4
 18064b8:	11bffb36 	bltu	r2,r6,18064a8 <memset+0x7c>
 18064bc:	3807883a 	mov	r3,r7
 18064c0:	003fe006 	br	1806444 <memset+0x18>

018064c4 <strlen>:
 18064c4:	208000cc 	andi	r2,r4,3
 18064c8:	2011883a 	mov	r8,r4
 18064cc:	1000161e 	bne	r2,zero,1806528 <strlen+0x64>
 18064d0:	20c00017 	ldw	r3,0(r4)
 18064d4:	017fbff4 	movhi	r5,65279
 18064d8:	297fbfc4 	addi	r5,r5,-257
 18064dc:	01e02074 	movhi	r7,32897
 18064e0:	39e02004 	addi	r7,r7,-32640
 18064e4:	1945883a 	add	r2,r3,r5
 18064e8:	11c4703a 	and	r2,r2,r7
 18064ec:	00c6303a 	nor	r3,zero,r3
 18064f0:	1886703a 	and	r3,r3,r2
 18064f4:	18000c1e 	bne	r3,zero,1806528 <strlen+0x64>
 18064f8:	280d883a 	mov	r6,r5
 18064fc:	380b883a 	mov	r5,r7
 1806500:	21000104 	addi	r4,r4,4
 1806504:	20800017 	ldw	r2,0(r4)
 1806508:	1187883a 	add	r3,r2,r6
 180650c:	1946703a 	and	r3,r3,r5
 1806510:	0084303a 	nor	r2,zero,r2
 1806514:	10c4703a 	and	r2,r2,r3
 1806518:	103ff926 	beq	r2,zero,1806500 <strlen+0x3c>
 180651c:	20800007 	ldb	r2,0(r4)
 1806520:	10000326 	beq	r2,zero,1806530 <strlen+0x6c>
 1806524:	21000044 	addi	r4,r4,1
 1806528:	20800007 	ldb	r2,0(r4)
 180652c:	103ffd1e 	bne	r2,zero,1806524 <strlen+0x60>
 1806530:	2205c83a 	sub	r2,r4,r8
 1806534:	f800283a 	ret

01806538 <__register_exitproc>:
 1806538:	defffa04 	addi	sp,sp,-24
 180653c:	00806074 	movhi	r2,385
 1806540:	10a11704 	addi	r2,r2,-31652
 1806544:	dc000015 	stw	r16,0(sp)
 1806548:	14000017 	ldw	r16,0(r2)
 180654c:	dd000415 	stw	r20,16(sp)
 1806550:	2829883a 	mov	r20,r5
 1806554:	81405217 	ldw	r5,328(r16)
 1806558:	dcc00315 	stw	r19,12(sp)
 180655c:	dc800215 	stw	r18,8(sp)
 1806560:	dc400115 	stw	r17,4(sp)
 1806564:	dfc00515 	stw	ra,20(sp)
 1806568:	2023883a 	mov	r17,r4
 180656c:	3027883a 	mov	r19,r6
 1806570:	3825883a 	mov	r18,r7
 1806574:	28002526 	beq	r5,zero,180660c <__register_exitproc+0xd4>
 1806578:	29000117 	ldw	r4,4(r5)
 180657c:	008007c4 	movi	r2,31
 1806580:	11002716 	blt	r2,r4,1806620 <__register_exitproc+0xe8>
 1806584:	8800101e 	bne	r17,zero,18065c8 <__register_exitproc+0x90>
 1806588:	2105883a 	add	r2,r4,r4
 180658c:	1085883a 	add	r2,r2,r2
 1806590:	20c00044 	addi	r3,r4,1
 1806594:	1145883a 	add	r2,r2,r5
 1806598:	0009883a 	mov	r4,zero
 180659c:	15000215 	stw	r20,8(r2)
 18065a0:	28c00115 	stw	r3,4(r5)
 18065a4:	2005883a 	mov	r2,r4
 18065a8:	dfc00517 	ldw	ra,20(sp)
 18065ac:	dd000417 	ldw	r20,16(sp)
 18065b0:	dcc00317 	ldw	r19,12(sp)
 18065b4:	dc800217 	ldw	r18,8(sp)
 18065b8:	dc400117 	ldw	r17,4(sp)
 18065bc:	dc000017 	ldw	r16,0(sp)
 18065c0:	dec00604 	addi	sp,sp,24
 18065c4:	f800283a 	ret
 18065c8:	29802204 	addi	r6,r5,136
 18065cc:	00800044 	movi	r2,1
 18065d0:	110e983a 	sll	r7,r2,r4
 18065d4:	30c04017 	ldw	r3,256(r6)
 18065d8:	2105883a 	add	r2,r4,r4
 18065dc:	1085883a 	add	r2,r2,r2
 18065e0:	1185883a 	add	r2,r2,r6
 18065e4:	19c6b03a 	or	r3,r3,r7
 18065e8:	14802015 	stw	r18,128(r2)
 18065ec:	14c00015 	stw	r19,0(r2)
 18065f0:	00800084 	movi	r2,2
 18065f4:	30c04015 	stw	r3,256(r6)
 18065f8:	88bfe31e 	bne	r17,r2,1806588 <__register_exitproc+0x50>
 18065fc:	30804117 	ldw	r2,260(r6)
 1806600:	11c4b03a 	or	r2,r2,r7
 1806604:	30804115 	stw	r2,260(r6)
 1806608:	003fdf06 	br	1806588 <__register_exitproc+0x50>
 180660c:	00806074 	movhi	r2,385
 1806610:	10a16004 	addi	r2,r2,-31360
 1806614:	100b883a 	mov	r5,r2
 1806618:	80805215 	stw	r2,328(r16)
 180661c:	003fd606 	br	1806578 <__register_exitproc+0x40>
 1806620:	00800034 	movhi	r2,0
 1806624:	10800004 	addi	r2,r2,0
 1806628:	1000021e 	bne	r2,zero,1806634 <__register_exitproc+0xfc>
 180662c:	013fffc4 	movi	r4,-1
 1806630:	003fdc06 	br	18065a4 <__register_exitproc+0x6c>
 1806634:	01006404 	movi	r4,400
 1806638:	103ee83a 	callr	r2
 180663c:	1007883a 	mov	r3,r2
 1806640:	103ffa26 	beq	r2,zero,180662c <__register_exitproc+0xf4>
 1806644:	80805217 	ldw	r2,328(r16)
 1806648:	180b883a 	mov	r5,r3
 180664c:	18000115 	stw	zero,4(r3)
 1806650:	18800015 	stw	r2,0(r3)
 1806654:	80c05215 	stw	r3,328(r16)
 1806658:	18006215 	stw	zero,392(r3)
 180665c:	18006315 	stw	zero,396(r3)
 1806660:	0009883a 	mov	r4,zero
 1806664:	883fc826 	beq	r17,zero,1806588 <__register_exitproc+0x50>
 1806668:	003fd706 	br	18065c8 <__register_exitproc+0x90>

0180666c <register_fini>:
 180666c:	f800283a 	ret

01806670 <__call_exitprocs>:
 1806670:	00806074 	movhi	r2,385
 1806674:	10a11704 	addi	r2,r2,-31652
 1806678:	10800017 	ldw	r2,0(r2)
 180667c:	defff304 	addi	sp,sp,-52
 1806680:	df000b15 	stw	fp,44(sp)
 1806684:	d8800115 	stw	r2,4(sp)
 1806688:	00800034 	movhi	r2,0
 180668c:	10800004 	addi	r2,r2,0
 1806690:	1005003a 	cmpeq	r2,r2,zero
 1806694:	d8800215 	stw	r2,8(sp)
 1806698:	d8800117 	ldw	r2,4(sp)
 180669c:	dd400815 	stw	r21,32(sp)
 18066a0:	dd000715 	stw	r20,28(sp)
 18066a4:	10805204 	addi	r2,r2,328
 18066a8:	dfc00c15 	stw	ra,48(sp)
 18066ac:	ddc00a15 	stw	r23,40(sp)
 18066b0:	dd800915 	stw	r22,36(sp)
 18066b4:	dcc00615 	stw	r19,24(sp)
 18066b8:	dc800515 	stw	r18,20(sp)
 18066bc:	dc400415 	stw	r17,16(sp)
 18066c0:	dc000315 	stw	r16,12(sp)
 18066c4:	282b883a 	mov	r21,r5
 18066c8:	2039883a 	mov	fp,r4
 18066cc:	d8800015 	stw	r2,0(sp)
 18066d0:	2829003a 	cmpeq	r20,r5,zero
 18066d4:	d8800117 	ldw	r2,4(sp)
 18066d8:	14405217 	ldw	r17,328(r2)
 18066dc:	88001026 	beq	r17,zero,1806720 <__call_exitprocs+0xb0>
 18066e0:	ddc00017 	ldw	r23,0(sp)
 18066e4:	88800117 	ldw	r2,4(r17)
 18066e8:	8c802204 	addi	r18,r17,136
 18066ec:	143fffc4 	addi	r16,r2,-1
 18066f0:	80000916 	blt	r16,zero,1806718 <__call_exitprocs+0xa8>
 18066f4:	05bfffc4 	movi	r22,-1
 18066f8:	a000151e 	bne	r20,zero,1806750 <__call_exitprocs+0xe0>
 18066fc:	8409883a 	add	r4,r16,r16
 1806700:	2105883a 	add	r2,r4,r4
 1806704:	1485883a 	add	r2,r2,r18
 1806708:	10c02017 	ldw	r3,128(r2)
 180670c:	a8c01126 	beq	r21,r3,1806754 <__call_exitprocs+0xe4>
 1806710:	843fffc4 	addi	r16,r16,-1
 1806714:	85bff81e 	bne	r16,r22,18066f8 <__call_exitprocs+0x88>
 1806718:	d8800217 	ldw	r2,8(sp)
 180671c:	10003126 	beq	r2,zero,18067e4 <__call_exitprocs+0x174>
 1806720:	dfc00c17 	ldw	ra,48(sp)
 1806724:	df000b17 	ldw	fp,44(sp)
 1806728:	ddc00a17 	ldw	r23,40(sp)
 180672c:	dd800917 	ldw	r22,36(sp)
 1806730:	dd400817 	ldw	r21,32(sp)
 1806734:	dd000717 	ldw	r20,28(sp)
 1806738:	dcc00617 	ldw	r19,24(sp)
 180673c:	dc800517 	ldw	r18,20(sp)
 1806740:	dc400417 	ldw	r17,16(sp)
 1806744:	dc000317 	ldw	r16,12(sp)
 1806748:	dec00d04 	addi	sp,sp,52
 180674c:	f800283a 	ret
 1806750:	8409883a 	add	r4,r16,r16
 1806754:	88c00117 	ldw	r3,4(r17)
 1806758:	2105883a 	add	r2,r4,r4
 180675c:	1445883a 	add	r2,r2,r17
 1806760:	18ffffc4 	addi	r3,r3,-1
 1806764:	11800217 	ldw	r6,8(r2)
 1806768:	1c001526 	beq	r3,r16,18067c0 <__call_exitprocs+0x150>
 180676c:	10000215 	stw	zero,8(r2)
 1806770:	303fe726 	beq	r6,zero,1806710 <__call_exitprocs+0xa0>
 1806774:	00c00044 	movi	r3,1
 1806778:	1c06983a 	sll	r3,r3,r16
 180677c:	90804017 	ldw	r2,256(r18)
 1806780:	8cc00117 	ldw	r19,4(r17)
 1806784:	1884703a 	and	r2,r3,r2
 1806788:	10001426 	beq	r2,zero,18067dc <__call_exitprocs+0x16c>
 180678c:	90804117 	ldw	r2,260(r18)
 1806790:	1884703a 	and	r2,r3,r2
 1806794:	10000c1e 	bne	r2,zero,18067c8 <__call_exitprocs+0x158>
 1806798:	2105883a 	add	r2,r4,r4
 180679c:	1485883a 	add	r2,r2,r18
 18067a0:	11400017 	ldw	r5,0(r2)
 18067a4:	e009883a 	mov	r4,fp
 18067a8:	303ee83a 	callr	r6
 18067ac:	88800117 	ldw	r2,4(r17)
 18067b0:	98bfc81e 	bne	r19,r2,18066d4 <__call_exitprocs+0x64>
 18067b4:	b8800017 	ldw	r2,0(r23)
 18067b8:	147fd526 	beq	r2,r17,1806710 <__call_exitprocs+0xa0>
 18067bc:	003fc506 	br	18066d4 <__call_exitprocs+0x64>
 18067c0:	8c000115 	stw	r16,4(r17)
 18067c4:	003fea06 	br	1806770 <__call_exitprocs+0x100>
 18067c8:	2105883a 	add	r2,r4,r4
 18067cc:	1485883a 	add	r2,r2,r18
 18067d0:	11000017 	ldw	r4,0(r2)
 18067d4:	303ee83a 	callr	r6
 18067d8:	003ff406 	br	18067ac <__call_exitprocs+0x13c>
 18067dc:	303ee83a 	callr	r6
 18067e0:	003ff206 	br	18067ac <__call_exitprocs+0x13c>
 18067e4:	88800117 	ldw	r2,4(r17)
 18067e8:	1000081e 	bne	r2,zero,180680c <__call_exitprocs+0x19c>
 18067ec:	89000017 	ldw	r4,0(r17)
 18067f0:	20000726 	beq	r4,zero,1806810 <__call_exitprocs+0x1a0>
 18067f4:	b9000015 	stw	r4,0(r23)
 18067f8:	8809883a 	mov	r4,r17
 18067fc:	00000000 	call	0 <_start-0x1800000>
 1806800:	bc400017 	ldw	r17,0(r23)
 1806804:	883fb71e 	bne	r17,zero,18066e4 <__call_exitprocs+0x74>
 1806808:	003fc506 	br	1806720 <__call_exitprocs+0xb0>
 180680c:	89000017 	ldw	r4,0(r17)
 1806810:	882f883a 	mov	r23,r17
 1806814:	2023883a 	mov	r17,r4
 1806818:	883fb21e 	bne	r17,zero,18066e4 <__call_exitprocs+0x74>
 180681c:	003fc006 	br	1806720 <__call_exitprocs+0xb0>

01806820 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
 1806820:	defffd04 	addi	sp,sp,-12
 1806824:	df000215 	stw	fp,8(sp)
 1806828:	df000204 	addi	fp,sp,8
 180682c:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
 1806830:	e0bfff17 	ldw	r2,-4(fp)
 1806834:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 1806838:	e0bffe17 	ldw	r2,-8(fp)
 180683c:	1005003a 	cmpeq	r2,r2,zero
 1806840:	1000021e 	bne	r2,zero,180684c <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
 1806844:	002af070 	cmpltui	zero,zero,43969
 1806848:	00000106 	br	1806850 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
 180684c:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
 1806850:	e037883a 	mov	sp,fp
 1806854:	df000017 	ldw	fp,0(sp)
 1806858:	dec00104 	addi	sp,sp,4
 180685c:	f800283a 	ret

01806860 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 1806860:	defffd04 	addi	sp,sp,-12
 1806864:	dfc00215 	stw	ra,8(sp)
 1806868:	df000115 	stw	fp,4(sp)
 180686c:	df000104 	addi	fp,sp,4
 1806870:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
 1806874:	e13fff17 	ldw	r4,-4(fp)
 1806878:	18068200 	call	1806820 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 180687c:	003fff06 	br	180687c <_exit+0x1c>
 1806880:	0180666c 	andhi	r6,zero,409
