0.6
2018.2
Jun 14 2018
20:41:02
E:/Mora/Digital Design and Computer Organization/Vivado Lab Projects/LAB10/LAB10/LAB10.srcs/sim_1/new/TB_AddSubUnitBit_4.vhd,1657203834,vhdl,,,,tb_addsubunitbit_4,,,,,,,,
E:/Mora/Digital Design and Computer Organization/Vivado Lab Projects/LAB10/LAB10/LAB10.srcs/sources_1/imports/new/FA.vhd,1653841899,vhdl,,,,fa,,,,,,,,
E:/Mora/Digital Design and Computer Organization/Vivado Lab Projects/LAB10/LAB10/LAB10.srcs/sources_1/imports/new/HA.vhd,1653837756,vhdl,,,,ha,,,,,,,,
E:/Mora/Digital Design and Computer Organization/Vivado Lab Projects/LAB10/LAB10/LAB10.srcs/sources_1/imports/new/RCA.vhd,1657200684,vhdl,,,,addsubunitbit_4,,,,,,,,
