# Synopsys Constraint Checker(syntax only), version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Wed Jun 26 13:37:34 2019


##### DESIGN INFO #######################################################

Top View:                "FirstDemo"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

Start                                         Requested     Requested     Clock                               Clock                   Clock
Clock                                         Frequency     Period        Type                                Group                   Load 
-------------------------------------------------------------------------------------------------------------------------------------------
Clock_div|clk_div_pulse_out_derived_clock     1.0 MHz       1000.000      derived (from FirstDemo|clk_in)     Inferred_clkgroup_0     4    
FirstDemo|clk_in                              1.0 MHz       1000.000      inferred                            Inferred_clkgroup_0     83   
===========================================================================================================================================
