[Inputs]
clk
rst
port_rd_en
ram_wr_en
bus_ak
reg
=ram_data_out[7:0]=
=ctrl[7:0]=
=base_address[20:0]=
=source_address[20:0]=
=destin_address[20:0]=
=transfer_length[20:0]=
[Outputs]
port_wr_en
ram_ce
ram_rw
ram_rd_en
bus_rq
ctrl_stop
=ram_data_in[7:0]=
=ram_addr[20:0]=
[BiDir]
port_ce
port_rw
=port_data[7:0]=
=port_addr[20:0]=
