// Seed: 3417657209
module module_0 (
    input uwire id_0,
    input tri1 id_1,
    input tri1 id_2,
    input supply1 id_3
);
  if (1) reg id_5;
  initial $display(1);
  initial id_5 <= 1'd0;
  assign id_5 = 1;
  always id_5 <= 1;
endmodule
module module_1 (
    input tri1 id_0,
    inout tri0 id_1,
    output wor id_2
    , id_10,
    input wor id_3,
    output wire id_4,
    input tri0 id_5,
    input tri id_6,
    output supply1 id_7,
    input wand id_8
);
  tri1 id_11 = 1, id_12;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_8,
      id_1
  );
  assign modCall_1.id_2 = 0;
  tri id_13 = (1), id_14;
  assign id_4 = !id_14;
endmodule
