Project Information                          d:\maxplus2\max2lib\lab5\d8_4.rpt

MAX+plus II Compiler Report File
Version 10.1 06/12/2001
Compiled: 11/09/2010 18:35:32

Copyright (C) 1988-2001 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir 			    LCs
POF       Device          Pins    Pins     Pins      LCs    % Utilized

d8_4      EP1810LC-20      31       28       0       31          64 %
d8_41     EP910ILC-12      13       10       0       10          41 %

TOTAL:                     44       38       0       41          56 %

User Pins:                 25       32       0  



Project Information                          d:\maxplus2\max2lib\lab5\d8_4.rpt

** PROJECT COMPILATION MESSAGES **

Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Warning: No superset bus at connection -- "AP[1..0]"
Info: Trying to find new partition/fit after discarding assignments as requested with the Partitioner/Fitter Status dialog box


Project Information                          d:\maxplus2\max2lib\lab5\d8_4.rpt

** MULTIPLE PIN CONNECTIONS **


For node name 'AQ1'
Connect: {d8_41@25,     d8_4@48}

For node name 'AQ0'
Connect: {d8_41@26,     d8_4@49}

For node name 'ABQ'
Connect: {d8_41@42,     d8_4@55}

For node name 'WQ'
Connect: {d8_41@6,      d8_4@53}

For node name 'Q7'
Connect: {d8_41@4,      d8_4@13}

For node name 'P7'
Connect: {d8_41@19,     d8_4@25}

For node name 'WP'
Connect: {d8_41@3,      d8_4@51}

For node name 'ABP'
Connect: {d8_41@43,     d8_4@56}

For node name 'AP1'
Connect: {d8_41@27,     d8_4@50}

For node name 'AP0'
Connect: {d8_41@41,     d8_4@54}

For node name 'CLK'
Connect: {d8_41@21,     d8_4@22}

For node name 'Q5'
Connect: {d8_41@5,      d8_4@46}

For node name 'P5'
Connect: {d8_41@20,     d8_4@24}

Connect: {d8_41@16,     d8_4@20}

Connect: {d8_41@15,     d8_4@16}

Connect: {d8_41@18,     d8_4@21}

Connect: {d8_41@14,     d8_4@15}

Connect: {d8_41@13,     d8_4@14}

Connect: {d8_41@12,     d8_4@17}


Project Information                          d:\maxplus2\max2lib\lab5\d8_4.rpt

** FILE HIERARCHY **



|cxcy4:19|
|d8_1:22|
|d8_1:22|d1:24|
|d8_1:22|d1:30|
|d8_1:22|d1:31|
|d8_1:22|d1:28|
|d8_1:22|d1:29|
|d8_1:22|d1:27|
|d8_1:22|d1:26|
|d8_1:22|d1:25|
|d8_1:25|
|d8_1:25|d1:24|
|d8_1:25|d1:30|
|d8_1:25|d1:31|
|d8_1:25|d1:28|
|d8_1:25|d1:29|
|d8_1:25|d1:27|
|d8_1:25|d1:26|
|d8_1:25|d1:25|
|d8_1:24|
|d8_1:24|d1:24|
|d8_1:24|d1:30|
|d8_1:24|d1:31|
|d8_1:24|d1:28|
|d8_1:24|d1:29|
|d8_1:24|d1:27|
|d8_1:24|d1:26|
|d8_1:24|d1:25|
|d8_1:23|
|d8_1:23|d1:24|
|d8_1:23|d1:30|
|d8_1:23|d1:31|
|d8_1:23|d1:28|
|d8_1:23|d1:29|
|d8_1:23|d1:27|
|d8_1:23|d1:26|
|d8_1:23|d1:25|
|c4:26|


Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_4

***** Logic for device 'd8_4' compiled without errors.




Device: EP1810LC-20

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                R  R                             
                                E  E                             
                                S  S                             
                                E  E                             
              Q  Q  Q  Q  Q  Q  R  R     Q  Q  Q  Q  Q  Q        
              2  2  2  2  2  3  V  V  G  0  1  2  3  3  3        
              _  _  _  _  _  _  E  E  N  _  _  _  _  _  _  Q  P  
              0  2  3  4  6  2  D  D  D  1  1  1  1  4  6  1  1  
            -----------------------------------------------------_ 
          /   9  8  7  6  5  4  3  2  1 68 67 66 65 64 63 62 61   | 
      P3 | 10                                                  60 | P6 
      P4 | 11                                                  59 | P2 
      Q0 | 12                                                  58 | RESERVED 
      Q7 | 13                                                  57 | RESERVED 
 ~PIN004 | 14                                                  56 | ABP 
 ~PIN003 | 15                                                  55 | ABQ 
 ~PIN002 | 16                                                  54 | AP0 
 ~PIN005 | 17                                                  53 | WQ 
     VCC | 18                   EP1810LC-20                    52 | VCC 
      P0 | 19                                                  51 | WP 
 ~PIN001 | 20                                                  50 | AP1 
 ~PIN000 | 21                                                  49 | AQ0 
     CLK | 22                                                  48 | AQ1 
RESERVED | 23                                                  47 | Q6 
      P5 | 24                                                  46 | Q5 
      P7 | 25                                                  45 | Q3 
      Q4 | 26                                                  44 | Q2 
         |_  27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43  _| 
           ------------------------------------------------------ 
              Q  Q  Q  Q  Q  Q  Q  Q  G  Q  Q  Q  Q  Q  Q  Q  Q  
              1  1  1  1  1  1  1  0  N  3  3  0  0  0  0  0  0  
              _  _  _  _  _  _  _  _  D  _  _  _  _  _  _  _  _  
              7  6  5  4  3  2  0  2     3  0  7  6  5  4  3  0  
                                                                 
                                                                 
                                                                 
                                                                 


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_4

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     6/12( 50%)  10/12( 83%) 
B:    LC13 - LC24     9/12( 75%)  11/12( 91%) 
C:    LC25 - LC36     8/12( 66%)  12/12(100%) 
D:    LC37 - LC48     8/12( 66%)  10/12( 83%) 


Total dedicated input pins used:                16/16     (100%)
Total I/O pins used:                            43/48     ( 89%)
Total logic cells used:                         31/48     ( 64%)
Average fan-in:                                  14.00
Total fan-in:                                   434

Total input pins required:                      31
Total output pins required:                     28
Total bidirectional pins required:               0
Total logic cells required:                     31
Total flipflops required:                       28

Synthesized logic cells:                         3/  48   (  6%)



Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_4

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  56      -   -       INPUT              0    0   28    1  ABP
  55      -   -       INPUT              0    0   28    1  ABQ
  54      -   -       INPUT              0    0   28    2  AP0
  50      -   -       INPUT              0    0   28    3  AP1
  49      -   -       INPUT              0    0   28    2  AQ0
  48      -   -       INPUT              0    0   28    3  AQ1
  22      -   -       INPUT              0    0   28    0  CLK
  21      -   -       INPUT    s         0    0   28    0  ~PIN000
  20      -   -       INPUT    s         0    0   12    0  ~PIN001
  16      -   -       INPUT    s         0    0   14    0  ~PIN002
  15      -   -       INPUT    s         0    0    6    0  ~PIN003
  14      -   -       INPUT    s         0    0   14    0  ~PIN004
  17      -   -       INPUT    s         0    0    6    0  ~PIN005
  19      -   -       INPUT              0    0    4    0  P0
  61   (41)  (D)      INPUT              0    0    4    0  P1
  59   (39)  (D)      INPUT     g        0    0    4    0  P2
  10    (9)  (A)      INPUT     g        0    0    4    0  P3
  11   (10)  (A)      INPUT     g        0    0    4    0  P4
  24   (14)  (B)      INPUT     g        0    0    2    0  P5
  60   (40)  (D)      INPUT     g        0    0    4    0  P6
  25   (15)  (B)      INPUT     g        0    0    2    0  P7
  12   (11)  (A)      INPUT     g        0    0    4    0  Q0
  62   (42)  (D)      INPUT              0    0    4    0  Q1
  44   (33)  (C)      INPUT     g        0    0    4    0  Q2
  45   (34)  (C)      INPUT     g        0    0    4    0  Q3
  26   (16)  (B)      INPUT     g        0    0    4    0  Q4
  46   (35)  (C)      INPUT     g        0    0    2    0  Q5
  47   (36)  (C)      INPUT     g        0    0    4    0  Q6
  13   (12)  (A)      INPUT     g        0    0    2    0  Q7
  51      -   -       INPUT              0    0   28    1  WP
  53      -   -       INPUT              0    0   28    1  WQ


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_4

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43     32    C         FF             13    2    0    0  Q0_0 (|d8_1:25|d1:31|:9)
  68     48    D         FF             13    2    0    0  Q0_1 (|d8_1:25|d1:30|:9)
  34     24    B         FF             13    2    0    0  Q0_2 (|d8_1:25|d1:29|:9)
  42     31    C         FF             13    2    0    0  Q0_3 (|d8_1:25|d1:28|:9)
  41     30    C         FF             13    2    0    0  Q0_4 (|d8_1:25|d1:27|:9)
  40     29    C         FF             13    2    0    0  Q0_5 (|d8_1:25|d1:26|:9)
  39     28    C         FF             13    2    0    0  Q0_6 (|d8_1:25|d1:25|:9)
  38     27    C         FF             13    2    0    0  Q0_7 (|d8_1:25|d1:24|:9)
  33     23    B         FF             13    2    0    0  Q1_0 (|d8_1:24|d1:31|:9)
  67     47    D         FF             13    2    0    0  Q1_1 (|d8_1:24|d1:30|:9)
  32     22    B         FF             13    2    0    0  Q1_2 (|d8_1:24|d1:29|:9)
  31     21    B         FF             13    2    0    0  Q1_3 (|d8_1:24|d1:28|:9)
  30     20    B         FF             13    2    0    0  Q1_4 (|d8_1:24|d1:27|:9)
  29     19    B         FF             13    2    0    0  Q1_5 (|d8_1:24|d1:26|:9)
  28     18    B         FF             13    2    0    0  Q1_6 (|d8_1:24|d1:25|:9)
  27     17    B         FF             13    2    0    0  Q1_7 (|d8_1:24|d1:24|:9)
   9      8    A         FF             15    0    0    0  Q2_0 (|d8_1:23|d1:31|:9)
  66     46    D         FF             15    0    0    0  Q2_1 (|d8_1:23|d1:30|:9)
   8      7    A         FF             15    0    0    0  Q2_2 (|d8_1:23|d1:29|:9)
   7      6    A         FF             15    0    0    0  Q2_3 (|d8_1:23|d1:28|:9)
   6      5    A         FF             15    0    0    0  Q2_4 (|d8_1:23|d1:27|:9)
   5      4    A         FF             15    0    0    0  Q2_6 (|d8_1:23|d1:25|:9)
  37     26    C         FF             15    0    0    0  Q3_0 (|d8_1:22|d1:31|:9)
  65     45    D         FF             15    0    0    0  Q3_1 (|d8_1:22|d1:30|:9)
   4      3    A         FF             15    0    0    0  Q3_2 (|d8_1:22|d1:29|:9)
  36     25    C         FF             15    0    0    0  Q3_3 (|d8_1:22|d1:28|:9)
  64     44    D         FF             15    0    0    0  Q3_4 (|d8_1:22|d1:27|:9)
  63     43    D         FF             15    0    0    0  Q3_6 (|d8_1:22|d1:25|:9)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_4

** BURIED LOGIC **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
 (57)    37    D       SOFT    sg        4    0    8    0  |c4:26|C1~2 (|c4:26|~33~2)
 (23)    13    B       SOFT    sg        6    0   16    0  |c4:26|C0~3 (|c4:26|~34~3)
 (58)    38    D       SOFT    sg        4    0    8    0  |c4:26|C0~4 (|c4:26|~34~4)


Code:

g = Global logic cell
s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_4

** LOGIC CELL INTERCONNECTIONS **

                     Logic cells placed in LAB 'A'
        +----------- LC8 Q2_0
        | +--------- LC7 Q2_2
        | | +------- LC6 Q2_3
        | | | +----- LC5 Q2_4
        | | | | +--- LC4 Q2_6
        | | | | | +- LC3 Q3_2
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'A'
LC      | | | | | | 
LC8  -> - - - - - - | <-- Q2_0
LC7  -> - - - - - - | <-- Q2_2
LC6  -> - - - - - - | <-- Q2_3
LC5  -> - - - - - - | <-- Q2_4
LC4  -> - - - - - - | <-- Q2_6
LC3  -> - - - - - - | <-- Q3_2

Pin
56   -> @ @ @ @ @ @ | <-- ABP
55   -> @ @ @ @ @ @ | <-- ABQ
54   -> @ @ @ @ @ @ | <-- AP0
50   -> @ @ @ @ @ @ | <-- AP1
49   -> @ @ @ @ @ @ | <-- AQ0
48   -> @ @ @ @ @ @ | <-- AQ1
22   -> @ @ @ @ @ @ | <-- CLK
21   -> @ @ @ @ @ @ | <-- ~PIN000
20   -> @ @ @ @ @ @ | <-- ~PIN001
16   -> - - - - - @ | <-- ~PIN002
15   -> - - - - - @ | <-- ~PIN003
14   -> @ @ @ @ @ - | <-- ~PIN004
17   -> @ @ @ @ @ - | <-- ~PIN005
19   -> @ - - - - - | <-- P0
59   -> - * - - - * | <-- P2
10   -> - - * - - - | <-- P3
11   -> - - - * - - | <-- P4
60   -> - - - - * - | <-- P6
12   -> * - - - - - | <-- Q0
44   -> - * - - - * | <-- Q2
45   -> - - * - - - | <-- Q3
26   -> - - - * - - | <-- Q4
47   -> - - - - * - | <-- Q6
51   -> @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_4

** LOGIC CELL INTERCONNECTIONS **

                           Logic cells placed in LAB 'B'
        +----------------- LC13 |c4:26|C0~3
        | +--------------- LC24 Q0_2
        | | +------------- LC23 Q1_0
        | | | +----------- LC22 Q1_2
        | | | | +--------- LC21 Q1_3
        | | | | | +------- LC20 Q1_4
        | | | | | | +----- LC19 Q1_5
        | | | | | | | +--- LC18 Q1_6
        | | | | | | | | +- LC17 Q1_7
        | | | | | | | | | 
        | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | 
LC13 -> - @ @ @ @ @ @ @ @ | <-- |c4:26|C0~3
LC24 -> - - - - - - - - - | <-- Q0_2
LC23 -> - - - - - - - - - | <-- Q1_0
LC22 -> - - - - - - - - - | <-- Q1_2
LC21 -> - - - - - - - - - | <-- Q1_3
LC20 -> - - - - - - - - - | <-- Q1_4
LC19 -> - - - - - - - - - | <-- Q1_5
LC18 -> - - - - - - - - - | <-- Q1_6
LC17 -> - - - - - - - - - | <-- Q1_7

Pin
56   -> @ @ @ @ @ @ @ @ @ | <-- ABP
55   -> @ @ @ @ @ @ @ @ @ | <-- ABQ
54   -> - @ @ @ @ @ @ @ @ | <-- AP0
50   -> @ @ @ @ @ @ @ @ @ | <-- AP1
49   -> - @ @ @ @ @ @ @ @ | <-- AQ0
48   -> @ @ @ @ @ @ @ @ @ | <-- AQ1
22   -> - @ @ @ @ @ @ @ @ | <-- CLK
21   -> - @ @ @ @ @ @ @ @ | <-- ~PIN000
20   -> - - - - - - - - - | <-- ~PIN001
16   -> - - @ @ @ @ @ @ @ | <-- ~PIN002
15   -> - - - - - - - - - | <-- ~PIN003
14   -> - @ - - - - - - - | <-- ~PIN004
17   -> - - - - - - - - - | <-- ~PIN005
19   -> - - @ - - - - - - | <-- P0
59   -> - * - * - - - - - | <-- P2
10   -> - - - - * - - - - | <-- P3
11   -> - - - - - * - - - | <-- P4
24   -> - - - - - - * - - | <-- P5
60   -> - - - - - - - * - | <-- P6
25   -> - - - - - - - - * | <-- P7
12   -> - - * - - - - - - | <-- Q0
44   -> - * - * - - - - - | <-- Q2
45   -> - - - - * - - - - | <-- Q3
26   -> - - - - - * - - - | <-- Q4
46   -> - - - - - - * - - | <-- Q5
47   -> - - - - - - - * - | <-- Q6
13   -> - - - - - - - - * | <-- Q7
51   -> @ @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ @ | <-- WQ
LC37 -> - - * * * * * * * | <-- |c4:26|C1~2
LC38 -> - * - - - - - - - | <-- |c4:26|C0~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_4

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'C'
        +--------------- LC32 Q0_0
        | +------------- LC31 Q0_3
        | | +----------- LC30 Q0_4
        | | | +--------- LC29 Q0_5
        | | | | +------- LC28 Q0_6
        | | | | | +----- LC27 Q0_7
        | | | | | | +--- LC26 Q3_0
        | | | | | | | +- LC25 Q3_3
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'C'
LC      | | | | | | | | 
LC32 -> - - - - - - - - | <-- Q0_0
LC31 -> - - - - - - - - | <-- Q0_3
LC30 -> - - - - - - - - | <-- Q0_4
LC29 -> - - - - - - - - | <-- Q0_5
LC28 -> - - - - - - - - | <-- Q0_6
LC27 -> - - - - - - - - | <-- Q0_7
LC26 -> - - - - - - - - | <-- Q3_0
LC25 -> - - - - - - - - | <-- Q3_3

Pin
56   -> @ @ @ @ @ @ @ @ | <-- ABP
55   -> @ @ @ @ @ @ @ @ | <-- ABQ
54   -> @ @ @ @ @ @ @ @ | <-- AP0
50   -> @ @ @ @ @ @ @ @ | <-- AP1
49   -> @ @ @ @ @ @ @ @ | <-- AQ0
48   -> @ @ @ @ @ @ @ @ | <-- AQ1
22   -> @ @ @ @ @ @ @ @ | <-- CLK
21   -> @ @ @ @ @ @ @ @ | <-- ~PIN000
20   -> - - - - - - @ @ | <-- ~PIN001
16   -> - - - - - - @ @ | <-- ~PIN002
15   -> - - - - - - @ @ | <-- ~PIN003
14   -> @ @ @ @ @ @ - - | <-- ~PIN004
17   -> - - - - - - - - | <-- ~PIN005
19   -> @ - - - - - @ - | <-- P0
10   -> - * - - - - - * | <-- P3
11   -> - - * - - - - - | <-- P4
24   -> - - - * - - - - | <-- P5
60   -> - - - - * - - - | <-- P6
25   -> - - - - - * - - | <-- P7
12   -> * - - - - - * - | <-- Q0
45   -> - * - - - - - * | <-- Q3
26   -> - - * - - - - - | <-- Q4
46   -> - - - * - - - - | <-- Q5
47   -> - - - - * - - - | <-- Q6
13   -> - - - - - * - - | <-- Q7
51   -> @ @ @ @ @ @ @ @ | <-- WP
53   -> @ @ @ @ @ @ @ @ | <-- WQ
LC13 -> * * * * * * - - | <-- |c4:26|C0~3
LC38 -> * * * * * * - - | <-- |c4:26|C0~4


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_4

** LOGIC CELL INTERCONNECTIONS **

                         Logic cells placed in LAB 'D'
        +--------------- LC37 |c4:26|C1~2
        | +------------- LC38 |c4:26|C0~4
        | | +----------- LC48 Q0_1
        | | | +--------- LC47 Q1_1
        | | | | +------- LC46 Q2_1
        | | | | | +----- LC45 Q3_1
        | | | | | | +--- LC44 Q3_4
        | | | | | | | +- LC43 Q3_6
        | | | | | | | | 
        | | | | | | | |   Other LABs fed by signals
        | | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | 
LC37 -> - - - @ - - - - | <-- |c4:26|C1~2
LC38 -> - - @ - - - - - | <-- |c4:26|C0~4
LC48 -> - - - - - - - - | <-- Q0_1
LC47 -> - - - - - - - - | <-- Q1_1
LC46 -> - - - - - - - - | <-- Q2_1
LC45 -> - - - - - - - - | <-- Q3_1
LC44 -> - - - - - - - - | <-- Q3_4
LC43 -> - - - - - - - - | <-- Q3_6

Pin
56   -> - - @ @ @ @ @ @ | <-- ABP
55   -> - - @ @ @ @ @ @ | <-- ABQ
54   -> @ @ @ @ @ @ @ @ | <-- AP0
50   -> @ @ @ @ @ @ @ @ | <-- AP1
49   -> @ @ @ @ @ @ @ @ | <-- AQ0
48   -> @ @ @ @ @ @ @ @ | <-- AQ1
22   -> - - @ @ @ @ @ @ | <-- CLK
21   -> - - @ @ @ @ @ @ | <-- ~PIN000
20   -> - - - - @ @ @ @ | <-- ~PIN001
16   -> - - - @ - @ @ @ | <-- ~PIN002
15   -> - - - - - @ @ @ | <-- ~PIN003
14   -> - - @ - @ - - - | <-- ~PIN004
17   -> - - - - @ - - - | <-- ~PIN005
19   -> - - - - - - - - | <-- P0
61   -> - - * * * * - - | <-- P1
11   -> - - - - - - * - | <-- P4
60   -> - - - - - - - * | <-- P6
62   -> - - * * * * - - | <-- Q1
26   -> - - - - - - * - | <-- Q4
47   -> - - - - - - - * | <-- Q6
51   -> - - @ @ @ @ @ @ | <-- WP
53   -> - - @ @ @ @ @ @ | <-- WQ
LC13 -> - - * * - - - - | <-- |c4:26|C0~3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_4

** EQUATIONS **

ABP      : INPUT;
ABQ      : INPUT;
AP0      : INPUT;
AP1      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
CLK      : INPUT;
P0       : INPUT;
P1       : INPUT;
P2       : INPUT;
P3       : INPUT;
P4       : INPUT;
P5       : INPUT;
P6       : INPUT;
P7       : INPUT;
Q0       : INPUT;
Q1       : INPUT;
Q2       : INPUT;
Q3       : INPUT;
Q4       : INPUT;
Q5       : INPUT;
Q6       : INPUT;
Q7       : INPUT;
WP       : INPUT;
WQ       : INPUT;
~PIN000  : INPUT;
~PIN001  : INPUT;
~PIN002  : INPUT;
~PIN003  : INPUT;
~PIN004  : INPUT;
~PIN005  : INPUT;

-- Node name is 'Q0_0' = '|d8_1:25|d1:31|O' 
-- Equation name is 'Q0_0', type is output 
 Q0_0    = DFF( _EQ001,  _EQ002,  VCC,  VCC);
  _EQ001 =  ABQ & !AQ0 & !AQ1 &  Q0 &  WQ
         #  ABP & !AP0 & !AP1 &  P0 &  WP;
  _EQ002 =  CLK & !_LC013 & !_LC038 & !~PIN000 & !~PIN004;

-- Node name is 'Q0_1' = '|d8_1:25|d1:30|O' 
-- Equation name is 'Q0_1', type is output 
 Q0_1    = DFF( _EQ003,  _EQ004,  VCC,  VCC);
  _EQ003 =  ABQ & !AQ0 & !AQ1 &  Q1 &  WQ
         #  ABP & !AP0 & !AP1 &  P1 &  WP;
  _EQ004 =  CLK & !_LC013 & !_LC038 & !~PIN000 & !~PIN004;

-- Node name is 'Q0_2' = '|d8_1:25|d1:29|O' 
-- Equation name is 'Q0_2', type is output 
 Q0_2    = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  ABQ & !AQ0 & !AQ1 &  Q2 &  WQ
         #  ABP & !AP0 & !AP1 &  P2 &  WP;
  _EQ006 =  CLK & !_LC013 & !_LC038 & !~PIN000 & !~PIN004;

-- Node name is 'Q0_3' = '|d8_1:25|d1:28|O' 
-- Equation name is 'Q0_3', type is output 
 Q0_3    = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 =  ABQ & !AQ0 & !AQ1 &  Q3 &  WQ
         #  ABP & !AP0 & !AP1 &  P3 &  WP;
  _EQ008 =  CLK & !_LC013 & !_LC038 & !~PIN000 & !~PIN004;

-- Node name is 'Q0_4' = '|d8_1:25|d1:27|O' 
-- Equation name is 'Q0_4', type is output 
 Q0_4    = DFF( _EQ009,  _EQ010,  VCC,  VCC);
  _EQ009 =  ABQ & !AQ0 & !AQ1 &  Q4 &  WQ
         #  ABP & !AP0 & !AP1 &  P4 &  WP;
  _EQ010 =  CLK & !_LC013 & !_LC038 & !~PIN000 & !~PIN004;

-- Node name is 'Q0_5' = '|d8_1:25|d1:26|O' 
-- Equation name is 'Q0_5', type is output 
 Q0_5    = DFF( _EQ011,  _EQ012,  VCC,  VCC);
  _EQ011 =  ABQ & !AQ0 & !AQ1 &  Q5 &  WQ
         #  ABP & !AP0 & !AP1 &  P5 &  WP;
  _EQ012 =  CLK & !_LC013 & !_LC038 & !~PIN000 & !~PIN004;

-- Node name is 'Q0_6' = '|d8_1:25|d1:25|O' 
-- Equation name is 'Q0_6', type is output 
 Q0_6    = DFF( _EQ013,  _EQ014,  VCC,  VCC);
  _EQ013 =  ABQ & !AQ0 & !AQ1 &  Q6 &  WQ
         #  ABP & !AP0 & !AP1 &  P6 &  WP;
  _EQ014 =  CLK & !_LC013 & !_LC038 & !~PIN000 & !~PIN004;

-- Node name is 'Q0_7' = '|d8_1:25|d1:24|O' 
-- Equation name is 'Q0_7', type is output 
 Q0_7    = DFF( _EQ015,  _EQ016,  VCC,  VCC);
  _EQ015 =  ABQ & !AQ0 & !AQ1 &  Q7 &  WQ
         #  ABP & !AP0 & !AP1 &  P7 &  WP;
  _EQ016 =  CLK & !_LC013 & !_LC038 & !~PIN000 & !~PIN004;

-- Node name is 'Q1_0' = '|d8_1:24|d1:31|O' 
-- Equation name is 'Q1_0', type is output 
 Q1_0    = DFF( _EQ017,  _EQ018,  VCC,  VCC);
  _EQ017 =  ABQ &  AQ0 & !AQ1 &  Q0 &  WQ
         #  ABP &  AP0 & !AP1 &  P0 &  WP;
  _EQ018 =  CLK & !_LC013 & !_LC037 & !~PIN000 & !~PIN002;

-- Node name is 'Q1_1' = '|d8_1:24|d1:30|O' 
-- Equation name is 'Q1_1', type is output 
 Q1_1    = DFF( _EQ019,  _EQ020,  VCC,  VCC);
  _EQ019 =  ABQ &  AQ0 & !AQ1 &  Q1 &  WQ
         #  ABP &  AP0 & !AP1 &  P1 &  WP;
  _EQ020 =  CLK & !_LC013 & !_LC037 & !~PIN000 & !~PIN002;

-- Node name is 'Q1_2' = '|d8_1:24|d1:29|O' 
-- Equation name is 'Q1_2', type is output 
 Q1_2    = DFF( _EQ021,  _EQ022,  VCC,  VCC);
  _EQ021 =  ABQ &  AQ0 & !AQ1 &  Q2 &  WQ
         #  ABP &  AP0 & !AP1 &  P2 &  WP;
  _EQ022 =  CLK & !_LC013 & !_LC037 & !~PIN000 & !~PIN002;

-- Node name is 'Q1_3' = '|d8_1:24|d1:28|O' 
-- Equation name is 'Q1_3', type is output 
 Q1_3    = DFF( _EQ023,  _EQ024,  VCC,  VCC);
  _EQ023 =  ABQ &  AQ0 & !AQ1 &  Q3 &  WQ
         #  ABP &  AP0 & !AP1 &  P3 &  WP;
  _EQ024 =  CLK & !_LC013 & !_LC037 & !~PIN000 & !~PIN002;

-- Node name is 'Q1_4' = '|d8_1:24|d1:27|O' 
-- Equation name is 'Q1_4', type is output 
 Q1_4    = DFF( _EQ025,  _EQ026,  VCC,  VCC);
  _EQ025 =  ABQ &  AQ0 & !AQ1 &  Q4 &  WQ
         #  ABP &  AP0 & !AP1 &  P4 &  WP;
  _EQ026 =  CLK & !_LC013 & !_LC037 & !~PIN000 & !~PIN002;

-- Node name is 'Q1_5' = '|d8_1:24|d1:26|O' 
-- Equation name is 'Q1_5', type is output 
 Q1_5    = DFF( _EQ027,  _EQ028,  VCC,  VCC);
  _EQ027 =  ABQ &  AQ0 & !AQ1 &  Q5 &  WQ
         #  ABP &  AP0 & !AP1 &  P5 &  WP;
  _EQ028 =  CLK & !_LC013 & !_LC037 & !~PIN000 & !~PIN002;

-- Node name is 'Q1_6' = '|d8_1:24|d1:25|O' 
-- Equation name is 'Q1_6', type is output 
 Q1_6    = DFF( _EQ029,  _EQ030,  VCC,  VCC);
  _EQ029 =  ABQ &  AQ0 & !AQ1 &  Q6 &  WQ
         #  ABP &  AP0 & !AP1 &  P6 &  WP;
  _EQ030 =  CLK & !_LC013 & !_LC037 & !~PIN000 & !~PIN002;

-- Node name is 'Q1_7' = '|d8_1:24|d1:24|O' 
-- Equation name is 'Q1_7', type is output 
 Q1_7    = DFF( _EQ031,  _EQ032,  VCC,  VCC);
  _EQ031 =  ABQ &  AQ0 & !AQ1 &  Q7 &  WQ
         #  ABP &  AP0 & !AP1 &  P7 &  WP;
  _EQ032 =  CLK & !_LC013 & !_LC037 & !~PIN000 & !~PIN002;

-- Node name is 'Q2_0' = '|d8_1:23|d1:31|O' 
-- Equation name is 'Q2_0', type is output 
 Q2_0    = DFF( _EQ033,  _EQ034,  VCC,  VCC);
  _EQ033 =  ABQ & !AQ0 &  AQ1 &  Q0 &  WQ
         #  ABP & !AP0 &  AP1 &  P0 &  WP;
  _EQ034 =  CLK & !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_1' = '|d8_1:23|d1:30|O' 
-- Equation name is 'Q2_1', type is output 
 Q2_1    = DFF( _EQ035,  _EQ036,  VCC,  VCC);
  _EQ035 =  ABQ & !AQ0 &  AQ1 &  Q1 &  WQ
         #  ABP & !AP0 &  AP1 &  P1 &  WP;
  _EQ036 =  CLK & !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_2' = '|d8_1:23|d1:29|O' 
-- Equation name is 'Q2_2', type is output 
 Q2_2    = DFF( _EQ037,  _EQ038,  VCC,  VCC);
  _EQ037 =  ABQ & !AQ0 &  AQ1 &  Q2 &  WQ
         #  ABP & !AP0 &  AP1 &  P2 &  WP;
  _EQ038 =  CLK & !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_3' = '|d8_1:23|d1:28|O' 
-- Equation name is 'Q2_3', type is output 
 Q2_3    = DFF( _EQ039,  _EQ040,  VCC,  VCC);
  _EQ039 =  ABQ & !AQ0 &  AQ1 &  Q3 &  WQ
         #  ABP & !AP0 &  AP1 &  P3 &  WP;
  _EQ040 =  CLK & !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_4' = '|d8_1:23|d1:27|O' 
-- Equation name is 'Q2_4', type is output 
 Q2_4    = DFF( _EQ041,  _EQ042,  VCC,  VCC);
  _EQ041 =  ABQ & !AQ0 &  AQ1 &  Q4 &  WQ
         #  ABP & !AP0 &  AP1 &  P4 &  WP;
  _EQ042 =  CLK & !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_6' = '|d8_1:23|d1:25|O' 
-- Equation name is 'Q2_6', type is output 
 Q2_6    = DFF( _EQ043,  _EQ044,  VCC,  VCC);
  _EQ043 =  ABQ & !AQ0 &  AQ1 &  Q6 &  WQ
         #  ABP & !AP0 &  AP1 &  P6 &  WP;
  _EQ044 =  CLK & !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q3_0' = '|d8_1:22|d1:31|O' 
-- Equation name is 'Q3_0', type is output 
 Q3_0    = DFF( _EQ045,  _EQ046,  VCC,  VCC);
  _EQ045 =  ABQ &  AQ0 &  AQ1 &  Q0 &  WQ
         #  ABP &  AP0 &  AP1 &  P0 &  WP;
  _EQ046 =  CLK & !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_1' = '|d8_1:22|d1:30|O' 
-- Equation name is 'Q3_1', type is output 
 Q3_1    = DFF( _EQ047,  _EQ048,  VCC,  VCC);
  _EQ047 =  ABQ &  AQ0 &  AQ1 &  Q1 &  WQ
         #  ABP &  AP0 &  AP1 &  P1 &  WP;
  _EQ048 =  CLK & !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_2' = '|d8_1:22|d1:29|O' 
-- Equation name is 'Q3_2', type is output 
 Q3_2    = DFF( _EQ049,  _EQ050,  VCC,  VCC);
  _EQ049 =  ABQ &  AQ0 &  AQ1 &  Q2 &  WQ
         #  ABP &  AP0 &  AP1 &  P2 &  WP;
  _EQ050 =  CLK & !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_3' = '|d8_1:22|d1:28|O' 
-- Equation name is 'Q3_3', type is output 
 Q3_3    = DFF( _EQ051,  _EQ052,  VCC,  VCC);
  _EQ051 =  ABQ &  AQ0 &  AQ1 &  Q3 &  WQ
         #  ABP &  AP0 &  AP1 &  P3 &  WP;
  _EQ052 =  CLK & !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_4' = '|d8_1:22|d1:27|O' 
-- Equation name is 'Q3_4', type is output 
 Q3_4    = DFF( _EQ053,  _EQ054,  VCC,  VCC);
  _EQ053 =  ABQ &  AQ0 &  AQ1 &  Q4 &  WQ
         #  ABP &  AP0 &  AP1 &  P4 &  WP;
  _EQ054 =  CLK & !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_6' = '|d8_1:22|d1:25|O' 
-- Equation name is 'Q3_6', type is output 
 Q3_6    = DFF( _EQ055,  _EQ056,  VCC,  VCC);
  _EQ055 =  ABQ &  AQ0 &  AQ1 &  Q6 &  WQ
         #  ABP &  AP0 &  AP1 &  P6 &  WP;
  _EQ056 =  CLK & !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is '|c4:26|~34~3' = '|c4:26|C0~3' 
-- Equation name is '_LC013', type is buried 
-- synthesized logic cell 
_LC013   = LCELL( _EQ057);
  _EQ057 =  AP1 &  AQ1
         #  AQ1 & !WP
         # !ABP &  AQ1
         #  AP1 & !WQ
         # !ABQ &  AP1;

-- Node name is '|c4:26|~34~4' = '|c4:26|C0~4' 
-- Equation name is '_LC038', type is buried 
-- synthesized logic cell 
_LC038   = LCELL( _EQ058);
  _EQ058 =  AP1 &  AQ0
         #  AP0 &  AQ1;

-- Node name is '|c4:26|~33~2' = '|c4:26|C1~2' 
-- Equation name is '_LC037', type is buried 
-- synthesized logic cell 
_LC037   = LCELL( _EQ059);
  _EQ059 =  AP1 & !AQ0
         # !AP0 &  AQ1;



Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_41

***** Logic for device 'd8_41' compiled without errors.




Device: EP910ILC-12

Device Options:
    Turbo Bit                                    = ON
    Security Bit                                 = OFF

                                            R  
                                            E  
                                            S  
                                            E  
                                            R  
                          G  V  V  A  A  A  V  
              W  Q  Q  W  N  C  C  B  B  P  E  
              Q  5  7  P  D  C  C  P  Q  0  D  
            -----------------------------------_ 
          /   6  5  4  3  2  1 44 43 42 41 40   | 
RESERVED |  7                                39 | N.C. 
    Q3_7 |  8                                38 | RESERVED 
    Q3_5 |  9                                37 | RESERVED 
    Q2_7 | 10                                36 | RESERVED 
    Q2_5 | 11                                35 | RESERVED 
 ~PIN005 | 12          EP910ILC-12           34 | RESERVED 
 ~PIN004 | 13                                33 | RESERVED 
 ~PIN003 | 14                                32 | RESERVED 
 ~PIN002 | 15                                31 | RESERVED 
 ~PIN001 | 16                                30 | RESERVED 
    N.C. | 17                                29 | RESERVED 
         |_  18 19 20 21 22 23 24 25 26 27 28  _| 
           ------------------------------------ 
              ~  P  P  C  G  G  G  A  A  A  R  
              P  7  5  L  N  N  N  Q  Q  P  E  
              I        K  D  D  D  1  0  1  S  
              N                             E  
              0                             R  
              0                             V  
              0                             E  
                                            D  


N.C. = No Connect. This pin has no internal connection to the device.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_41

** RESOURCE USAGE **

Logic Array Block     Logic Cells   I/O Pins       

A:     LC1 - LC12     0/12(  0%)   0/12(  0%) 
B:    LC13 - LC24    10/12( 83%)  11/12( 91%) 


Total dedicated input pins used:                12/12     (100%)
Total I/O pins used:                            11/24     ( 45%)
Total logic cells used:                         10/24     ( 41%)
Average fan-in:                                  9.00
Total fan-in:                                    90

Total input pins required:                      13
Total output pins required:                     10
Total bidirectional pins required:               0
Total logic cells required:                     10
Total flipflops required:                        4

Synthesized logic cells:                         6/  24   ( 25%)



Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_41

** INPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  43      -   -       INPUT              0    0    8    0  ABP
  42      -   -       INPUT              0    0    8    0  ABQ
  41      -   -       INPUT              0    0    8    0  AP0
  27      -   -       INPUT              0    0    7    0  AP1
  26      -   -       INPUT              0    0    8    0  AQ0
  25      -   -       INPUT              0    0    7    0  AQ1
  21      -   -       INPUT              0    0    4    0  CLK
  20      -   -       INPUT              0    0    2    0  P5
  19      -   -       INPUT              0    0    2    0  P7
   5      -   -       INPUT              0    0    2    0  Q5
   4      -   -       INPUT              0    0    2    0  Q7
   3      -   -       INPUT              0    0    8    0  WP
   6   (13)  (B)      INPUT              0    0    8    0  WQ


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_41

** OUTPUTS **

                                        Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   INP  FBK  OUT  FBK  Name
  18     24    B     OUTPUT    s         4    0    4    0  ~PIN000 (|c4:26|~34~1)
  16     23    B     OUTPUT    s         6    0    4    0  ~PIN001 (|c4:26|~32~1)
  15     22    B     OUTPUT    s         6    0    2    0  ~PIN002 (|c4:26|~33~1)
  14     21    B     OUTPUT    s         4    0    2    0  ~PIN003 (|c4:26|~31~1)
  13     20    B     OUTPUT    s         6    0    2    0  ~PIN004 (|c4:26|~34~2)
  12     19    B     OUTPUT    s         4    0    2    0  ~PIN005 (|c4:26|~32~2)
  11     18    B         FF             11    4    0    0  Q2_5 (|d8_1:23|d1:26|:9)
  10     17    B         FF             11    4    0    0  Q2_7 (|d8_1:23|d1:24|:9)
   9     16    B         FF             11    4    0    0  Q3_5 (|d8_1:22|d1:26|:9)
   8     15    B         FF             11    4    0    0  Q3_7 (|d8_1:22|d1:24|:9)


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_41

** LOGIC CELL INTERCONNECTIONS **

                             Logic cells placed in LAB 'B'
        +------------------- LC24 ~PIN000
        | +----------------- LC23 ~PIN001
        | | +--------------- LC22 ~PIN002
        | | | +------------- LC21 ~PIN003
        | | | | +----------- LC20 ~PIN004
        | | | | | +--------- LC19 ~PIN005
        | | | | | | +------- LC18 Q2_5
        | | | | | | | +----- LC17 Q2_7
        | | | | | | | | +--- LC16 Q3_5
        | | | | | | | | | +- LC15 Q3_7
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | | | 
LC24 -> - - - - - - * * * * | <-- ~PIN000
LC23 -> - - - - - - * * * * | <-- ~PIN001
LC22 -> - - - - - - - - * * | <-- ~PIN002
LC21 -> - - - - - - - - * * | <-- ~PIN003
LC20 -> - - - - - - * * - - | <-- ~PIN004
LC19 -> - - - - - - * * - - | <-- ~PIN005
LC18 -> - - - - - - - - - - | <-- Q2_5
LC17 -> - - - - - - - - - - | <-- Q2_7
LC16 -> - - - - - - - - - - | <-- Q3_5
LC15 -> - - - - - - - - - - | <-- Q3_7

Pin
43   -> @ @ @ - @ - @ @ @ @ | <-- ABP
42   -> @ @ @ - @ - @ @ @ @ | <-- ABQ
41   -> - - @ @ @ @ @ @ @ @ | <-- AP0
27   -> - @ - @ - @ @ @ @ @ | <-- AP1
26   -> - - @ @ @ @ @ @ @ @ | <-- AQ0
25   -> - @ - @ - @ @ @ @ @ | <-- AQ1
21   -> - - - - - - @ @ @ @ | <-- CLK
20   -> - - - - - - @ - @ - | <-- P5
19   -> - - - - - - - @ - @ | <-- P7
5    -> - - - - - - @ - @ - | <-- Q5
4    -> - - - - - - - @ - @ | <-- Q7
3    -> @ @ @ - @ - @ @ @ @ | <-- WP
6    -> * * * - * - * * * * | <-- WQ


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
@ = The input pin or logic cell feeds the logic cell (or LAB) using direct interconnect.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                 d:\maxplus2\max2lib\lab5\d8_4.rpt
d8_41

** EQUATIONS **

ABP      : INPUT;
ABQ      : INPUT;
AP0      : INPUT;
AP1      : INPUT;
AQ0      : INPUT;
AQ1      : INPUT;
CLK      : INPUT;
P5       : INPUT;
P7       : INPUT;
Q5       : INPUT;
Q7       : INPUT;
WP       : INPUT;
WQ       : INPUT;

-- Node name is 'Q2_5' = '|d8_1:23|d1:26|O' 
-- Equation name is 'Q2_5', type is output 
 Q2_5    = DFF( _EQ001,  _EQ002,  VCC,  VCC);
  _EQ001 =  ABQ & !AQ0 &  AQ1 &  Q5 &  WQ
         #  ABP & !AP0 &  AP1 &  P5 &  WP;
  _EQ002 =  CLK & !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q2_7' = '|d8_1:23|d1:24|O' 
-- Equation name is 'Q2_7', type is output 
 Q2_7    = DFF( _EQ003,  _EQ004,  VCC,  VCC);
  _EQ003 =  ABQ & !AQ0 &  AQ1 &  Q7 &  WQ
         #  ABP & !AP0 &  AP1 &  P7 &  WP;
  _EQ004 =  CLK & !~PIN000 & !~PIN001 & !~PIN004 & !~PIN005;

-- Node name is 'Q3_5' = '|d8_1:22|d1:26|O' 
-- Equation name is 'Q3_5', type is output 
 Q3_5    = DFF( _EQ005,  _EQ006,  VCC,  VCC);
  _EQ005 =  ABQ &  AQ0 &  AQ1 &  Q5 &  WQ
         #  ABP &  AP0 &  AP1 &  P5 &  WP;
  _EQ006 =  CLK & !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is 'Q3_7' = '|d8_1:22|d1:24|O' 
-- Equation name is 'Q3_7', type is output 
 Q3_7    = DFF( _EQ007,  _EQ008,  VCC,  VCC);
  _EQ007 =  ABQ &  AQ0 &  AQ1 &  Q7 &  WQ
         #  ABP &  AP0 &  AP1 &  P7 &  WP;
  _EQ008 =  CLK & !~PIN000 & !~PIN001 & !~PIN002 & !~PIN003;

-- Node name is '|c4:26|~34~1' = '~PIN000' 
-- Equation name is '_LC024', location is LC024, type is output.
 ~PIN000 = LCELL( _EQ009);
  _EQ009 = !WP & !WQ
         # !ABQ & !WP
         # !ABP & !WQ
         # !ABP & !ABQ;

-- Node name is '|c4:26|~32~1' = '~PIN001' 
-- Equation name is '_LC023', location is LC023, type is output.
 ~PIN001 = LCELL( _EQ010);
  _EQ010 = !AQ1 & !WP
         # !ABP & !AQ1
         # !AP1 & !WQ
         # !ABQ & !AP1
         # !AP1 & !AQ1;

-- Node name is '|c4:26|~33~1' = '~PIN002' 
-- Equation name is '_LC022', location is LC022, type is output.
 ~PIN002 = LCELL( _EQ011);
  _EQ011 = !AQ0 & !WP
         # !ABP & !AQ0
         # !AP0 & !WQ
         # !ABQ & !AP0
         # !AP0 & !AQ0;

-- Node name is '|c4:26|~31~1' = '~PIN003' 
-- Equation name is '_LC021', location is LC021, type is output.
 ~PIN003 = LCELL( _EQ012);
  _EQ012 = !AP1 & !AQ0
         # !AP0 & !AQ1;

-- Node name is '|c4:26|~34~2' = '~PIN004' 
-- Equation name is '_LC020', location is LC020, type is output.
 ~PIN004 = LCELL( _EQ013);
  _EQ013 =  AP0 &  AQ0
         #  AQ0 & !WP
         # !ABP &  AQ0
         #  AP0 & !WQ
         # !ABQ &  AP0;

-- Node name is '|c4:26|~32~2' = '~PIN005' 
-- Equation name is '_LC019', location is LC019, type is output.
 ~PIN005 = LCELL( _EQ014);
  _EQ014 = !AP1 &  AQ0
         #  AP0 & !AQ1;



Project Information                          d:\maxplus2\max2lib\lab5\d8_4.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'CLASSIC' family

      MINIMIZATION                        = full
      SOFT_BUFFER_INSERTION               = on
      TURBO_BIT                           = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:01
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:00
   Partitioner                            00:00:01
   Fitter                                 00:00:00
   Timing SNF Extractor                   00:00:01
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:03


Memory Allocated
-----------------

Peak memory allocated during compilation  = 2,797K
