{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1764250786110 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "PC EP4CGX15BF14C6 " "Automatically selected device EP4CGX15BF14C6 for design PC" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1764250786205 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1764250786238 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1764250786238 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1764250786304 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1764250786312 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Device EP4CGX30BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764250786399 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Device EP4CGX22BF14C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1764250786399 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1764250786399 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 146 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764250786400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 148 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764250786400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 150 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764250786400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 152 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764250786400 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 154 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1764250786400 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1764250786400 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1764250786401 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "27 27 " "No exact pin location assignment(s) for 27 pins of 27 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[7\] " "Pin S\[7\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { S[7] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 872 2216 2392 888 "S" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[6\] " "Pin S\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { S[6] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 872 2216 2392 888 "S" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[5\] " "Pin S\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { S[5] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 872 2216 2392 888 "S" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[4\] " "Pin S\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { S[4] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 872 2216 2392 888 "S" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Pin S\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { S[3] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 872 2216 2392 888 "S" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Pin S\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { S[2] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 872 2216 2392 888 "S" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Pin S\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { S[1] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 872 2216 2392 888 "S" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Pin S\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { S[0] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 872 2216 2392 888 "S" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st\[7\] " "Pin st\[7\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { st[7] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 816 2216 2392 832 "st" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st\[6\] " "Pin st\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { st[6] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 816 2216 2392 832 "st" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st\[5\] " "Pin st\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { st[5] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 816 2216 2392 832 "st" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 50 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st\[4\] " "Pin st\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { st[4] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 816 2216 2392 832 "st" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 51 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st\[3\] " "Pin st\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { st[3] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 816 2216 2392 832 "st" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 52 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st\[2\] " "Pin st\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { st[2] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 816 2216 2392 832 "st" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 53 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st\[1\] " "Pin st\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { st[1] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 816 2216 2392 832 "st" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 54 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "st\[0\] " "Pin st\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { st[0] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 816 2216 2392 832 "st" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { st[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 55 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "info\[7\] " "Pin info\[7\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { info[7] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 168 0 168 184 "info" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { info[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "info\[6\] " "Pin info\[6\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { info[6] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 168 0 168 184 "info" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { info[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "info\[5\] " "Pin info\[5\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { info[5] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 168 0 168 184 "info" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { info[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "info\[4\] " "Pin info\[4\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { info[4] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 168 0 168 184 "info" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { info[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "info\[3\] " "Pin info\[3\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { info[3] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 168 0 168 184 "info" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { info[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "info\[2\] " "Pin info\[2\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { info[2] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 168 0 168 184 "info" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { info[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "info\[1\] " "Pin info\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { info[1] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 168 0 168 184 "info" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { info[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "info\[0\] " "Pin info\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { info[0] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 168 0 168 184 "info" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { info[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 232 0 168 248 "clk" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC\[0\] " "Pin OPC\[0\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { OPC[0] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 200 0 168 216 "OPC" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OPC\[1\] " "Pin OPC\[1\] not assigned to an exact location on the device" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { OPC[1] } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 200 0 168 216 "OPC" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1764250786631 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1764250786631 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1764250786874 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "PC.sdc " "Synopsys Design Constraints File file not found: 'PC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1764250786874 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1764250786875 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1764250786876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1764250786876 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1764250786877 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Automatically promoted node clk~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764250786886 ""}  } { { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 232 0 168 248 "clk" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 139 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764250786886 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst43  " "Automatically promoted node inst43 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1764250786886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst8~2 " "Destination node inst8~2" {  } { { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 576 2584 2648 656 "inst8" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst8~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 82 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764250786886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst7~2 " "Destination node inst7~2" {  } { { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 576 1888 1952 656 "inst7" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst7~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 86 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764250786886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst6~2 " "Destination node inst6~2" {  } { { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 576 1280 1344 656 "inst6" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst6~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 90 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764250786886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst4~2 " "Destination node inst4~2" {  } { { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 576 672 736 656 "inst4" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst4~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 94 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764250786886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst3~2 " "Destination node inst3~2" {  } { { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 552 -80 -16 632 "inst3" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst3~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764250786886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst2~2 " "Destination node inst2~2" {  } { { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 552 -792 -728 632 "inst2" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764250786886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst1~2 " "Destination node inst1~2" {  } { { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 576 -1624 -1560 656 "inst1" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst1~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 106 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764250786886 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst~2 " "Destination node inst~2" {  } { { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 576 -2232 -2168 656 "inst" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 110 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1764250786886 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1764250786886 ""}  } { { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 24 448 512 72 "inst43" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst43 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 58 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1764250786886 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1764250787295 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764250787295 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1764250787295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764250787295 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1764250787296 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1764250787296 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1764250787303 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1764250787304 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1764250787304 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 2.5V 10 16 0 " "Number of I/O pins in group: 26 (unused VREF, 2.5V VCCIO, 10 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1764250787306 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1764250787306 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1764250787306 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764250787306 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764250787306 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 1 1 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764250787306 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764250787306 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764250787306 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764250787306 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764250787306 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764250787306 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764250787306 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1764250787306 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1764250787306 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1764250787306 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764250787326 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1764250788310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764250788351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1764250788357 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1764250788764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764250788764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1764250789112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X11_Y0 X21_Y9 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9" {  } { { "loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X11_Y0 to location X21_Y9"} 11 0 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1764250789610 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1764250789610 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764250790176 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1764250790177 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1764250790177 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1764250790187 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764250790269 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764250790454 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1764250790550 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1764250790690 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1764250791366 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV GX " "1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 2.5 V J7 " "Pin clk uses I/O standard 2.5 V at J7" {  } { { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/pin_planner.ppl" { clk } } } { "PC.bdf" "" { Schematic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/PC.bdf" { { 232 0 168 248 "clk" "" } } } } { "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/joaop/ufrgs/circuitos/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/" { { 0 { 0 ""} 0 56 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1764250791597 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1764250791597 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/output_files/PC.fit.smsg " "Generated suppressed messages file C:/Users/joaop/UFRGS/Circuitos/INF01058/TRFINAL/PC/output_files/PC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1764250791681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5035 " "Peak virtual memory: 5035 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1764250791999 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 27 10:39:51 2025 " "Processing ended: Thu Nov 27 10:39:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1764250791999 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1764250791999 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1764250791999 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1764250791999 ""}
