logic_design_mano={
    'ch1':['chapter 1: Digital Systems and Binary Numbers',['1.1 Digital Systems',
'1.2 Binary Numbers',
'1.3 Number‐Base Conversions',
'1.4 Octal and Hexadecimal Numbers',
'1.5 Complements of Numbers',
'1.6 Signed Binary Numbers',
'1.7 Binary Codes',
'1.8 Binary Storage and Registers',
'1.9 Binary Logic']]
    ,
'ch2':['chapter 2: Boolean Algebra and Logic Gates',[
'2.1 Introduction',
'2.2 Basic Definitions',
'2.3 Axiomatic Definition of Boolean Algebra',
'2.4 Basic Theorems and Properties of Boolean Algebra',
'2.5 Boolean Functions',
'2.6 Canonical and Standard Forms',
'2.7 Other Logic Operations',
'2.8 Digital Logic Gates',
'2.9 Integrated Circuits']]
    ,

'ch3':['chapter 3: Gate-Level Minimization',[
'3.1 Introduction',
'3.2 The Map Method',
'3.3 Four‐Variable K-Map',
'3.4 Product‐of‐Sums Simplification',
'3.5 Don’t‐Care Conditions',
'3.6 NAND and NOR Implementation',
'3.7 Other Two‐Level Implementations',
'3.8 Exclusive‐OR Function']]
    ,
'ch4':['chapter 4: Combinational Logic',[
'4.1 Introduction',
'4.2 Combinational Circuits',
'4.3 Analysis Procedure',
'4.4 Design Procedure',
'4.5 Binary Adder–Subtractor',
'4.6 Decimal Adder',
'4.7 Binary Multiplier',
'4.8 Magnitude Comparator',
'4.9 Decoders',
'4.10 Encoders',
'4.11 Multiplexers']]
,
'ch5':['chapter 5: Synchronous Sequential Logic',
['5.1 Introduction',
'5.2 Sequential Circuits',
'5.3 Storage Elements: Latches',
'5.4 Storage Elements: Flip‐Flops',
'5.5 Analysis of Clocked Sequential Circuits',
'5.6 Synthesizable HDL Models of Sequential Circuits',
'5.7 State Reduction and Assignment',
'5.8 Design Procedure']]
,
'ch6':['chapter 6: Registers and Counters',[
'6.1 Registers',
'6.2 Shift Registers',
'6.3 Ripple Counters',
'6.4 Synchronous Counters',
'6.5 Other Counters']]
,
'ch7':['chapter 7: Memory and Programmable Logic',[
'7.1 Introduction',
'7.2 Random‐Access Memory',
'7.3 Memory Decoding',
'7.4 Error Detection and Correction',
'7.5 Read‐Only Memory',
'7.6 Programmable Logic Array',
'7.7 Programmable Array Logic',
'7.8 Sequential Programmable Devices']]
}

logic_design_lecs={
    'lec1':'Lec 1: Intro',
    'lec2':'Lec 2: Binary Codes and Arithmetic',
    'lec3':'Lec 3: Boolean Algebra and Logic Gates',
    'lec4':'Lec 4: Minterms and Maxterms',
    'lec5':'Lec 5: The Karnaugh Map',
    'lec6':'Lec 6: NAND and NOR Implementations',
    'lec7':'Lec 7: Combinational Logic',
    'lec8':'Lec 8: Sequential Circuits',
    'lec9':'Lec 9: Revision'
}

logic_design_discription='''
    الكورس كامل  و ملفات الشرح
 https://si-manual.com

للتواصل 
+201100184676


محتوي الكورس :
Lec 1: Intro
Lec 2: Binary Codes and Arithmetic
Lec 3: Boolean Algebra and Logic Gates
Lec 4: Minterms and Maxterms
Lec 5: The Karnaugh Map
Lec 6: NAND and NOR Implementations
Lec 7: Combinational Logic
Lec 8: Sequential Circuits
Lec 9: Revision'''


playlist_ids=[
'PLSRx5jmWD9u0SW8SE_VQQMe5GAoZdvhbo',
'PLSRx5jmWD9u2tYj5F0VWINMnvbXmESYBF',
'PLSRx5jmWD9u2PrYaBzoRcb_xKD_vFBOQ8',
'PLSRx5jmWD9u2UIHzj1mfOBJfHIb4U5hqV',
'PLSRx5jmWD9u2J1rJ6w-kBWm9tttOEvUqK',
'PLSRx5jmWD9u0C3rGfsxBy_4PgOBN-uwPU',
'PLSRx5jmWD9u2_DSCOxqOW3Zb6-YEVlgQN',
'PLSRx5jmWD9u3TPDLmgcMKkCxjIvnPIqt3',
'PLSRx5jmWD9u2nIjA1BqtFSnKOn3YCuVVd'
]
