Classic Timing Analyzer report for Lab_3
Wed May 09 20:19:33 2012
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                             ;
+------------------------------+-------+---------------+-------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                               ; To                                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.901 ns    ; Load/Read                                          ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[5] ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.245 ns    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7] ; reg_1[7]                                           ; CLK        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 9.043 ns    ; Load/Read                                          ; DataOUT[6]                                         ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.031 ns   ; DataIN[4]                                          ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                    ;                                                    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+----------------------------------------------------+----------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                              ;
+-------+--------------+------------+--------------+----------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From         ; To                                                 ; To Clock ;
+-------+--------------+------------+--------------+----------------------------------------------------+----------+
; N/A   ; None         ; 3.901 ns   ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 3.901 ns   ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 3.901 ns   ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 3.899 ns   ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 3.899 ns   ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 3.888 ns   ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 3.884 ns   ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 3.884 ns   ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 3.686 ns   ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 3.685 ns   ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 3.685 ns   ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 3.554 ns   ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 3.533 ns   ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 3.528 ns   ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 3.527 ns   ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 3.527 ns   ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 3.501 ns   ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.497 ns   ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 3.495 ns   ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 3.495 ns   ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 3.490 ns   ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 3.489 ns   ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.489 ns   ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.484 ns   ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 3.484 ns   ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 3.484 ns   ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.484 ns   ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 3.468 ns   ; DataIN[6]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.405 ns   ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 3.338 ns   ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 3.336 ns   ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 3.336 ns   ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 3.331 ns   ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 3.326 ns   ; DataIN[7]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 3.326 ns   ; DataIN[7]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 3.322 ns   ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 3.284 ns   ; DataIN[6]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.281 ns   ; DataIN[6]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.272 ns   ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 3.262 ns   ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 3.261 ns   ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 3.261 ns   ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.257 ns   ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 3.257 ns   ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 3.256 ns   ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 3.256 ns   ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 3.255 ns   ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 3.254 ns   ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 3.251 ns   ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 3.251 ns   ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 3.232 ns   ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 3.212 ns   ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.212 ns   ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.211 ns   ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 3.211 ns   ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 3.198 ns   ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 3.191 ns   ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 3.189 ns   ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 3.188 ns   ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 3.182 ns   ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 3.181 ns   ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 3.179 ns   ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 3.178 ns   ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 3.175 ns   ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 3.174 ns   ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 3.162 ns   ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.153 ns   ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 3.147 ns   ; DataIN[3]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 3.131 ns   ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 3.124 ns   ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 3.110 ns   ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 3.108 ns   ; DataIN[3]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 3.108 ns   ; DataIN[3]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 3.097 ns   ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 3.096 ns   ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 3.095 ns   ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 3.082 ns   ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 3.078 ns   ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 3.076 ns   ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 3.076 ns   ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.075 ns   ; DataIN[6]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.059 ns   ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 3.059 ns   ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 3.049 ns   ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 3.048 ns   ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 2.992 ns   ; DataIN[3]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 2.990 ns   ; DataIN[0]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 2.990 ns   ; DataIN[0]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 2.969 ns   ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 2.918 ns   ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 2.888 ns   ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 2.887 ns   ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 2.872 ns   ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 2.854 ns   ; DataIN[5]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 2.843 ns   ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 2.840 ns   ; DataIN[2]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 2.837 ns   ; DataIN[2]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 2.837 ns   ; DataIN[2]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 2.830 ns   ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 2.829 ns   ; DataIN[0]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 2.808 ns   ; DataIN[1]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 2.808 ns   ; DataIN[1]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 2.807 ns   ; DataIN[7]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 2.803 ns   ; DataIN[1]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 2.803 ns   ; DataIN[1]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 2.795 ns   ; DataIN[0]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 2.782 ns   ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 2.778 ns   ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 2.778 ns   ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A   ; None         ; 2.765 ns   ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 2.756 ns   ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A   ; None         ; 2.745 ns   ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 2.737 ns   ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A   ; None         ; 2.737 ns   ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A   ; None         ; 2.704 ns   ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 2.687 ns   ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 2.683 ns   ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 2.647 ns   ; DataIN[4]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 2.647 ns   ; DataIN[4]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 2.624 ns   ; DataIN[7]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A   ; None         ; 2.535 ns   ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 2.529 ns   ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 2.502 ns   ; DataIN[2]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A   ; None         ; 2.486 ns   ; DataIN[5]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 2.485 ns   ; DataIN[5]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 2.484 ns   ; DataIN[5]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A   ; None         ; 2.276 ns   ; DataIN[4]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A   ; None         ; 2.270 ns   ; DataIN[4]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
+-------+--------------+------------+--------------+----------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                              ;
+-------+--------------+------------+----------------------------------------------------+------------+------------+
; Slack ; Required tco ; Actual tco ; From                                               ; To         ; From Clock ;
+-------+--------------+------------+----------------------------------------------------+------------+------------+
; N/A   ; None         ; 7.245 ns   ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7] ; reg_1[7]   ; CLK        ;
; N/A   ; None         ; 7.190 ns   ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[3] ; DataOUT[3] ; CLK        ;
; N/A   ; None         ; 6.850 ns   ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[3] ; DataOUT[3] ; CLK        ;
; N/A   ; None         ; 6.648 ns   ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] ; DataOUT[2] ; CLK        ;
; N/A   ; None         ; 6.607 ns   ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[7] ; DataOUT[7] ; CLK        ;
; N/A   ; None         ; 6.600 ns   ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[0] ; DataOUT[0] ; CLK        ;
; N/A   ; None         ; 6.593 ns   ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] ; DataOUT[6] ; CLK        ;
; N/A   ; None         ; 6.567 ns   ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[0] ; DataOUT[0] ; CLK        ;
; N/A   ; None         ; 6.564 ns   ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] ; DataOUT[6] ; CLK        ;
; N/A   ; None         ; 6.462 ns   ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] ; DataOUT[1] ; CLK        ;
; N/A   ; None         ; 6.432 ns   ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[5] ; reg_1[5]   ; CLK        ;
; N/A   ; None         ; 6.399 ns   ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[5] ; DataOUT[5] ; CLK        ;
; N/A   ; None         ; 6.392 ns   ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] ; DataOUT[7] ; CLK        ;
; N/A   ; None         ; 6.374 ns   ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] ; reg_1[6]   ; CLK        ;
; N/A   ; None         ; 6.355 ns   ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[0] ; reg_1[0]   ; CLK        ;
; N/A   ; None         ; 6.307 ns   ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] ; DataOUT[2] ; CLK        ;
; N/A   ; None         ; 6.277 ns   ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] ; DataOUT[1] ; CLK        ;
; N/A   ; None         ; 6.232 ns   ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[5] ; DataOUT[5] ; CLK        ;
; N/A   ; None         ; 6.221 ns   ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[4] ; DataOUT[4] ; CLK        ;
; N/A   ; None         ; 6.176 ns   ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[3] ; reg_1[3]   ; CLK        ;
; N/A   ; None         ; 6.134 ns   ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[0] ; DataOUT[0] ; CLK        ;
; N/A   ; None         ; 6.134 ns   ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[6] ; DataOUT[6] ; CLK        ;
; N/A   ; None         ; 6.126 ns   ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[3] ; DataOUT[3] ; CLK        ;
; N/A   ; None         ; 6.040 ns   ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[4] ; DataOUT[4] ; CLK        ;
; N/A   ; None         ; 6.014 ns   ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[5] ; DataOUT[5] ; CLK        ;
; N/A   ; None         ; 5.943 ns   ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[2] ; DataOUT[2] ; CLK        ;
; N/A   ; None         ; 5.878 ns   ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[7] ; DataOUT[7] ; CLK        ;
; N/A   ; None         ; 5.829 ns   ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] ; DataOUT[4] ; CLK        ;
; N/A   ; None         ; 5.642 ns   ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] ; DataOUT[1] ; CLK        ;
; N/A   ; None         ; 5.443 ns   ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] ; reg_1[4]   ; CLK        ;
; N/A   ; None         ; 5.197 ns   ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[2] ; reg_1[2]   ; CLK        ;
; N/A   ; None         ; 5.175 ns   ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] ; reg_1[1]   ; CLK        ;
+-------+--------------+------------+----------------------------------------------------+------------+------------+


+-------------------------------------------------------------------------+
; tpd                                                                     ;
+-------+-------------------+-----------------+--------------+------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From         ; To         ;
+-------+-------------------+-----------------+--------------+------------+
; N/A   ; None              ; 9.043 ns        ; Load/Read    ; DataOUT[6] ;
; N/A   ; None              ; 9.023 ns        ; Load/Read    ; DataOUT[4] ;
; N/A   ; None              ; 8.913 ns        ; Managment[2] ; DataOUT[3] ;
; N/A   ; None              ; 8.891 ns        ; DataIN[6]    ; DataOUT[6] ;
; N/A   ; None              ; 8.877 ns        ; Load/Read    ; DataOUT[5] ;
; N/A   ; None              ; 8.872 ns        ; Managment[3] ; DataOUT[0] ;
; N/A   ; None              ; 8.802 ns        ; WrE/ReE      ; DataOUT[6] ;
; N/A   ; None              ; 8.799 ns        ; Load/Read    ; DataOUT[2] ;
; N/A   ; None              ; 8.795 ns        ; Load/Read    ; DataOUT[0] ;
; N/A   ; None              ; 8.782 ns        ; WrE/ReE      ; DataOUT[4] ;
; N/A   ; None              ; 8.760 ns        ; WrE/ReE      ; DataOUT[5] ;
; N/A   ; None              ; 8.725 ns        ; Managment[3] ; DataOUT[3] ;
; N/A   ; None              ; 8.714 ns        ; Load/Read    ; DataOUT[3] ;
; N/A   ; None              ; 8.700 ns        ; Load/Read    ; DataOUT[1] ;
; N/A   ; None              ; 8.606 ns        ; Managment[3] ; DataOUT[7] ;
; N/A   ; None              ; 8.585 ns        ; Managment[3] ; DataOUT[1] ;
; N/A   ; None              ; 8.571 ns        ; Managment[2] ; DataOUT[0] ;
; N/A   ; None              ; 8.558 ns        ; WrE/ReE      ; DataOUT[2] ;
; N/A   ; None              ; 8.554 ns        ; WrE/ReE      ; DataOUT[0] ;
; N/A   ; None              ; 8.539 ns        ; Load/Read    ; DataOUT[7] ;
; N/A   ; None              ; 8.494 ns        ; Managment[2] ; DataOUT[2] ;
; N/A   ; None              ; 8.491 ns        ; Managment[2] ; DataOUT[6] ;
; N/A   ; None              ; 8.471 ns        ; Managment[2] ; DataOUT[1] ;
; N/A   ; None              ; 8.471 ns        ; Managment[2] ; DataOUT[4] ;
; N/A   ; None              ; 8.459 ns        ; WrE/ReE      ; DataOUT[1] ;
; N/A   ; None              ; 8.416 ns        ; Managment[3] ; DataOUT[2] ;
; N/A   ; None              ; 8.397 ns        ; DataIN[3]    ; DataOUT[3] ;
; N/A   ; None              ; 8.388 ns        ; Managment[1] ; DataOUT[6] ;
; N/A   ; None              ; 8.368 ns        ; Managment[1] ; DataOUT[4] ;
; N/A   ; None              ; 8.330 ns        ; Managment[3] ; DataOUT[4] ;
; N/A   ; None              ; 8.308 ns        ; Managment[2] ; DataOUT[7] ;
; N/A   ; None              ; 8.299 ns        ; WrE/ReE      ; DataOUT[7] ;
; N/A   ; None              ; 8.286 ns        ; Managment[3] ; DataOUT[6] ;
; N/A   ; None              ; 8.255 ns        ; WrE/ReE      ; DataOUT[3] ;
; N/A   ; None              ; 8.201 ns        ; Managment[1] ; DataOUT[5] ;
; N/A   ; None              ; 8.181 ns        ; Managment[1] ; DataOUT[2] ;
; N/A   ; None              ; 8.155 ns        ; Managment[1] ; DataOUT[1] ;
; N/A   ; None              ; 8.128 ns        ; Managment[2] ; DataOUT[5] ;
; N/A   ; None              ; 8.112 ns        ; Managment[3] ; DataOUT[5] ;
; N/A   ; None              ; 8.096 ns        ; Managment[1] ; DataOUT[3] ;
; N/A   ; None              ; 8.065 ns        ; Managment[1] ; DataOUT[0] ;
; N/A   ; None              ; 8.006 ns        ; DataIN[0]    ; DataOUT[0] ;
; N/A   ; None              ; 7.836 ns        ; DataIN[7]    ; DataOUT[7] ;
; N/A   ; None              ; 7.766 ns        ; DataIN[1]    ; DataOUT[1] ;
; N/A   ; None              ; 7.725 ns        ; Managment[1] ; DataOUT[7] ;
; N/A   ; None              ; 7.564 ns        ; DataIN[2]    ; DataOUT[2] ;
; N/A   ; None              ; 7.548 ns        ; DataIN[5]    ; DataOUT[5] ;
; N/A   ; None              ; 7.120 ns        ; DataIN[4]    ; DataOUT[4] ;
+-------+-------------------+-----------------+--------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                     ;
+---------------+-------------+-----------+--------------+----------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From         ; To                                                 ; To Clock ;
+---------------+-------------+-----------+--------------+----------------------------------------------------+----------+
; N/A           ; None        ; -2.031 ns ; DataIN[4]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -2.037 ns ; DataIN[4]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -2.245 ns ; DataIN[5]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -2.246 ns ; DataIN[5]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -2.247 ns ; DataIN[5]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -2.263 ns ; DataIN[2]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.290 ns ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -2.296 ns ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -2.385 ns ; DataIN[7]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -2.408 ns ; DataIN[4]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -2.408 ns ; DataIN[4]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -2.444 ns ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -2.448 ns ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -2.465 ns ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.498 ns ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -2.498 ns ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -2.506 ns ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.517 ns ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -2.526 ns ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -2.539 ns ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -2.539 ns ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -2.543 ns ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -2.556 ns ; DataIN[0]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -2.564 ns ; DataIN[1]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -2.564 ns ; DataIN[1]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -2.568 ns ; DataIN[7]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -2.569 ns ; DataIN[1]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -2.569 ns ; DataIN[1]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -2.590 ns ; DataIN[0]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -2.591 ns ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -2.598 ns ; DataIN[2]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.598 ns ; DataIN[2]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.601 ns ; DataIN[2]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.604 ns ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -2.615 ns ; DataIN[5]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -2.633 ns ; Managment[2] ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -2.648 ns ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -2.649 ns ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -2.679 ns ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -2.730 ns ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -2.751 ns ; DataIN[0]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -2.751 ns ; DataIN[0]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -2.753 ns ; DataIN[3]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -2.809 ns ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -2.810 ns ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -2.820 ns ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.820 ns ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.836 ns ; DataIN[6]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -2.837 ns ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -2.837 ns ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -2.839 ns ; Managment[3] ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -2.843 ns ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -2.856 ns ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -2.857 ns ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.858 ns ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -2.869 ns ; DataIN[3]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -2.869 ns ; DataIN[3]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -2.871 ns ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -2.885 ns ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -2.892 ns ; Managment[1] ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.908 ns ; DataIN[3]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -2.914 ns ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -2.923 ns ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -2.935 ns ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -2.936 ns ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -2.939 ns ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -2.940 ns ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -2.942 ns ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.943 ns ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.949 ns ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -2.950 ns ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -2.952 ns ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -2.959 ns ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -2.972 ns ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -2.972 ns ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -2.973 ns ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -2.973 ns ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -2.993 ns ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -3.012 ns ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -3.012 ns ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -3.015 ns ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -3.016 ns ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -3.017 ns ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -3.017 ns ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -3.018 ns ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -3.018 ns ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -3.022 ns ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -3.022 ns ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -3.023 ns ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -3.033 ns ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -3.042 ns ; DataIN[6]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -3.045 ns ; DataIN[6]    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -3.083 ns ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -3.087 ns ; DataIN[7]    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -3.087 ns ; DataIN[7]    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -3.092 ns ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -3.097 ns ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -3.097 ns ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[1] ; CLK      ;
; N/A           ; None        ; -3.099 ns ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -3.166 ns ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[2] ; CLK      ;
; N/A           ; None        ; -3.229 ns ; DataIN[6]    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -3.245 ns ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -3.245 ns ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[7] ; CLK      ;
; N/A           ; None        ; -3.245 ns ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -3.245 ns ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -3.250 ns ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -3.250 ns ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -3.251 ns ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -3.256 ns ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[0] ; CLK      ;
; N/A           ; None        ; -3.256 ns ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -3.258 ns ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -3.262 ns ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[6] ; CLK      ;
; N/A           ; None        ; -3.288 ns ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -3.288 ns ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -3.289 ns ; Managment[0] ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -3.294 ns ; WrE/ReE      ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -3.315 ns ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -3.446 ns ; WrE/ReE      ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -3.446 ns ; WrE/ReE      ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -3.447 ns ; WrE/ReE      ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[3] ; CLK      ;
; N/A           ; None        ; -3.645 ns ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -3.645 ns ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -3.649 ns ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -3.660 ns ; Load/Read    ; lpm_ff5:Register_4|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -3.660 ns ; Load/Read    ; lpm_ff5:Register_3|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -3.662 ns ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
; N/A           ; None        ; -3.662 ns ; Load/Read    ; lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[4] ; CLK      ;
; N/A           ; None        ; -3.662 ns ; Load/Read    ; lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[5] ; CLK      ;
+---------------+-------------+-----------+--------------+----------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Wed May 09 20:19:32 2012
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab_3 -c Lab_3 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[5]" (data pin = "Load/Read", clock pin = "CLK") is 3.901 ns
    Info: + Longest pin to register delay is 6.296 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H21; Fanout = 41; PIN Node = 'Load/Read'
        Info: 2: + IC(4.975 ns) + CELL(0.346 ns) = 6.141 ns; Loc. = LCCOMB_X37_Y19_N2; Fanout = 1; COMB Node = 'inst[5]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.296 ns; Loc. = LCFF_X37_Y19_N3; Fanout = 1; REG Node = 'lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 1.321 ns ( 20.98 % )
        Info: Total interconnect delay = 4.975 ns ( 79.02 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X37_Y19_N3; Fanout = 1; REG Node = 'lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[5]'
        Info: Total cell delay = 1.472 ns ( 59.24 % )
        Info: Total interconnect delay = 1.013 ns ( 40.76 % )
Info: tco from clock "CLK" to destination pin "reg_1[7]" through register "lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7]" is 7.245 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X38_Y20_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7]'
        Info: Total cell delay = 1.472 ns ( 59.24 % )
        Info: Total interconnect delay = 1.013 ns ( 40.76 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.666 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X38_Y20_N17; Fanout = 1; REG Node = 'lpm_ff5:Register_1|lpm_ff:lpm_ff_component|dffs[7]'
        Info: 2: + IC(2.532 ns) + CELL(2.134 ns) = 4.666 ns; Loc. = PIN_K20; Fanout = 0; PIN Node = 'reg_1[7]'
        Info: Total cell delay = 2.134 ns ( 45.74 % )
        Info: Total interconnect delay = 2.532 ns ( 54.26 % )
Info: Longest tpd from source pin "Load/Read" to destination pin "DataOUT[6]" is 9.043 ns
    Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_H21; Fanout = 41; PIN Node = 'Load/Read'
    Info: 2: + IC(4.566 ns) + CELL(0.346 ns) = 5.732 ns; Loc. = LCCOMB_X34_Y20_N30; Fanout = 8; COMB Node = 'inst22[7]~1'
    Info: 3: + IC(1.171 ns) + CELL(2.140 ns) = 9.043 ns; Loc. = PIN_J2; Fanout = 0; PIN Node = 'DataOUT[6]'
    Info: Total cell delay = 3.306 ns ( 36.56 % )
    Info: Total interconnect delay = 5.737 ns ( 63.44 % )
Info: th for register "lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4]" (data pin = "DataIN[4]", clock pin = "CLK") is -2.031 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 32; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X37_Y19_N21; Fanout = 1; REG Node = 'lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.472 ns ( 59.24 % )
        Info: Total interconnect delay = 1.013 ns ( 40.76 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.665 ns
        Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_J3; Fanout = 5; PIN Node = 'DataIN[4]'
        Info: 2: + IC(3.637 ns) + CELL(0.053 ns) = 4.510 ns; Loc. = LCCOMB_X37_Y19_N20; Fanout = 1; COMB Node = 'inst9[4]~3'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.665 ns; Loc. = LCFF_X37_Y19_N21; Fanout = 1; REG Node = 'lpm_ff5:Register_2|lpm_ff:lpm_ff_component|dffs[4]'
        Info: Total cell delay = 1.028 ns ( 22.04 % )
        Info: Total interconnect delay = 3.637 ns ( 77.96 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 175 megabytes
    Info: Processing ended: Wed May 09 20:19:33 2012
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


