INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nwells/xschem/6_bit_flash/schematics/verilog/src/rtl/inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nwells/xschem/6_bit_flash/schematics/verilog/src/tb/tb_inv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_inv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/nwells/xschem/6_bit_flash/schematics/verilog/decoder_top/decoder_top.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
