

================================================================
== Vitis HLS Report for 'ByteCpy_1'
================================================================
* Date:           Wed Dec  7 16:30:00 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        CLEFIA_ip
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    261|    -|
|Register         |        -|    -|      18|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      18|    263|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |ap_enable_pp0  |       xor|   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0|   2|           1|           2|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  81|         17|    1|         17|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |dst_address0             |  81|         17|    4|         68|
    |pt_address0              |  81|         17|    4|         68|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 261|         55|   11|        157|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  18|   0|   18|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     ByteCpy.1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     ByteCpy.1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     ByteCpy.1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     ByteCpy.1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     ByteCpy.1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     ByteCpy.1|  return value|
|ap_ce         |   in|    1|  ap_ctrl_hs|     ByteCpy.1|  return value|
|dst_address0  |  out|    4|   ap_memory|           dst|         array|
|dst_ce0       |  out|    1|   ap_memory|           dst|         array|
|dst_we0       |  out|    1|   ap_memory|           dst|         array|
|dst_d0        |  out|    8|   ap_memory|           dst|         array|
|pt_address0   |  out|    4|   ap_memory|            pt|         array|
|pt_ce0        |  out|    1|   ap_memory|            pt|         array|
|pt_q0         |   in|    8|   ap_memory|            pt|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 16, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%pt_addr = getelementptr i8 %pt, i64 0, i64 0" [clefia.c:117]   --->   Operation 18 'getelementptr' 'pt_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.32ns)   --->   "%pt_load = load i4 %pt_addr" [clefia.c:117]   --->   Operation 19 'load' 'pt_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr i8 %dst, i64 0, i64 0" [clefia.c:117]   --->   Operation 20 'getelementptr' 'dst_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/2] (2.32ns)   --->   "%pt_load = load i4 %pt_addr" [clefia.c:117]   --->   Operation 21 'load' 'pt_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 22 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load, i4 %dst_addr" [clefia.c:117]   --->   Operation 22 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%pt_addr_1 = getelementptr i8 %pt, i64 0, i64 1" [clefia.c:117]   --->   Operation 23 'getelementptr' 'pt_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (2.32ns)   --->   "%pt_load_1 = load i4 %pt_addr_1" [clefia.c:117]   --->   Operation 24 'load' 'pt_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%dst_addr_1 = getelementptr i8 %dst, i64 0, i64 1" [clefia.c:117]   --->   Operation 25 'getelementptr' 'dst_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/2] (2.32ns)   --->   "%pt_load_1 = load i4 %pt_addr_1" [clefia.c:117]   --->   Operation 26 'load' 'pt_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 27 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_1, i4 %dst_addr_1" [clefia.c:117]   --->   Operation 27 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%pt_addr_2 = getelementptr i8 %pt, i64 0, i64 2" [clefia.c:117]   --->   Operation 28 'getelementptr' 'pt_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [2/2] (2.32ns)   --->   "%pt_load_2 = load i4 %pt_addr_2" [clefia.c:117]   --->   Operation 29 'load' 'pt_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%dst_addr_2 = getelementptr i8 %dst, i64 0, i64 2" [clefia.c:117]   --->   Operation 30 'getelementptr' 'dst_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (2.32ns)   --->   "%pt_load_2 = load i4 %pt_addr_2" [clefia.c:117]   --->   Operation 31 'load' 'pt_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 32 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_2, i4 %dst_addr_2" [clefia.c:117]   --->   Operation 32 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%pt_addr_3 = getelementptr i8 %pt, i64 0, i64 3" [clefia.c:117]   --->   Operation 33 'getelementptr' 'pt_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [2/2] (2.32ns)   --->   "%pt_load_3 = load i4 %pt_addr_3" [clefia.c:117]   --->   Operation 34 'load' 'pt_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%dst_addr_3 = getelementptr i8 %dst, i64 0, i64 3" [clefia.c:117]   --->   Operation 35 'getelementptr' 'dst_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/2] (2.32ns)   --->   "%pt_load_3 = load i4 %pt_addr_3" [clefia.c:117]   --->   Operation 36 'load' 'pt_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_3, i4 %dst_addr_3" [clefia.c:117]   --->   Operation 37 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%pt_addr_4 = getelementptr i8 %pt, i64 0, i64 4" [clefia.c:117]   --->   Operation 38 'getelementptr' 'pt_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [2/2] (2.32ns)   --->   "%pt_load_4 = load i4 %pt_addr_4" [clefia.c:117]   --->   Operation 39 'load' 'pt_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%dst_addr_4 = getelementptr i8 %dst, i64 0, i64 4" [clefia.c:117]   --->   Operation 40 'getelementptr' 'dst_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/2] (2.32ns)   --->   "%pt_load_4 = load i4 %pt_addr_4" [clefia.c:117]   --->   Operation 41 'load' 'pt_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 42 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_4, i4 %dst_addr_4" [clefia.c:117]   --->   Operation 42 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%pt_addr_5 = getelementptr i8 %pt, i64 0, i64 5" [clefia.c:117]   --->   Operation 43 'getelementptr' 'pt_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [2/2] (2.32ns)   --->   "%pt_load_5 = load i4 %pt_addr_5" [clefia.c:117]   --->   Operation 44 'load' 'pt_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%dst_addr_5 = getelementptr i8 %dst, i64 0, i64 5" [clefia.c:117]   --->   Operation 45 'getelementptr' 'dst_addr_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (2.32ns)   --->   "%pt_load_5 = load i4 %pt_addr_5" [clefia.c:117]   --->   Operation 46 'load' 'pt_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 47 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_5, i4 %dst_addr_5" [clefia.c:117]   --->   Operation 47 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "%pt_addr_6 = getelementptr i8 %pt, i64 0, i64 6" [clefia.c:117]   --->   Operation 48 'getelementptr' 'pt_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (2.32ns)   --->   "%pt_load_6 = load i4 %pt_addr_6" [clefia.c:117]   --->   Operation 49 'load' 'pt_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 4.64>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%dst_addr_6 = getelementptr i8 %dst, i64 0, i64 6" [clefia.c:117]   --->   Operation 50 'getelementptr' 'dst_addr_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/2] (2.32ns)   --->   "%pt_load_6 = load i4 %pt_addr_6" [clefia.c:117]   --->   Operation 51 'load' 'pt_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 52 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_6, i4 %dst_addr_6" [clefia.c:117]   --->   Operation 52 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%pt_addr_7 = getelementptr i8 %pt, i64 0, i64 7" [clefia.c:117]   --->   Operation 53 'getelementptr' 'pt_addr_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 54 [2/2] (2.32ns)   --->   "%pt_load_7 = load i4 %pt_addr_7" [clefia.c:117]   --->   Operation 54 'load' 'pt_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 55 [1/1] (0.00ns)   --->   "%dst_addr_7 = getelementptr i8 %dst, i64 0, i64 7" [clefia.c:117]   --->   Operation 55 'getelementptr' 'dst_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 56 [1/2] (2.32ns)   --->   "%pt_load_7 = load i4 %pt_addr_7" [clefia.c:117]   --->   Operation 56 'load' 'pt_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 57 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_7, i4 %dst_addr_7" [clefia.c:117]   --->   Operation 57 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_9 : Operation 58 [1/1] (0.00ns)   --->   "%pt_addr_8 = getelementptr i8 %pt, i64 0, i64 8" [clefia.c:117]   --->   Operation 58 'getelementptr' 'pt_addr_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 59 [2/2] (2.32ns)   --->   "%pt_load_8 = load i4 %pt_addr_8" [clefia.c:117]   --->   Operation 59 'load' 'pt_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 60 [1/1] (0.00ns)   --->   "%dst_addr_8 = getelementptr i8 %dst, i64 0, i64 8" [clefia.c:117]   --->   Operation 60 'getelementptr' 'dst_addr_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 61 [1/2] (2.32ns)   --->   "%pt_load_8 = load i4 %pt_addr_8" [clefia.c:117]   --->   Operation 61 'load' 'pt_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 62 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_8, i4 %dst_addr_8" [clefia.c:117]   --->   Operation 62 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%pt_addr_9 = getelementptr i8 %pt, i64 0, i64 9" [clefia.c:117]   --->   Operation 63 'getelementptr' 'pt_addr_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 64 [2/2] (2.32ns)   --->   "%pt_load_9 = load i4 %pt_addr_9" [clefia.c:117]   --->   Operation 64 'load' 'pt_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 11 <SV = 10> <Delay = 4.64>
ST_11 : Operation 65 [1/1] (0.00ns)   --->   "%dst_addr_9 = getelementptr i8 %dst, i64 0, i64 9" [clefia.c:117]   --->   Operation 65 'getelementptr' 'dst_addr_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 66 [1/2] (2.32ns)   --->   "%pt_load_9 = load i4 %pt_addr_9" [clefia.c:117]   --->   Operation 66 'load' 'pt_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 67 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_9, i4 %dst_addr_9" [clefia.c:117]   --->   Operation 67 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%pt_addr_10 = getelementptr i8 %pt, i64 0, i64 10" [clefia.c:117]   --->   Operation 68 'getelementptr' 'pt_addr_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 69 [2/2] (2.32ns)   --->   "%pt_load_10 = load i4 %pt_addr_10" [clefia.c:117]   --->   Operation 69 'load' 'pt_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 12 <SV = 11> <Delay = 4.64>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%dst_addr_10 = getelementptr i8 %dst, i64 0, i64 10" [clefia.c:117]   --->   Operation 70 'getelementptr' 'dst_addr_10' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/2] (2.32ns)   --->   "%pt_load_10 = load i4 %pt_addr_10" [clefia.c:117]   --->   Operation 71 'load' 'pt_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 72 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_10, i4 %dst_addr_10" [clefia.c:117]   --->   Operation 72 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%pt_addr_11 = getelementptr i8 %pt, i64 0, i64 11" [clefia.c:117]   --->   Operation 73 'getelementptr' 'pt_addr_11' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [2/2] (2.32ns)   --->   "%pt_load_11 = load i4 %pt_addr_11" [clefia.c:117]   --->   Operation 74 'load' 'pt_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 13 <SV = 12> <Delay = 4.64>
ST_13 : Operation 75 [1/1] (0.00ns)   --->   "%dst_addr_11 = getelementptr i8 %dst, i64 0, i64 11" [clefia.c:117]   --->   Operation 75 'getelementptr' 'dst_addr_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 76 [1/2] (2.32ns)   --->   "%pt_load_11 = load i4 %pt_addr_11" [clefia.c:117]   --->   Operation 76 'load' 'pt_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_11, i4 %dst_addr_11" [clefia.c:117]   --->   Operation 77 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_13 : Operation 78 [1/1] (0.00ns)   --->   "%pt_addr_12 = getelementptr i8 %pt, i64 0, i64 12" [clefia.c:117]   --->   Operation 78 'getelementptr' 'pt_addr_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 79 [2/2] (2.32ns)   --->   "%pt_load_12 = load i4 %pt_addr_12" [clefia.c:117]   --->   Operation 79 'load' 'pt_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 14 <SV = 13> <Delay = 4.64>
ST_14 : Operation 80 [1/1] (0.00ns)   --->   "%dst_addr_12 = getelementptr i8 %dst, i64 0, i64 12" [clefia.c:117]   --->   Operation 80 'getelementptr' 'dst_addr_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 81 [1/2] (2.32ns)   --->   "%pt_load_12 = load i4 %pt_addr_12" [clefia.c:117]   --->   Operation 81 'load' 'pt_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 82 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_12, i4 %dst_addr_12" [clefia.c:117]   --->   Operation 82 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_14 : Operation 83 [1/1] (0.00ns)   --->   "%pt_addr_13 = getelementptr i8 %pt, i64 0, i64 13" [clefia.c:117]   --->   Operation 83 'getelementptr' 'pt_addr_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 84 [2/2] (2.32ns)   --->   "%pt_load_13 = load i4 %pt_addr_13" [clefia.c:117]   --->   Operation 84 'load' 'pt_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 15 <SV = 14> <Delay = 4.64>
ST_15 : Operation 85 [1/1] (0.00ns)   --->   "%dst_addr_13 = getelementptr i8 %dst, i64 0, i64 13" [clefia.c:117]   --->   Operation 85 'getelementptr' 'dst_addr_13' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 86 [1/2] (2.32ns)   --->   "%pt_load_13 = load i4 %pt_addr_13" [clefia.c:117]   --->   Operation 86 'load' 'pt_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 87 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_13, i4 %dst_addr_13" [clefia.c:117]   --->   Operation 87 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_15 : Operation 88 [1/1] (0.00ns)   --->   "%pt_addr_14 = getelementptr i8 %pt, i64 0, i64 14" [clefia.c:117]   --->   Operation 88 'getelementptr' 'pt_addr_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 89 [2/2] (2.32ns)   --->   "%pt_load_14 = load i4 %pt_addr_14" [clefia.c:117]   --->   Operation 89 'load' 'pt_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 16 <SV = 15> <Delay = 4.64>
ST_16 : Operation 90 [1/1] (0.00ns)   --->   "%dst_addr_14 = getelementptr i8 %dst, i64 0, i64 14" [clefia.c:117]   --->   Operation 90 'getelementptr' 'dst_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 91 [1/2] (2.32ns)   --->   "%pt_load_14 = load i4 %pt_addr_14" [clefia.c:117]   --->   Operation 91 'load' 'pt_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 92 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_14, i4 %dst_addr_14" [clefia.c:117]   --->   Operation 92 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_16 : Operation 93 [1/1] (0.00ns)   --->   "%pt_addr_15 = getelementptr i8 %pt, i64 0, i64 15" [clefia.c:117]   --->   Operation 93 'getelementptr' 'pt_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 94 [2/2] (2.32ns)   --->   "%pt_load_15 = load i4 %pt_addr_15" [clefia.c:117]   --->   Operation 94 'load' 'pt_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>

State 17 <SV = 16> <Delay = 4.64>
ST_17 : Operation 95 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %pt, i64 666, i64 207, i64 1"   --->   Operation 95 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pt, void @empty_3, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/1] (0.00ns)   --->   "%dst_addr_15 = getelementptr i8 %dst, i64 0, i64 15" [clefia.c:117]   --->   Operation 97 'getelementptr' 'dst_addr_15' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 98 [1/2] (2.32ns)   --->   "%pt_load_15 = load i4 %pt_addr_15" [clefia.c:117]   --->   Operation 98 'load' 'pt_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln117 = store i8 %pt_load_15, i4 %dst_addr_15" [clefia.c:117]   --->   Operation 99 'store' 'store_ln117' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%ret_ln119 = ret" [clefia.c:119]   --->   Operation 100 'ret' 'ret_ln119' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pt]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pt_addr           (getelementptr) [ 001000000000000000]
dst_addr          (getelementptr) [ 000000000000000000]
pt_load           (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_1         (getelementptr) [ 000100000000000000]
dst_addr_1        (getelementptr) [ 000000000000000000]
pt_load_1         (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_2         (getelementptr) [ 000010000000000000]
dst_addr_2        (getelementptr) [ 000000000000000000]
pt_load_2         (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_3         (getelementptr) [ 000001000000000000]
dst_addr_3        (getelementptr) [ 000000000000000000]
pt_load_3         (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_4         (getelementptr) [ 000000100000000000]
dst_addr_4        (getelementptr) [ 000000000000000000]
pt_load_4         (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_5         (getelementptr) [ 000000010000000000]
dst_addr_5        (getelementptr) [ 000000000000000000]
pt_load_5         (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_6         (getelementptr) [ 000000001000000000]
dst_addr_6        (getelementptr) [ 000000000000000000]
pt_load_6         (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_7         (getelementptr) [ 000000000100000000]
dst_addr_7        (getelementptr) [ 000000000000000000]
pt_load_7         (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_8         (getelementptr) [ 000000000010000000]
dst_addr_8        (getelementptr) [ 000000000000000000]
pt_load_8         (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_9         (getelementptr) [ 000000000001000000]
dst_addr_9        (getelementptr) [ 000000000000000000]
pt_load_9         (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_10        (getelementptr) [ 000000000000100000]
dst_addr_10       (getelementptr) [ 000000000000000000]
pt_load_10        (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_11        (getelementptr) [ 000000000000010000]
dst_addr_11       (getelementptr) [ 000000000000000000]
pt_load_11        (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_12        (getelementptr) [ 000000000000001000]
dst_addr_12       (getelementptr) [ 000000000000000000]
pt_load_12        (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_13        (getelementptr) [ 000000000000000100]
dst_addr_13       (getelementptr) [ 000000000000000000]
pt_load_13        (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_14        (getelementptr) [ 000000000000000010]
dst_addr_14       (getelementptr) [ 000000000000000000]
pt_load_14        (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
pt_addr_15        (getelementptr) [ 010000000000000001]
specmemcore_ln0   (specmemcore  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
dst_addr_15       (getelementptr) [ 000000000000000000]
pt_load_15        (load         ) [ 000000000000000000]
store_ln117       (store        ) [ 000000000000000000]
ret_ln119         (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dst">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="pt">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pt"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="pt_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="8" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="4" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pt_load/1 pt_load_1/2 pt_load_2/3 pt_load_3/4 pt_load_4/5 pt_load_5/6 pt_load_6/7 pt_load_7/8 pt_load_8/9 pt_load_9/10 pt_load_10/11 pt_load_11/12 pt_load_12/13 pt_load_13/14 pt_load_14/15 pt_load_15/16 "/>
</bind>
</comp>

<comp id="68" class="1004" name="dst_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="4" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln117/2 store_ln117/3 store_ln117/4 store_ln117/5 store_ln117/6 store_ln117/7 store_ln117/8 store_ln117/9 store_ln117/10 store_ln117/11 store_ln117/12 store_ln117/13 store_ln117/14 store_ln117/15 store_ln117/16 store_ln117/17 "/>
</bind>
</comp>

<comp id="83" class="1004" name="pt_addr_1_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="8" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="1" slack="0"/>
<pin id="87" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_1/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="dst_addr_1_gep_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="0" index="2" bw="1" slack="0"/>
<pin id="96" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_1/3 "/>
</bind>
</comp>

<comp id="101" class="1004" name="pt_addr_2_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="3" slack="0"/>
<pin id="105" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_2/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="dst_addr_2_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="3" slack="0"/>
<pin id="114" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_2/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="pt_addr_3_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="3" slack="0"/>
<pin id="123" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_3/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="dst_addr_3_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="8" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="3" slack="0"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_3/5 "/>
</bind>
</comp>

<comp id="137" class="1004" name="pt_addr_4_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_4/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="dst_addr_4_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="4" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_4/6 "/>
</bind>
</comp>

<comp id="155" class="1004" name="pt_addr_5_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_5/6 "/>
</bind>
</comp>

<comp id="164" class="1004" name="dst_addr_5_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_5/7 "/>
</bind>
</comp>

<comp id="173" class="1004" name="pt_addr_6_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="4" slack="0"/>
<pin id="177" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_6/7 "/>
</bind>
</comp>

<comp id="182" class="1004" name="dst_addr_6_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="4" slack="0"/>
<pin id="186" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_6/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="pt_addr_7_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="8" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="4" slack="0"/>
<pin id="195" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_7/8 "/>
</bind>
</comp>

<comp id="200" class="1004" name="dst_addr_7_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_7/9 "/>
</bind>
</comp>

<comp id="209" class="1004" name="pt_addr_8_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="8" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_8/9 "/>
</bind>
</comp>

<comp id="218" class="1004" name="dst_addr_8_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="5" slack="0"/>
<pin id="222" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_8/10 "/>
</bind>
</comp>

<comp id="227" class="1004" name="pt_addr_9_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="5" slack="0"/>
<pin id="231" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_9/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="dst_addr_9_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_9/11 "/>
</bind>
</comp>

<comp id="245" class="1004" name="pt_addr_10_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="8" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_10/11 "/>
</bind>
</comp>

<comp id="254" class="1004" name="dst_addr_10_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="8" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="5" slack="0"/>
<pin id="258" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_10/12 "/>
</bind>
</comp>

<comp id="263" class="1004" name="pt_addr_11_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="5" slack="0"/>
<pin id="267" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_11/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="dst_addr_11_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="5" slack="0"/>
<pin id="276" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_11/13 "/>
</bind>
</comp>

<comp id="281" class="1004" name="pt_addr_12_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="5" slack="0"/>
<pin id="285" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_12/13 "/>
</bind>
</comp>

<comp id="290" class="1004" name="dst_addr_12_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="5" slack="0"/>
<pin id="294" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_12/14 "/>
</bind>
</comp>

<comp id="299" class="1004" name="pt_addr_13_gep_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="8" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="0" index="2" bw="5" slack="0"/>
<pin id="303" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_13/14 "/>
</bind>
</comp>

<comp id="308" class="1004" name="dst_addr_13_gep_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="5" slack="0"/>
<pin id="312" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_13/15 "/>
</bind>
</comp>

<comp id="317" class="1004" name="pt_addr_14_gep_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="0" index="2" bw="5" slack="0"/>
<pin id="321" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_14/15 "/>
</bind>
</comp>

<comp id="326" class="1004" name="dst_addr_14_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_14/16 "/>
</bind>
</comp>

<comp id="335" class="1004" name="pt_addr_15_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="8" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="5" slack="0"/>
<pin id="339" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pt_addr_15/16 "/>
</bind>
</comp>

<comp id="344" class="1004" name="dst_addr_15_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="5" slack="0"/>
<pin id="348" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr_15/17 "/>
</bind>
</comp>

<comp id="353" class="1005" name="pt_addr_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="4" slack="1"/>
<pin id="355" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr "/>
</bind>
</comp>

<comp id="358" class="1005" name="pt_addr_1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="1"/>
<pin id="360" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="pt_addr_2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="1"/>
<pin id="365" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="pt_addr_3_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="1"/>
<pin id="370" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_3 "/>
</bind>
</comp>

<comp id="373" class="1005" name="pt_addr_4_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="4" slack="1"/>
<pin id="375" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_4 "/>
</bind>
</comp>

<comp id="378" class="1005" name="pt_addr_5_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="4" slack="1"/>
<pin id="380" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_5 "/>
</bind>
</comp>

<comp id="383" class="1005" name="pt_addr_6_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="4" slack="1"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_6 "/>
</bind>
</comp>

<comp id="388" class="1005" name="pt_addr_7_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="4" slack="1"/>
<pin id="390" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_7 "/>
</bind>
</comp>

<comp id="393" class="1005" name="pt_addr_8_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_8 "/>
</bind>
</comp>

<comp id="398" class="1005" name="pt_addr_9_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="1"/>
<pin id="400" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_9 "/>
</bind>
</comp>

<comp id="403" class="1005" name="pt_addr_10_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="1"/>
<pin id="405" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_10 "/>
</bind>
</comp>

<comp id="408" class="1005" name="pt_addr_11_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="1"/>
<pin id="410" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_11 "/>
</bind>
</comp>

<comp id="413" class="1005" name="pt_addr_12_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="1"/>
<pin id="415" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_12 "/>
</bind>
</comp>

<comp id="418" class="1005" name="pt_addr_13_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="1"/>
<pin id="420" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_13 "/>
</bind>
</comp>

<comp id="423" class="1005" name="pt_addr_14_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="1"/>
<pin id="425" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_14 "/>
</bind>
</comp>

<comp id="428" class="1005" name="pt_addr_15_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="4" slack="1"/>
<pin id="430" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pt_addr_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="67"><net_src comp="54" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="81"><net_src comp="62" pin="3"/><net_sink comp="76" pin=1"/></net>

<net id="82"><net_src comp="68" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="91"><net_src comp="83" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="100"><net_src comp="92" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="106"><net_src comp="2" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="101" pin=2"/></net>

<net id="109"><net_src comp="101" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="4" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="118"><net_src comp="110" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="127"><net_src comp="119" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="4" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="10" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="136"><net_src comp="128" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="145"><net_src comp="137" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="12" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="163"><net_src comp="155" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="4" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="178"><net_src comp="2" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="181"><net_src comp="173" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="4" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="190"><net_src comp="182" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="196"><net_src comp="2" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="18" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="199"><net_src comp="191" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="18" pin="0"/><net_sink comp="200" pin=2"/></net>

<net id="208"><net_src comp="200" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="214"><net_src comp="2" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="4" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="217"><net_src comp="209" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="4" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="20" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="226"><net_src comp="218" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="232"><net_src comp="2" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="4" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="22" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="235"><net_src comp="227" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="241"><net_src comp="0" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="4" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="22" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="244"><net_src comp="236" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="250"><net_src comp="2" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="4" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="24" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="253"><net_src comp="245" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="259"><net_src comp="0" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="4" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="24" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="262"><net_src comp="254" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="269"><net_src comp="4" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="270"><net_src comp="26" pin="0"/><net_sink comp="263" pin=2"/></net>

<net id="271"><net_src comp="263" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="277"><net_src comp="0" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="4" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="26" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="280"><net_src comp="272" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="286"><net_src comp="2" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="4" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="28" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="289"><net_src comp="281" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="295"><net_src comp="0" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="4" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="28" pin="0"/><net_sink comp="290" pin=2"/></net>

<net id="298"><net_src comp="290" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="304"><net_src comp="2" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="4" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="30" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="307"><net_src comp="299" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="313"><net_src comp="0" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="4" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="316"><net_src comp="308" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="322"><net_src comp="2" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="4" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="324"><net_src comp="32" pin="0"/><net_sink comp="317" pin=2"/></net>

<net id="325"><net_src comp="317" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="331"><net_src comp="0" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="4" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="334"><net_src comp="326" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="340"><net_src comp="2" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="4" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="34" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="335" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="349"><net_src comp="0" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="4" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="34" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="352"><net_src comp="344" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="356"><net_src comp="54" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="361"><net_src comp="83" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="366"><net_src comp="101" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="371"><net_src comp="119" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="376"><net_src comp="137" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="381"><net_src comp="155" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="386"><net_src comp="173" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="391"><net_src comp="191" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="396"><net_src comp="209" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="401"><net_src comp="227" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="406"><net_src comp="245" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="411"><net_src comp="263" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="416"><net_src comp="281" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="421"><net_src comp="299" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="426"><net_src comp="317" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="431"><net_src comp="335" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
	Port: pt | {}
 - Input state : 
	Port: ByteCpy.1 : dst | {}
	Port: ByteCpy.1 : pt | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
  - Chain level:
	State 1
		pt_load : 1
	State 2
		store_ln117 : 1
		pt_load_1 : 1
	State 3
		store_ln117 : 1
		pt_load_2 : 1
	State 4
		store_ln117 : 1
		pt_load_3 : 1
	State 5
		store_ln117 : 1
		pt_load_4 : 1
	State 6
		store_ln117 : 1
		pt_load_5 : 1
	State 7
		store_ln117 : 1
		pt_load_6 : 1
	State 8
		store_ln117 : 1
		pt_load_7 : 1
	State 9
		store_ln117 : 1
		pt_load_8 : 1
	State 10
		store_ln117 : 1
		pt_load_9 : 1
	State 11
		store_ln117 : 1
		pt_load_10 : 1
	State 12
		store_ln117 : 1
		pt_load_11 : 1
	State 13
		store_ln117 : 1
		pt_load_12 : 1
	State 14
		store_ln117 : 1
		pt_load_13 : 1
	State 15
		store_ln117 : 1
		pt_load_14 : 1
	State 16
		store_ln117 : 1
		pt_load_15 : 1
	State 17
		store_ln117 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|pt_addr_10_reg_403|    4   |
|pt_addr_11_reg_408|    4   |
|pt_addr_12_reg_413|    4   |
|pt_addr_13_reg_418|    4   |
|pt_addr_14_reg_423|    4   |
|pt_addr_15_reg_428|    4   |
| pt_addr_1_reg_358|    4   |
| pt_addr_2_reg_363|    4   |
| pt_addr_3_reg_368|    4   |
| pt_addr_4_reg_373|    4   |
| pt_addr_5_reg_378|    4   |
| pt_addr_6_reg_383|    4   |
| pt_addr_7_reg_388|    4   |
| pt_addr_8_reg_393|    4   |
| pt_addr_9_reg_398|    4   |
|  pt_addr_reg_353 |    4   |
+------------------+--------+
|       Total      |   64   |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |  32  |   4  |   128  ||   142   |
| grp_access_fu_76 |  p0  |  16  |   4  |   64   ||    65   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   192  ||  5.269  ||   207   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    -   |    -   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   207  |
|  Register |    -   |   64   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   64   |   207  |
+-----------+--------+--------+--------+
