#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7faa41407380 .scope module, "or8way_gate" "or8way_gate" 2 6;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 8 "in";
L_0x7faa41425470/0/0 .functor OR 1, L_0x7faa41425650, L_0x7faa41425730, L_0x7faa41425850, L_0x7faa41425930;
L_0x7faa41425470/0/4 .functor OR 1, L_0x7faa41425a50, L_0x7faa41425af0, L_0x7faa41425bd0, L_0x7faa41425cb0;
L_0x7faa41425470 .functor OR 1, L_0x7faa41425470/0/0, L_0x7faa41425470/0/4, C4<0>, C4<0>;
v0x7faa41409c50_0 .net *"_ivl_10", 0 0, L_0x7faa41425a50;  1 drivers
v0x7faa41424880_0 .net *"_ivl_12", 0 0, L_0x7faa41425af0;  1 drivers
v0x7faa41424920_0 .net *"_ivl_14", 0 0, L_0x7faa41425bd0;  1 drivers
v0x7faa414249d0_0 .net *"_ivl_16", 0 0, L_0x7faa41425cb0;  1 drivers
v0x7faa41424a80_0 .net *"_ivl_2", 0 0, L_0x7faa41425650;  1 drivers
v0x7faa41424b70_0 .net *"_ivl_4", 0 0, L_0x7faa41425730;  1 drivers
v0x7faa41424c20_0 .net *"_ivl_6", 0 0, L_0x7faa41425850;  1 drivers
v0x7faa41424cd0_0 .net *"_ivl_8", 0 0, L_0x7faa41425930;  1 drivers
o0x7faa48040188 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x7faa41424d80_0 .net "in", 7 0, o0x7faa48040188;  0 drivers
v0x7faa41424e90_0 .net "out", 0 0, L_0x7faa41425470;  1 drivers
L_0x7faa41425650 .part o0x7faa48040188, 0, 1;
L_0x7faa41425730 .part o0x7faa48040188, 1, 1;
L_0x7faa41425850 .part o0x7faa48040188, 2, 1;
L_0x7faa41425930 .part o0x7faa48040188, 3, 1;
L_0x7faa41425a50 .part o0x7faa48040188, 4, 1;
L_0x7faa41425af0 .part o0x7faa48040188, 5, 1;
L_0x7faa41425bd0 .part o0x7faa48040188, 6, 1;
L_0x7faa41425cb0 .part o0x7faa48040188, 7, 1;
S_0x7faa414074f0 .scope module, "test" "test" 2 19;
 .timescale 0 0;
v0x7faa41425300_0 .var "in", 7 0;
v0x7faa414253c0_0 .net "out", 0 0, v0x7faa41425230_0;  1 drivers
S_0x7faa41424f60 .scope module, "Instance0" "or8way_behavioural" 2 24, 2 12 0, S_0x7faa414074f0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 8 "in";
v0x7faa41425170_0 .net "in", 7 0, v0x7faa41425300_0;  1 drivers
v0x7faa41425230_0 .var "out", 0 0;
E_0x7faa41425120 .event edge, v0x7faa41425170_0;
    .scope S_0x7faa41424f60;
T_0 ;
    %wait E_0x7faa41425120;
    %load/vec4 v0x7faa41425170_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x7faa41425170_0;
    %parti/s 1, 1, 2;
    %or;
    %load/vec4 v0x7faa41425170_0;
    %parti/s 1, 2, 3;
    %or;
    %load/vec4 v0x7faa41425170_0;
    %parti/s 1, 3, 3;
    %or;
    %load/vec4 v0x7faa41425170_0;
    %parti/s 1, 4, 4;
    %or;
    %load/vec4 v0x7faa41425170_0;
    %parti/s 1, 5, 4;
    %or;
    %load/vec4 v0x7faa41425170_0;
    %parti/s 1, 6, 4;
    %or;
    %load/vec4 v0x7faa41425170_0;
    %parti/s 1, 7, 4;
    %or;
    %store/vec4 v0x7faa41425230_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7faa414074f0;
T_1 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x7faa41425300_0, 4, 1;
    %end;
    .thread T_1;
    .scope S_0x7faa414074f0;
T_2 ;
    %vpi_call 2 33 "$printtimescale" {0 0 0};
    %vpi_call 2 35 "$monitor", "%1d | in = [%d, %d, %d, %d, %d, %d, %d, %d] | out = %d", $time, &PV<v0x7faa41425300_0, 0, 1>, &PV<v0x7faa41425300_0, 1, 1>, &PV<v0x7faa41425300_0, 2, 1>, &PV<v0x7faa41425300_0, 3, 1>, &PV<v0x7faa41425300_0, 4, 1>, &PV<v0x7faa41425300_0, 5, 1>, &PV<v0x7faa41425300_0, 6, 1>, &PV<v0x7faa41425300_0, 7, 1>, v0x7faa414253c0_0 {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/michaelsjoeberg/Dropbox/_PROJECTS/_programming/verilog/basics/or8way.v";
