module outMux4(
	input logic [15..0] inp0, inp1, inp2, inp3,
	input logic [1..0] sel,
	output logic [15..0] Out
);

	always @(*) 
		case(sel) 
			2'b00: Out = inp0;
			2'b01: Out = inp1;
			2'b10: Out = inp2; 
			2'b11: Out = inp3;
			default: Out = inp1;
		endcase

endmodule