{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk: 4400.0000"
  ],
  "cts__clock__skew__hold": 182.4052,
  "cts__clock__skew__hold__post_repair": 193.5723,
  "cts__clock__skew__hold__pre_repair": 193.5723,
  "cts__clock__skew__setup": 182.4052,
  "cts__clock__skew__setup__post_repair": 193.5723,
  "cts__clock__skew__setup__pre_repair": 193.5723,
  "cts__design__instance__area": 58658.6445,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 58555.2227,
  "cts__design__instance__area__pre_repair": 58553.7266,
  "cts__design__instance__area__stdcell": 58658.6445,
  "cts__design__instance__area__stdcell__post_repair": 58555.2227,
  "cts__design__instance__area__stdcell__pre_repair": 58553.7266,
  "cts__design__instance__count": 68525,
  "cts__design__instance__count__hold_buffer": 30.0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 68472,
  "cts__design__instance__count__pre_repair": 68471,
  "cts__design__instance__count__setup_buffer": 23.0,
  "cts__design__instance__count__stdcell": 68525,
  "cts__design__instance__count__stdcell__post_repair": 68472,
  "cts__design__instance__count__stdcell__pre_repair": 68471,
  "cts__design__instance__displacement__max": 5.508,
  "cts__design__instance__displacement__mean": 0.003,
  "cts__design__instance__displacement__total": 243.0225,
  "cts__design__instance__utilization": 0.4819,
  "cts__design__instance__utilization__post_repair": 0.4811,
  "cts__design__instance__utilization__pre_repair": 0.4811,
  "cts__design__instance__utilization__stdcell": 0.4819,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4811,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4811,
  "cts__design__io": 47,
  "cts__design__io__post_repair": 47,
  "cts__design__io__pre_repair": 47,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0029,
  "cts__power__internal__total__post_repair": 0.0029,
  "cts__power__internal__total__pre_repair": 0.0029,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0027,
  "cts__power__switching__total__post_repair": 0.0027,
  "cts__power__switching__total__pre_repair": 0.0027,
  "cts__power__total": 0.0057,
  "cts__power__total__post_repair": 0.0056,
  "cts__power__total__pre_repair": 0.0056,
  "cts__route__wirelength__estimated": 626341.875,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 2,
  "cts__timing__drv__hold_violation_count__pre_repair": 2,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.931,
  "cts__timing__drv__max_cap_limit__post_repair": 0.9258,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.9258,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.421,
  "cts__timing__drv__max_slew_limit__post_repair": 0.4171,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.4171,
  "cts__timing__drv__setup_violation_count": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": 0.0,
  "cts__timing__setup__tns__post_repair": -3438.77,
  "cts__timing__setup__tns__pre_repair": -3438.76,
  "cts__timing__setup__ws": 31.78,
  "cts__timing__setup__ws__post_repair": -455.27,
  "cts__timing__setup__ws__pre_repair": -455.27,
  "detailedplace__cpu__total": 75.05,
  "detailedplace__design__instance__area": 58411.6602,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 58411.6602,
  "detailedplace__design__instance__count": 68239,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 68239,
  "detailedplace__design__instance__displacement__max": 8.0935,
  "detailedplace__design__instance__displacement__mean": 0.6295,
  "detailedplace__design__instance__displacement__total": 44917.8,
  "detailedplace__design__instance__utilization": 0.4799,
  "detailedplace__design__instance__utilization__stdcell": 0.4799,
  "detailedplace__design__io": 47,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 664384.0,
  "detailedplace__power__internal__total": 0.0028,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0021,
  "detailedplace__power__total": 0.005,
  "detailedplace__route__wirelength__estimated": 627055.6305,
  "detailedplace__runtime__total": "2:02.42",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.9258,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.4179,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -3708.3999,
  "detailedplace__timing__setup__ws": -453.01,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 69903,
  "detailedroute__route__drc_errors__iter:10": 8,
  "detailedroute__route__drc_errors__iter:11": 5,
  "detailedroute__route__drc_errors__iter:12": 2,
  "detailedroute__route__drc_errors__iter:13": 2,
  "detailedroute__route__drc_errors__iter:14": 2,
  "detailedroute__route__drc_errors__iter:15": 2,
  "detailedroute__route__drc_errors__iter:16": 2,
  "detailedroute__route__drc_errors__iter:17": 1,
  "detailedroute__route__drc_errors__iter:18": 1,
  "detailedroute__route__drc_errors__iter:19": 1,
  "detailedroute__route__drc_errors__iter:2": 15366,
  "detailedroute__route__drc_errors__iter:20": 0,
  "detailedroute__route__drc_errors__iter:3": 14818,
  "detailedroute__route__drc_errors__iter:4": 2401,
  "detailedroute__route__drc_errors__iter:5": 551,
  "detailedroute__route__drc_errors__iter:6": 168,
  "detailedroute__route__drc_errors__iter:7": 65,
  "detailedroute__route__drc_errors__iter:8": 32,
  "detailedroute__route__drc_errors__iter:9": 16,
  "detailedroute__route__net": 68545,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 617938,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 617938,
  "detailedroute__route__wirelength": 776928,
  "detailedroute__route__wirelength__iter:1": 782448,
  "detailedroute__route__wirelength__iter:10": 776918,
  "detailedroute__route__wirelength__iter:11": 776922,
  "detailedroute__route__wirelength__iter:12": 776928,
  "detailedroute__route__wirelength__iter:13": 776927,
  "detailedroute__route__wirelength__iter:14": 776925,
  "detailedroute__route__wirelength__iter:15": 776925,
  "detailedroute__route__wirelength__iter:16": 776928,
  "detailedroute__route__wirelength__iter:17": 776927,
  "detailedroute__route__wirelength__iter:18": 776927,
  "detailedroute__route__wirelength__iter:19": 776927,
  "detailedroute__route__wirelength__iter:2": 780021,
  "detailedroute__route__wirelength__iter:20": 776928,
  "detailedroute__route__wirelength__iter:3": 777456,
  "detailedroute__route__wirelength__iter:4": 777305,
  "detailedroute__route__wirelength__iter:5": 777076,
  "detailedroute__route__wirelength__iter:6": 777000,
  "detailedroute__route__wirelength__iter:7": 776942,
  "detailedroute__route__wirelength__iter:8": 776923,
  "detailedroute__route__wirelength__iter:9": 776915,
  "finish__clock__skew__hold": 117.1819,
  "finish__clock__skew__setup": 128.5121,
  "finish__cpu__total": 39.39,
  "finish__design__instance__area": 58658.6445,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 58658.6445,
  "finish__design__instance__count": 68525,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 68525,
  "finish__design__instance__utilization": 0.4819,
  "finish__design__instance__utilization__stdcell": 0.4819,
  "finish__design__io": 47,
  "finish__mem__peak": 1399556.0,
  "finish__power__internal__total": 0.003,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0015,
  "finish__power__total": 0.0044,
  "finish__runtime__total": "1:05.29",
  "finish__timing__drv__hold_violation_count": 0.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9545,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.6222,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": 0.0,
  "finish__timing__setup__ws": 1990.46,
  "finish__timing__wns_percent_delay": 69.872846,
  "floorplan__cpu__total": 4.03,
  "floorplan__design__instance__area": 34987.5273,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 34987.5273,
  "floorplan__design__instance__count": 67458,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 67458,
  "floorplan__design__instance__utilization": 0.2874,
  "floorplan__design__instance__utilization__stdcell": 0.2874,
  "floorplan__design__io": 47,
  "floorplan__mem__peak": 391652.0,
  "floorplan__power__internal__total": 0.002,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0006,
  "floorplan__power__total": 0.0025,
  "floorplan__runtime__total": "0:07.72",
  "floorplan__timing__setup__tns": -81416632.0,
  "floorplan__timing__setup__ws": -36951.6406,
  "globalplace__design__instance__area": 34987.5273,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 34987.5273,
  "globalplace__design__instance__count": 67458,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 67458,
  "globalplace__design__instance__utilization": 0.2874,
  "globalplace__design__instance__utilization__stdcell": 0.2874,
  "globalplace__design__io": 47,
  "globalplace__power__internal__total": 0.0019,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0014,
  "globalplace__power__total": 0.0033,
  "globalplace__timing__setup__tns": -327224992.0,
  "globalplace__timing__setup__ws": -182667.4375,
  "globalroute__clock__skew__hold": 205.8362,
  "globalroute__clock__skew__setup": 205.8362,
  "globalroute__design__instance__area": 58658.6445,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 58658.6445,
  "globalroute__design__instance__count": 68525,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 68525,
  "globalroute__design__instance__utilization": 0.4819,
  "globalroute__design__instance__utilization__stdcell": 0.4819,
  "globalroute__design__io": 47,
  "globalroute__power__internal__total": 0.0029,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0029,
  "globalroute__power__total": 0.0059,
  "globalroute__timing__clock__slack": -218.433,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.9197,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.3411,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -606.79,
  "globalroute__timing__setup__ws": -218.43,
  "placeopt__cpu__total": 83.27,
  "placeopt__design__instance__area": 58411.6602,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 34987.5273,
  "placeopt__design__instance__area__stdcell": 58411.6602,
  "placeopt__design__instance__area__stdcell__pre_opt": 34987.5273,
  "placeopt__design__instance__count": 68239,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 67458,
  "placeopt__design__instance__count__stdcell": 68239,
  "placeopt__design__instance__count__stdcell__pre_opt": 67458,
  "placeopt__design__instance__utilization": 0.4799,
  "placeopt__design__instance__utilization__pre_opt": 0.2874,
  "placeopt__design__instance__utilization__stdcell": 0.4799,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.2874,
  "placeopt__design__io": 47,
  "placeopt__design__io__pre_opt": 47,
  "placeopt__mem__peak": 818668.0,
  "placeopt__power__internal__total": 0.0028,
  "placeopt__power__internal__total__pre_opt": 0.0019,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.002,
  "placeopt__power__switching__total__pre_opt": 0.0014,
  "placeopt__power__total": 0.0048,
  "placeopt__power__total__pre_opt": 0.0033,
  "placeopt__runtime__total": "1:44.43",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.9501,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.4237,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -6191.7002,
  "placeopt__timing__setup__tns__pre_opt": -327224992.0,
  "placeopt__timing__setup__ws": -566.61,
  "placeopt__timing__setup__ws__pre_opt": -182667.4375,
  "run__flow__design": "jpeg",
  "run__flow__generate_date": "2022-09-29 15:27",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5083-ga783d1b9c",
  "run__flow__platform": "intel22",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1uW",
  "run__flow__platform__resistance_units": "1ohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "d88be9a4f007c5f3a72d22a2aff36fad8b717eae",
  "run__flow__scripts_commit": "97d54ba50c9e1213757524d9bd4e1a40d26c1a17",
  "run__flow__uuid": "72eb9971-a492-45de-9a6e-5a0d2d2939d4",
  "run__flow__variant": "base",
  "synth__cpu__total": 357.78,
  "synth__design__instance__area__stdcell": 36641.10492,
  "synth__design__instance__count__stdcell": 72257.0,
  "synth__mem__peak": 839348.0,
  "synth__runtime__total": "9:03.78",
  "total_time": "0:14:03.640000"
}