package rerocc

import chisel3._
import chisel3.util._
import org.chipsalliance.cde.config._
import freechips.rocketchip.diplomacy._
import freechips.rocketchip.tile._
import freechips.rocketchip.tilelink._
import freechips.rocketchip.rocket._
import freechips.rocketchip.util._
import freechips.rocketchip.prci._
import freechips.rocketchip.subsystem._

import midas.targetutils.SynthesizePrintf

case class ReRoCCTileParams(
  genRoCC: Option[Parameters => LazyRoCC] = None,
  reroccId: Int = 0,
  rowBits: Int = 64,
  dcacheParams: Option[DCacheParams] = Some(DCacheParams(nSets = 4, nWays = 4)),
  mergeTLNodes: Boolean = true,
  l2TLBEntries: Int = 0,
  l2TLBWays: Int = 4
) extends TileParams {
  val core = new EmptyCoreParams(l2TLBEntries, l2TLBWays)
  val icache = None
  val dcache = Some(dcacheParams.getOrElse(DCacheParams()).copy(rowBits=rowBits))
  val btb = None
  val hartId = -1
  val beuAddr = None
  val blockerCtrlAddr = None
  val name = None
  val clockSinkParams = ClockSinkParameters()

  val tileId = -1
  val baseName = s"rerocc_tile"
  val uniqueName = s"rerocc_tile_$reroccId"
}

case object ReRoCCTileKey extends Field[Seq[ReRoCCTileParams]](Nil)
case object ReRoCCIBufEntriesKey extends Field[Int](4)

class EmptyCoreParams(val nL2TLBEntries: Int, val nL2TLBWays: Int) extends CoreParams {
  // Most fields are unused, or make no sense in the context of a ReRoCC tile
  lazy val bootFreqHz: BigInt               = ???
  lazy val useVM: Boolean                   = true
  lazy val useUser: Boolean                 = ???
  lazy val useSupervisor: Boolean           = ???
  lazy val useHypervisor: Boolean           = false
  lazy val useDebug: Boolean                = ???
  lazy val useAtomics: Boolean              = false
  lazy val useAtomicsOnlyForIO: Boolean     = false
  lazy val useCompressed: Boolean           = true
  lazy val useRVE: Boolean                  = ???
  lazy val useSCIE: Boolean                 = false
  lazy val nLocalInterrupts: Int            = ???
  lazy val useNMI: Boolean                  = false
  lazy val nBreakpoints: Int                = 0
  lazy val useBPWatch: Boolean              = ???
  lazy val mcontextWidth: Int               = ???
  lazy val scontextWidth: Int               = ???
  lazy val nPMPs: Int                       = 0
  lazy val nPerfCounters: Int               = 0
  lazy val haveBasicCounters: Boolean       = ???
  lazy val haveCFlush: Boolean              = false;
  lazy val misaWritable: Boolean            = ???
  lazy val nPTECacheEntries: Int            = 0
  lazy val mtvecInit: Option[BigInt]        = None
  lazy val mtvecWritable: Boolean           = false
  lazy val fastLoadWord: Boolean            = ???
  lazy val fastLoadByte: Boolean            = ???
  lazy val branchPredictionModeCSR: Boolean = ???
  lazy val clockGate: Boolean               = ???
  lazy val mvendorid: Int                   = ???
  lazy val mimpid: Int                      = ???
  lazy val useConditionalZero: Boolean      = false
  lazy val mulDiv: Option[MulDivParams]     = None
  lazy val fpu: Option[FPUParams]           = Some(FPUParams())
  lazy val traceHasWdata: Boolean           = false
  lazy val useBitManip: Boolean             = false
  lazy val useBitManipCrypto: Boolean       = false
  lazy val useCryptoNIST: Boolean           = false
  lazy val useCryptoSM: Boolean             = false

  lazy val decodeWidth: Int                 = 0
  lazy val fetchWidth: Int                  = 0
  lazy val haveFSDirty: Boolean             = ???
  lazy val instBits: Int                    = 16
  lazy val lrscCycles: Int                  = 20
  lazy val pmpGranularity: Int              = 0
  lazy val retireWidth: Int                 = 0
}

// For local PTW
class MiniDCache(reRoCCId: Int, crossing: ClockCrossingType)(implicit p: Parameters) extends DCache(0, crossing)(p) {
  override def cacheClientParameters = Seq(TLMasterParameters.v1(
    name          = s"ReRoCC ${reRoCCId} DCache",
    sourceId      = IdRange(0, 1),
    supportsProbe = TransferSizes(cfg.blockBytes, cfg.blockBytes)))
  override def mmioClientParameters = Seq(TLMasterParameters.v1(
    name          = s"ReRoCC ${reRoCCId} DCache MMIO",
    sourceId      = IdRange(firstMMIO, firstMMIO + cfg.nMMIOs),
    requestFifo   = true))
}

class ReRoCCManager(reRoCCTileParams: ReRoCCTileParams, roccOpcode: UInt)(implicit p: Parameters) extends LazyModule {
  val node = ReRoCCManagerNode(ReRoCCManagerParams(reRoCCTileParams.reroccId))
  val ibufEntries = p(ReRoCCIBufEntriesKey)
  override lazy val module = new Impl
  class Impl extends LazyModuleImp(this) {
    val io = IO(new Bundle {
      val manager_id = Input(UInt(log2Ceil(p(ReRoCCTileKey).size).W))
      val cmd = Decoupled(new RoCCCommand)
      val resp = Flipped(Decoupled(new RoCCResponse))
      val busy = Input(Bool())
      val ptw = Flipped(new DatapathPTWIO)
    })

    val (rerocc, edge) = node.in(0)
    val s_idle :: s_active :: s_rel_wait :: s_sfence :: s_unbusy :: Nil = Enum(5)

    val numClients = edge.cParams.clients.map(_.nCfgs).sum

    val client = Reg(UInt(log2Ceil(numClients).W))
    val status = Reg(new MStatus)
    val ptbr = Reg(new PTBR)
    val state = RegInit(s_idle)

    io.ptw.ptbr := ptbr
    io.ptw.hgatp := 0.U.asTypeOf(new PTBR)
    io.ptw.vsatp := 0.U.asTypeOf(new PTBR)
    io.ptw.sfence.valid := state === s_sfence
    io.ptw.sfence.bits.rs1 := false.B
    io.ptw.sfence.bits.rs2 := false.B
    io.ptw.sfence.bits.addr := 0.U
    io.ptw.sfence.bits.asid := 0.U
    io.ptw.sfence.bits.hv := false.B
    io.ptw.sfence.bits.hg := false.B

    io.ptw.status := status
    io.ptw.hstatus := 0.U.asTypeOf(new HStatus)
    io.ptw.gstatus := 0.U.asTypeOf(new MStatus)
    io.ptw.pmp.foreach(_ := 0.U.asTypeOf(new PMP))

    val rr_req = Queue(rerocc.req)
    val (req_first, req_last, req_beat) = ReRoCCMsgFirstLast(rr_req, true)
    val rr_resp = rerocc.resp

    rr_req.ready := false.B

    val inst_q = Module(new Queue(new RoCCCommand, ibufEntries))
    val enq_inst = Reg(new RoCCCommand)
    val next_enq_inst = WireInit(enq_inst)
    inst_q.io.enq.valid := false.B
    inst_q.io.enq.bits := next_enq_inst
    inst_q.io.enq.bits.inst.opcode := roccOpcode

    val cntr = RegInit(0.U(20.W))
    when(cntr < 100000.U){
      cntr := cntr + 1.U
    }.otherwise{
      cntr := 0.U
    }
    when(cntr === 0.U){  
      printf(SynthesizePrintf("manager %d inst count: %d\n", io.manager_id, inst_q.io.count))
      printf(SynthesizePrintf("manager %d state: %d\n", io.manager_id, state))
    }
    when(io.manager_id === 1.U){
      when (inst_q.io.enq.fire) {
        SynthesizePrintf("mgr1 inst_q enq %d + 1\n", inst_q.io.count)
      }
      when (inst_q.io.deq.fire) {
        SynthesizePrintf("mgr1 inst_q deq %d - 1\n", inst_q.io.count)
      }
    }
    // 0 -> acquire ack
    // 1 -> inst ack
    // 2 -> writeback
    // 3 -> rel
    // 4 -> unbusyack
    val resp_arb = Module(new ReRoCCMsgArbiter(edge.bundle, 5, false))
    rr_resp <> resp_arb.io.out
    resp_arb.io.in.foreach { i => i.valid := false.B }

    val status_lower = Reg(UInt(64.W))

    when (rr_req.valid) {
      when (rr_req.bits.opcode === ReRoCCProtocol.mAcquire) {
        rr_req.ready := resp_arb.io.in(0).ready
        resp_arb.io.in(0).valid := true.B
        when (state === s_idle && rr_req.fire()) {
          state := s_active
          client := rr_req.bits.client_id
        }
      } .elsewhen (rr_req.bits.opcode === ReRoCCProtocol.mUStatus) {
        rr_req.ready := !inst_q.io.deq.valid
        when (!inst_q.io.deq.valid) {
          when (req_first) { status_lower := rr_req.bits.data }
          when (req_last) { status := Cat(rr_req.bits.data, status_lower).asTypeOf(new MStatus) }
        }
      } .elsewhen (rr_req.bits.opcode === ReRoCCProtocol.mUPtbr) {
        rr_req.ready := !inst_q.io.deq.valid
        when (!inst_q.io.deq.valid) { ptbr := rr_req.bits.data.asTypeOf(new PTBR) }
      } .elsewhen (rr_req.bits.opcode === ReRoCCProtocol.mInst) {
        assert(state === s_active && inst_q.io.enq.ready)
        rr_req.ready := true.B

        when (req_beat === 0.U) {
          val inst = rr_req.bits.data.asTypeOf(new RoCCInstruction)
          enq_inst.inst := inst
          when (!inst.xs1        ) { enq_inst.rs1 := 0.U }
          when (!inst.xs2        ) { enq_inst.rs2 := 0.U }
        } .otherwise {
          val enq_inst_rs1      = enq_inst.inst.xs1 && req_beat === 1.U
          val enq_inst_rs2      = enq_inst.inst.xs2 && req_beat === Mux(enq_inst.inst.xs1, 2.U, 1.U)
          when (enq_inst_rs1) { next_enq_inst.rs1 := rr_req.bits.data }
          when (enq_inst_rs2) { next_enq_inst.rs2 := rr_req.bits.data }
          enq_inst := next_enq_inst
        }
        when (req_last) {
          inst_q.io.enq.valid := true.B

          assert(inst_q.io.enq.ready)
        }
      } .elsewhen (rr_req.bits.opcode === ReRoCCProtocol.mRelease) {
        rr_req.ready := true.B
        state := s_rel_wait
      } .elsewhen (rr_req.bits.opcode === ReRoCCProtocol.mUnbusy) {
        rr_req.ready := true.B
        state := s_unbusy
      } .otherwise {
        assert(false.B)
      }
    }

    // acquire->ack/nack
    resp_arb.io.in(0).bits.opcode := ReRoCCProtocol.sAcqResp
    resp_arb.io.in(0).bits.client_id := rr_req.bits.client_id
    resp_arb.io.in(0).bits.manager_id := io.manager_id
    resp_arb.io.in(0).bits.data := state === s_idle

    // insts -> (inst_q, inst_ack)
    io.cmd.valid := inst_q.io.deq.valid && resp_arb.io.in(1).ready
    io.cmd.bits := inst_q.io.deq.bits
    inst_q.io.deq.ready := io.cmd.ready && resp_arb.io.in(1).ready
    resp_arb.io.in(1).valid := inst_q.io.deq.valid && io.cmd.ready
    resp_arb.io.in(1).bits.opcode     := ReRoCCProtocol.sInstAck
    resp_arb.io.in(1).bits.client_id  := client
    resp_arb.io.in(1).bits.manager_id := io.manager_id
    resp_arb.io.in(1).bits.data       := 0.U

    // writebacks
    val resp = Queue(io.resp)
    val resp_rd = RegInit(false.B)
    resp_arb.io.in(2).valid           := resp.valid
    resp_arb.io.in(2).bits.opcode     := ReRoCCProtocol.sWrite
    resp_arb.io.in(2).bits.client_id  := client
    resp_arb.io.in(2).bits.manager_id := io.manager_id
    resp_arb.io.in(2).bits.data       := Mux(resp_rd, resp.bits.rd, resp.bits.data)
    when (resp_arb.io.in(2).fire()) { resp_rd := !resp_rd }
    resp.ready := resp_arb.io.in(2).ready && resp_rd

    // release
    resp_arb.io.in(3).valid           := state === s_rel_wait && !io.busy && inst_q.io.count === 0.U
    resp_arb.io.in(3).bits.opcode     := ReRoCCProtocol.sRelResp
    resp_arb.io.in(3).bits.client_id  := client
    resp_arb.io.in(3).bits.manager_id := io.manager_id
    resp_arb.io.in(3).bits.data       := 0.U

    when (resp_arb.io.in(3).fire()) {
      state := s_sfence
    }
    when (state === s_sfence) { state := s_idle }

    // unbusyack
    resp_arb.io.in(4).valid           := state === s_unbusy && !io.busy && inst_q.io.count === 0.U
    resp_arb.io.in(4).bits.opcode     := ReRoCCProtocol.sUnbusyAck
    resp_arb.io.in(4).bits.client_id  := client
    resp_arb.io.in(4).bits.manager_id := io.manager_id
    resp_arb.io.in(4).bits.data       := 0.U

    when (resp_arb.io.in(4).fire()) { state := s_active }
  }
}

class ReRoCCManagerTile()(implicit p: Parameters) extends LazyModule {
  val reRoCCParams = p(TileKey).asInstanceOf[ReRoCCTileParams]
  val reRoCCId = reRoCCParams.reroccId
  def this(tileParams: ReRoCCTileParams, p: Parameters) = {
    this()(p.alterMap(Map(
      TileKey -> tileParams,
      TileVisibilityNodeKey -> TLEphemeralNode()(ValName("rerocc_manager"))
    )))
  }
  val reroccManagerIdSinkNode = BundleBridgeSink[UInt]()

    val rocc = reRoCCParams.genRoCC.get(p)
  require(rocc.opcodes.opcodes.size == 1)
  val rerocc_manager = LazyModule(new ReRoCCManager(reRoCCParams, rocc.opcodes.opcodes.head))
  val reRoCCNode = ReRoCCIdentityNode()
  rerocc_manager.node := ReRoCCBuffer() := reRoCCNode
  val tlNode = p(TileVisibilityNodeKey) // throttle before TL Node (merged ->
  val tlXbar = TLXbar()

  tlXbar :=* rocc.atlNode
  if (reRoCCParams.mergeTLNodes) {
    tlXbar :=* rocc.tlNode
  } else {
    tlNode :=* rocc.tlNode
  }
  tlNode :=* TLBuffer() :=* tlXbar

  // minicache
  val dcache = reRoCCParams.dcacheParams.map(_ => LazyModule(new MiniDCache(reRoCCId, SynchronousCrossing())(p)))
  dcache.map(d => tlXbar := TLWidthWidget(reRoCCParams.rowBits/8) := d.node)

  val hellammio: Option[HellaMMIO] = if (!dcache.isDefined) {
    val h = LazyModule(new HellaMMIO(s"ReRoCC $reRoCCId MMIO"))
    tlXbar := h.node
    Some(h)
  } else { None }


  override lazy val module = new LazyModuleImp(this) {
    val dcacheArb = Module(new HellaCacheArbiter(2)(p))
    dcache.map(_.module.io.cpu).getOrElse(hellammio.get.module.io) <> dcacheArb.io.mem

    val edge = dcache.map(_.node.edges.out(0)).getOrElse(hellammio.get.node.edges.out(0))

    val ptw = Module(new PTW(1 + rocc.nPTWPorts)(edge, p))

    if (dcache.isDefined) {
      dcache.get.module.io.tlb_port := DontCare
      dcache.get.module.io.tlb_port.req.valid := false.B
      ptw.io.requestor(0) <> dcache.get.module.io.ptw
    } else {
      ptw.io.requestor(0) := DontCare
      ptw.io.requestor(0).req.valid := false.B
    }
    dcacheArb.io.requestor(0) <> ptw.io.mem

    val dcIF = Module(new SimpleHellaCacheIF)
    dcIF.io.requestor <> rocc.module.io.mem
    dcacheArb.io.requestor(1) <> dcIF.io.cache

    for (i <- 0 until rocc.nPTWPorts) {
      ptw.io.requestor(1+i) <> rocc.module.io.ptw(i)
    }
    rerocc_manager.module.io.manager_id := reroccManagerIdSinkNode.bundle
    rocc.module.io.cmd <> rerocc_manager.module.io.cmd
    rerocc_manager.module.io.resp <> rocc.module.io.resp
    rerocc_manager.module.io.busy := rocc.module.io.busy

    ptw.io.dpath <> rerocc_manager.module.io.ptw

    rocc.module.io.fpu_req.ready := false.B
    assert(!rocc.module.io.fpu_req.valid)
    rocc.module.io.fpu_resp.valid := false.B
    rocc.module.io.fpu_resp.bits := DontCare

    rocc.module.io.exception := false.B
  }
}
