Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Oct  3 13:57:48 2020
| Host         : DESKTOP-D9F9TPQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Conv_Accel_Top_timing_summary_routed.rpt -pb Conv_Accel_Top_timing_summary_routed.pb -rpx Conv_Accel_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Conv_Accel_Top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 125 register/latch pins with no clock driven by root clock pin: processer/design_2_i/axi_gpio_3/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 758 pins that are not constrained for maximum delay. (HIGH)

 There are 96 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.193        0.000                      0                 5350        0.024        0.000                      0                 5350        3.000        0.000                       0                  2306  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
clk_fpga_0                                   {0.000 5.000}      10.000          100.000         
processer/design_2_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_design_2_clk_wiz_0_0              {0.000 20.000}     40.000          25.000          
  clkfbout_design_2_clk_wiz_0_0              {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                         2.315        0.000                      0                 2790        0.024        0.000                      0                 2790        4.020        0.000                       0                  1414  
processer/design_2_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_design_2_clk_wiz_0_0                   26.461        0.000                      0                 2255        0.029        0.000                      0                 2255       18.750        0.000                       0                   888  
  clkfbout_design_2_clk_wiz_0_0                                                                                                                                                                7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_2_clk_wiz_0_0        2.193        0.000                      0                  725        0.324        0.000                      0                  725  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_fpga_0                     clk_out1_design_2_clk_wiz_0_0        2.726        0.000                      0                  305        0.427        0.000                      0                  305  
**async_default**              clk_out1_design_2_clk_wiz_0_0  clk_out1_design_2_clk_wiz_0_0       36.573        0.000                      0                    3        1.009        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.315ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.315ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.129ns  (logic 0.978ns (15.957%)  route 5.151ns (84.043%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.891     3.185    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y106        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=143, routed)         1.150     4.791    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X35Y107        LUT4 (Prop_lut4_I2_O)        0.124     4.915 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_bresp[0]_INST_0_i_7/O
                         net (fo=18, routed)          1.293     6.208    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_1_0
    SLICE_X43Y106        LUT6 (Prop_lut6_I0_O)        0.124     6.332 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.817     7.149    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[2]_2
    SLICE_X43Y106        LUT6 (Prop_lut6_I3_O)        0.124     7.273 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.756     8.029    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0_i_1_n_0
    SLICE_X38Y105        LUT2 (Prop_lut2_I1_O)        0.150     8.179 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           1.135     9.314    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.562    12.742    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870                     
                         clock uncertainty           -0.154    12.716                     
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.087    11.629    static           processer/design_2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.629                     
                         arrival time                          -9.314                     
  -------------------------------------------------------------------
                         slack                                  2.315                     

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.550ns  (logic 1.934ns (29.527%)  route 4.616ns (70.473%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=12, routed)          4.120     8.601    static         processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X34Y113        LUT4 (Prop_lut4_I1_O)        0.153     8.754 r  static         processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=1, routed)           0.496     9.250    static         processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DBus_Reg
    SLICE_X35Y113        LUT4 (Prop_lut4_I0_O)        0.331     9.581 r  static         processer/design_2_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE[0]_i_1/O
                         net (fo=1, routed)           0.000     9.581    static         processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]_0
    SLICE_X35Y113        FDSE                                         r  static         processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.649    12.828    static         processer/design_2_i/axi_gpio_10/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y113        FDSE                                         r  static         processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.129    12.957                     
                         clock uncertainty           -0.154    12.803                     
    SLICE_X35Y113        FDSE (Setup_fdse_C_D)        0.029    12.832    static           processer/design_2_i/axi_gpio_10/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.832                     
                         arrival time                          -9.581                     
  -------------------------------------------------------------------
                         slack                                  3.251                     

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.113ns  (logic 1.574ns (25.749%)  route 4.539ns (74.251%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.642ns = ( 12.642 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.450     4.481 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=12, routed)          2.467     6.947    static         processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X50Y102        LUT6 (Prop_lut6_I3_O)        0.124     7.071 r  static         processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_1/O
                         net (fo=1, routed)           2.072     9.144    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_0
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.463    12.642    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                         clock pessimism              0.129    12.771                     
                         clock uncertainty           -0.154    12.617                     
    SLICE_X53Y61         FDRE (Setup_fdre_C_D)       -0.067    12.550    static           processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]
  -------------------------------------------------------------------
                         required time                         12.550                     
                         arrival time                          -9.144                     
  -------------------------------------------------------------------
                         slack                                  3.406                     

Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 2.675ns (43.287%)  route 3.505ns (56.713%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.844     3.138    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y105        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=65, routed)          0.826     4.482    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y105        LUT2 (Prop_lut2_I1_O)        0.152     4.634 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.006     5.640    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X27Y104        LUT5 (Prop_lut5_I1_O)        0.374     6.014 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.940     6.954    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.280 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.280    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.813 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.813    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.930    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.253 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.732     8.986    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X31Y105        LUT3 (Prop_lut3_I0_O)        0.332     9.318 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.318    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X31Y105        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.699    12.878    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y105        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.247    13.125                     
                         clock uncertainty           -0.154    12.971                     
    SLICE_X31Y105        FDRE (Setup_fdre_C_D)        0.075    13.046    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         13.046                     
                         arrival time                          -9.318                     
  -------------------------------------------------------------------
                         slack                                  3.728                     

Slack (MET) :             3.735ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.068ns  (logic 1.930ns (31.807%)  route 4.138ns (68.193%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=12, routed)          3.652     8.133    static         processer/design_2_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.153     8.286 r  static         processer/design_2_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[0]_i_2/O
                         net (fo=1, routed)           0.486     8.772    static         processer/design_2_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/DBus_Reg
    SLICE_X33Y112        LUT4 (Prop_lut4_I0_O)        0.327     9.099 r  static         processer/design_2_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE[0]_i_1/O
                         net (fo=1, routed)           0.000     9.099    static         processer/design_2_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]_0
    SLICE_X33Y112        FDSE                                         r  static         processer/design_2_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.649    12.828    static         processer/design_2_i/axi_gpio_11/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y112        FDSE                                         r  static         processer/design_2_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
                         clock pessimism              0.129    12.957                     
                         clock uncertainty           -0.154    12.803                     
    SLICE_X33Y112        FDSE (Setup_fdse_C_D)        0.031    12.834    static           processer/design_2_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]
  -------------------------------------------------------------------
                         required time                         12.834                     
                         arrival time                          -9.099                     
  -------------------------------------------------------------------
                         slack                                  3.735                     

Slack (MET) :             3.764ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 2.558ns (41.637%)  route 3.586ns (58.363%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.844     3.138    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y105        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=65, routed)          0.826     4.482    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y105        LUT2 (Prop_lut2_I1_O)        0.152     4.634 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.006     5.640    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X27Y104        LUT5 (Prop_lut5_I1_O)        0.374     6.014 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.940     6.954    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.280 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.280    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.813 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.813    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.136 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.813     8.950    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X31Y103        LUT3 (Prop_lut3_I0_O)        0.332     9.282 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     9.282    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X31Y103        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.699    12.878    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y103        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.247    13.125                     
                         clock uncertainty           -0.154    12.971                     
    SLICE_X31Y103        FDRE (Setup_fdre_C_D)        0.075    13.046    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         13.046                     
                         arrival time                          -9.282                     
  -------------------------------------------------------------------
                         slack                                  3.764                     

Slack (MET) :             3.783ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.612ns  (logic 0.828ns (14.754%)  route 4.784ns (85.246%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.891     3.185    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y106        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=143, routed)         2.957     6.598    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X50Y100        LUT6 (Prop_lut6_I2_O)        0.124     6.722 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_7/O
                         net (fo=1, routed)           0.638     7.360    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_7_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I5_O)        0.124     7.484 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_5/O
                         net (fo=1, routed)           0.547     8.032    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_5_n_0
    SLICE_X51Y99         LUT6 (Prop_lut6_I5_O)        0.124     8.156 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=2, routed)           0.641     8.797    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X51Y96         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.466    12.645    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X51Y96         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                         clock pessimism              0.129    12.774                     
                         clock uncertainty           -0.154    12.620                     
    SLICE_X51Y96         FDRE (Setup_fdre_C_D)       -0.040    12.580    static           processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.580                     
                         arrival time                          -8.797                     
  -------------------------------------------------------------------
                         slack                                  3.783                     

Slack (MET) :             3.819ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.045ns  (logic 2.642ns (43.707%)  route 3.403ns (56.293%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.844     3.138    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y105        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X34Y105        FDRE (Prop_fdre_C_Q)         0.518     3.656 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=65, routed)          0.826     4.482    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X32Y105        LUT2 (Prop_lut2_I1_O)        0.152     4.634 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=4, routed)           1.006     5.640    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X27Y104        LUT5 (Prop_lut5_I1_O)        0.374     6.014 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_4__0/O
                         net (fo=24, routed)          0.940     6.954    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X32Y102        LUT4 (Prop_lut4_I3_O)        0.326     7.280 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     7.280    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/S[1]
    SLICE_X32Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.813 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.813    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X32Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.930 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.930    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X32Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.245 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.630     8.876    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X31Y104        LUT3 (Prop_lut3_I0_O)        0.307     9.183 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.183    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X31Y104        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.699    12.878    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X31Y104        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.247    13.125                     
                         clock uncertainty           -0.154    12.971                     
    SLICE_X31Y104        FDRE (Setup_fdre_C_D)        0.031    13.002    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         13.002                     
                         arrival time                          -9.183                     
  -------------------------------------------------------------------
                         slack                                  3.819                     

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.973ns  (logic 1.934ns (32.379%)  route 4.039ns (67.621%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.737     3.031    static         processer/design_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    ----------------------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=17, routed)          2.814     7.179    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X48Y105        LUT5 (Prop_lut5_I1_O)        0.124     7.303 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[2]_INST_0/O
                         net (fo=6, routed)           0.784     8.087    static         processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_wvalid
    SLICE_X52Y104        LUT2 (Prop_lut2_I1_O)        0.150     8.237 r  static         processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_2/O
                         net (fo=1, routed)           0.441     8.678    static         processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_5_in
    SLICE_X52Y104        LUT6 (Prop_lut6_I1_O)        0.326     9.004 r  static         processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.004    static         processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_0_out[1]
    SLICE_X52Y104        FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.640    12.819    static         processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X52Y104        FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]/C
                         clock pessimism              0.129    12.948                     
                         clock uncertainty           -0.154    12.794                     
    SLICE_X52Y104        FDRE (Setup_fdre_C_D)        0.031    12.825    static           processer/design_2_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.825                     
                         arrival time                          -9.004                     
  -------------------------------------------------------------------
                         slack                                  3.821                     

Slack (MET) :             3.821ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 1.635ns (27.113%)  route 4.395ns (72.887%))
  Logic Levels:           6  (LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     1.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.891     3.185    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X31Y106        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y106        FDRE (Prop_fdre_C_Q)         0.456     3.641 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[2]/Q
                         net (fo=143, routed)         1.001     4.642    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[0]_0[2]
    SLICE_X35Y105        LUT4 (Prop_lut4_I0_O)        0.153     4.795 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/s_axi_wready[0]_INST_0_i_7/O
                         net (fo=21, routed)          1.063     5.858    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d[2]_i_2
    SLICE_X42Y107        LUT6 (Prop_lut6_I0_O)        0.327     6.185 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_bvalid[0]_INST_0_i_7/O
                         net (fo=2, routed)           0.449     6.634    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_3
    SLICE_X41Y106        LUT6 (Prop_lut6_I5_O)        0.124     6.758 f  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_bvalid[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.447     7.205    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid_0_sn_1
    SLICE_X37Y105        LUT5 (Prop_lut5_I4_O)        0.124     7.329 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_bvalid[0]_INST_0/O
                         net (fo=1, routed)           0.822     8.152    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/m_axi_bvalid
    SLICE_X29Y105        LUT4 (Prop_lut4_I1_O)        0.119     8.271 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/mhandshake_r_i_1/O
                         net (fo=3, routed)           0.613     8.883    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake
    SLICE_X29Y106        LUT4 (Prop_lut4_I2_O)        0.332     9.215 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1/O
                         net (fo=1, routed)           0.000     9.215    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc[1]_i_1_n_0
    SLICE_X29Y106        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r                 
    PS7_X0Y0             PS7                          0.000    10.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.179 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.699    12.878    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X29Y106        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]/C
                         clock pessimism              0.282    13.160                     
                         clock uncertainty           -0.154    13.006                     
    SLICE_X29Y106        FDRE (Setup_fdre_C_D)        0.031    13.037    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         13.037                     
                         arrival time                          -9.215                     
  -------------------------------------------------------------------
                         slack                                  3.821                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.645%)  route 0.206ns (59.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.555     0.891    static         processer/design_2_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X49Y95         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  static         processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[24]/Q
                         net (fo=1, routed)           0.206     1.238    static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[7]
    SLICE_X50Y96         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.820     1.186    static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y96         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                         clock pessimism             -0.035     1.151                     
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.063     1.214    static           processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.214                     
                         arrival time                           1.238                     
  -------------------------------------------------------------------
                         slack                                  0.024                     

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.216%)  route 0.210ns (59.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.555     0.891    static         processer/design_2_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X49Y95         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  static         processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/Q
                         net (fo=1, routed)           0.210     1.241    static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[3]
    SLICE_X50Y98         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.821     1.187    static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y98         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]/C
                         clock pessimism             -0.035     1.152                     
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.063     1.215    static           processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.215                     
                         arrival time                           1.241                     
  -------------------------------------------------------------------
                         slack                                  0.026                     

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.970%)  route 0.212ns (60.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.555     0.891    static         processer/design_2_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X48Y96         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X48Y96         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  static         processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[22]/Q
                         net (fo=1, routed)           0.212     1.243    static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[9]
    SLICE_X50Y98         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.821     1.187    static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y98         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.035     1.152                     
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.060     1.212    static           processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.212                     
                         arrival time                           1.243                     
  -------------------------------------------------------------------
                         slack                                  0.031                     

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.532%)  route 0.216ns (60.468%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.555     0.891    static         processer/design_2_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X49Y95         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X49Y95         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  static         processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[27]/Q
                         net (fo=1, routed)           0.216     1.247    static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[4]
    SLICE_X50Y98         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.821     1.187    static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y98         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.035     1.152                     
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.063     1.215    static           processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.215                     
                         arrival time                           1.247                     
  -------------------------------------------------------------------
                         slack                                  0.032                     

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.348%)  route 0.217ns (60.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.556     0.892    static         processer/design_2_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X47Y96         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  static         processer/design_2_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/Q
                         net (fo=1, routed)           0.217     1.250    static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[2]
    SLICE_X50Y98         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.821     1.187    static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y98         FDRE                                         r  static         processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]/C
                         clock pessimism             -0.035     1.152                     
    SLICE_X50Y98         FDRE (Hold_fdre_C_D)         0.052     1.204    static           processer/design_2_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.204                     
                         arrival time                           1.250                     
  -------------------------------------------------------------------
                         slack                                  0.046                     

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.759%)  route 0.173ns (48.241%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.659     0.995    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.173     1.309    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.354 r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.354    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X29Y99         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.845     1.211    static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.035     1.176                     
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    static           processer/design_2_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.268                     
                         arrival time                           1.354                     
  -------------------------------------------------------------------
                         slack                                  0.086                     

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.574     0.910    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.106     1.143    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X30Y89         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.842     1.208    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y89         SRLC32E                                      r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.282     0.926                     
    SLICE_X30Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.055    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.055                     
                         arrival time                           1.143                     
  -------------------------------------------------------------------
                         slack                                  0.089                     

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.209ns (38.291%)  route 0.337ns (61.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.577     0.913    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y98         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_valid_i_reg/Q
                         net (fo=16, routed)          0.337     1.413    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/si_rs_awvalid
    SLICE_X28Y106        LUT6 (Prop_lut6_I4_O)        0.045     1.458 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.458    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[0]_i_1__0_n_0
    SLICE_X28Y106        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.930     1.296    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y106        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
                         clock pessimism             -0.035     1.261                     
    SLICE_X28Y106        FDRE (Hold_fdre_C_D)         0.092     1.353    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.353                     
                         arrival time                           1.458                     
  -------------------------------------------------------------------
                         slack                                  0.106                     

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.577     0.913    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[31]/Q
                         net (fo=1, routed)           0.054     1.108    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[31]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.153 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[31]_i_2__0/O
                         net (fo=1, routed)           0.000     1.153    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[31]_i_2__0_n_0
    SLICE_X30Y99         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.845     1.211    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X30Y99         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]/C
                         clock pessimism             -0.285     0.926                     
    SLICE_X30Y99         FDRE (Hold_fdre_C_D)         0.121     1.047    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.047                     
                         arrival time                           1.153                     
  -------------------------------------------------------------------
                         slack                                  0.106                     

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.148ns (31.146%)  route 0.327ns (68.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.577     0.913    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X30Y97         FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X30Y97         FDRE (Prop_fdre_C_Q)         0.148     1.061 r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[47]/Q
                         net (fo=9, routed)           0.327     1.388    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[19]
    SLICE_X28Y104        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     0.366 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.930     1.296    static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y104        FDRE                                         r  static         processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]/C
                         clock pessimism             -0.035     1.261                     
    SLICE_X28Y104        FDRE (Hold_fdre_C_D)         0.017     1.278    static           processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.278                     
                         arrival time                           1.388                     
  -------------------------------------------------------------------
                         slack                                  0.110                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19  processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y113   processer/design_2_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].reg1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y80    processer/design_2_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y80    processer/design_2_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y80    processer/design_2_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X26Y80    processer/design_2_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X27Y80    processer/design_2_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y112   processer/design_2_i/axi_gpio_11/U0/gpio_core_1/Not_Dual.gpio_OE_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y114   processer/design_2_i/axi_gpio_11/U0/gpio_core_1/gpio_xferAck_Reg_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y114   processer/design_2_i/axi_gpio_11/U0/gpio_core_1/iGPIO_xferAck_reg/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y102   processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y89    processer/design_2_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  processer/design_2_i/clk_wiz_0/inst/clk_in1
  To Clock:  processer/design_2_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         processer/design_2_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_2_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_2_clk_wiz_0_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       26.461ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       18.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.461ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 0.980ns (10.188%)  route 8.639ns (89.812%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -3.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         2.143     2.143    static         ConvAccel/controller/Clk
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.851     3.118    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.219 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.682     4.901    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y77         FDPE                                         r  static         ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.357 f  static         ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         4.420     9.778    static         ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.902 f  static         ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           1.095    10.997    static         ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.121 f  static         ConvAccel/controller/dataSet[8][15]_i_6/O
                         net (fo=3, routed)           0.902    12.023    static         ConvAccel/controller/dataSet[8][15]_i_6_n_0
    SLICE_X67Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.147 f  static         ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.801    12.948    static         ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.152    13.100 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.420    14.520    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][10]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.495    41.495    static         ConvAccel/controller/Clk
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][10]/C
                         clock pessimism             -0.010    41.485                     
                         clock uncertainty           -0.098    41.388                     
    SLICE_X45Y49         FDRE (Setup_fdre_C_CE)      -0.407    40.981    static           ConvAccel/controller/dataSet_reg[2][10]
  -------------------------------------------------------------------
                         required time                         40.981                     
                         arrival time                         -14.520                     
  -------------------------------------------------------------------
                         slack                                 26.461                     

Slack (MET) :             26.461ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 0.980ns (10.188%)  route 8.639ns (89.812%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -3.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         2.143     2.143    static         ConvAccel/controller/Clk
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.851     3.118    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.219 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.682     4.901    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y77         FDPE                                         r  static         ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.357 f  static         ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         4.420     9.778    static         ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.902 f  static         ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           1.095    10.997    static         ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.121 f  static         ConvAccel/controller/dataSet[8][15]_i_6/O
                         net (fo=3, routed)           0.902    12.023    static         ConvAccel/controller/dataSet[8][15]_i_6_n_0
    SLICE_X67Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.147 f  static         ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.801    12.948    static         ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.152    13.100 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.420    14.520    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][12]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.495    41.495    static         ConvAccel/controller/Clk
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][12]/C
                         clock pessimism             -0.010    41.485                     
                         clock uncertainty           -0.098    41.388                     
    SLICE_X45Y49         FDRE (Setup_fdre_C_CE)      -0.407    40.981    static           ConvAccel/controller/dataSet_reg[2][12]
  -------------------------------------------------------------------
                         required time                         40.981                     
                         arrival time                         -14.520                     
  -------------------------------------------------------------------
                         slack                                 26.461                     

Slack (MET) :             26.461ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 0.980ns (10.188%)  route 8.639ns (89.812%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -3.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         2.143     2.143    static         ConvAccel/controller/Clk
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.851     3.118    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.219 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.682     4.901    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y77         FDPE                                         r  static         ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.357 f  static         ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         4.420     9.778    static         ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.902 f  static         ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           1.095    10.997    static         ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.121 f  static         ConvAccel/controller/dataSet[8][15]_i_6/O
                         net (fo=3, routed)           0.902    12.023    static         ConvAccel/controller/dataSet[8][15]_i_6_n_0
    SLICE_X67Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.147 f  static         ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.801    12.948    static         ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.152    13.100 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.420    14.520    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][13]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.495    41.495    static         ConvAccel/controller/Clk
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][13]/C
                         clock pessimism             -0.010    41.485                     
                         clock uncertainty           -0.098    41.388                     
    SLICE_X45Y49         FDRE (Setup_fdre_C_CE)      -0.407    40.981    static           ConvAccel/controller/dataSet_reg[2][13]
  -------------------------------------------------------------------
                         required time                         40.981                     
                         arrival time                         -14.520                     
  -------------------------------------------------------------------
                         slack                                 26.461                     

Slack (MET) :             26.461ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.619ns  (logic 0.980ns (10.188%)  route 8.639ns (89.812%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -3.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         2.143     2.143    static         ConvAccel/controller/Clk
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.851     3.118    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.219 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.682     4.901    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y77         FDPE                                         r  static         ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.357 f  static         ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         4.420     9.778    static         ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.902 f  static         ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           1.095    10.997    static         ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.121 f  static         ConvAccel/controller/dataSet[8][15]_i_6/O
                         net (fo=3, routed)           0.902    12.023    static         ConvAccel/controller/dataSet[8][15]_i_6_n_0
    SLICE_X67Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.147 f  static         ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.801    12.948    static         ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.152    13.100 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.420    14.520    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][9]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.495    41.495    static         ConvAccel/controller/Clk
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][9]/C
                         clock pessimism             -0.010    41.485                     
                         clock uncertainty           -0.098    41.388                     
    SLICE_X45Y49         FDRE (Setup_fdre_C_CE)      -0.407    40.981    static           ConvAccel/controller/dataSet_reg[2][9]
  -------------------------------------------------------------------
                         required time                         40.981                     
                         arrival time                         -14.520                     
  -------------------------------------------------------------------
                         slack                                 26.461                     

Slack (MET) :             26.609ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.470ns  (logic 0.980ns (10.349%)  route 8.490ns (89.651%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -3.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         2.143     2.143    static         ConvAccel/controller/Clk
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.851     3.118    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.219 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.682     4.901    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y77         FDPE                                         r  static         ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.357 f  static         ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         4.420     9.778    static         ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.902 f  static         ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           1.095    10.997    static         ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.121 f  static         ConvAccel/controller/dataSet[8][15]_i_6/O
                         net (fo=3, routed)           0.902    12.023    static         ConvAccel/controller/dataSet[8][15]_i_6_n_0
    SLICE_X67Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.147 f  static         ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.801    12.948    static         ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.152    13.100 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.271    14.371    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][15]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.494    41.494    static         ConvAccel/controller/Clk
    SLICE_X49Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][15]/C
                         clock pessimism             -0.010    41.484                     
                         clock uncertainty           -0.098    41.387                     
    SLICE_X49Y49         FDRE (Setup_fdre_C_CE)      -0.407    40.980    static           ConvAccel/controller/dataSet_reg[2][15]
  -------------------------------------------------------------------
                         required time                         40.980                     
                         arrival time                         -14.371                     
  -------------------------------------------------------------------
                         slack                                 26.609                     

Slack (MET) :             26.615ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 0.980ns (10.358%)  route 8.482ns (89.642%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -3.419ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         2.143     2.143    static         ConvAccel/controller/Clk
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.851     3.118    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.219 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.682     4.901    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y77         FDPE                                         r  static         ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.357 f  static         ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         4.420     9.778    static         ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.902 f  static         ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           1.095    10.997    static         ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.121 f  static         ConvAccel/controller/dataSet[8][15]_i_6/O
                         net (fo=3, routed)           0.902    12.023    static         ConvAccel/controller/dataSet[8][15]_i_6_n_0
    SLICE_X67Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.147 f  static         ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.801    12.948    static         ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.152    13.100 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.263    14.363    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.492    41.492    static         ConvAccel/controller/Clk
    SLICE_X47Y39         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][3]/C
                         clock pessimism             -0.010    41.482                     
                         clock uncertainty           -0.098    41.385                     
    SLICE_X47Y39         FDRE (Setup_fdre_C_CE)      -0.407    40.978    static           ConvAccel/controller/dataSet_reg[2][3]
  -------------------------------------------------------------------
                         required time                         40.978                     
                         arrival time                         -14.363                     
  -------------------------------------------------------------------
                         slack                                 26.615                     

Slack (MET) :             26.649ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 0.980ns (10.354%)  route 8.485ns (89.646%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -3.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         2.143     2.143    static         ConvAccel/controller/Clk
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.851     3.118    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.219 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.682     4.901    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y77         FDPE                                         r  static         ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.357 f  static         ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         4.420     9.778    static         ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.902 f  static         ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           1.095    10.997    static         ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.121 f  static         ConvAccel/controller/dataSet[8][15]_i_6/O
                         net (fo=3, routed)           0.902    12.023    static         ConvAccel/controller/dataSet[8][15]_i_6_n_0
    SLICE_X67Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.147 f  static         ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.801    12.948    static         ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.152    13.100 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.267    14.366    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X46Y45         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][7]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.494    41.494    static         ConvAccel/controller/Clk
    SLICE_X46Y45         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][7]/C
                         clock pessimism             -0.010    41.484                     
                         clock uncertainty           -0.098    41.387                     
    SLICE_X46Y45         FDRE (Setup_fdre_C_CE)      -0.371    41.016    static           ConvAccel/controller/dataSet_reg[2][7]
  -------------------------------------------------------------------
                         required time                         41.016                     
                         arrival time                         -14.366                     
  -------------------------------------------------------------------
                         slack                                 26.649                     

Slack (MET) :             26.649ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.465ns  (logic 0.980ns (10.354%)  route 8.485ns (89.646%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -3.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         2.143     2.143    static         ConvAccel/controller/Clk
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.851     3.118    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.219 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.682     4.901    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y77         FDPE                                         r  static         ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.357 f  static         ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         4.420     9.778    static         ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.902 f  static         ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           1.095    10.997    static         ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.121 f  static         ConvAccel/controller/dataSet[8][15]_i_6/O
                         net (fo=3, routed)           0.902    12.023    static         ConvAccel/controller/dataSet[8][15]_i_6_n_0
    SLICE_X67Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.147 f  static         ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.801    12.948    static         ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.152    13.100 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.267    14.366    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X46Y45         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][8]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.494    41.494    static         ConvAccel/controller/Clk
    SLICE_X46Y45         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][8]/C
                         clock pessimism             -0.010    41.484                     
                         clock uncertainty           -0.098    41.387                     
    SLICE_X46Y45         FDRE (Setup_fdre_C_CE)      -0.371    41.016    static           ConvAccel/controller/dataSet_reg[2][8]
  -------------------------------------------------------------------
                         required time                         41.016                     
                         arrival time                         -14.366                     
  -------------------------------------------------------------------
                         slack                                 26.649                     

Slack (MET) :             26.715ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.361ns  (logic 0.980ns (10.470%)  route 8.380ns (89.530%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -3.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 41.491 - 40.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         2.143     2.143    static         ConvAccel/controller/Clk
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.851     3.118    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.219 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.682     4.901    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y77         FDPE                                         r  static         ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.357 f  static         ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         4.420     9.778    static         ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.902 f  static         ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           1.095    10.997    static         ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.121 f  static         ConvAccel/controller/dataSet[8][15]_i_6/O
                         net (fo=3, routed)           0.902    12.023    static         ConvAccel/controller/dataSet[8][15]_i_6_n_0
    SLICE_X67Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.147 f  static         ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.801    12.948    static         ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.152    13.100 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.162    14.262    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X49Y40         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][0]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.491    41.491    static         ConvAccel/controller/Clk
    SLICE_X49Y40         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][0]/C
                         clock pessimism             -0.010    41.481                     
                         clock uncertainty           -0.098    41.384                     
    SLICE_X49Y40         FDRE (Setup_fdre_C_CE)      -0.407    40.977    static           ConvAccel/controller/dataSet_reg[2][0]
  -------------------------------------------------------------------
                         required time                         40.977                     
                         arrival time                         -14.262                     
  -------------------------------------------------------------------
                         slack                                 26.715                     

Slack (MET) :             26.745ns  (required time - arrival time)
  Source:                 ConvAccel/inputBuffer/o_rempty_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.332ns  (logic 0.980ns (10.501%)  route 8.352ns (89.499%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -3.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 41.493 - 40.000 ) 
    Source Clock Delay      (SCD):    4.901ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         2.143     2.143    static         ConvAccel/controller/Clk
    SLICE_X57Y50         LUT2 (Prop_lut2_I1_O)        0.124     2.267 r  static         ConvAccel/controller/rbin_rep[7]_i_4/O
                         net (fo=1, routed)           0.851     3.118    static         ConvAccel_n_27
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.219 r  static         rbin_reg_rep[7]_i_2/O
                         net (fo=45, routed)          1.682     4.901    static         ConvAccel/inputBuffer/FIFO_RD_CLK
    SLICE_X31Y77         FDPE                                         r  static         ConvAccel/inputBuffer/o_rempty_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X31Y77         FDPE (Prop_fdpe_C_Q)         0.456     5.357 f  static         ConvAccel/inputBuffer/o_rempty_reg/Q
                         net (fo=137, routed)         4.420     9.778    static         ConvAccel/controller/dataSet_reg[5][15]_0
    SLICE_X59Y49         LUT6 (Prop_lut6_I0_O)        0.124     9.902 f  static         ConvAccel/controller/datapointer[31]_i_3/O
                         net (fo=8, routed)           1.095    10.997    static         ConvAccel/controller/datapointer[31]_i_3_n_0
    SLICE_X68Y44         LUT6 (Prop_lut6_I0_O)        0.124    11.121 f  static         ConvAccel/controller/dataSet[8][15]_i_6/O
                         net (fo=3, routed)           0.902    12.023    static         ConvAccel/controller/dataSet[8][15]_i_6_n_0
    SLICE_X67Y42         LUT6 (Prop_lut6_I5_O)        0.124    12.147 f  static         ConvAccel/controller/dataSet[4][15]_i_3/O
                         net (fo=2, routed)           0.801    12.948    static         ConvAccel/controller/dataSet[4][15]_i_3_n_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I3_O)        0.152    13.100 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.134    14.234    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X44Y41         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.493    41.493    static         ConvAccel/controller/Clk
    SLICE_X44Y41         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][1]/C
                         clock pessimism             -0.010    41.483                     
                         clock uncertainty           -0.098    41.386                     
    SLICE_X44Y41         FDRE (Setup_fdre_C_CE)      -0.407    40.979    static           ConvAccel/controller/dataSet_reg[2][1]
  -------------------------------------------------------------------
                         required time                         40.979                     
                         arrival time                         -14.234                     
  -------------------------------------------------------------------
                         slack                                 26.745                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 ConvAccel/controller/filterSet_reg[8][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.597%)  route 0.197ns (51.403%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.559     0.559    static         ConvAccel/controller/Clk
    SLICE_X52Y49         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[8][9]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  static         ConvAccel/controller/filterSet_reg[8][9]/Q
                         net (fo=3, routed)           0.197     0.896    static         ConvAccel/controller/filterSet_reg[8]_9[9]
    SLICE_X53Y50         LUT5 (Prop_lut5_I3_O)        0.045     0.941 r  static         ConvAccel/controller/MULTIPLICAND_INPUT[41]_i_1/O
                         net (fo=1, routed)           0.000     0.941    static         ConvAccel/controller/p_0_out[41]
    SLICE_X53Y50         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[41]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.821     0.821    static         ConvAccel/controller/Clk
    SLICE_X53Y50         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[41]/C
                         clock pessimism              0.000     0.821                     
    SLICE_X53Y50         FDCE (Hold_fdce_C_D)         0.091     0.912    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[41]
  -------------------------------------------------------------------
                         required time                         -0.912                     
                         arrival time                           0.941                     
  -------------------------------------------------------------------
                         slack                                  0.029                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.595     0.595    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y42         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  static         ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.231     0.966    static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/ADDRD0
    SLICE_X14Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMA/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.864     0.864    static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/WCLK
    SLICE_X14Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMA/CLK
                         clock pessimism             -0.256     0.608                     
    SLICE_X14Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.918    static           ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.918                     
                         arrival time                           0.966                     
  -------------------------------------------------------------------
                         slack                                  0.049                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.595     0.595    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y42         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  static         ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.231     0.966    static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/ADDRD0
    SLICE_X14Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMB/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.864     0.864    static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/WCLK
    SLICE_X14Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMB/CLK
                         clock pessimism             -0.256     0.608                     
    SLICE_X14Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.918    static           ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.918                     
                         arrival time                           0.966                     
  -------------------------------------------------------------------
                         slack                                  0.049                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.595     0.595    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y42         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  static         ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.231     0.966    static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/ADDRD0
    SLICE_X14Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMC/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.864     0.864    static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/WCLK
    SLICE_X14Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMC/CLK
                         clock pessimism             -0.256     0.608                     
    SLICE_X14Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.918    static           ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.918                     
                         arrival time                           0.966                     
  -------------------------------------------------------------------
                         slack                                  0.049                     

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wbin_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.934%)  route 0.231ns (62.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.595     0.595    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y42         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y42         FDCE (Prop_fdce_C_Q)         0.141     0.736 r  static         ConvAccel/outputBuffer/wbin_reg[0]/Q
                         net (fo=121, routed)         0.231     0.966    static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/ADDRD0
    SLICE_X14Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMD/WADR0
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.864     0.864    static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/WCLK
    SLICE_X14Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMD/CLK
                         clock pessimism             -0.256     0.608                     
    SLICE_X14Y42         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     0.918    static           ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMD
  -------------------------------------------------------------------
                         required time                         -0.918                     
                         arrival time                           0.966                     
  -------------------------------------------------------------------
                         slack                                  0.049                     

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ConvAccel/controller/dataSet_reg[3][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.773%)  route 0.211ns (50.227%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.563     0.563    static         ConvAccel/controller/Clk
    SLICE_X46Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[3][12]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  static         ConvAccel/controller/dataSet_reg[3][12]/Q
                         net (fo=4, routed)           0.211     0.938    static         ConvAccel/controller/dataSet_reg_n_0_[3][12]
    SLICE_X45Y50         LUT6 (Prop_lut6_I2_O)        0.045     0.983 r  static         ConvAccel/controller/dataSet[0][12]_i_1/O
                         net (fo=1, routed)           0.000     0.983    static         ConvAccel/controller/dataSet[0][12]_i_1_n_0
    SLICE_X45Y50         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[0][12]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.825     0.825    static         ConvAccel/controller/Clk
    SLICE_X45Y50         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[0][12]/C
                         clock pessimism              0.000     0.825                     
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.091     0.916    static           ConvAccel/controller/dataSet_reg[0][12]
  -------------------------------------------------------------------
                         required time                         -0.916                     
                         arrival time                           0.983                     
  -------------------------------------------------------------------
                         slack                                  0.067                     

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wgray_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/outputBuffer/rq1_wgray_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.544ns  (logic 0.367ns (10.356%)  route 3.177ns (89.644%))
  Logic Levels:           0  
  Clock Path Skew:        3.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    -0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770     1.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    -2.103 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -0.091    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.578     1.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y39         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[8]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.367     1.945 r  static         ConvAccel/outputBuffer/wgray_reg[8]/Q
                         net (fo=1, routed)           3.177     5.122    static         ConvAccel/outputBuffer/wgray[8]
    SLICE_X16Y39         FDCE                                         r  static         ConvAccel/outputBuffer/rq1_wgray_reg[8]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         2.089     2.089    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.124     2.213 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.720     2.933    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101     3.034 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          1.754     4.788    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X16Y39         FDCE                                         r  static         ConvAccel/outputBuffer/rq1_wgray_reg[8]/C
                         clock pessimism              0.010     4.798                     
    SLICE_X16Y39         FDCE (Hold_fdce_C_D)         0.246     5.044    static           ConvAccel/outputBuffer/rq1_wgray_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.044                     
                         arrival time                           5.122                     
  -------------------------------------------------------------------
                         slack                                  0.079                     

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.141ns (28.735%)  route 0.350ns (71.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.595     0.595    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y42         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[2]/Q
                         net (fo=5, routed)           0.350     1.085    boundary       ConvAccel/outputBuffer/mem_reg_192_255_0_2/DIC
    SLICE_X14Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMC/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.864     0.864    static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/WCLK
    SLICE_X14Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMC/CLK
                         clock pessimism             -0.005     0.859                     
    SLICE_X14Y42         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     1.003    static           ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -1.003                     
                         arrival time                           1.085                     
  -------------------------------------------------------------------
                         slack                                  0.082                     

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 ConvAccel/outputBuffer/wgray_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/outputBuffer/rq1_wgray_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.805ns  (logic 0.164ns (9.086%)  route 1.641ns (90.914%))
  Logic Levels:           0  
  Clock Path Skew:        1.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.595     0.595    static         ConvAccel/outputBuffer/Clk
    SLICE_X14Y40         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X14Y40         FDCE (Prop_fdce_C_Q)         0.164     0.759 r  static         ConvAccel/outputBuffer/wgray_reg[1]/Q
                         net (fo=1, routed)           1.641     2.400    static         ConvAccel/outputBuffer/wgray[1]
    SLICE_X13Y39         FDCE                                         r  static         ConvAccel/outputBuffer/rq1_wgray_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.863     2.248    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X13Y39         FDCE                                         r  static         ConvAccel/outputBuffer/rq1_wgray_reg[1]/C
                         clock pessimism              0.000     2.248                     
    SLICE_X13Y39         FDCE (Hold_fdce_C_D)         0.066     2.314    static           ConvAccel/outputBuffer/rq1_wgray_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.314                     
                         arrival time                           2.400                     
  -------------------------------------------------------------------
                         slack                                  0.086                     

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 ConvAccel/matrixAccel/finalAdder/accumulate_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.309%)  route 0.357ns (71.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.864ns
    Source Clock Delay      (SCD):    0.595ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.595     0.595    boundary       ConvAccel/matrixAccel/finalAdder/Clk
    SLICE_X11Y42         FDRE                                         r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X11Y42         FDRE (Prop_fdre_C_Q)         0.141     0.736 r  reconfigurable ConvAccel/matrixAccel/finalAdder/accumulate_reg[0]/Q
                         net (fo=5, routed)           0.357     1.093    boundary       ConvAccel/outputBuffer/mem_reg_192_255_0_2/DIA
    SLICE_X14Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMA/I
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.864     0.864    static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/WCLK
    SLICE_X14Y42         RAMD64E                                      r  static         ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMA/CLK
                         clock pessimism             -0.005     0.859                     
    SLICE_X14Y42         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.006    static           ConvAccel/outputBuffer/mem_reg_192_255_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.006                     
                         arrival time                           1.093                     
  -------------------------------------------------------------------
                         slack                                  0.087                     





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y20   rbin_reg_rep[7]_i_2/I
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y21   rbin_reg_rep[7]_i_2__0/I
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   processer/design_2_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y47     ConvAccel/controller/ADDst_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X56Y47     ConvAccel/controller/CTRL_RST_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X61Y47     ConvAccel/controller/FINALADD_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X51Y40     ConvAccel/controller/filterSet_reg[3][3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y42     ConvAccel/controller/filterSet_reg[3][4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X56Y43     ConvAccel/controller/filterSet_reg[3][5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y48     ConvAccel/outputBuffer/mem_reg_64_127_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y48     ConvAccel/outputBuffer/mem_reg_64_127_9_11/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y49     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y49     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y49     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y49     ConvAccel/outputBuffer/mem_reg_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X18Y47     ConvAccel/outputBuffer/mem_reg_0_63_9_11/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X18Y47     ConvAccel/outputBuffer/mem_reg_0_63_9_11/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X18Y47     ConvAccel/outputBuffer/mem_reg_0_63_9_11/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X18Y47     ConvAccel/outputBuffer/mem_reg_0_63_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y48     ConvAccel/outputBuffer/mem_reg_64_127_9_11/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y48     ConvAccel/outputBuffer/mem_reg_64_127_9_11/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y48     ConvAccel/outputBuffer/mem_reg_64_127_9_11/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y48     ConvAccel/outputBuffer/mem_reg_64_127_9_11/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y43     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y43     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y43     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y43     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y43     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         20.000      18.750     SLICE_X16Y43     ConvAccel/outputBuffer/mem_reg_0_63_0_2/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_2_clk_wiz_0_0
  To Clock:  clkfbout_design_2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_2_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   processer/design_2_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.488ns  (logic 0.760ns (13.847%)  route 4.728ns (86.153%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 33.124 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.830    33.124    static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y107        FDRE                                         r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.518    33.642 r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          2.849    36.491    static         processer/cStart_tri_o[0]
    SLICE_X63Y43         LUT3 (Prop_lut3_I1_O)        0.124    36.615 r  static         processer/dataSet[8][15]_i_3/O
                         net (fo=8, routed)           0.460    37.074    static         ConvAccel/controller/dataSet_reg[8][0]_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.118    37.192 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.420    38.612    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][10]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.495    41.495    static         ConvAccel/controller/Clk
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][10]/C
                         clock pessimism              0.000    41.495                     
                         clock uncertainty           -0.283    41.212                     
    SLICE_X45Y49         FDRE (Setup_fdre_C_CE)      -0.407    40.805    static           ConvAccel/controller/dataSet_reg[2][10]
  -------------------------------------------------------------------
                         required time                         40.805                     
                         arrival time                         -38.612                     
  -------------------------------------------------------------------
                         slack                                  2.193                     

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.488ns  (logic 0.760ns (13.847%)  route 4.728ns (86.153%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 33.124 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.830    33.124    static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y107        FDRE                                         r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.518    33.642 r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          2.849    36.491    static         processer/cStart_tri_o[0]
    SLICE_X63Y43         LUT3 (Prop_lut3_I1_O)        0.124    36.615 r  static         processer/dataSet[8][15]_i_3/O
                         net (fo=8, routed)           0.460    37.074    static         ConvAccel/controller/dataSet_reg[8][0]_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.118    37.192 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.420    38.612    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][12]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.495    41.495    static         ConvAccel/controller/Clk
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][12]/C
                         clock pessimism              0.000    41.495                     
                         clock uncertainty           -0.283    41.212                     
    SLICE_X45Y49         FDRE (Setup_fdre_C_CE)      -0.407    40.805    static           ConvAccel/controller/dataSet_reg[2][12]
  -------------------------------------------------------------------
                         required time                         40.805                     
                         arrival time                         -38.612                     
  -------------------------------------------------------------------
                         slack                                  2.193                     

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.488ns  (logic 0.760ns (13.847%)  route 4.728ns (86.153%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 33.124 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.830    33.124    static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y107        FDRE                                         r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.518    33.642 r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          2.849    36.491    static         processer/cStart_tri_o[0]
    SLICE_X63Y43         LUT3 (Prop_lut3_I1_O)        0.124    36.615 r  static         processer/dataSet[8][15]_i_3/O
                         net (fo=8, routed)           0.460    37.074    static         ConvAccel/controller/dataSet_reg[8][0]_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.118    37.192 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.420    38.612    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][13]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.495    41.495    static         ConvAccel/controller/Clk
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][13]/C
                         clock pessimism              0.000    41.495                     
                         clock uncertainty           -0.283    41.212                     
    SLICE_X45Y49         FDRE (Setup_fdre_C_CE)      -0.407    40.805    static           ConvAccel/controller/dataSet_reg[2][13]
  -------------------------------------------------------------------
                         required time                         40.805                     
                         arrival time                         -38.612                     
  -------------------------------------------------------------------
                         slack                                  2.193                     

Slack (MET) :             2.193ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.488ns  (logic 0.760ns (13.847%)  route 4.728ns (86.153%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns = ( 41.495 - 40.000 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 33.124 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.830    33.124    static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y107        FDRE                                         r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.518    33.642 r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          2.849    36.491    static         processer/cStart_tri_o[0]
    SLICE_X63Y43         LUT3 (Prop_lut3_I1_O)        0.124    36.615 r  static         processer/dataSet[8][15]_i_3/O
                         net (fo=8, routed)           0.460    37.074    static         ConvAccel/controller/dataSet_reg[8][0]_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.118    37.192 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.420    38.612    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][9]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.495    41.495    static         ConvAccel/controller/Clk
    SLICE_X45Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][9]/C
                         clock pessimism              0.000    41.495                     
                         clock uncertainty           -0.283    41.212                     
    SLICE_X45Y49         FDRE (Setup_fdre_C_CE)      -0.407    40.805    static           ConvAccel/controller/dataSet_reg[2][9]
  -------------------------------------------------------------------
                         required time                         40.805                     
                         arrival time                         -38.612                     
  -------------------------------------------------------------------
                         slack                                  2.193                     

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[3][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 0.766ns (13.714%)  route 4.819ns (86.286%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 33.124 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.830    33.124    static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y107        FDRE                                         r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.518    33.642 r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          2.849    36.491    static         processer/cStart_tri_o[0]
    SLICE_X63Y43         LUT3 (Prop_lut3_I1_O)        0.124    36.615 r  static         processer/dataSet[8][15]_i_3/O
                         net (fo=8, routed)           0.601    37.215    static         ConvAccel/controller/dataSet_reg[8][0]_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I0_O)        0.124    37.339 r  static         ConvAccel/controller/dataSet[3][15]_i_1/O
                         net (fo=16, routed)          1.370    38.709    static         ConvAccel/controller/dataSet[3][15]_i_1_n_0
    SLICE_X44Y39         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[3][1]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.492    41.492    static         ConvAccel/controller/Clk
    SLICE_X44Y39         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[3][1]/C
                         clock pessimism              0.000    41.492                     
                         clock uncertainty           -0.283    41.209                     
    SLICE_X44Y39         FDRE (Setup_fdre_C_CE)      -0.205    41.004    static           ConvAccel/controller/dataSet_reg[3][1]
  -------------------------------------------------------------------
                         required time                         41.004                     
                         arrival time                         -38.709                     
  -------------------------------------------------------------------
                         slack                                  2.295                     

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[3][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 0.766ns (13.714%)  route 4.819ns (86.286%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 33.124 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.830    33.124    static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y107        FDRE                                         r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.518    33.642 r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          2.849    36.491    static         processer/cStart_tri_o[0]
    SLICE_X63Y43         LUT3 (Prop_lut3_I1_O)        0.124    36.615 r  static         processer/dataSet[8][15]_i_3/O
                         net (fo=8, routed)           0.601    37.215    static         ConvAccel/controller/dataSet_reg[8][0]_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I0_O)        0.124    37.339 r  static         ConvAccel/controller/dataSet[3][15]_i_1/O
                         net (fo=16, routed)          1.370    38.709    static         ConvAccel/controller/dataSet[3][15]_i_1_n_0
    SLICE_X44Y39         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[3][2]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.492    41.492    static         ConvAccel/controller/Clk
    SLICE_X44Y39         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[3][2]/C
                         clock pessimism              0.000    41.492                     
                         clock uncertainty           -0.283    41.209                     
    SLICE_X44Y39         FDRE (Setup_fdre_C_CE)      -0.205    41.004    static           ConvAccel/controller/dataSet_reg[3][2]
  -------------------------------------------------------------------
                         required time                         41.004                     
                         arrival time                         -38.709                     
  -------------------------------------------------------------------
                         slack                                  2.295                     

Slack (MET) :             2.295ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[3][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.585ns  (logic 0.766ns (13.714%)  route 4.819ns (86.286%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 33.124 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.830    33.124    static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y107        FDRE                                         r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.518    33.642 r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          2.849    36.491    static         processer/cStart_tri_o[0]
    SLICE_X63Y43         LUT3 (Prop_lut3_I1_O)        0.124    36.615 r  static         processer/dataSet[8][15]_i_3/O
                         net (fo=8, routed)           0.601    37.215    static         ConvAccel/controller/dataSet_reg[8][0]_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I0_O)        0.124    37.339 r  static         ConvAccel/controller/dataSet[3][15]_i_1/O
                         net (fo=16, routed)          1.370    38.709    static         ConvAccel/controller/dataSet[3][15]_i_1_n_0
    SLICE_X44Y39         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[3][3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.492    41.492    static         ConvAccel/controller/Clk
    SLICE_X44Y39         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[3][3]/C
                         clock pessimism              0.000    41.492                     
                         clock uncertainty           -0.283    41.209                     
    SLICE_X44Y39         FDRE (Setup_fdre_C_CE)      -0.205    41.004    static           ConvAccel/controller/dataSet_reg[3][3]
  -------------------------------------------------------------------
                         required time                         41.004                     
                         arrival time                         -38.709                     
  -------------------------------------------------------------------
                         slack                                  2.295                     

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/filterSet_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.554ns  (logic 0.704ns (12.676%)  route 4.850ns (87.324%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.483ns = ( 41.483 - 40.000 ) 
    Source Clock Delay      (SCD):    3.136ns = ( 33.136 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.842    33.136    static         processer/design_2_i/axi_gpio_4/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y107        FDRE                                         r  static         processer/design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X45Y107        FDRE (Prop_fdre_C_Q)         0.456    33.592 f  static         processer/design_2_i/axi_gpio_4/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=47, routed)          2.801    36.393    static         processer/newline_tri_o[0]
    SLICE_X59Y47         LUT6 (Prop_lut6_I1_O)        0.124    36.517 f  static         processer/filterSet[0][15]_i_2/O
                         net (fo=9, routed)           0.796    37.313    static         ConvAccel/controller/filterSet_reg[0][0]_0
    SLICE_X56Y39         LUT5 (Prop_lut5_I3_O)        0.124    37.437 r  static         ConvAccel/controller/filterSet[1][15]_i_1/O
                         net (fo=16, routed)          1.253    38.690    static         ConvAccel/controller/filterSet[1][15]_i_1_n_0
    SLICE_X51Y49         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[1][12]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.483    41.483    static         ConvAccel/controller/Clk
    SLICE_X51Y49         FDRE                                         r  static         ConvAccel/controller/filterSet_reg[1][12]/C
                         clock pessimism              0.000    41.483                     
                         clock uncertainty           -0.283    41.200                     
    SLICE_X51Y49         FDRE (Setup_fdre_C_CE)      -0.205    40.995    static           ConvAccel/controller/filterSet_reg[1][12]
  -------------------------------------------------------------------
                         required time                         40.995                     
                         arrival time                         -38.690                     
  -------------------------------------------------------------------
                         slack                                  2.305                     

Slack (MET) :             2.341ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.339ns  (logic 0.760ns (14.234%)  route 4.579ns (85.766%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.494ns = ( 41.494 - 40.000 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 33.124 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.830    33.124    static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y107        FDRE                                         r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.518    33.642 r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          2.849    36.491    static         processer/cStart_tri_o[0]
    SLICE_X63Y43         LUT3 (Prop_lut3_I1_O)        0.124    36.615 r  static         processer/dataSet[8][15]_i_3/O
                         net (fo=8, routed)           0.460    37.074    static         ConvAccel/controller/dataSet_reg[8][0]_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.118    37.192 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.271    38.463    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X49Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][15]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.494    41.494    static         ConvAccel/controller/Clk
    SLICE_X49Y49         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][15]/C
                         clock pessimism              0.000    41.494                     
                         clock uncertainty           -0.283    41.211                     
    SLICE_X49Y49         FDRE (Setup_fdre_C_CE)      -0.407    40.804    static           ConvAccel/controller/dataSet_reg[2][15]
  -------------------------------------------------------------------
                         required time                         40.804                     
                         arrival time                         -38.463                     
  -------------------------------------------------------------------
                         slack                                  2.341                     

Slack (MET) :             2.347ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/dataSet_reg[2][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.331ns  (logic 0.760ns (14.256%)  route 4.571ns (85.744%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -1.632ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 41.492 - 40.000 ) 
    Source Clock Delay      (SCD):    3.124ns = ( 33.124 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.830    33.124    static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X50Y107        FDRE                                         r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X50Y107        FDRE (Prop_fdre_C_Q)         0.518    33.642 r  static         processer/design_2_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=14, routed)          2.849    36.491    static         processer/cStart_tri_o[0]
    SLICE_X63Y43         LUT3 (Prop_lut3_I1_O)        0.124    36.615 r  static         processer/dataSet[8][15]_i_3/O
                         net (fo=8, routed)           0.460    37.074    static         ConvAccel/controller/dataSet_reg[8][0]_0
    SLICE_X64Y42         LUT5 (Prop_lut5_I0_O)        0.118    37.192 r  static         ConvAccel/controller/dataSet[2][15]_i_1/O
                         net (fo=16, routed)          1.263    38.455    static         ConvAccel/controller/dataSet[2][15]_i_1_n_0
    SLICE_X47Y39         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][3]/CE
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.492    41.492    static         ConvAccel/controller/Clk
    SLICE_X47Y39         FDRE                                         r  static         ConvAccel/controller/dataSet_reg[2][3]/C
                         clock pessimism              0.000    41.492                     
                         clock uncertainty           -0.283    41.209                     
    SLICE_X47Y39         FDRE (Setup_fdre_C_CE)      -0.407    40.802    static           ConvAccel/controller/dataSet_reg[2][3]
  -------------------------------------------------------------------
                         required time                         40.802                     
                         arrival time                         -38.455                     
  -------------------------------------------------------------------
                         slack                                  2.347                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.974ns  (logic 0.186ns (9.422%)  route 1.788ns (90.578%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.250ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.638     0.974    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.788     2.903    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y44         LUT3 (Prop_lut3_I1_O)        0.045     2.948 r  static         ConvAccel/outputBuffer/rbin_rep[0]_i_1/O
                         net (fo=1, routed)           0.000     2.948    static         ConvAccel/outputBuffer/rbin_rep[0]_i_1_n_0
    SLICE_X19Y44         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.865     2.250    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y44         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[0]/C
                         clock pessimism              0.000     2.250                     
                         clock uncertainty            0.283     2.533                     
    SLICE_X19Y44         FDCE (Hold_fdce_C_D)         0.091     2.624    static           ConvAccel/outputBuffer/rbin_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         -2.624                     
                         arrival time                           2.948                     
  -------------------------------------------------------------------
                         slack                                  0.324                     

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.186ns (8.955%)  route 1.891ns (91.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.638     0.974    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.891     3.006    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y40         LUT6 (Prop_lut6_I4_O)        0.045     3.051 r  static         ConvAccel/outputBuffer/rbin[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.051    static         ConvAccel/outputBuffer/rbin[3]_i_1__0_n_0
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[3]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y40         FDCE (Hold_fdce_C_D)         0.092     2.624    static           ConvAccel/outputBuffer/rbin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.624                     
                         arrival time                           3.051                     
  -------------------------------------------------------------------
                         slack                                  0.427                     

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.115ns  (logic 0.192ns (9.077%)  route 1.923ns (90.923%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.638     0.974    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.923     3.038    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y40         LUT5 (Prop_lut5_I2_O)        0.051     3.089 r  static         ConvAccel/outputBuffer/rgray[1]_i_1__0/O
                         net (fo=2, routed)           0.000     3.089    static         ConvAccel/outputBuffer/rgray[1]_i_1__0_n_0
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rgray_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rgray_reg[1]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y40         FDCE (Hold_fdce_C_D)         0.098     2.630    static           ConvAccel/outputBuffer/rgray_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.630                     
                         arrival time                           3.089                     
  -------------------------------------------------------------------
                         slack                                  0.459                     

Slack (MET) :             0.459ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.186ns (8.819%)  route 1.923ns (91.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.638     0.974    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.923     3.038    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y40         LUT6 (Prop_lut6_I4_O)        0.045     3.083 r  static         ConvAccel/outputBuffer/rgray[2]_i_1__0/O
                         net (fo=2, routed)           0.000     3.083    static         ConvAccel/outputBuffer/rgray[2]_i_1__0_n_0
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rgray_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rgray_reg[2]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y40         FDCE (Hold_fdce_C_D)         0.092     2.624    static           ConvAccel/outputBuffer/rgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.624                     
                         arrival time                           3.083                     
  -------------------------------------------------------------------
                         slack                                  0.459                     

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.184ns (8.515%)  route 1.977ns (91.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.638     0.974    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.977     3.092    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y41         LUT5 (Prop_lut5_I2_O)        0.043     3.135 r  static         ConvAccel/outputBuffer/rbin_rep[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.135    static         ConvAccel/outputBuffer/rbin_rep[2]_i_1__0_n_0
    SLICE_X19Y41         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y41         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[2]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y41         FDCE (Hold_fdce_C_D)         0.107     2.639    static           ConvAccel/outputBuffer/rbin_reg_rep[2]
  -------------------------------------------------------------------
                         required time                         -2.639                     
                         arrival time                           3.135                     
  -------------------------------------------------------------------
                         slack                                  0.496                     

Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.638     0.974    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.977     3.092    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y41         LUT4 (Prop_lut4_I3_O)        0.044     3.136 r  static         ConvAccel/outputBuffer/rbin_rep[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.136    static         ConvAccel/outputBuffer/rbin_rep[1]_i_1__0_n_0
    SLICE_X19Y41         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y41         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[1]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y41         FDCE (Hold_fdce_C_D)         0.107     2.639    static           ConvAccel/outputBuffer/rbin_reg_rep[1]
  -------------------------------------------------------------------
                         required time                         -2.639                     
                         arrival time                           3.136                     
  -------------------------------------------------------------------
                         slack                                  0.497                     

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.186ns (8.599%)  route 1.977ns (91.401%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.638     0.974    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.977     3.092    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y41         LUT5 (Prop_lut5_I2_O)        0.045     3.137 r  static         ConvAccel/outputBuffer/rbin[2]_i_1__0/O
                         net (fo=1, routed)           0.000     3.137    static         ConvAccel/outputBuffer/rbin[2]_i_1__0_n_0
    SLICE_X19Y41         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[2]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y41         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[2]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y41         FDCE (Hold_fdce_C_D)         0.092     2.624    static           ConvAccel/outputBuffer/rbin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.624                     
                         arrival time                           3.137                     
  -------------------------------------------------------------------
                         slack                                  0.513                     

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.186ns (8.599%)  route 1.977ns (91.401%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.638     0.974    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.977     3.092    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y41         LUT3 (Prop_lut3_I1_O)        0.045     3.137 r  static         ConvAccel/outputBuffer/rbin[0]_i_1/O
                         net (fo=1, routed)           0.000     3.137    static         ConvAccel/outputBuffer/rbin[0]_i_1_n_0
    SLICE_X19Y41         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y41         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[0]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y41         FDCE (Hold_fdce_C_D)         0.091     2.623    static           ConvAccel/outputBuffer/rbin_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.623                     
                         arrival time                           3.137                     
  -------------------------------------------------------------------
                         slack                                  0.514                     

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.186ns (8.595%)  route 1.978ns (91.405%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.638     0.974    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          1.978     3.093    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y41         LUT6 (Prop_lut6_I4_O)        0.045     3.138 r  static         ConvAccel/outputBuffer/rbin_rep[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.138    static         ConvAccel/outputBuffer/rbin_rep[3]_i_1__0_n_0
    SLICE_X19Y41         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[3]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y41         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[3]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y41         FDCE (Hold_fdce_C_D)         0.092     2.624    static           ConvAccel/outputBuffer/rbin_reg_rep[3]
  -------------------------------------------------------------------
                         required time                         -2.624                     
                         arrival time                           3.138                     
  -------------------------------------------------------------------
                         slack                                  0.514                     

Slack (MET) :             0.599ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.248ns  (logic 0.186ns (8.274%)  route 2.062ns (91.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.638     0.974    static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/s_axi_aclk
    SLICE_X43Y104        FDRE                                         r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X43Y104        FDRE (Prop_fdre_C_Q)         0.141     1.115 r  static         processer/design_2_i/axi_gpio_5/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=15, routed)          2.062     3.177    static         ConvAccel/outputBuffer/rd_tri_o[0]
    SLICE_X19Y40         LUT4 (Prop_lut4_I3_O)        0.045     3.222 r  static         ConvAccel/outputBuffer/rbin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     3.222    static         ConvAccel/outputBuffer/rbin[1]_i_1__0_n_0
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[1]/D
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[1]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y40         FDCE (Hold_fdce_C_D)         0.091     2.623    static           ConvAccel/outputBuffer/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.623                     
                         arrival time                           3.222                     
  -------------------------------------------------------------------
                         slack                                  0.599                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq1_rgray_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.234ns  (logic 0.456ns (8.712%)  route 4.778ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 32.930 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.636    32.930    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    33.386 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         4.778    38.164    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y40         FDCE                                         f  static         ConvAccel/outputBuffer/wq1_rgray_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.578    41.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y40         FDCE                                         r  static         ConvAccel/outputBuffer/wq1_rgray_reg[3]/C
                         clock pessimism              0.000    41.578                     
                         clock uncertainty           -0.283    41.295                     
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405    40.890    static           ConvAccel/outputBuffer/wq1_rgray_reg[3]
  -------------------------------------------------------------------
                         required time                         40.890                     
                         arrival time                         -38.164                     
  -------------------------------------------------------------------
                         slack                                  2.726                     

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq1_rgray_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.234ns  (logic 0.456ns (8.712%)  route 4.778ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 32.930 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.636    32.930    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    33.386 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         4.778    38.164    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y40         FDCE                                         f  static         ConvAccel/outputBuffer/wq1_rgray_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.578    41.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y40         FDCE                                         r  static         ConvAccel/outputBuffer/wq1_rgray_reg[4]/C
                         clock pessimism              0.000    41.578                     
                         clock uncertainty           -0.283    41.295                     
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405    40.890    static           ConvAccel/outputBuffer/wq1_rgray_reg[4]
  -------------------------------------------------------------------
                         required time                         40.890                     
                         arrival time                         -38.164                     
  -------------------------------------------------------------------
                         slack                                  2.726                     

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq2_rgray_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.234ns  (logic 0.456ns (8.712%)  route 4.778ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 32.930 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.636    32.930    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    33.386 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         4.778    38.164    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y40         FDCE                                         f  static         ConvAccel/outputBuffer/wq2_rgray_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.578    41.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y40         FDCE                                         r  static         ConvAccel/outputBuffer/wq2_rgray_reg[3]/C
                         clock pessimism              0.000    41.578                     
                         clock uncertainty           -0.283    41.295                     
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405    40.890    static           ConvAccel/outputBuffer/wq2_rgray_reg[3]
  -------------------------------------------------------------------
                         required time                         40.890                     
                         arrival time                         -38.164                     
  -------------------------------------------------------------------
                         slack                                  2.726                     

Slack (MET) :             2.726ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wq2_rgray_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.234ns  (logic 0.456ns (8.712%)  route 4.778ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 32.930 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.636    32.930    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    33.386 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         4.778    38.164    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y40         FDCE                                         f  static         ConvAccel/outputBuffer/wq2_rgray_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.578    41.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y40         FDCE                                         r  static         ConvAccel/outputBuffer/wq2_rgray_reg[4]/C
                         clock pessimism              0.000    41.578                     
                         clock uncertainty           -0.283    41.295                     
    SLICE_X15Y40         FDCE (Recov_fdce_C_CLR)     -0.405    40.890    static           ConvAccel/outputBuffer/wq2_rgray_reg[4]
  -------------------------------------------------------------------
                         required time                         40.890                     
                         arrival time                         -38.164                     
  -------------------------------------------------------------------
                         slack                                  2.726                     

Slack (MET) :             2.770ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wgray_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.234ns  (logic 0.456ns (8.712%)  route 4.778ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 32.930 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.636    32.930    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    33.386 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         4.778    38.164    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X14Y40         FDCE                                         f  static         ConvAccel/outputBuffer/wgray_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.578    41.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X14Y40         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[6]/C
                         clock pessimism              0.000    41.578                     
                         clock uncertainty           -0.283    41.295                     
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.361    40.934    static           ConvAccel/outputBuffer/wgray_reg[6]
  -------------------------------------------------------------------
                         required time                         40.934                     
                         arrival time                         -38.164                     
  -------------------------------------------------------------------
                         slack                                  2.770                     

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wbin_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.234ns  (logic 0.456ns (8.712%)  route 4.778ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 32.930 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.636    32.930    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    33.386 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         4.778    38.164    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X14Y40         FDCE                                         f  static         ConvAccel/outputBuffer/wbin_reg[7]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.578    41.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X14Y40         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[7]/C
                         clock pessimism              0.000    41.578                     
                         clock uncertainty           -0.283    41.295                     
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.319    40.976    static           ConvAccel/outputBuffer/wbin_reg[7]
  -------------------------------------------------------------------
                         required time                         40.976                     
                         arrival time                         -38.164                     
  -------------------------------------------------------------------
                         slack                                  2.812                     

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wgray_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.234ns  (logic 0.456ns (8.712%)  route 4.778ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 32.930 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.636    32.930    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    33.386 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         4.778    38.164    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X14Y40         FDCE                                         f  static         ConvAccel/outputBuffer/wgray_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.578    41.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X14Y40         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[1]/C
                         clock pessimism              0.000    41.578                     
                         clock uncertainty           -0.283    41.295                     
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.319    40.976    static           ConvAccel/outputBuffer/wgray_reg[1]
  -------------------------------------------------------------------
                         required time                         40.976                     
                         arrival time                         -38.164                     
  -------------------------------------------------------------------
                         slack                                  2.812                     

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wgray_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.234ns  (logic 0.456ns (8.712%)  route 4.778ns (91.288%))
  Logic Levels:           0  
  Clock Path Skew:        -1.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.578ns = ( 41.578 - 40.000 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 32.930 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.636    32.930    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    33.386 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         4.778    38.164    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X14Y40         FDCE                                         f  static         ConvAccel/outputBuffer/wgray_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.578    41.578    static         ConvAccel/outputBuffer/Clk
    SLICE_X14Y40         FDCE                                         r  static         ConvAccel/outputBuffer/wgray_reg[2]/C
                         clock pessimism              0.000    41.578                     
                         clock uncertainty           -0.283    41.295                     
    SLICE_X14Y40         FDCE (Recov_fdce_C_CLR)     -0.319    40.976    static           ConvAccel/outputBuffer/wgray_reg[2]
  -------------------------------------------------------------------
                         required time                         40.976                     
                         arrival time                         -38.164                     
  -------------------------------------------------------------------
                         slack                                  2.812                     

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wbin_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.069ns  (logic 0.456ns (8.997%)  route 4.613ns (91.003%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 41.579 - 40.000 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 32.930 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.636    32.930    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    33.386 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         4.613    37.999    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y42         FDCE                                         f  static         ConvAccel/outputBuffer/wbin_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.579    41.579    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y42         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[0]/C
                         clock pessimism              0.000    41.579                     
                         clock uncertainty           -0.283    41.296                     
    SLICE_X15Y42         FDCE (Recov_fdce_C_CLR)     -0.405    40.891    static           ConvAccel/outputBuffer/wbin_reg[0]
  -------------------------------------------------------------------
                         required time                         40.891                     
                         arrival time                         -37.999                     
  -------------------------------------------------------------------
                         slack                                  2.893                     

Slack (MET) :             2.893ns  (required time - arrival time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/wbin_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        5.069ns  (logic 0.456ns (8.997%)  route 4.613ns (91.003%))
  Logic Levels:           0  
  Clock Path Skew:        -1.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.579ns = ( 41.579 - 40.000 ) 
    Source Clock Delay      (SCD):    2.930ns = ( 32.930 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r                 
    PS7_X0Y0             PS7                          0.000    30.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    31.193    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    31.294 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.636    32.930    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.456    33.386 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         4.613    37.999    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X15Y42         FDCE                                         f  static         ConvAccel/outputBuffer/wbin_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.579    41.579    static         ConvAccel/outputBuffer/Clk
    SLICE_X15Y42         FDCE                                         r  static         ConvAccel/outputBuffer/wbin_reg[1]/C
                         clock pessimism              0.000    41.579                     
                         clock uncertainty           -0.283    41.296                     
    SLICE_X15Y42         FDCE (Recov_fdce_C_CLR)     -0.405    40.891    static           ConvAccel/outputBuffer/wbin_reg[1]
  -------------------------------------------------------------------
                         required time                         40.891                     
                         arrival time                         -37.999                     
  -------------------------------------------------------------------
                         slack                                  2.893                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/controller/MULTIPLICAND_INPUT_reg[41]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.141ns (25.480%)  route 0.412ns (74.520%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.550     0.886    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         0.412     1.439    static         ConvAccel/controller/Rst_tri_o[0]
    SLICE_X53Y50         FDCE                                         f  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[41]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.821     0.821    static         ConvAccel/controller/Clk
    SLICE_X53Y50         FDCE                                         r  static         ConvAccel/controller/MULTIPLICAND_INPUT_reg[41]/C
                         clock pessimism              0.000     0.821                     
                         clock uncertainty            0.283     1.104                     
    SLICE_X53Y50         FDCE (Remov_fdce_C_CLR)     -0.092     1.012    static           ConvAccel/controller/MULTIPLICAND_INPUT_reg[41]
  -------------------------------------------------------------------
                         required time                         -1.012                     
                         arrival time                           1.439                     
  -------------------------------------------------------------------
                         slack                                  0.427                     

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.141ns (6.921%)  route 1.896ns (93.079%))
  Logic Levels:           0  
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.550     0.886    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.896     2.923    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X19Y40         FDCE                                         f  static         ConvAccel/outputBuffer/rbin_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[1]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.440    static           ConvAccel/outputBuffer/rbin_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.440                     
                         arrival time                           2.923                     
  -------------------------------------------------------------------
                         slack                                  0.483                     

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.141ns (6.921%)  route 1.896ns (93.079%))
  Logic Levels:           0  
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.550     0.886    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.896     2.923    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X19Y40         FDCE                                         f  static         ConvAccel/outputBuffer/rbin_reg[3]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[3]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.440    static           ConvAccel/outputBuffer/rbin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.440                     
                         arrival time                           2.923                     
  -------------------------------------------------------------------
                         slack                                  0.483                     

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.141ns (6.921%)  route 1.896ns (93.079%))
  Logic Levels:           0  
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.550     0.886    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.896     2.923    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X19Y40         FDCE                                         f  static         ConvAccel/outputBuffer/rgray_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rgray_reg[0]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.440    static           ConvAccel/outputBuffer/rgray_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.440                     
                         arrival time                           2.923                     
  -------------------------------------------------------------------
                         slack                                  0.483                     

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.141ns (6.921%)  route 1.896ns (93.079%))
  Logic Levels:           0  
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.550     0.886    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.896     2.923    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X19Y40         FDCE                                         f  static         ConvAccel/outputBuffer/rgray_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rgray_reg[1]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.440    static           ConvAccel/outputBuffer/rgray_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.440                     
                         arrival time                           2.923                     
  -------------------------------------------------------------------
                         slack                                  0.483                     

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rgray_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.037ns  (logic 0.141ns (6.921%)  route 1.896ns (93.079%))
  Logic Levels:           0  
  Clock Path Skew:        1.363ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.249ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.550     0.886    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.896     2.923    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X19Y40         FDCE                                         f  static         ConvAccel/outputBuffer/rgray_reg[2]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.864     2.249    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X19Y40         FDCE                                         r  static         ConvAccel/outputBuffer/rgray_reg[2]/C
                         clock pessimism              0.000     2.249                     
                         clock uncertainty            0.283     2.532                     
    SLICE_X19Y40         FDCE (Remov_fdce_C_CLR)     -0.092     2.440    static           ConvAccel/outputBuffer/rgray_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.440                     
                         arrival time                           2.923                     
  -------------------------------------------------------------------
                         slack                                  0.483                     

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.141ns (6.717%)  route 1.958ns (93.283%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.550     0.886    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.958     2.985    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X18Y39         FDCE                                         f  static         ConvAccel/outputBuffer/rbin_reg[4]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.863     2.248    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X18Y39         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[4]/C
                         clock pessimism              0.000     2.248                     
                         clock uncertainty            0.283     2.531                     
    SLICE_X18Y39         FDCE (Remov_fdce_C_CLR)     -0.067     2.464    static           ConvAccel/outputBuffer/rbin_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.464                     
                         arrival time                           2.985                     
  -------------------------------------------------------------------
                         slack                                  0.521                     

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.141ns (6.717%)  route 1.958ns (93.283%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.550     0.886    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.958     2.985    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X18Y39         FDCE                                         f  static         ConvAccel/outputBuffer/rbin_reg[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.863     2.248    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X18Y39         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[5]/C
                         clock pessimism              0.000     2.248                     
                         clock uncertainty            0.283     2.531                     
    SLICE_X18Y39         FDCE (Remov_fdce_C_CLR)     -0.067     2.464    static           ConvAccel/outputBuffer/rbin_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.464                     
                         arrival time                           2.985                     
  -------------------------------------------------------------------
                         slack                                  0.521                     

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.141ns (6.717%)  route 1.958ns (93.283%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.550     0.886    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.958     2.985    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X18Y39         FDCE                                         f  static         ConvAccel/outputBuffer/rbin_reg[6]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.863     2.248    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X18Y39         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg[6]/C
                         clock pessimism              0.000     2.248                     
                         clock uncertainty            0.283     2.531                     
    SLICE_X18Y39         FDCE (Remov_fdce_C_CLR)     -0.067     2.464    static           ConvAccel/outputBuffer/rbin_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.464                     
                         arrival time                           2.985                     
  -------------------------------------------------------------------
                         slack                                  0.521                     

Slack (MET) :             0.521ns  (arrival time - required time)
  Source:                 processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ConvAccel/outputBuffer/rbin_reg_rep[5]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.099ns  (logic 0.141ns (6.717%)  route 1.958ns (93.283%))
  Logic Levels:           0  
  Clock Path Skew:        1.362ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.248ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r                 
    PS7_X0Y0             PS7                          0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    static         processer/design_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     0.336 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.550     0.886    static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/s_axi_aclk
    SLICE_X53Y61         FDRE                                         r  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X53Y61         FDRE (Prop_fdre_C_Q)         0.141     1.027 f  static         processer/design_2_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=345, routed)         1.958     2.985    static         ConvAccel/outputBuffer/Rst_tri_o[0]
    SLICE_X18Y39         FDCE                                         f  static         ConvAccel/outputBuffer/rbin_reg_rep[5]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.995     0.995    static         processer/Clk
    SLICE_X50Y50         LUT3 (Prop_lut3_I2_O)        0.056     1.051 r  static         processer/rbin_rep[7]_i_4__0/O
                         net (fo=1, routed)           0.305     1.356    static         processer_n_27
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029     1.385 r  static         rbin_reg_rep[7]_i_2__0/O
                         net (fo=45, routed)          0.863     2.248    static         ConvAccel/outputBuffer/outBuffClk
    SLICE_X18Y39         FDCE                                         r  static         ConvAccel/outputBuffer/rbin_reg_rep[5]/C
                         clock pessimism              0.000     2.248                     
                         clock uncertainty            0.283     2.531                     
    SLICE_X18Y39         FDCE (Remov_fdce_C_CLR)     -0.067     2.464    static           ConvAccel/outputBuffer/rbin_reg_rep[5]
  -------------------------------------------------------------------
                         required time                         -2.464                     
                         arrival time                           2.985                     
  -------------------------------------------------------------------
                         slack                                  0.521                     





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_design_2_clk_wiz_0_0
  To Clock:  clk_out1_design_2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       36.573ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.009ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.573ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.580ns (20.264%)  route 2.282ns (79.736%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.563ns = ( 41.563 - 40.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.730     1.730    static         ConvAccel/controller/Clk
    SLICE_X56Y47         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.456     2.186 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.847     3.033    static         processer/CTRL_RST
    SLICE_X55Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.157 f  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         1.435     4.592    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X80Y49         FDCE                                         f  static         ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.563    41.563    static         ConvAccel/matrixAccel/Clk
    SLICE_X80Y49         FDCE                                         r  static         ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism              0.105    41.668                     
                         clock uncertainty           -0.098    41.570                     
    SLICE_X80Y49         FDCE (Recov_fdce_C_CLR)     -0.405    41.165    static           ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         41.165                     
                         arrival time                          -4.592                     
  -------------------------------------------------------------------
                         slack                                 36.573                     

Slack (MET) :             36.801ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.045%)  route 2.051ns (77.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.560 - 40.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.730     1.730    static         ConvAccel/controller/Clk
    SLICE_X56Y47         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.456     2.186 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.847     3.033    static         processer/CTRL_RST
    SLICE_X55Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.157 f  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         1.204     4.361    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X75Y47         FDCE                                         f  static         ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.560    41.560    static         ConvAccel/matrixAccel/Clk
    SLICE_X75Y47         FDCE                                         r  static         ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism              0.105    41.665                     
                         clock uncertainty           -0.098    41.567                     
    SLICE_X75Y47         FDCE (Recov_fdce_C_CLR)     -0.405    41.162    static           ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         41.162                     
                         arrival time                          -4.361                     
  -------------------------------------------------------------------
                         slack                                 36.801                     

Slack (MET) :             36.801ns  (required time - arrival time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (recovery check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@40.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 0.580ns (22.045%)  route 2.051ns (77.955%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.560ns = ( 41.560 - 40.000 ) 
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.980     1.980    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -2.307 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -0.101    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.730     1.730    static         ConvAccel/controller/Clk
    SLICE_X56Y47         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.456     2.186 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.847     3.033    static         processer/CTRL_RST
    SLICE_X55Y52         LUT2 (Prop_lut2_I1_O)        0.124     3.157 f  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         1.204     4.361    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X75Y47         FDCE                                         f  static         ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000    40.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        1.770    41.770    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873    37.897 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    39.909    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    40.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         1.560    41.560    static         ConvAccel/matrixAccel/Clk
    SLICE_X75Y47         FDCE                                         r  static         ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism              0.105    41.665                     
                         clock uncertainty           -0.098    41.567                     
    SLICE_X75Y47         FDCE (Recov_fdce_C_CLR)     -0.405    41.162    static           ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         41.162                     
                         arrival time                          -4.361                     
  -------------------------------------------------------------------
                         slack                                 36.801                     





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.186ns (19.457%)  route 0.770ns (80.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.584     0.584    static         ConvAccel/controller/Clk
    SLICE_X56Y47         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.141     0.725 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.296     1.021    static         processer/CTRL_RST
    SLICE_X55Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.066 f  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         0.474     1.540    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X75Y47         FDCE                                         f  static         ConvAccel/matrixAccel/addPointer_reg[0]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.856     0.856    static         ConvAccel/matrixAccel/Clk
    SLICE_X75Y47         FDCE                                         r  static         ConvAccel/matrixAccel/addPointer_reg[0]/C
                         clock pessimism             -0.233     0.623                     
    SLICE_X75Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.531    static           ConvAccel/matrixAccel/addPointer_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.531                     
                         arrival time                           1.540                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/matrixAccel/finalReady_reg/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.186ns (19.457%)  route 0.770ns (80.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.584     0.584    static         ConvAccel/controller/Clk
    SLICE_X56Y47         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.141     0.725 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.296     1.021    static         processer/CTRL_RST
    SLICE_X55Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.066 f  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         0.474     1.540    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X75Y47         FDCE                                         f  static         ConvAccel/matrixAccel/finalReady_reg/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.856     0.856    static         ConvAccel/matrixAccel/Clk
    SLICE_X75Y47         FDCE                                         r  static         ConvAccel/matrixAccel/finalReady_reg/C
                         clock pessimism             -0.233     0.623                     
    SLICE_X75Y47         FDCE (Remov_fdce_C_CLR)     -0.092     0.531    static           ConvAccel/matrixAccel/finalReady_reg
  -------------------------------------------------------------------
                         required time                         -0.531                     
                         arrival time                           1.540                     
  -------------------------------------------------------------------
                         slack                                  1.009                     

Slack (MET) :             1.129ns  (arrival time - required time)
  Source:                 ConvAccel/controller/CTRL_RST_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            ConvAccel/matrixAccel/addPointer_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_design_2_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_2_clk_wiz_0_0 rise@0.000ns - clk_out1_design_2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.078ns  (logic 0.186ns (17.250%)  route 0.892ns (82.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Partition      Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------
                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.672     0.672    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395    -0.722 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -0.026    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.584     0.584    static         ConvAccel/controller/Clk
    SLICE_X56Y47         FDCE                                         r  static         ConvAccel/controller/CTRL_RST_reg/C
  -------------------------------------------------------------------    ----------------------------------
    SLICE_X56Y47         FDCE (Prop_fdce_C_Q)         0.141     0.725 f  static         ConvAccel/controller/CTRL_RST_reg/Q
                         net (fo=2, routed)           0.296     1.021    static         processer/CTRL_RST
    SLICE_X55Y52         LUT2 (Prop_lut2_I1_O)        0.045     1.066 f  static         processer/finalAdder_i_1/O
                         net (fo=137, routed)         0.596     1.662    static         ConvAccel/matrixAccel/rst_w_ctrl
    SLICE_X80Y49         FDCE                                         f  static         ConvAccel/matrixAccel/addPointer_reg[1]/CLR
  -------------------------------------------------------------------    ----------------------------------

                         (clock clk_out1_design_2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r                 
    BUFGCTRL_X0Y19       BUFG                         0.000     0.000 r  static         processer/design_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1415, routed)        0.945     0.945    static         processer/design_2_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726    -0.781 r  static         processer/design_2_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -0.029    static         processer/design_2_i/clk_wiz_0/inst/clk_out1_design_2_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.000 r  static         processer/design_2_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=796, routed)         0.858     0.858    static         ConvAccel/matrixAccel/Clk
    SLICE_X80Y49         FDCE                                         r  static         ConvAccel/matrixAccel/addPointer_reg[1]/C
                         clock pessimism             -0.233     0.625                     
    SLICE_X80Y49         FDCE (Remov_fdce_C_CLR)     -0.092     0.533    static           ConvAccel/matrixAccel/addPointer_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.533                     
                         arrival time                           1.662                     
  -------------------------------------------------------------------
                         slack                                  1.129                     





