

================================================================
== Vivado HLS Report for 'network'
================================================================
* Date:           Wed Nov 27 19:31:33 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.585|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  125856|  125856|  125856|  125856|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+-------+-------+-------+-------+---------+
        |                                 |                      |    Latency    |    Interval   | Pipeline|
        |             Instance            |        Module        |  min  |  max  |  min  |  max  |   Type  |
        +---------------------------------+----------------------+-------+-------+-------+-------+---------+
        |grp_padding2d_fix16_fu_235       |padding2d_fix16       |   1771|   1771|   1771|   1771|   none  |
        |grp_depthwise_conv2d_fix_fu_241  |depthwise_conv2d_fix  |  34553|  34553|  34553|  34553|   none  |
        |grp_pointwise_conv2d_fix_fu_249  |pointwise_conv2d_fix  |  51105|  51105|  51105|  51105|   none  |
        +---------------------------------+----------------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    784|    784|         1|          -|          -|    784|    no    |
        |- Loop 2  |  25088|  25088|         2|          -|          -|  12544|    no    |
        |- Loop 3  |  12545|  12545|         3|          1|          1|  12544|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    179|
|FIFO             |        -|      -|       -|      -|
|Instance         |        0|      2|     468|   1052|
|Memory           |       48|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    473|
|Register         |        -|      -|     186|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       48|      2|     654|   1704|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       17|   ~0  |   ~0   |      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------+---------+-------+-----+-----+
    |             Instance            |         Module         | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+------------------------+---------+-------+-----+-----+
    |grp_depthwise_conv2d_fix_fu_241  |depthwise_conv2d_fix    |        0|      1|  136|  336|
    |network_AXILiteS_s_axi_U         |network_AXILiteS_s_axi  |        0|      0|   68|  104|
    |grp_padding2d_fix16_fu_235       |padding2d_fix16         |        0|      0|  131|  377|
    |grp_pointwise_conv2d_fix_fu_249  |pointwise_conv2d_fix    |        0|      1|  133|  235|
    +---------------------------------+------------------------+---------+-------+-----+-----+
    |Total                            |                        |        0|      2|  468| 1052|
    +---------------------------------+------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |     Memory    |        Module       | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |MemBank_A_U    |network_MemBank_A    |       16|  0|   0|  14400|   16|     1|       230400|
    |MemBank_B_U    |network_MemBank_A    |       16|  0|   0|  14400|   16|     1|       230400|
    |MemBank_Out_U  |network_MemBank_Out  |       16|  0|   0|  12544|   16|     1|       200704|
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+
    |Total          |                     |       48|  0|   0|  41344|   48|     3|       661504|
    +---------------+---------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |             Variable Name             | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_261_p2                          |     +    |      0|  0|  14|          10|           1|
    |i_2_fu_283_p2                          |     +    |      0|  0|  19|          14|           1|
    |i_3_fu_300_p2                          |     +    |      0|  0|  19|          14|           1|
    |ap_block_state11_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state12_io                    |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2                        |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |input_data_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |output_data_V_user_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |exitcond_fu_255_p2                     |   icmp   |      0|  0|  13|          10|           9|
    |input_data_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |output_data_V_user_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |tmp_1_fu_277_p2                        |   icmp   |      0|  0|  13|          14|          13|
    |tmp_2_fu_294_p2                        |   icmp   |      0|  0|  13|          14|          13|
    |tmp_last_V_fu_317_p2                   |   icmp   |      0|  0|  13|          14|          13|
    |tmp_user_V_fu_311_p2                   |   icmp   |      0|  0|  13|          14|           1|
    |ap_block_pp0_stage0_11001              |    or    |      0|  0|   2|           1|           1|
    |ap_block_state14                       |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                          |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                |    xor   |      0|  0|   2|           2|           1|
    +---------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                  |          |      0|  0| 179|         128|          72|
    +---------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |MemBank_A_address0               |  27|          5|   14|         70|
    |MemBank_A_ce0                    |  27|          5|    1|          5|
    |MemBank_A_d0                     |  15|          3|   16|         48|
    |MemBank_A_we0                    |  15|          3|    1|          3|
    |MemBank_B_address0               |  27|          5|   14|         70|
    |MemBank_B_ce0                    |  27|          5|    1|          5|
    |MemBank_B_d0                     |  15|          3|   16|         48|
    |MemBank_B_we0                    |  15|          3|    1|          3|
    |MemBank_Out_address0             |  15|          3|   14|         42|
    |ap_NS_fsm                        |  56|         13|    1|         13|
    |ap_enable_reg_pp0_iter1          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2          |   9|          2|    1|          2|
    |i1_reg_213                       |   9|          2|   14|         28|
    |i2_reg_224                       |   9|          2|   14|         28|
    |i_reg_202                        |   9|          2|   10|         20|
    |input_data_TDATA_blk_n           |   9|          2|    1|          2|
    |input_data_V_data_V_0_data_out   |   9|          2|   16|         32|
    |input_data_V_data_V_0_state      |  15|          3|    2|          6|
    |input_data_V_dest_V_0_state      |  15|          3|    2|          6|
    |output_data_TDATA_blk_n          |   9|          2|    1|          2|
    |output_data_V_data_V_1_data_out  |   9|          2|   16|         32|
    |output_data_V_data_V_1_state     |  15|          3|    2|          6|
    |output_data_V_dest_V_1_state     |  15|          3|    2|          6|
    |output_data_V_id_V_1_state       |  15|          3|    2|          6|
    |output_data_V_keep_V_1_state     |  15|          3|    2|          6|
    |output_data_V_last_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_last_V_1_state     |  15|          3|    2|          6|
    |output_data_V_strb_V_1_state     |  15|          3|    2|          6|
    |output_data_V_user_V_1_data_out  |   9|          2|    1|          2|
    |output_data_V_user_V_1_state     |  15|          3|    2|          6|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 473|         97|  173|        513|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  12|   0|   12|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |grp_depthwise_conv2d_fix_fu_241_ap_start_reg  |   1|   0|    1|          0|
    |grp_padding2d_fix16_fu_235_ap_start_reg       |   1|   0|    1|          0|
    |grp_pointwise_conv2d_fix_fu_249_ap_start_reg  |   1|   0|    1|          0|
    |i1_reg_213                                    |  14|   0|   14|          0|
    |i2_reg_224                                    |  14|   0|   14|          0|
    |i_2_reg_335                                   |  14|   0|   14|          0|
    |i_reg_202                                     |  10|   0|   10|          0|
    |input_data_V_data_V_0_payload_A               |  16|   0|   16|          0|
    |input_data_V_data_V_0_payload_B               |  16|   0|   16|          0|
    |input_data_V_data_V_0_sel_rd                  |   1|   0|    1|          0|
    |input_data_V_data_V_0_sel_wr                  |   1|   0|    1|          0|
    |input_data_V_data_V_0_state                   |   2|   0|    2|          0|
    |input_data_V_dest_V_0_state                   |   2|   0|    2|          0|
    |output_data_V_data_V_1_payload_A              |  16|   0|   16|          0|
    |output_data_V_data_V_1_payload_B              |  16|   0|   16|          0|
    |output_data_V_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_data_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_dest_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_dest_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_id_V_1_sel_rd                   |   1|   0|    1|          0|
    |output_data_V_id_V_1_state                    |   2|   0|    2|          0|
    |output_data_V_keep_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_keep_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_last_V_1_payload_A              |   1|   0|    1|          0|
    |output_data_V_last_V_1_payload_B              |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_last_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_strb_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_strb_V_1_state                  |   2|   0|    2|          0|
    |output_data_V_user_V_1_payload_A              |   1|   0|    1|          0|
    |output_data_V_user_V_1_payload_B              |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_rd                 |   1|   0|    1|          0|
    |output_data_V_user_V_1_sel_wr                 |   1|   0|    1|          0|
    |output_data_V_user_V_1_state                  |   2|   0|    2|          0|
    |tmp_2_reg_350                                 |   1|   0|    1|          0|
    |tmp_2_reg_350_pp0_iter1_reg                   |   1|   0|    1|          0|
    |tmp_3_reg_340                                 |  14|   0|   64|         50|
    |tmp_last_V_reg_364                            |   1|   0|    1|          0|
    |tmp_user_V_reg_359                            |   1|   0|    1|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 186|   0|  236|         50|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------------+-----+-----+------------+----------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |       AXILiteS       | return value |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |       AXILiteS       | return value |
|ap_clk                  |  in |    1| ap_ctrl_hs |        network       | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |        network       | return value |
|interrupt               | out |    1| ap_ctrl_hs |        network       | return value |
|input_data_TDATA        |  in |   16|    axis    |  input_data_V_data_V |    pointer   |
|input_data_TVALID       |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TREADY       | out |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TDEST        |  in |    1|    axis    |  input_data_V_dest_V |    pointer   |
|input_data_TKEEP        |  in |    2|    axis    |  input_data_V_keep_V |    pointer   |
|input_data_TSTRB        |  in |    2|    axis    |  input_data_V_strb_V |    pointer   |
|input_data_TUSER        |  in |    1|    axis    |  input_data_V_user_V |    pointer   |
|input_data_TLAST        |  in |    1|    axis    |  input_data_V_last_V |    pointer   |
|input_data_TID          |  in |    1|    axis    |   input_data_V_id_V  |    pointer   |
|output_data_TDATA       | out |   16|    axis    | output_data_V_data_V |    pointer   |
|output_data_TREADY      |  in |    1|    axis    | output_data_V_data_V |    pointer   |
|output_data_TVALID      | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TDEST       | out |    1|    axis    | output_data_V_dest_V |    pointer   |
|output_data_TKEEP       | out |    2|    axis    | output_data_V_keep_V |    pointer   |
|output_data_TSTRB       | out |    2|    axis    | output_data_V_strb_V |    pointer   |
|output_data_TUSER       | out |    1|    axis    | output_data_V_user_V |    pointer   |
|output_data_TLAST       | out |    1|    axis    | output_data_V_last_V |    pointer   |
|output_data_TID         | out |    1|    axis    |  output_data_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 2
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / (!tmp_1)
	10  / (tmp_1)
9 --> 
	8  / true
10 --> 
	13  / (tmp_2)
	11  / (!tmp_2)
11 --> 
	12  / true
12 --> 
	10  / true
13 --> 
	14  / true
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %input_data_V_data_V), !map !121"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_keep_V), !map !125"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %input_data_V_strb_V), !map !129"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_user_V), !map !133"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_last_V), !map !137"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_id_V), !map !141"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_data_V_dest_V), !map !145"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %output_data_V_data_V), !map !149"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_keep_V), !map !153"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %output_data_V_strb_V), !map !157"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_user_V), !map !161"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_last_V), !map !165"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_id_V), !map !169"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_data_V_dest_V), !map !173"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !177"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @network_str) nounwind"   --->   Operation 30 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%MemBank_A = alloca [14400 x i16], align 16" [mnist_AXI_Stream.cpp:32]   --->   Operation 31 'alloca' 'MemBank_A' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%MemBank_B = alloca [14400 x i16], align 16" [mnist_AXI_Stream.cpp:32]   --->   Operation 32 'alloca' 'MemBank_B' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%MemBank_Out = alloca [12544 x i16], align 16" [mnist_AXI_Stream.cpp:32]   --->   Operation 33 'alloca' 'MemBank_Out' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:28]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:29]   --->   Operation 35 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 1, i32 1, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:30]   --->   Operation 36 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:41]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i10 [ 0, %0 ], [ %i_1, %2 ]"   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %i, -240" [mnist_AXI_Stream.cpp:41]   --->   Operation 39 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.73ns)   --->   "%i_1 = add i10 %i, 1" [mnist_AXI_Stream.cpp:41]   --->   Operation 41 'add' 'i_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [mnist_AXI_Stream.cpp:41]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_13 = call { i16, i2, i2, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %input_data_V_data_V, i2* %input_data_V_keep_V, i2* %input_data_V_strb_V, i1* %input_data_V_user_V, i1* %input_data_V_last_V, i1* %input_data_V_id_V, i1* %input_data_V_dest_V)" [mnist_AXI_Stream.cpp:42]   --->   Operation 43 'read' 'empty_13' <Predicate = (!exitcond)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i16, i2, i2, i1, i1, i1, i1 } %empty_13, 0" [mnist_AXI_Stream.cpp:42]   --->   Operation 44 'extractvalue' 'tmp_data_V' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %i to i64" [mnist_AXI_Stream.cpp:43]   --->   Operation 45 'zext' 'tmp_s' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%MemBank_A_addr = getelementptr inbounds [14400 x i16]* %MemBank_A, i64 0, i64 %tmp_s" [mnist_AXI_Stream.cpp:43]   --->   Operation 46 'getelementptr' 'MemBank_A_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.25ns)   --->   "store i16 %tmp_data_V, i16* %MemBank_A_addr, align 2" [mnist_AXI_Stream.cpp:43]   --->   Operation 47 'store' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br label %1" [mnist_AXI_Stream.cpp:41]   --->   Operation 48 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:46]   --->   Operation 49 'call' <Predicate = (exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @padding2d_fix16([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:46]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([14400 x i16]* %MemBank_B, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:50]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @depthwise_conv2d_fix([14400 x i16]* %MemBank_B, [14400 x i16]* %MemBank_A)" [mnist_AXI_Stream.cpp:50]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 53 [2/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:55]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @pointwise_conv2d_fix([14400 x i16]* %MemBank_A, [14400 x i16]* %MemBank_B)" [mnist_AXI_Stream.cpp:55]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 55 [1/1] (1.76ns)   --->   "br label %4" [mnist_AXI_Stream.cpp:129]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%i1 = phi i14 [ 0, %3 ], [ %i_2, %5 ]"   --->   Operation 56 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (2.20ns)   --->   "%tmp_1 = icmp eq i14 %i1, -3840" [mnist_AXI_Stream.cpp:129]   --->   Operation 57 'icmp' 'tmp_1' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 58 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 58 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 59 [1/1] (1.81ns)   --->   "%i_2 = add i14 %i1, 1" [mnist_AXI_Stream.cpp:129]   --->   Operation 59 'add' 'i_2' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %.preheader.preheader, label %5" [mnist_AXI_Stream.cpp:129]   --->   Operation 60 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_3 = zext i14 %i1 to i64" [mnist_AXI_Stream.cpp:131]   --->   Operation 61 'zext' 'tmp_3' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%MemBank_B_addr = getelementptr inbounds [14400 x i16]* %MemBank_B, i64 0, i64 %tmp_3" [mnist_AXI_Stream.cpp:131]   --->   Operation 62 'getelementptr' 'MemBank_B_addr' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_8 : Operation 63 [2/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 63 'load' 'MemBank_B_load' <Predicate = (!tmp_1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_8 : Operation 64 [1/1] (1.76ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:134]   --->   Operation 64 'br' <Predicate = (tmp_1)> <Delay = 1.76>

State 9 <SV = 8> <Delay = 6.50>
ST_9 : Operation 65 [1/2] (3.25ns)   --->   "%MemBank_B_load = load i16* %MemBank_B_addr, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 65 'load' 'MemBank_B_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%MemBank_Out_addr = getelementptr inbounds [12544 x i16]* %MemBank_Out, i64 0, i64 %tmp_3" [mnist_AXI_Stream.cpp:131]   --->   Operation 66 'getelementptr' 'MemBank_Out_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (3.25ns)   --->   "store i16 %MemBank_B_load, i16* %MemBank_Out_addr, align 2" [mnist_AXI_Stream.cpp:131]   --->   Operation 67 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "br label %4" [mnist_AXI_Stream.cpp:129]   --->   Operation 68 'br' <Predicate = true> <Delay = 0.00>

State 10 <SV = 8> <Delay = 3.25>
ST_10 : Operation 69 [1/1] (0.00ns)   --->   "%i2 = phi i14 [ %i_3, %6 ], [ 0, %.preheader.preheader ]"   --->   Operation 69 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 70 [1/1] (2.20ns)   --->   "%tmp_2 = icmp eq i14 %i2, -3840" [mnist_AXI_Stream.cpp:134]   --->   Operation 70 'icmp' 'tmp_2' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12544, i64 12544, i64 12544)"   --->   Operation 71 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 72 [1/1] (1.81ns)   --->   "%i_3 = add i14 %i2, 1" [mnist_AXI_Stream.cpp:134]   --->   Operation 72 'add' 'i_3' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %7, label %6" [mnist_AXI_Stream.cpp:134]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%i2_cast1 = zext i14 %i2 to i64" [mnist_AXI_Stream.cpp:134]   --->   Operation 74 'zext' 'i2_cast1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_10 : Operation 75 [1/1] (2.20ns)   --->   "%tmp_user_V = icmp eq i14 %i2, 0" [mnist_AXI_Stream.cpp:142]   --->   Operation 75 'icmp' 'tmp_user_V' <Predicate = (!tmp_2)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 76 [1/1] (2.20ns)   --->   "%tmp_last_V = icmp eq i14 %i2, -3841" [mnist_AXI_Stream.cpp:145]   --->   Operation 76 'icmp' 'tmp_last_V' <Predicate = (!tmp_2)> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%MemBank_Out_addr_1 = getelementptr inbounds [12544 x i16]* %MemBank_Out, i64 0, i64 %i2_cast1" [mnist_AXI_Stream.cpp:148]   --->   Operation 77 'getelementptr' 'MemBank_Out_addr_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_10 : Operation 78 [2/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2" [mnist_AXI_Stream.cpp:148]   --->   Operation 78 'load' 'tmp_data_V_1' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>

State 11 <SV = 9> <Delay = 3.25>
ST_11 : Operation 79 [1/2] (3.25ns)   --->   "%tmp_data_V_1 = load i16* %MemBank_Out_addr_1, align 2" [mnist_AXI_Stream.cpp:148]   --->   Operation 79 'load' 'tmp_data_V_1' <Predicate = (!tmp_2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 12544> <RAM>
ST_11 : Operation 80 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:149]   --->   Operation 80 'write' <Predicate = (!tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 10> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str4)" [mnist_AXI_Stream.cpp:134]   --->   Operation 81 'specregionbegin' 'tmp' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mnist_AXI_Stream.cpp:135]   --->   Operation 82 'specpipeline' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_12 : Operation 83 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P(i16* %output_data_V_data_V, i2* %output_data_V_keep_V, i2* %output_data_V_strb_V, i1* %output_data_V_user_V, i1* %output_data_V_last_V, i1* %output_data_V_id_V, i1* %output_data_V_dest_V, i16 %tmp_data_V_1, i2 0, i2 0, i1 %tmp_user_V, i1 %tmp_last_V, i1 false, i1 false)" [mnist_AXI_Stream.cpp:149]   --->   Operation 83 'write' <Predicate = (!tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str4, i32 %tmp)" [mnist_AXI_Stream.cpp:150]   --->   Operation 84 'specregionend' 'empty_16' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader" [mnist_AXI_Stream.cpp:134]   --->   Operation 85 'br' <Predicate = (!tmp_2)> <Delay = 0.00>

State 13 <SV = 9> <Delay = 0.00>
ST_13 : Operation 86 [2/2] (0.00ns)   --->   "ret i32 0" [mnist_AXI_Stream.cpp:151]   --->   Operation 86 'ret' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 87 [1/2] (0.00ns)   --->   "ret i32 0" [mnist_AXI_Stream.cpp:151]   --->   Operation 87 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 0; IO mode=ap_ctrl_hs:ce=0
Port [ input_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_data_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ SeparableConv2D_0_w_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_15        (specbitsmap      ) [ 000000000000000]
StgValue_16        (specbitsmap      ) [ 000000000000000]
StgValue_17        (specbitsmap      ) [ 000000000000000]
StgValue_18        (specbitsmap      ) [ 000000000000000]
StgValue_19        (specbitsmap      ) [ 000000000000000]
StgValue_20        (specbitsmap      ) [ 000000000000000]
StgValue_21        (specbitsmap      ) [ 000000000000000]
StgValue_22        (specbitsmap      ) [ 000000000000000]
StgValue_23        (specbitsmap      ) [ 000000000000000]
StgValue_24        (specbitsmap      ) [ 000000000000000]
StgValue_25        (specbitsmap      ) [ 000000000000000]
StgValue_26        (specbitsmap      ) [ 000000000000000]
StgValue_27        (specbitsmap      ) [ 000000000000000]
StgValue_28        (specbitsmap      ) [ 000000000000000]
StgValue_29        (specbitsmap      ) [ 000000000000000]
StgValue_30        (spectopmodule    ) [ 000000000000000]
MemBank_A          (alloca           ) [ 001111110000000]
MemBank_B          (alloca           ) [ 001111111100000]
MemBank_Out        (alloca           ) [ 001111111111100]
StgValue_34        (specinterface    ) [ 000000000000000]
StgValue_35        (specinterface    ) [ 000000000000000]
StgValue_36        (specinterface    ) [ 000000000000000]
StgValue_37        (br               ) [ 011000000000000]
i                  (phi              ) [ 001000000000000]
exitcond           (icmp             ) [ 001000000000000]
empty              (speclooptripcount) [ 000000000000000]
i_1                (add              ) [ 011000000000000]
StgValue_42        (br               ) [ 000000000000000]
empty_13           (read             ) [ 000000000000000]
tmp_data_V         (extractvalue     ) [ 000000000000000]
tmp_s              (zext             ) [ 000000000000000]
MemBank_A_addr     (getelementptr    ) [ 000000000000000]
StgValue_47        (store            ) [ 000000000000000]
StgValue_48        (br               ) [ 011000000000000]
StgValue_50        (call             ) [ 000000000000000]
StgValue_52        (call             ) [ 000000000000000]
StgValue_54        (call             ) [ 000000000000000]
StgValue_55        (br               ) [ 000000011100000]
i1                 (phi              ) [ 000000001000000]
tmp_1              (icmp             ) [ 000000001111100]
empty_14           (speclooptripcount) [ 000000000000000]
i_2                (add              ) [ 000000011100000]
StgValue_60        (br               ) [ 000000000000000]
tmp_3              (zext             ) [ 000000000100000]
MemBank_B_addr     (getelementptr    ) [ 000000000100000]
StgValue_64        (br               ) [ 000000001111100]
MemBank_B_load     (load             ) [ 000000000000000]
MemBank_Out_addr   (getelementptr    ) [ 000000000000000]
StgValue_67        (store            ) [ 000000000000000]
StgValue_68        (br               ) [ 000000011100000]
i2                 (phi              ) [ 000000000010000]
tmp_2              (icmp             ) [ 000000000011100]
empty_15           (speclooptripcount) [ 000000000000000]
i_3                (add              ) [ 000000001011100]
StgValue_73        (br               ) [ 000000000000000]
i2_cast1           (zext             ) [ 000000000000000]
tmp_user_V         (icmp             ) [ 000000000011100]
tmp_last_V         (icmp             ) [ 000000000011100]
MemBank_Out_addr_1 (getelementptr    ) [ 000000000011000]
tmp_data_V_1       (load             ) [ 000000000010100]
tmp                (specregionbegin  ) [ 000000000000000]
StgValue_82        (specpipeline     ) [ 000000000000000]
StgValue_83        (write            ) [ 000000000000000]
empty_16           (specregionend    ) [ 000000000000000]
StgValue_85        (br               ) [ 000000001011100]
StgValue_87        (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_data_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_data_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_data_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_data_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_data_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_data_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_data_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_data_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_data_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_data_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_data_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_data_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_data_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_data_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="SeparableConv2D_0_w_s">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SeparableConv2D_0_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="network_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="padding2d_fix16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="depthwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointwise_conv2d_fix"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P.i2P.i2P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="MemBank_A_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_A/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="MemBank_B_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_B/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="MemBank_Out_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="MemBank_Out/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_13_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="24" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="0" index="2" bw="2" slack="0"/>
<pin id="114" dir="0" index="3" bw="2" slack="0"/>
<pin id="115" dir="0" index="4" bw="1" slack="0"/>
<pin id="116" dir="0" index="5" bw="1" slack="0"/>
<pin id="117" dir="0" index="6" bw="1" slack="0"/>
<pin id="118" dir="0" index="7" bw="1" slack="0"/>
<pin id="119" dir="1" index="8" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_13/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="2" slack="0"/>
<pin id="132" dir="0" index="3" bw="2" slack="0"/>
<pin id="133" dir="0" index="4" bw="1" slack="0"/>
<pin id="134" dir="0" index="5" bw="1" slack="0"/>
<pin id="135" dir="0" index="6" bw="1" slack="0"/>
<pin id="136" dir="0" index="7" bw="1" slack="0"/>
<pin id="137" dir="0" index="8" bw="16" slack="0"/>
<pin id="138" dir="0" index="9" bw="1" slack="0"/>
<pin id="139" dir="0" index="10" bw="1" slack="0"/>
<pin id="140" dir="0" index="11" bw="1" slack="1"/>
<pin id="141" dir="0" index="12" bw="1" slack="1"/>
<pin id="142" dir="0" index="13" bw="1" slack="0"/>
<pin id="143" dir="0" index="14" bw="1" slack="0"/>
<pin id="144" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_80/11 "/>
</bind>
</comp>

<comp id="157" class="1004" name="MemBank_A_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="10" slack="0"/>
<pin id="161" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_A_addr/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="StgValue_47_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="14" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_47/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="MemBank_B_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="14" slack="0"/>
<pin id="173" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_B_addr/8 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_access_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="14" slack="0"/>
<pin id="177" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="MemBank_B_load/8 "/>
</bind>
</comp>

<comp id="181" class="1004" name="MemBank_Out_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="14" slack="1"/>
<pin id="185" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_Out_addr/9 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_access_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="14" slack="0"/>
<pin id="189" dir="0" index="1" bw="16" slack="0"/>
<pin id="190" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="StgValue_67/9 tmp_data_V_1/10 "/>
</bind>
</comp>

<comp id="194" class="1004" name="MemBank_Out_addr_1_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="14" slack="0"/>
<pin id="198" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="MemBank_Out_addr_1/10 "/>
</bind>
</comp>

<comp id="202" class="1005" name="i_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="10" slack="1"/>
<pin id="204" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="206" class="1004" name="i_phi_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="1"/>
<pin id="208" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="213" class="1005" name="i1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="14" slack="1"/>
<pin id="215" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="i1_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="14" slack="0"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/8 "/>
</bind>
</comp>

<comp id="224" class="1005" name="i2_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="1"/>
<pin id="226" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="228" class="1004" name="i2_phi_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="14" slack="0"/>
<pin id="230" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="1" slack="1"/>
<pin id="232" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/10 "/>
</bind>
</comp>

<comp id="235" class="1004" name="grp_padding2d_fix16_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="0" slack="0"/>
<pin id="237" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_49/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_depthwise_conv2d_fix_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="0" slack="0"/>
<pin id="243" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="245" dir="0" index="3" bw="15" slack="0"/>
<pin id="246" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_51/4 "/>
</bind>
</comp>

<comp id="249" class="1004" name="grp_pointwise_conv2d_fix_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="0" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_53/6 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="10" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="i_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_data_V_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="24" slack="0"/>
<pin id="269" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="14" slack="0"/>
<pin id="279" dir="0" index="1" bw="14" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="283" class="1004" name="i_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="14" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_3_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="14" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3/8 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_2_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="14" slack="0"/>
<pin id="296" dir="0" index="1" bw="14" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/10 "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="14" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/10 "/>
</bind>
</comp>

<comp id="306" class="1004" name="i2_cast1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="14" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i2_cast1/10 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_user_V_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="0"/>
<pin id="313" dir="0" index="1" bw="14" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_user_V/10 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_last_V_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="14" slack="0"/>
<pin id="319" dir="0" index="1" bw="14" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/10 "/>
</bind>
</comp>

<comp id="326" class="1005" name="i_1_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="331" class="1005" name="tmp_1_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="335" class="1005" name="i_2_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="14" slack="0"/>
<pin id="337" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="340" class="1005" name="tmp_3_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="64" slack="1"/>
<pin id="342" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="345" class="1005" name="MemBank_B_addr_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="14" slack="1"/>
<pin id="347" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="MemBank_B_addr "/>
</bind>
</comp>

<comp id="350" class="1005" name="tmp_2_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="1"/>
<pin id="352" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="354" class="1005" name="i_3_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="14" slack="0"/>
<pin id="356" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_user_V_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="1"/>
<pin id="361" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user_V "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_last_V_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="1"/>
<pin id="366" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="369" class="1005" name="MemBank_Out_addr_1_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="14" slack="1"/>
<pin id="371" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="MemBank_Out_addr_1 "/>
</bind>
</comp>

<comp id="374" class="1005" name="tmp_data_V_1_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="1"/>
<pin id="376" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="38" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="38" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="120"><net_src comp="62" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="4" pin="0"/><net_sink comp="110" pin=3"/></net>

<net id="124"><net_src comp="6" pin="0"/><net_sink comp="110" pin=4"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="110" pin=5"/></net>

<net id="126"><net_src comp="10" pin="0"/><net_sink comp="110" pin=6"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="110" pin=7"/></net>

<net id="145"><net_src comp="82" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="147"><net_src comp="16" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="128" pin=3"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="128" pin=4"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="128" pin=5"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="128" pin=6"/></net>

<net id="152"><net_src comp="26" pin="0"/><net_sink comp="128" pin=7"/></net>

<net id="153"><net_src comp="84" pin="0"/><net_sink comp="128" pin=9"/></net>

<net id="154"><net_src comp="84" pin="0"/><net_sink comp="128" pin=10"/></net>

<net id="155"><net_src comp="86" pin="0"/><net_sink comp="128" pin=13"/></net>

<net id="156"><net_src comp="86" pin="0"/><net_sink comp="128" pin=14"/></net>

<net id="162"><net_src comp="64" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="157" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="174"><net_src comp="64" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="186"><net_src comp="64" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="175" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="181" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="199"><net_src comp="64" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="187" pin="3"/><net_sink comp="128" pin=8"/></net>

<net id="201"><net_src comp="194" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="205"><net_src comp="52" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="202" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="72" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="223"><net_src comp="213" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="72" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="68" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="28" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="254"><net_src comp="70" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="259"><net_src comp="206" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="54" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="206" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="60" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="110" pin="8"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="275"><net_src comp="206" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="281"><net_src comp="217" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="74" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="217" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="78" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="217" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="298"><net_src comp="228" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="74" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="228" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="78" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="228" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="315"><net_src comp="228" pin="4"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="72" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="228" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="80" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="261" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="334"><net_src comp="277" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="283" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="343"><net_src comp="289" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="348"><net_src comp="169" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="353"><net_src comp="294" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="300" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="362"><net_src comp="311" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="128" pin=11"/></net>

<net id="367"><net_src comp="317" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="128" pin=12"/></net>

<net id="372"><net_src comp="194" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="377"><net_src comp="187" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="128" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_data_V_data_V | {12 }
	Port: output_data_V_keep_V | {12 }
	Port: output_data_V_strb_V | {12 }
	Port: output_data_V_user_V | {12 }
	Port: output_data_V_last_V | {12 }
	Port: output_data_V_id_V | {12 }
	Port: output_data_V_dest_V | {12 }
 - Input state : 
	Port: network : input_data_V_data_V | {2 }
	Port: network : input_data_V_keep_V | {2 }
	Port: network : input_data_V_strb_V | {2 }
	Port: network : input_data_V_user_V | {2 }
	Port: network : input_data_V_last_V | {2 }
	Port: network : input_data_V_id_V | {2 }
	Port: network : input_data_V_dest_V | {2 }
	Port: network : SeparableConv2D_0_w_s | {4 5 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_42 : 2
		tmp_s : 1
		MemBank_A_addr : 2
		StgValue_47 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		tmp_1 : 1
		i_2 : 1
		StgValue_60 : 2
		tmp_3 : 1
		MemBank_B_addr : 2
		MemBank_B_load : 3
	State 9
		StgValue_67 : 1
	State 10
		tmp_2 : 1
		i_3 : 1
		StgValue_73 : 2
		i2_cast1 : 1
		tmp_user_V : 1
		tmp_last_V : 1
		MemBank_Out_addr_1 : 2
		tmp_data_V_1 : 3
	State 11
		StgValue_80 : 1
	State 12
		empty_16 : 1
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |    grp_padding2d_fix16_fu_235   |    0    | 12.4745 |   192   |   279   |
|   call   | grp_depthwise_conv2d_fix_fu_241 |    1    |  10.614 |   134   |   277   |
|          | grp_pointwise_conv2d_fix_fu_249 |    1    |  1.769  |   143   |   166   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |         exitcond_fu_255         |    0    |    0    |    0    |    13   |
|          |           tmp_1_fu_277          |    0    |    0    |    0    |    13   |
|   icmp   |           tmp_2_fu_294          |    0    |    0    |    0    |    13   |
|          |        tmp_user_V_fu_311        |    0    |    0    |    0    |    13   |
|          |        tmp_last_V_fu_317        |    0    |    0    |    0    |    13   |
|----------|---------------------------------|---------|---------|---------|---------|
|          |            i_1_fu_261           |    0    |    0    |    0    |    14   |
|    add   |            i_2_fu_283           |    0    |    0    |    0    |    19   |
|          |            i_3_fu_300           |    0    |    0    |    0    |    19   |
|----------|---------------------------------|---------|---------|---------|---------|
|   read   |       empty_13_read_fu_110      |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   write  |         grp_write_fu_128        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|extractvalue|        tmp_data_V_fu_267        |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|          |           tmp_s_fu_272          |    0    |    0    |    0    |    0    |
|   zext   |           tmp_3_fu_289          |    0    |    0    |    0    |    0    |
|          |         i2_cast1_fu_306         |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|
|   Total  |                                 |    2    | 24.8575 |   469   |   839   |
|----------|---------------------------------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |
+---------------------+--------+--------+--------+
|      MemBank_A      |   16   |    0   |    0   |
|      MemBank_B      |   16   |    0   |    0   |
|     MemBank_Out     |   16   |    0   |    0   |
|SeparableConv2D_0_w_s|    0   |   15   |    3   |
+---------------------+--------+--------+--------+
|        Total        |   48   |   15   |    3   |
+---------------------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|  MemBank_B_addr_reg_345  |   14   |
|MemBank_Out_addr_1_reg_369|   14   |
|        i1_reg_213        |   14   |
|        i2_reg_224        |   14   |
|        i_1_reg_326       |   10   |
|        i_2_reg_335       |   14   |
|        i_3_reg_354       |   14   |
|         i_reg_202        |   10   |
|       tmp_1_reg_331      |    1   |
|       tmp_2_reg_350      |    1   |
|       tmp_3_reg_340      |   64   |
|   tmp_data_V_1_reg_374   |   16   |
|    tmp_last_V_reg_364    |    1   |
|    tmp_user_V_reg_359    |    1   |
+--------------------------+--------+
|           Total          |   188  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_128 |  p8  |   2  |  16  |   32   ||    9    |
| grp_access_fu_175 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_187 |  p0  |   3  |  14  |   42   ||    15   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   102  || 5.35275 ||    33   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    2   |   24   |   469  |   839  |
|   Memory  |   48   |    -   |    -   |   15   |    3   |
|Multiplexer|    -   |    -   |    5   |    -   |   33   |
|  Register |    -   |    -   |    -   |   188  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   48   |    2   |   30   |   672  |   875  |
+-----------+--------+--------+--------+--------+--------+
