{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1515999612773 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/LTC1744_T01.v" "" { Text "E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01.v" 86 -1 0 } } { "../rtl/LTC1744_T01.v" "" { Text "E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01.v" 13 -1 0 } } { "../rtl/LTC1744_T01.v" "" { Text "E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/LTC1744_T01.v" 16 -1 0 } } { "../rtl/led_control.v" "" { Text "E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/led_control.v" 5 -1 0 } } { "../rtl/spi_master.v" "" { Text "E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/spi_master.v" 14 -1 0 } } { "../rtl/spi_master.v" "" { Text "E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/spi_master.v" 15 -1 0 } } { "../rtl/spi_master.v" "" { Text "E:/Document/quartus 2/LTC1746_FST3253_T04_NEW_EP4CE6E_06finish/rtl/spi_master.v" 206 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1515999612800 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1515999612801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1515999613371 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1100 " "Implemented 1100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "53 " "Implemented 53 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1515999613973 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1515999613973 ""} { "Info" "ICUT_CUT_TM_LCELLS" "978 " "Implemented 978 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1515999613973 ""} { "Info" "ICUT_CUT_TM_RAMS" "48 " "Implemented 48 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1515999613973 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 0 1515999613973 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1515999613973 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "476 " "Peak virtual memory: 476 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1515999614067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 15 15:00:14 2018 " "Processing ended: Mon Jan 15 15:00:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1515999614067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1515999614067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1515999614067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1515999614067 ""}
