Release 14.1 - xst P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPGA_TOP_ML505.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPGA_TOP_ML505"
Output Format                      : NGC
Target Device                      : xc5vlx110t-1-ff1136

---- Source Options
Top Module Name                    : FPGA_TOP_ML505
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "../../src/EchoTestbench.v" in library work
Compiling verilog file "../../src/FPGA_TOP_ML505.v" in library work
Module <EchoTestbench> compiled
Compiling verilog file "../../src/Testbench.v" in library work
Module <FPGA_TOP_ML505> compiled
Compiling verilog file "../../src/UAReceive.v" in library work
Module <Testbench> compiled
Compiling verilog include file "../../src/util.vh"
Compiling verilog file "../../src/UART.v" in library work
Module <UAReceive> compiled
Compiling verilog file "../../src/UATransmit.v" in library work
Module <UART> compiled
Compiling verilog include file "../../src/util.vh"
Compiling verilog file "../../src/Framework/ButtonParse.v" in library work
Module <UATransmit> compiled
Compiling verilog file "../../src/Framework/Const.v" in library work
Compiling verilog file "../../src/Framework/Debouncer.v" in library work
Compiling verilog include file "../../src/Framework/Const.v"
Module <ButtonParse> compiled
Compiling verilog file "../../src/Framework/EdgeDetect.v" in library work
Module <Debouncer> compiled
Compiling verilog file "../../src/Framework/IORegister.v" in library work
Module <EdgeDetect> compiled
Compiling verilog file "../../src/Framework/Register.v" in library work
Module <IORegister> compiled
Module <Register> compiled
No errors in compilation
Analysis of file <"FPGA_TOP_ML505.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <FPGA_TOP_ML505> in library <work> with parameters.
	ClockFreq = "00000101111101011110000100000000"
	UARTBaudRate = "00000000000000011100001000000000"

Analyzing hierarchy for module <ButtonParse> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	Continuous = "00000000000000000000000000000000"
	DebSimWidth = "00000000000000000000000000000100"
	DebWidth = "00000000000000000000000000010100"
	EdgeOutWidth = "00000000000000000000000000000001"
	EdgeType = "00000000000000000000000000000000"
	EdgeUpWidth = "00000000000000000000000000000010"
	EdgeWidth = "00000000000000000000000000000011"
	EnableEdge = "00000000000000000000000000000000"
	Related = "00000000000000000000000000000001"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <UART> in library <work> with parameters.
	BaudRate = "00000000000000011100001000000000"
	ClockFreq = "00000101111101011110000100000000"

Analyzing hierarchy for module <Debouncer> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	Continuous = "00000000000000000000000000000000"
	SimWidth = "00000000000000000000000000000100"
	Width = "00000000000000000000000000010100"
	XWidth = "00000000000000000000000000010100"

Analyzing hierarchy for module <EdgeDetect> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	Type = "00000000000000000000000000000000"
	UpWidth = "00000000000000000000000000000010"
	Width = "00000000000000000000000000000011"

Analyzing hierarchy for module <IORegister> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "1"
	ResetValue = "0"
	SetValue = "1"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <UATransmit> in library <work> with parameters.
	BaudRate = "00000000000000011100001000000000"
	ClockCounterWidth = "00000000000000000000000000001010"
	ClockFreq = "00000101111101011110000100000000"
	SymbolEdgeTime = "00000000000000000000001101100100"

Analyzing hierarchy for module <UAReceive> in library <work> with parameters.
	BaudRate = "00000000000000011100001000000000"
	ClockCounterWidth = "00000000000000000000000000001010"
	ClockFreq = "00000101111101011110000100000000"
	SampleTime = "00000000000000000000000110110010"
	SymbolEdgeTime = "00000000000000000000001101100100"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "00000000000000000000000000000000"
	ResetValue = "00000000000000000000"
	SetValue = "11111111111111111111"
	Width = "00000000000000000000000000010100"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "X"
	ResetValue = "0"
	SetValue = "1"
	Width = "00000000000000000000000000000001"

Analyzing hierarchy for module <Register> in library <work> with parameters.
	AsyncReset = "00000000000000000000000000000000"
	AsyncSet = "00000000000000000000000000000000"
	Initial = "XXX"
	ResetValue = "000"
	SetValue = "111"
	Width = "00000000000000000000000000000011"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <FPGA_TOP_ML505>.
	ClockFreq = 32'sb00000101111101011110000100000000
	UARTBaudRate = 32'sb00000000000000011100001000000000
Module <FPGA_TOP_ML505> is correct for synthesis.
 
Analyzing module <ButtonParse> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	Continuous = 32'sb00000000000000000000000000000000
	DebSimWidth = 32'sb00000000000000000000000000000100
	DebWidth = 32'sb00000000000000000000000000010100
	EdgeOutWidth = 32'sb00000000000000000000000000000001
	EdgeType = 32'sb00000000000000000000000000000000
	EdgeUpWidth = 32'sb00000000000000000000000000000010
	EdgeWidth = 32'sb00000000000000000000000000000011
	EnableEdge = 32'sb00000000000000000000000000000000
	Related = 32'sb00000000000000000000000000000001
	Width = 32'sb00000000000000000000000000000001
Module <ButtonParse> is correct for synthesis.
 
Analyzing module <Debouncer> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	Continuous = 32'sb00000000000000000000000000000000
	SimWidth = 32'sb00000000000000000000000000000100
	Width = 32'sb00000000000000000000000000010100
	XWidth = 32'sb00000000000000000000000000010100
Module <Debouncer> is correct for synthesis.
 
Analyzing module <Register.1> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 32'sb00000000000000000000000000000000
	ResetValue = 20'b00000000000000000000
	SetValue = 20'b11111111111111111111
	Width = 32'sb00000000000000000000000000010100
Module <Register.1> is correct for synthesis.
 
Analyzing module <Register.2> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 1'bX
	ResetValue = 1'b0
	SetValue = 1'b1
	Width = 32'sb00000000000000000000000000000001
Module <Register.2> is correct for synthesis.
 
Analyzing module <EdgeDetect> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	Type = 32'sb00000000000000000000000000000000
	UpWidth = 32'sb00000000000000000000000000000010
	Width = 32'sb00000000000000000000000000000011
Module <EdgeDetect> is correct for synthesis.
 
Analyzing module <Register.3> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 3'bXXX
	ResetValue = 3'b000
	SetValue = 3'b111
	Width = 32'sb00000000000000000000000000000011
Module <Register.3> is correct for synthesis.
 
Analyzing module <UART> in library <work>.
	BaudRate = 32'sb00000000000000011100001000000000
	ClockFreq = 32'sb00000101111101011110000100000000
Module <UART> is correct for synthesis.
 
Analyzing module <IORegister> in library <work>.
	AsyncReset = 32'sb00000000000000000000000000000000
	AsyncSet = 32'sb00000000000000000000000000000000
	Initial = 1'b1
	ResetValue = 1'b0
	SetValue = 1'b1
	Width = 32'sb00000000000000000000000000000001
Module <IORegister> is correct for synthesis.
 
Analyzing module <UATransmit> in library <work>.
	BaudRate = 32'sb00000000000000011100001000000000
	ClockCounterWidth = 32'sb00000000000000000000000000001010
	ClockFreq = 32'sb00000101111101011110000100000000
	SymbolEdgeTime = 32'sb00000000000000000000001101100100
Module <UATransmit> is correct for synthesis.
 
Analyzing module <UAReceive> in library <work>.
	BaudRate = 32'sb00000000000000011100001000000000
	ClockCounterWidth = 32'sb00000000000000000000000000001010
	ClockFreq = 32'sb00000101111101011110000100000000
	SampleTime = 32'sb00000000000000000000000110110010
	SymbolEdgeTime = 32'sb00000000000000000000001101100100
Module <UAReceive> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Register_1>.
    Related source file is "../../src/Framework/Register.v".
    Found 20-bit register for signal <Out>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <Register_1> synthesized.


Synthesizing Unit <Register_2>.
    Related source file is "../../src/Framework/Register.v".
    Found 1-bit register for signal <Out<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <Register_2> synthesized.


Synthesizing Unit <Register_3>.
    Related source file is "../../src/Framework/Register.v".
    Found 3-bit register for signal <Out>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <Register_3> synthesized.


Synthesizing Unit <IORegister>.
    Related source file is "../../src/Framework/IORegister.v".
    Found 1-bit register for signal <Out<0>>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <IORegister> synthesized.


Synthesizing Unit <UATransmit>.
    Related source file is "../../src/UATransmit.v".
    Found 4-bit down counter for signal <BitCounter>.
    Found 10-bit up counter for signal <ClockCounter>.
    Found 1-bit register for signal <Temp>.
    Summary:
	inferred   2 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <UATransmit> synthesized.


Synthesizing Unit <UAReceive>.
    Related source file is "../../src/UAReceive.v".
WARNING:Xst:646 - Signal <RXShift<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit down counter for signal <BitCounter>.
    Found 10-bit up counter for signal <ClockCounter>.
    Found 1-bit register for signal <HasByte>.
    Found 10-bit register for signal <RXShift>.
    Summary:
	inferred   2 Counter(s).
	inferred  11 D-type flip-flop(s).
Unit <UAReceive> synthesized.


Synthesizing Unit <UART>.
    Related source file is "../../src/UART.v".
Unit <UART> synthesized.


Synthesizing Unit <Debouncer>.
    Related source file is "../../src/Framework/Debouncer.v".
    Found 20-bit addsub for signal <NextCount$share0000>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <Debouncer> synthesized.


Synthesizing Unit <EdgeDetect>.
    Related source file is "../../src/Framework/EdgeDetect.v".
Unit <EdgeDetect> synthesized.


Synthesizing Unit <ButtonParse>.
    Related source file is "../../src/Framework/ButtonParse.v".
WARNING:Xst:646 - Signal <Half<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <ButtonParse> synthesized.


Synthesizing Unit <FPGA_TOP_ML505>.
    Related source file is "../../src/FPGA_TOP_ML505.v".
    Found 8-bit register for signal <char>.
    Found 1-bit register for signal <has_char>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <FPGA_TOP_ML505> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 20-bit addsub                                         : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 4-bit down counter                                    : 2
# Registers                                            : 10
 1-bit register                                        : 6
 10-bit register                                       : 1
 20-bit register                                       : 1
 3-bit register                                        : 1
 8-bit register                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <RXShift_0> of sequential type is unconnected in block <uareceive>.
WARNING:Xst:2677 - Node <RXShift_0> of sequential type is unconnected in block <UAReceive>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 20-bit addsub                                         : 1
# Counters                                             : 4
 10-bit up counter                                     : 2
 4-bit down counter                                    : 2
# Registers                                            : 46
 Flip-Flops                                            : 46

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FPGA_TOP_ML505> ...

Optimizing unit <Register_1> ...

Optimizing unit <UATransmit> ...

Optimizing unit <UAReceive> ...

Optimizing unit <Debouncer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FPGA_TOP_ML505, actual ratio is 0.

Final Macro Processing ...

Processing Unit <FPGA_TOP_ML505> :
	Found 2-bit shift register for signal <uart/uareceive/RXShift_8>.
Unit <FPGA_TOP_ML505> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : FPGA_TOP_ML505.ngr
Top Level Output File Name         : FPGA_TOP_ML505
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 4

Cell Usage :
# BELS                             : 192
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 10
#      LUT3                        : 7
#      LUT4                        : 3
#      LUT5                        : 12
#      LUT6                        : 59
#      MUXCY                       : 37
#      MUXF7                       : 1
#      VCC                         : 1
#      XORCY                       : 40
# FlipFlops/Latches                : 73
#      FD                          : 23
#      FDE                         : 36
#      FDR                         : 6
#      FDRS                        : 4
#      FDRSE                       : 2
#      FDS                         : 2
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 4
#      IBUF                        : 2
#      IBUFG                       : 1
#      OBUF                        : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx110tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              73  out of  69120     0%  
 Number of Slice LUTs:                  113  out of  69120     0%  
    Number used as Logic:               112  out of  69120     0%  
    Number used as Memory:                1  out of  17920     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    132
   Number with an unused Flip Flop:      59  out of    132    44%  
   Number with an unused LUT:            19  out of    132    14%  
   Number of fully used LUT-FF pairs:    54  out of    132    40%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                           4
 Number of bonded IOBs:                   4  out of    640     0%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
USER_CLK                           | IBUFG+BUFG             | 74    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 3.699ns (Maximum Frequency: 270.343MHz)
   Minimum input arrival time before clock: 3.291ns
   Maximum output required time after clock: 3.259ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'USER_CLK'
  Clock period: 3.699ns (frequency: 270.343MHz)
  Total number of paths / destination ports: 6710 / 128
-------------------------------------------------------------------------
Delay:               3.699ns (Levels of Logic = 3)
  Source:            resetParse/BP[0].D/CntReg/Out_18 (FF)
  Destination:       resetParse/BP[0].D/CntReg/Out_0 (FF)
  Source Clock:      USER_CLK rising
  Destination Clock: USER_CLK rising

  Data Path: resetParse/BP[0].D/CntReg/Out_18 to resetParse/BP[0].D/CntReg/Out_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.471   0.984  resetParse/BP[0].D/CntReg/Out_18 (resetParse/BP[0].D/CntReg/Out_18)
     LUT5:I0->O           21   0.094   0.818  resetParse/BP[0].D/NextCount_and000055_SW0 (N14)
     LUT6:I3->O            3   0.094   0.491  resetParse/BP[0].D/NextCount_and000055 (resetParse/BP[0].D/NextCount_and0000)
     LUT3:I2->O           20   0.094   0.440  resetParse/BP[0].D/NextCount<0>11 (resetParse/BP[0].D/N01)
     FDE:CE                    0.213          resetParse/BP[0].D/CntReg/Out_0
    ----------------------------------------
    Total                      3.699ns (0.966ns logic, 2.733ns route)
                                       (26.1% logic, 73.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'USER_CLK'
  Total number of paths / destination ports: 251 / 41
-------------------------------------------------------------------------
Offset:              3.291ns (Levels of Logic = 22)
  Source:            GPIO_SW_C (PAD)
  Destination:       resetParse/BP[0].D/CntReg/Out_19 (FF)
  Destination Clock: USER_CLK rising

  Data Path: GPIO_SW_C to resetParse/BP[0].D/CntReg/Out_19
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            22   0.818   1.182  GPIO_SW_C_IBUF (GPIO_SW_C_IBUF)
     LUT6:I0->O            1   0.094   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0> (resetParse/BP[0].D/Maddsub_NextCount_share0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<0> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<1> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<2> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<4> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<4>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<5> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<5>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<6> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<6>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<7>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<8> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<8>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<9> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<9>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<10> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<10>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<11>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<12> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<12>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<13> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<13>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<14> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<14>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<15>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<16> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<16>)
     MUXCY:CI->O           1   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<17> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<17>)
     MUXCY:CI->O           0   0.026   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<18> (resetParse/BP[0].D/Maddsub_NextCount_share0000_cy<18>)
     XORCY:CI->O           1   0.357   0.000  resetParse/BP[0].D/Maddsub_NextCount_share0000_xor<19> (resetParse/BP[0].D/NextCount_share0000<19>)
     FDE:D                    -0.018          resetParse/BP[0].D/CntReg/Out_19
    ----------------------------------------
    Total                      3.291ns (2.109ns logic, 1.182ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'USER_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.259ns (Levels of Logic = 1)
  Source:            uart/txreg/Out_0 (FF)
  Destination:       FPGA_SERIAL_TX (PAD)
  Source Clock:      USER_CLK rising

  Data Path: uart/txreg/Out_0 to FPGA_SERIAL_TX
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRSE:C->Q            1   0.471   0.336  uart/txreg/Out_0 (uart/txreg/Out_0)
     OBUF:I->O                 2.452          FPGA_SERIAL_TX_OBUF (FPGA_SERIAL_TX)
    ----------------------------------------
    Total                      3.259ns (2.923ns logic, 0.336ns route)
                                       (89.7% logic, 10.3% route)

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 24.82 secs
 
--> 


Total memory usage is 674820 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

