
//input ports
add mapped point A[31] A[31]
add mapped point A[30] A[30]
add mapped point A[29] A[29]
add mapped point A[28] A[28]
add mapped point A[27] A[27]
add mapped point A[26] A[26]
add mapped point A[25] A[25]
add mapped point A[24] A[24]
add mapped point A[23] A[23]
add mapped point A[22] A[22]
add mapped point A[21] A[21]
add mapped point A[20] A[20]
add mapped point A[19] A[19]
add mapped point A[18] A[18]
add mapped point A[17] A[17]
add mapped point A[16] A[16]
add mapped point A[15] A[15]
add mapped point A[14] A[14]
add mapped point A[13] A[13]
add mapped point A[12] A[12]
add mapped point A[11] A[11]
add mapped point A[10] A[10]
add mapped point A[9] A[9]
add mapped point A[8] A[8]
add mapped point A[7] A[7]
add mapped point A[6] A[6]
add mapped point A[5] A[5]
add mapped point A[4] A[4]
add mapped point A[3] A[3]
add mapped point A[2] A[2]
add mapped point A[1] A[1]
add mapped point A[0] A[0]
add mapped point B[31] B[31]
add mapped point B[30] B[30]
add mapped point B[29] B[29]
add mapped point B[28] B[28]
add mapped point B[27] B[27]
add mapped point B[26] B[26]
add mapped point B[25] B[25]
add mapped point B[24] B[24]
add mapped point B[23] B[23]
add mapped point B[22] B[22]
add mapped point B[21] B[21]
add mapped point B[20] B[20]
add mapped point B[19] B[19]
add mapped point B[18] B[18]
add mapped point B[17] B[17]
add mapped point B[16] B[16]
add mapped point B[15] B[15]
add mapped point B[14] B[14]
add mapped point B[13] B[13]
add mapped point B[12] B[12]
add mapped point B[11] B[11]
add mapped point B[10] B[10]
add mapped point B[9] B[9]
add mapped point B[8] B[8]
add mapped point B[7] B[7]
add mapped point B[6] B[6]
add mapped point B[5] B[5]
add mapped point B[4] B[4]
add mapped point B[3] B[3]
add mapped point B[2] B[2]
add mapped point B[1] B[1]
add mapped point B[0] B[0]
add mapped point op_ctl[10] op_ctl[10]
add mapped point op_ctl[9] op_ctl[9]
add mapped point op_ctl[8] op_ctl[8]
add mapped point op_ctl[7] op_ctl[7]
add mapped point op_ctl[6] op_ctl[6]
add mapped point op_ctl[5] op_ctl[5]
add mapped point op_ctl[4] op_ctl[4]
add mapped point op_ctl[3] op_ctl[3]
add mapped point op_ctl[2] op_ctl[2]
add mapped point op_ctl[1] op_ctl[1]
add mapped point op_ctl[0] op_ctl[0]

//output ports
add mapped point Z[31] Z[31]
add mapped point Z[30] Z[30]
add mapped point Z[29] Z[29]
add mapped point Z[28] Z[28]
add mapped point Z[27] Z[27]
add mapped point Z[26] Z[26]
add mapped point Z[25] Z[25]
add mapped point Z[24] Z[24]
add mapped point Z[23] Z[23]
add mapped point Z[22] Z[22]
add mapped point Z[21] Z[21]
add mapped point Z[20] Z[20]
add mapped point Z[19] Z[19]
add mapped point Z[18] Z[18]
add mapped point Z[17] Z[17]
add mapped point Z[16] Z[16]
add mapped point Z[15] Z[15]
add mapped point Z[14] Z[14]
add mapped point Z[13] Z[13]
add mapped point Z[12] Z[12]
add mapped point Z[11] Z[11]
add mapped point Z[10] Z[10]
add mapped point Z[9] Z[9]
add mapped point Z[8] Z[8]
add mapped point Z[7] Z[7]
add mapped point Z[6] Z[6]
add mapped point Z[5] Z[5]
add mapped point Z[4] Z[4]
add mapped point Z[3] Z[3]
add mapped point Z[2] Z[2]
add mapped point Z[1] Z[1]
add mapped point Z[0] Z[0]
add mapped point overflow overflow
add mapped point zero zero
add mapped point carryout carryout

//inout ports




//Sequential Pins



//Black Boxes



//Empty Modules as Blackboxes
