<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2024.1.2 (64-bit)                                   -->
<!--                                                                              -->
<!-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.                        -->
<!-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.        -->

<hwsession version="1" minor="2">
  <device name="xc7z007s_1" gui_info=""/>
  <ObjectList object_type="hw_device" gui_info="">
    <Object name="xc7z007s_1" gui_info="">
      <Properties Property="FULL_PROBES.FILE" value="$_project_name_.runs/impl_1/dma_wrapper.ltx"/>
      <Properties Property="PROBES.FILE" value="$_project_name_.runs/impl_1/dma_wrapper.ltx"/>
      <Properties Property="PROGRAM.HW_BITSTREAM" value="$_project_name_.runs/impl_1/dma_wrapper.bit"/>
      <Properties Property="SLR.COUNT" value="1"/>
    </Object>
  </ObjectList>
  <probeset name="hw project" active="false">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="u_ila_0"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="dma_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1_n_0"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="dma_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value=""/>
        <Option Id="NAME.SELECT" value="Long"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="dma_i/system_ila_0/inst/net_slot_0_apc_pc_asserted"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="COMPARE_VALUE.0" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="dma_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : PmodAD1_0_M_AXIS : TDATA"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq32&apos;hXXXX_XXXX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[31]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[30]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[29]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[28]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[27]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[26]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[25]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[24]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[23]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[22]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[21]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[20]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[19]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[18]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[17]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[16]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[15]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[14]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[13]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[12]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[11]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[10]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[9]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[8]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[7]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[6]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[5]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[4]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[3]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[2]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[1]"/>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="dma_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : PmodAD1_0_M_AXIS : TLAST"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="dma_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : PmodAD1_0_M_AXIS : TREADY"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="CAPTURE_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="COMPARE_VALUE.0" value="eq1&apos;bX"/>
        <Option Id="DISPLAY_AS_ENUM" value="1"/>
        <Option Id="DISPLAY_HINT" value=""/>
        <Option Id="DISPLAY_RADIX" value="HEX"/>
        <Option Id="DISPLAY_VISIBILITY" value=""/>
        <Option Id="HW_ILA" value="dma_i/system_ila_0/inst/ila_lib"/>
        <Option Id="LINK_TO_WAVEFORM" value="1"/>
        <Option Id="MAP" value=""/>
        <Option Id="NAME.CUSTOM" value="slot_0 : PmodAD1_0_M_AXIS : TVALID"/>
        <Option Id="NAME.SELECT" value="Custom"/>
        <Option Id="SOURCE" value="netlist"/>
        <Option Id="TRIGGER_COMPARE_VALUE" value="eq1&apos;bX"/>
        <Option Id="WAVEFORM_STYLE" value="Digital"/>
      </probeOptions>
      <nets>
        <net name="dma_i/system_ila_0/inst/net_slot_0_axis_tvalid"/>
      </nets>
    </probe>
  </probeset>
</hwsession>
