
*** Running vivado
    with args -log Main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Main.tcl -notrace
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14524 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 339.824 ; gain = 70.336
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/top.vhd:15]
WARNING: [Synth 8-614] signal 's_c_PC_stall' is read in the process but is not in the sensitivity list [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/top.vhd:135]
WARNING: [Synth 8-614] signal 's_c_IF_stall' is read in the process but is not in the sensitivity list [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/top.vhd:145]
INFO: [Synth 8-3491] module 'instruction_fetch' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/instruction_fetch.vhd:38' bound to instance 'IF_stage' of component 'instruction_fetch' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/top.vhd:196]
INFO: [Synth 8-638] synthesizing module 'instruction_fetch' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/instruction_fetch.vhd:46]
	Parameter address_size bound to: 32 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter memory_size bound to: 60 - type: integer 
INFO: [Synth 8-3491] module 'Instruction_Memory' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Instruction_Memory.vhd:14' bound to instance 'Instr_Mem' of component 'Instruction_Memory' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/instruction_fetch.vhd:49]
INFO: [Synth 8-638] synthesizing module 'Instruction_Memory' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Instruction_Memory.vhd:26]
	Parameter address_size bound to: 32 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter memory_size bound to: 60 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Instruction_Memory' (1#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Instruction_Memory.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'instruction_fetch' (2#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/instruction_fetch.vhd:46]
INFO: [Synth 8-3491] module 'instruction_decode' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/instruction_decode.vhd:31' bound to instance 'instruction_decode_1' of component 'instruction_decode' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/top.vhd:218]
INFO: [Synth 8-638] synthesizing module 'instruction_decode' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/instruction_decode.vhd:53]
	Parameter address_width bound to: 4 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Register_Memory' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Register_Memory.vhd:13' bound to instance 'Register_Memory_1' of component 'Register_Memory' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/instruction_decode.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Register_Memory' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Register_Memory.vhd:32]
	Parameter address_width bound to: 4 - type: integer 
	Parameter data_width bound to: 32 - type: integer 
	Parameter depth bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Register_Memory' (3#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Register_Memory.vhd:32]
INFO: [Synth 8-3491] module 'imm_gen' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/imm_gen.vhd:20' bound to instance 'imm_gen_1' of component 'imm_gen' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/instruction_decode.vhd:89]
INFO: [Synth 8-638] synthesizing module 'imm_gen' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/imm_gen.vhd:27]
INFO: [Synth 8-226] default block is never used [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/imm_gen.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'imm_gen' (4#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/imm_gen.vhd:27]
INFO: [Synth 8-3491] module 'Branch_Compare' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Branch_Compare.vhd:5' bound to instance 'Branch_Compare_1' of component 'Branch_Compare' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/instruction_decode.vhd:95]
INFO: [Synth 8-638] synthesizing module 'Branch_Compare' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Branch_Compare.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Branch_Compare.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Branch_Compare' (5#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Branch_Compare.vhd:15]
INFO: [Synth 8-226] default block is never used [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/instruction_decode.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'instruction_decode' (6#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/instruction_decode.vhd:53]
INFO: [Synth 8-3491] module 'execute' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/execute.vhd:37' bound to instance 'EX_stage' of component 'execute' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/top.vhd:250]
INFO: [Synth 8-638] synthesizing module 'execute' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/execute.vhd:51]
INFO: [Synth 8-637] synthesizing blackbox instance 'DUT_ALU_control' of component 'ALU_control' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/execute.vhd:73]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/ALU.vhd:20' bound to instance 'DUT_ALU' of component 'ALU' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/execute.vhd:80]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/ALU.vhd:31]
WARNING: [Synth 8-3848] Net DIV_sig in module/entity ALU does not have driver. [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/ALU.vhd:51]
WARNING: [Synth 8-3848] Net DIVU_sig in module/entity ALU does not have driver. [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/ALU.vhd:52]
WARNING: [Synth 8-3848] Net REM_sig in module/entity ALU does not have driver. [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/ALU.vhd:53]
WARNING: [Synth 8-3848] Net REMU_sig in module/entity ALU does not have driver. [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/ALU.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'ALU' (7#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/ALU.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'execute' (8#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/execute.vhd:51]
INFO: [Synth 8-3491] module 'memory_access' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/memory_access.vhd:37' bound to instance 'MEM_stage' of component 'memory_access' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/top.vhd:266]
INFO: [Synth 8-638] synthesizing module 'memory_access' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/memory_access.vhd:49]
	Parameter address_size bound to: 12 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter memory_size bound to: 4096 - type: integer 
INFO: [Synth 8-3491] module 'data_memory' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/data_memory.vhd:5' bound to instance 'data_memory_1' of component 'data_memory' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/memory_access.vhd:60]
INFO: [Synth 8-638] synthesizing module 'data_memory' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/data_memory.vhd:21]
	Parameter address_size bound to: 12 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
	Parameter memory_size bound to: 4096 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'data_memory' (9#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/data_memory.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'memory_access' (10#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/memory_access.vhd:49]
INFO: [Synth 8-3491] module 'write_back' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/write_back.vhd:22' bound to instance 'WB_stage' of component 'write_back' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/top.vhd:276]
INFO: [Synth 8-638] synthesizing module 'write_back' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/write_back.vhd:31]
INFO: [Synth 8-226] default block is never used [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/write_back.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'write_back' (11#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/write_back.vhd:31]
INFO: [Synth 8-3491] module 'control_unit' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/control_unit.vhd:7' bound to instance 'control_unit_1' of component 'control_unit' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/top.vhd:286]
INFO: [Synth 8-638] synthesizing module 'control_unit' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/control_unit.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'control_unit' (12#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/control_unit.vhd:24]
INFO: [Synth 8-3491] module 'Hazard_detection_unit' declared at 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Hazard_detection_unit.vhd:18' bound to instance 'Hazard_detection_unit_1' of component 'Hazard_detection_unit' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/top.vhd:302]
INFO: [Synth 8-638] synthesizing module 'Hazard_detection_unit' [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Hazard_detection_unit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Hazard_detection_unit' (13#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/Hazard_detection_unit.vhd:32]
INFO: [Synth 8-256] done synthesizing module 'Main' (14#1) [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/top.vhd:15]
WARNING: [Synth 8-3331] design write_back has unconnected port WB[1]
WARNING: [Synth 8-3331] design instruction_decode has unconnected port write_reg_in[4]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 398.375 ; gain = 128.887
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 398.375 ; gain = 128.887
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 398.375 ; gain = 128.887
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/constrs_1/new/constraints_1.xdc]
Finished Parsing XDC File [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/constrs_1/new/constraints_1.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 716.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 716.332 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 718.039 ; gain = 1.707
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 718.039 ; gain = 448.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 718.039 ; gain = 448.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 718.039 ; gain = 448.551
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Instruction_Rom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/instruction_decode.vhd:106]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/ALU.vhd:73]
INFO: [Synth 8-5544] ROM "Jump" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ID_Flush" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WB" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "EX" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "Exception" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 718.039 ; gain = 448.551
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 5     
+---Multipliers : 
	                32x33  Multipliers := 1     
	                32x32  Multipliers := 1     
+---RAMs : 
	             128K Bit         RAMs := 1     
+---Muxes : 
	  61 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	  12 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	  12 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 11    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module Instruction_Memory 
Detailed RTL Component Info : 
+---Muxes : 
	  61 Input     32 Bit        Muxes := 1     
Module imm_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
Module Branch_Compare 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module instruction_decode 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x33  Multipliers := 1     
	                32x32  Multipliers := 1     
Module execute 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
Module data_memory 
Detailed RTL Component Info : 
+---RAMs : 
	             128K Bit         RAMs := 1     
Module write_back 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module control_unit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	  12 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	  12 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/ALU.vhd:75]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.srcs/sources_1/new/ALU.vhd:74]
DSP Report: Generating DSP DUT_ALU/MUL_sig, operation Mode is: A*B.
DSP Report: operator DUT_ALU/MUL_sig is absorbed into DSP DUT_ALU/MUL_sig.
DSP Report: operator DUT_ALU/MUL_sig is absorbed into DSP DUT_ALU/MUL_sig.
DSP Report: Generating DSP DUT_ALU/MUL_sig, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DUT_ALU/MUL_sig is absorbed into DSP DUT_ALU/MUL_sig.
DSP Report: operator DUT_ALU/MUL_sig is absorbed into DSP DUT_ALU/MUL_sig.
DSP Report: Generating DSP DUT_ALU/MUL_sig, operation Mode is: A*B.
DSP Report: operator DUT_ALU/MUL_sig is absorbed into DSP DUT_ALU/MUL_sig.
DSP Report: operator DUT_ALU/MUL_sig is absorbed into DSP DUT_ALU/MUL_sig.
DSP Report: Generating DSP DUT_ALU/MUL_sig, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DUT_ALU/MUL_sig is absorbed into DSP DUT_ALU/MUL_sig.
DSP Report: operator DUT_ALU/MUL_sig is absorbed into DSP DUT_ALU/MUL_sig.
DSP Report: Generating DSP DUT_ALU/MULSU_sig, operation Mode is: A*B.
DSP Report: operator DUT_ALU/MULSU_sig is absorbed into DSP DUT_ALU/MULSU_sig.
DSP Report: operator DUT_ALU/MULSU_sig is absorbed into DSP DUT_ALU/MULSU_sig.
DSP Report: Generating DSP DUT_ALU/MULSU_sig, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DUT_ALU/MULSU_sig is absorbed into DSP DUT_ALU/MULSU_sig.
DSP Report: operator DUT_ALU/MULSU_sig is absorbed into DSP DUT_ALU/MULSU_sig.
DSP Report: Generating DSP DUT_ALU/MULSU_sig, operation Mode is: A*B.
DSP Report: operator DUT_ALU/MULSU_sig is absorbed into DSP DUT_ALU/MULSU_sig.
DSP Report: operator DUT_ALU/MULSU_sig is absorbed into DSP DUT_ALU/MULSU_sig.
DSP Report: Generating DSP DUT_ALU/MULSU_sig, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DUT_ALU/MULSU_sig is absorbed into DSP DUT_ALU/MULSU_sig.
DSP Report: operator DUT_ALU/MULSU_sig is absorbed into DSP DUT_ALU/MULSU_sig.
DSP Report: Generating DSP DUT_ALU/MULU_sig, operation Mode is: A*B.
DSP Report: operator DUT_ALU/MULU_sig is absorbed into DSP DUT_ALU/MULU_sig.
DSP Report: operator DUT_ALU/MULU_sig is absorbed into DSP DUT_ALU/MULU_sig.
DSP Report: Generating DSP DUT_ALU/MULU_sig, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DUT_ALU/MULU_sig is absorbed into DSP DUT_ALU/MULU_sig.
DSP Report: operator DUT_ALU/MULU_sig is absorbed into DSP DUT_ALU/MULU_sig.
DSP Report: Generating DSP DUT_ALU/MULU_sig, operation Mode is: A*B.
DSP Report: operator DUT_ALU/MULU_sig is absorbed into DSP DUT_ALU/MULU_sig.
DSP Report: operator DUT_ALU/MULU_sig is absorbed into DSP DUT_ALU/MULU_sig.
DSP Report: Generating DSP DUT_ALU/MULU_sig, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator DUT_ALU/MULU_sig is absorbed into DSP DUT_ALU/MULU_sig.
DSP Report: operator DUT_ALU/MULU_sig is absorbed into DSP DUT_ALU/MULU_sig.
INFO: [Synth 8-5546] ROM "Exception" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design write_back has unconnected port WB[1]
WARNING: [Synth 8-3331] design instruction_decode has unconnected port write_reg_in[4]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port clk
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[31]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[30]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[29]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[28]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[27]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[26]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[25]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[24]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[23]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[22]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[21]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[20]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[19]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[18]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[17]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[16]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[15]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[14]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[13]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[12]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[11]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[10]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[9]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[8]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[1]
WARNING: [Synth 8-3331] design instruction_fetch has unconnected port PC_in[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 718.039 ; gain = 448.551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Main        | MEM_stage/data_memory_1/data_ram_reg | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                     | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------------------------------------------+-----------+----------------------+---------------+
|Main        | instruction_decode_1/Register_Memory_1/RAM_reg | Implied   | 16 x 32              | RAM32M x 12   | 
+------------+------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU         | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU         | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | (PCIN>>17)+A*B | 16     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|execute     | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_34/MEM_stage/data_memory_1/data_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 769.727 ; gain = 500.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 769.953 ; gain = 500.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Main        | MEM_stage/data_memory_1/data_ram_reg | 1 K x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
+------------+--------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+------------------------------------------------+-----------+----------------------+---------------+
|Module Name | RTL Object                                     | Inference | Size (Depth x Width) | Primitives    | 
+------------+------------------------------------------------+-----------+----------------------+---------------+
|Main        | instruction_decode_1/Register_Memory_1/RAM_reg | Implied   | 16 x 32              | RAM32M x 12   | 
+------------+------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance MEM_stage/data_memory_1/data_ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 794.777 ; gain = 525.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 794.777 ; gain = 525.289
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 794.777 ; gain = 525.289
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 794.777 ; gain = 525.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 794.777 ; gain = 525.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 794.777 ; gain = 525.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 794.777 ; gain = 525.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ALU_control   |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |ALU_control_bbox_0 |     1|
|2     |BUFG               |     1|
|3     |CARRY4             |    79|
|4     |DSP48E1            |    12|
|5     |LUT1               |     2|
|6     |LUT2               |   149|
|7     |LUT3               |    68|
|8     |LUT4               |   164|
|9     |LUT5               |   289|
|10    |LUT6               |   347|
|11    |MUXF7              |    64|
|12    |RAM32M             |    12|
|13    |RAMB36E1           |     1|
|14    |FDRE               |   347|
|15    |IBUF               |     1|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------------------+-------------------+------+
|      |Instance               |Module             |Cells |
+------+-----------------------+-------------------+------+
|1     |top                    |                   |  1541|
|2     |  EX_stage             |execute            |   707|
|3     |    DUT_ALU            |ALU                |   670|
|4     |  MEM_stage            |memory_access      |     2|
|5     |    data_memory_1      |data_memory        |     2|
|6     |  WB_stage             |write_back         |    32|
|7     |  instruction_decode_1 |instruction_decode |   194|
|8     |    Branch_Compare_1   |Branch_Compare     |    40|
|9     |    Register_Memory_1  |Register_Memory    |    86|
+------+-----------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 794.777 ; gain = 525.289
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 794.777 ; gain = 205.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 794.777 ; gain = 525.289
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 794.777 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (inverted pins: WCLK) (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
70 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 794.777 ; gain = 525.289
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 794.777 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/rolla/OneDrive/Documents/GitHub/RV32EM-VHDL/RV32EM-VHDL.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 19:10:10 2020...
