<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 641.906 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;streaming_bitmap_constructor.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;z_pair_idx&apos; (streaming_bitmap_constructor.cpp:354:17)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;z_plane_buffer&apos; (streaming_bitmap_constructor.cpp:355:16)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;early_trigger_out&apos; (streaming_bitmap_constructor.cpp:356:38)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;retained_blocks_out&apos; (streaming_bitmap_constructor.cpp:357:37)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;retained_block_count&apos; (streaming_bitmap_constructor.cpp:358:18)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L3_bitmap&apos; (streaming_bitmap_constructor.cpp:359:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L2_bitmap_pruned&apos; (streaming_bitmap_constructor.cpp:360:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L1_bitmap_pruned&apos; (streaming_bitmap_constructor.cpp:361:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L0_bitmap_pruned&apos; (streaming_bitmap_constructor.cpp:362:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L1_temp&apos; (streaming_bitmap_constructor.cpp:363:17)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L2_temp&apos; (streaming_bitmap_constructor.cpp:364:17)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L3_temp&apos; (streaming_bitmap_constructor.cpp:365:17)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;l3_write_pos&apos; (streaming_bitmap_constructor.cpp:366:18)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;l2_write_pos&apos; (streaming_bitmap_constructor.cpp:367:18)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;l1_write_pos&apos; (streaming_bitmap_constructor.cpp:368:18)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;l0_write_pos&apos; (streaming_bitmap_constructor.cpp:369:18)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;feature_data_out&apos; (streaming_bitmap_constructor.cpp:370:29)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;write_addr_out&apos; (streaming_bitmap_constructor.cpp:371:31)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;z_pair_idx&apos; (streaming_bitmap_constructor.cpp:378:17)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L1_temp&apos; (streaming_bitmap_constructor.cpp:379:17)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L2_temp&apos; (streaming_bitmap_constructor.cpp:380:17)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L1_bitmap_pruned&apos; (streaming_bitmap_constructor.cpp:381:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;l1_write_pos&apos; (streaming_bitmap_constructor.cpp:382:18)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;l3_block_idx&apos; (streaming_bitmap_constructor.cpp:389:17)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L2_temp&apos; (streaming_bitmap_constructor.cpp:390:17)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L3_temp&apos; (streaming_bitmap_constructor.cpp:391:17)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L2_bitmap_pruned&apos; (streaming_bitmap_constructor.cpp:392:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;l2_write_pos&apos; (streaming_bitmap_constructor.cpp:393:18)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;morton_reorder_buffer.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;bitmap_info&apos; (morton_reorder_buffer.cpp:24:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;dynamic_access.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5584]" key="HLS 207-5584" tag="" content="there are more than one pragma inline in the function scope, ignore the pragma  (dynamic_access.cpp:171:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;systolic_array.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5538]" key="HLS 207-5538" tag="" content="&apos;Resource pragma&apos; is deprecated, use &apos;bind_op/bind_storage pragma&apos; instead (systolic_array.cpp:299:9)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5569]" key="HLS 207-5569" tag="" content="unexpected pragma parameter &apos;impl&apos; (systolic_array.cpp:299:54)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;voxel_idx&apos; (systolic_array.cpp:60:69)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L3_bitmap&apos; (systolic_array.cpp:596:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L2_bitmap_pruned&apos; (systolic_array.cpp:597:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L1_bitmap_pruned&apos; (systolic_array.cpp:598:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L0_bitmap_pruned&apos; (systolic_array.cpp:599:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;bitmap_info&apos; (systolic_array.cpp:600:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;complete_pipeline.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-114]" key="HLS 214-114" tag="DATAFLOW,VITIS_THROUGHPUT" content="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (complete_pipeline.cpp:778:9)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-114.html"/>
	<Message severity="WARNING" prefix="[HLS 200-471]" key="HLS 200-471" tag="DATAFLOW,VITIS_THROUGHPUT" content="Dataflow form checks found 1 issue(s) in file complete_pipeline.cpp" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-471.html"/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;access_pointers&apos; (complete_pipeline.cpp:21:24)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;bitmap_info&apos; (complete_pipeline.cpp:843:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;ocnn6_net.cpp&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (ocnn6_net.cpp:158:30)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-113]" key="HLS 214-113" tag="DATAFLOW,VITIS_THROUGHPUT" content="Either use an argument of the function or declare the variable inside the dataflow loop body (ocnn6_net.cpp:264:35)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-113.html"/>
	<Message severity="WARNING" prefix="[HLS 214-114]" key="HLS 214-114" tag="DATAFLOW,VITIS_THROUGHPUT" content="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (ocnn6_net.cpp:214:9)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-114.html"/>
	<Message severity="WARNING" prefix="[HLS 214-169]" key="HLS 214-169" tag="DATAFLOW,VITIS_THROUGHPUT" content="There are a total of 4 such instances of non-canonical statements in the dataflow region (ocnn6_net.cpp:214:9)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-169.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (ocnn6_net.cpp:433:34)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-111]" key="HLS 214-111" tag="DATAFLOW,VITIS_THROUGHPUT" content="Static scalars and arrays declared inside a dataflow region will be treated like local variables (ocnn6_net.cpp:434:17)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-111.html"/>
	<Message severity="WARNING" prefix="[HLS 214-114]" key="HLS 214-114" tag="DATAFLOW,VITIS_THROUGHPUT" content="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (ocnn6_net.cpp:430:9)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-114.html"/>
	<Message severity="WARNING" prefix="[HLS 200-471]" key="HLS 200-471" tag="DATAFLOW,VITIS_THROUGHPUT" content="Dataflow form checks found 7 issue(s) in file ocnn6_net.cpp" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-471.html"/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L3_bitmap&apos; (ocnn6_net.cpp:296:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L2_bitmap&apos; (ocnn6_net.cpp:297:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L1_bitmap&apos; (ocnn6_net.cpp:298:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L0_bitmap&apos; (ocnn6_net.cpp:299:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;bitmap_info&apos; (ocnn6_net.cpp:300:23)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L3_bitmap&apos; (ocnn6_net.cpp:421:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L2_bitmap&apos; (ocnn6_net.cpp:422:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L1_bitmap&apos; (ocnn6_net.cpp:423:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L0_bitmap&apos; (ocnn6_net.cpp:424:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;bitmap_info&apos; (ocnn6_net.cpp:425:23)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;feature_dram_write&apos; (ocnn6_net.cpp:427:18)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L3_bitmap&apos; (ocnn6_net.cpp:548:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L2_bitmap&apos; (ocnn6_net.cpp:549:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L1_bitmap&apos; (ocnn6_net.cpp:550:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L0_bitmap&apos; (ocnn6_net.cpp:551:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L3_bitmap&apos; (ocnn6_net.cpp:585:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L2_bitmap&apos; (ocnn6_net.cpp:586:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L1_bitmap&apos; (ocnn6_net.cpp:587:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;L0_bitmap&apos; (ocnn6_net.cpp:588:19)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 207-5292]" key="HLS 207-5292" tag="" content="unused parameter &apos;bitmap_info&apos; (ocnn6_net.cpp:589:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 9.67 seconds. CPU system time: 1.76 seconds. Elapsed time: 11.48 seconds; current allocated memory: 651.812 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vivado&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 33,263 instructions in the design after the &apos;Compile/Link&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 3,613,406 instructions in the design after the &apos;Unroll/Inline (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,589,496 instructions in the design after the &apos;Unroll/Inline (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,561,554 instructions in the design after the &apos;Unroll/Inline (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,561,554 instructions in the design after the &apos;Unroll/Inline (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,738,932 instructions in the design after the &apos;Array/Struct&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,567,904 instructions in the design after the &apos;Array/Struct (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,574,866 instructions in the design after the &apos;Array/Struct (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,585,082 instructions in the design after the &apos;Array/Struct (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,338,583 instructions in the design after the &apos;Array/Struct (step 5)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,296,587 instructions in the design after the &apos;Performance (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,296,581 instructions in the design after the &apos;Performance (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,377,643 instructions in the design after the &apos;Performance (step 3)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,326,183 instructions in the design after the &apos;Performance (step 4)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,554,957 instructions in the design after the &apos;HW Transforms (step 1)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1995]" key="HLS 200-1995" tag="" content="There were 1,541,330 instructions in the design after the &apos;HW Transforms (step 2)&apos; phase of compilation. See the Design Size Report for more details: /home/robin/Desktop/ocnn-project/ocnn6_net/solution1/syn/report/csynth_design_size.rpt" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-275]" key="HLS 214-275" tag="" content="In &apos;NEIGHBOR_CONVOLUTION&apos;, Pragma conflict happens on &apos;PIPELINE&apos; and &apos;UNROLL_OFF&apos; pragmas: Pipeline requires unrolling all sub loops (ocnn6_net.cpp:475:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;set_bit(ap_uint&lt;512&gt;*, int, ap_uint&lt;1&gt;)&apos; into &apos;streaming_bitmap_constructor(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;60&gt;, 0&gt;&amp;, hls::stream&lt;EarlyTriggerSignal, 0&gt;&amp;, hls::stream&lt;RetainedBlockInfo, 0&gt;&amp;, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;&amp;)&apos; (streaming_bitmap_constructor.cpp:278:13)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;initialize_streaming_pointers(StreamingPointers&amp;)&apos; into &apos;ocnn6_logical_bitmap_reconstruction_with_access_pointers(ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, StreamingPointers&amp;)&apos; (ocnn6_net.cpp:310:2)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ZLayerMultiplicationArray::reset()&apos; into &apos;ZBufferConvolutionEngine::initialize_z_buffer(float (*) [32][32], float*)&apos; (systolic_array.cpp:364:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;extract_morton_address(ap_uint&lt;60&gt;)&apos; into &apos;morton_to_dram_address(ap_uint&lt;60&gt;, ap_uint&lt;32&gt;)&apos; (./octree_master.h:272:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;morton_to_dram_address(ap_uint&lt;60&gt;, ap_uint&lt;32&gt;)&apos; into &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)&apos; (ocnn6_net.cpp:498:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;ZBufferConvolutionEngine::find_neighbor_direct(ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, ap_uint&lt;32&gt;, int, int, int, ap_uint&lt;32&gt;&amp;, ap_uint&lt;60&gt;&amp;)&apos; into &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)&apos; (ocnn6_net.cpp:488:54)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;morton_decode(ap_uint&lt;60&gt;, ap_uint&lt;32&gt;&amp;, ap_uint&lt;32&gt;&amp;, ap_uint&lt;32&gt;&amp;)&apos; into &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)&apos; (ocnn6_net.cpp:452:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (ocnn6_net.cpp:515:53)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-377]" key="HLS 214-377" tag="" content="Adding &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine&apos; into disaggregation list because there&apos;s array-partition pragma applied on the struct field (ocnn6_net.cpp:437:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine&apos; (ocnn6_net.cpp:433:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-210]" key="HLS 214-210" tag="" content="Disaggregating variable &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays)&apos; (ocnn6_net.cpp:433:0)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=214-210.html"/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_232_6&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:232:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_237_7&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:237:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_179_3&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:179:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_186_4&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:186:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_137_2&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:137:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;PLACE_FEATURES&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:624:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_181_1&apos; is marked as complete unroll implied by the pipeline pragma (./octree_master.h:181:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_460_1&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:460:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_468_2&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:468:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;NEIGHBOR_CONVOLUTION&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:475:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_504_4&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:504:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_496_3&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:496:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_524_5&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:524:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_531_6&apos; is marked as complete unroll implied by the pipeline pragma (ocnn6_net.cpp:531:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;APPLY_RELU&apos; is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:309:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;PER_CHANNEL_CONVOLUTION&apos; is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:288:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_292_1&apos; is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:292:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_295_2&apos; is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:295:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;INIT_BIAS&apos; is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:279:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_329_2&apos; is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:329:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_248_1&apos; is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:248:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_252_2&apos; is marked as complete unroll implied by the pipeline pragma (systolic_array.cpp:252:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_216_14&apos; is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:216:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_222_15&apos; is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:222:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_224_16&apos; is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:224:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_245_17&apos; is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:245:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_169_9&apos; is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:169:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_176_10&apos; is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:176:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_178_11&apos; is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:178:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_180_12&apos; is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:180:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-291]" key="HLS 214-291" tag="" content="Loop &apos;VITIS_LOOP_203_13&apos; is marked as complete unroll implied by the pipeline pragma (streaming_bitmap_constructor.cpp:203:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_232_6&apos; (ocnn6_net.cpp:232:27) in function &apos;ocnn6_net_8_layer_pipeline&apos; completely with a factor of 3 (ocnn6_net.cpp:52:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_237_7&apos; (ocnn6_net.cpp:237:27) in function &apos;ocnn6_net_8_layer_pipeline&apos; completely with a factor of 29 (ocnn6_net.cpp:52:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_179_3&apos; (ocnn6_net.cpp:179:27) in function &apos;ocnn6_net_8_layer_pipeline&apos; completely with a factor of 3 (ocnn6_net.cpp:52:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_186_4&apos; (ocnn6_net.cpp:186:27) in function &apos;ocnn6_net_8_layer_pipeline&apos; completely with a factor of 29 (ocnn6_net.cpp:52:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_137_2&apos; (ocnn6_net.cpp:137:27) in function &apos;ocnn6_net_8_layer_pipeline&apos; completely with a factor of 3 (ocnn6_net.cpp:52:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;PLACE_FEATURES&apos; (ocnn6_net.cpp:624:25) in function &apos;ocnn6_final_layer_output_reconstruction_streaming&apos; completely with a factor of 40 (ocnn6_net.cpp:591:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_181_1&apos; (./octree_master.h:181:23) in function &apos;ocnn6_streaming_layer_pipeline&apos; completely with a factor of 20 (ocnn6_net.cpp:428:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_460_1&apos; (ocnn6_net.cpp:460:20) in function &apos;ocnn6_streaming_layer_pipeline&apos; completely with a factor of 32 (ocnn6_net.cpp:428:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_468_2&apos; (ocnn6_net.cpp:468:20) in function &apos;ocnn6_streaming_layer_pipeline&apos; completely with a factor of 32 (ocnn6_net.cpp:428:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;NEIGHBOR_CONVOLUTION&apos; (ocnn6_net.cpp:475:9) in function &apos;ocnn6_streaming_layer_pipeline&apos; completely with a factor of 27 (ocnn6_net.cpp:428:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-189]" key="HLS 214-189" tag="" content="Pipeline directive for loop &apos;NEIGHBOR_CONVOLUTION&apos; (ocnn6_net.cpp:475:9) in function &apos;ocnn6_streaming_layer_pipeline&apos; has been removed because the loop is unrolled completely (ocnn6_net.cpp:428:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_524_5&apos; (ocnn6_net.cpp:524:31) in function &apos;ocnn6_streaming_layer_pipeline&apos; completely with a factor of 32 (ocnn6_net.cpp:428:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_496_3&apos; (ocnn6_net.cpp:496:35) in function &apos;ocnn6_streaming_layer_pipeline&apos; completely with a factor of 32 (ocnn6_net.cpp:428:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_504_4&apos; (ocnn6_net.cpp:504:35) in function &apos;ocnn6_streaming_layer_pipeline&apos; completely with a factor of 32 (ocnn6_net.cpp:428:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_531_6&apos; (ocnn6_net.cpp:531:27) in function &apos;ocnn6_streaming_layer_pipeline&apos; completely with a factor of 32 (ocnn6_net.cpp:428:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;APPLY_RELU&apos; (systolic_array.cpp:309:5) in function &apos;FullZLayerMultiplicationArray::compute_single_voxel_parallel&apos; completely with a factor of 32 (systolic_array.cpp:267:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;PER_CHANNEL_CONVOLUTION&apos; (systolic_array.cpp:288:5) in function &apos;FullZLayerMultiplicationArray::compute_single_voxel_parallel&apos; completely with a factor of 32 (systolic_array.cpp:267:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_292_1&apos; (systolic_array.cpp:292:27) in function &apos;FullZLayerMultiplicationArray::compute_single_voxel_parallel&apos; completely with a factor of 32 (systolic_array.cpp:267:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-189]" key="HLS 214-189" tag="" content="Pipeline directive for loop &apos;VITIS_LOOP_292_1&apos; (systolic_array.cpp:292:27) in function &apos;FullZLayerMultiplicationArray::compute_single_voxel_parallel&apos; has been removed because the loop is unrolled completely (systolic_array.cpp:267:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_295_2&apos; (systolic_array.cpp:295:20) in function &apos;FullZLayerMultiplicationArray::compute_single_voxel_parallel&apos; completely with a factor of 3 (systolic_array.cpp:267:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;INIT_BIAS&apos; (systolic_array.cpp:279:5) in function &apos;FullZLayerMultiplicationArray::compute_single_voxel_parallel&apos; completely with a factor of 32 (systolic_array.cpp:267:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;INIT_OCCUPANCY_MAPS&apos; (systolic_array.cpp:369:5) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer&apos; completely with a factor of 3 (systolic_array.cpp:321:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-359]" key="HLS 214-359" tag="" content="Unrolling loop &apos;VITIS_LOOP_377_3&apos; (systolic_array.cpp:377:27) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer&apos;: changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8). (systolic_array.cpp:321:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_377_3&apos; (systolic_array.cpp:377:27) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer&apos; completely with a factor of 8 (systolic_array.cpp:321:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-359]" key="HLS 214-359" tag="" content="Unrolling loop &apos;VITIS_LOOP_379_4&apos; (systolic_array.cpp:379:20) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer&apos;: changing partial unrolling into complete unrolling since the unrolling factor (=8) is no less than the loop trip count (=8). (systolic_array.cpp:321:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_379_4&apos; (systolic_array.cpp:379:20) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer&apos; completely with a factor of 8 (systolic_array.cpp:321:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;INIT_Z_MULT_ARRAYS&apos; (systolic_array.cpp:361:5) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer&apos; completely with a factor of 3 (systolic_array.cpp:321:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;RESET_MULT_ARRAY&apos; (systolic_array.cpp:79:5) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer&apos; partially with a factor of 2 (systolic_array.cpp:321:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-188]" key="HLS 214-188" tag="" content="Unrolling loop &apos;VITIS_LOOP_83_1&apos; (systolic_array.cpp:83:26) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer&apos; partially with a factor of 4 (systolic_array.cpp:321:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;INIT_FULL_Z_MULT_ARRAYS&apos; (systolic_array.cpp:353:5) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer&apos; completely with a factor of 3 (systolic_array.cpp:321:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;STORE_BIAS&apos; (systolic_array.cpp:337:5) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer&apos; completely with a factor of 32 (systolic_array.cpp:321:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_329_2&apos; (systolic_array.cpp:329:20) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer&apos; completely with a factor of 32 (systolic_array.cpp:321:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_248_1&apos; (systolic_array.cpp:248:20) in function &apos;FullZLayerMultiplicationArray::reset&apos; completely with a factor of 8 (systolic_array.cpp:237:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-189]" key="HLS 214-189" tag="" content="Pipeline directive for loop &apos;VITIS_LOOP_248_1&apos; (systolic_array.cpp:248:20) in function &apos;FullZLayerMultiplicationArray::reset&apos; has been removed because the loop is unrolled completely (systolic_array.cpp:237:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_252_2&apos; (systolic_array.cpp:252:31) in function &apos;FullZLayerMultiplicationArray::reset&apos; completely with a factor of 32 (systolic_array.cpp:237:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_216_14&apos; (streaming_bitmap_constructor.cpp:216:21) in function &apos;streaming_bitmap_constructor&apos; completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_245_17&apos; (streaming_bitmap_constructor.cpp:245:36) in function &apos;streaming_bitmap_constructor&apos; completely with a factor of 4 (streaming_bitmap_constructor.cpp:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_222_15&apos; (streaming_bitmap_constructor.cpp:222:32) in function &apos;streaming_bitmap_constructor&apos; completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_224_16&apos; (streaming_bitmap_constructor.cpp:224:36) in function &apos;streaming_bitmap_constructor&apos; completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_169_9&apos; (streaming_bitmap_constructor.cpp:169:20) in function &apos;streaming_bitmap_constructor&apos; completely with a factor of 4 (streaming_bitmap_constructor.cpp:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_203_13&apos; (streaming_bitmap_constructor.cpp:203:36) in function &apos;streaming_bitmap_constructor&apos; completely with a factor of 8 (streaming_bitmap_constructor.cpp:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_176_10&apos; (streaming_bitmap_constructor.cpp:176:32) in function &apos;streaming_bitmap_constructor&apos; completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_178_11&apos; (streaming_bitmap_constructor.cpp:178:36) in function &apos;streaming_bitmap_constructor&apos; completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_180_12&apos; (streaming_bitmap_constructor.cpp:180:40) in function &apos;streaming_bitmap_constructor&apos; completely with a factor of 2 (streaming_bitmap_constructor.cpp:74:0)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-450]" key="HLS 214-450" tag="" content="Ignore address on register port &apos;L0_bitmap_pruned&apos; (./octree_master.h:151:34)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-450]" key="HLS 214-450" tag="" content="Ignore address on register port &apos;L1_bitmap_pruned&apos; (./octree_master.h:151:34)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-450]" key="HLS 214-450" tag="" content="Ignore address on register port &apos;L2_bitmap_pruned&apos; (./octree_master.h:151:34)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-167]" key="HLS 214-167" tag="" content="The program may have out of bound array access on variable &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.z_mult_arrays.active&apos; (systolic_array.cpp:82:12)" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 214-167]" key="HLS 214-167" tag="" content="The program may have out of bound array access on variable &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.z_mult_arrays.accumulator&apos; (systolic_array.cpp:86:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.mult_units&apos;: Cyclic partitioning with factor 4 on dimension 2. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator&apos;: Cyclic partitioning with factor 8 on dimension 4. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active&apos;: Complete partitioning on dimension 2. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EEE15l0_block_buffer&apos;: Complete partitioning on dimension 1. (streaming_bitmap_constructor.cpp:93:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ28streaming_bitmap_constructorRN3hls6streamI9VoxelDataLi0EEES3_RNS0_I7ap_uintILi60EELi0EEERNS0_I18EarlyTriggerSignalLi0EEERNS0_I17RetainedBlockInfoLi0EEEPS4_ILi512EESF_SF_SF_R16PrunedBitmapInfoRS4_ILi32EEE15l1_block_buffer&apos;: Complete partitioning on dimension 1. (streaming_bitmap_constructor.cpp:94:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;output_features&apos;: Complete partitioning on dimension 1. (ocnn6_net.cpp:466:15)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;neighbor_features&apos;: Complete partitioning on dimension 1." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;neighbor_contribution&apos;: Complete partitioning on dimension 1." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer_streams&apos;: Complete partitioning on dimension 1. (ocnn6_net.cpp:348:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer_streams&apos;: Complete partitioning on dimension 1. (ocnn6_net.cpp:169:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;layer_pipeline_streams&apos;: Complete partitioning on dimension 1. (ocnn6_net.cpp:217:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;feature_data_stream&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:101:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;retained_blocks_stream&apos; with compact=bit mode in 132-bits (ocnn6_net.cpp:103:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;early_trigger_stream&apos; with compact=bit mode in 125-bits (ocnn6_net.cpp:104:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;initial_stream&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:221:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_streams_0&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;layer_streams_1&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;layer_streams_2&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;layer_streams_3&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;layer_streams_4&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;layer_streams_5&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;layer_streams_6&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;layer_streams_7&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_streams_8&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:348:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;layer_streams_0&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_streams_1&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_streams_2&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_streams_3&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_streams_4&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_streams_5&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_streams_6&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_streams_7&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_streams_8&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:169:28)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_pipeline_streams_0&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_pipeline_streams_1&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_pipeline_streams_2&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_pipeline_streams_3&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_pipeline_streams_4&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_pipeline_streams_5&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_pipeline_streams_6&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (array-to-stream) variable &apos;layer_pipeline_streams_7&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;layer_pipeline_streams_8&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:217:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating fifo (hls::stream) variable &apos;input_voxel_stream&apos; with compact=bit mode in 1085-bits (ocnn6_net.cpp:52:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-241]" key="HLS 214-241" tag="" content="Aggregating maxi variable &apos;pruned_feature_dram_read&apos; with compact=none mode in 32-bits" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_83_1&gt; at systolic_array.cpp:83:26" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_113_3&gt; at streaming_bitmap_constructor.cpp:113:35" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_120_6&gt; at streaming_bitmap_constructor.cpp:120:35" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_126_8&gt; at streaming_bitmap_constructor.cpp:126:31" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_260_19&gt; at streaming_bitmap_constructor.cpp:260:28" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_275_20&gt; at streaming_bitmap_constructor.cpp:275:28" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-376]" key="HLS 214-376" tag="" content="automatically set the pipeline for Loop&lt; VITIS_LOOP_209_5&gt; at ocnn6_net.cpp:209:23" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.occupied&apos; dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.feature_indices&apos; dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.feature_indices&apos; dimension 2 completely based on constant index. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.feature_indices&apos; dimension 3 completely based on constant index. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.morton_codes&apos; dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.z_layer&apos; dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.loaded&apos; dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.total_voxels&apos; dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.stored_weights&apos; dimension 3 completely based on constant index. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-449]" key="HLS 214-449" tag="" content="Automatically partitioning array &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.stored_bias&apos; dimension 1 completely based on constant index. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=4&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.accumulator_0)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=4&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.accumulator_1)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=4&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.accumulator_2)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=4&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.accumulator_3)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=4&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.accumulator_4)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=4&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.accumulator_5)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=4&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.accumulator_6)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=4&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.accumulator_7)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.active_0)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.active_1)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.active_2)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.active_3)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.active_4)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.active_5)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.active_6)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.full_z_mult_arrays.active_7)&apos; due to pipeline pragma (systolic_array.cpp:247:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.occupancy_maps.feature_indices)&apos; due to pipeline pragma (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=3&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.occupancy_maps.feature_indices)&apos; due to pipeline pragma (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=2&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.occupancy_maps.feature_indices)&apos; due to pipeline pragma (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.occupancy_maps.loaded)&apos; due to pipeline pragma (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.occupancy_maps.morton_codes)&apos; due to pipeline pragma (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.occupancy_maps.occupied)&apos; due to pipeline pragma (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.occupancy_maps.total_voxels)&apos; due to pipeline pragma (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.occupancy_maps.z_layer)&apos; due to pipeline pragma (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=1&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.stored_bias)&apos; due to pipeline pragma (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-270]" key="HLS 214-270" tag="" content="Inferring pragma &apos;array_partition type=complete dim=3&apos; for array &apos;ocnn6_streaming_layer_pipeline(hls::stream&lt;VoxelData, 0&gt;&amp;, hls::stream&lt;VoxelData, 0&gt;&amp;, float*, float*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, PrunedBitmapInfo&amp;, ap_uint&lt;32&gt;*, ap_uint&lt;32&gt;*)::layer_conv_engine (.stored_weights)&apos; due to pipeline pragma (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.stored_weights&apos;: Complete partitioning on dimension 3. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.stored_bias&apos;: Complete partitioning on dimension 1. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.z_layer&apos;: Complete partitioning on dimension 1. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.total_voxels&apos;: Complete partitioning on dimension 1. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.occupied&apos;: Complete partitioning on dimension 1. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.morton_codes&apos;: Complete partitioning on dimension 1. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.loaded&apos;: Complete partitioning on dimension 1. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.occupancy_maps.feature_indices&apos;: Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (ocnn6_net.cpp:433:0)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_7&apos;: Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_6&apos;: Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_5&apos;: Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_4&apos;: Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_3&apos;: Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_2&apos;: Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_1&apos;: Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.active_0&apos;: Complete partitioning on dimension 2." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_7&apos;: Complete partitioning on dimension 4." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_6&apos;: Complete partitioning on dimension 4." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_5&apos;: Complete partitioning on dimension 4." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_4&apos;: Complete partitioning on dimension 4." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_3&apos;: Complete partitioning on dimension 4." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_2&apos;: Complete partitioning on dimension 4." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_1&apos;: Complete partitioning on dimension 4." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-248]" key="HLS 214-248" tag="" content="Applying array_partition to &apos;_ZZ30ocnn6_streaming_layer_pipelineRN3hls6streamI9VoxelDataLi0EEES3_PfS4_P7ap_uintILi512EES7_S7_S7_R16PrunedBitmapInfoPS5_ILi32EESB_E17layer_conv_engine.full_z_mult_arrays.accumulator_0&apos;: Complete partitioning on dimension 4." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 27648 and bit width 32 in loop &apos;STORE_WEIGHTS&apos;(systolic_array.cpp:324:5) has been inferred on bundle &apos;gmem_weights1&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias1&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 29 and bit width 32 has been inferred on bundle &apos;gmem_bias1&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle &apos;gmem_weights1&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias1&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_read&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:499:48)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 27648 and bit width 32 in loop &apos;STORE_WEIGHTS&apos;(systolic_array.cpp:324:5) has been inferred on bundle &apos;gmem_weights2&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias2&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 29 and bit width 32 has been inferred on bundle &apos;gmem_bias2&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle &apos;gmem_weights2&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias2&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 27648 and bit width 32 in loop &apos;STORE_WEIGHTS&apos;(systolic_array.cpp:324:5) has been inferred on bundle &apos;gmem_weights3&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias3&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 29 and bit width 32 has been inferred on bundle &apos;gmem_bias3&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle &apos;gmem_weights3&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias3&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 27648 and bit width 32 in loop &apos;STORE_WEIGHTS&apos;(systolic_array.cpp:324:5) has been inferred on bundle &apos;gmem_weights7&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias7&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 29 and bit width 32 has been inferred on bundle &apos;gmem_bias7&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle &apos;gmem_weights7&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias4&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 27648 and bit width 32 in loop &apos;STORE_WEIGHTS&apos;(systolic_array.cpp:324:5) has been inferred on bundle &apos;gmem_weights5&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias5&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 29 and bit width 32 has been inferred on bundle &apos;gmem_bias5&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle &apos;gmem_weights5&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias5&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 27648 and bit width 32 in loop &apos;STORE_WEIGHTS&apos;(systolic_array.cpp:324:5) has been inferred on bundle &apos;gmem_weights6&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias6&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 29 and bit width 32 has been inferred on bundle &apos;gmem_bias6&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle &apos;gmem_weights6&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias6&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias7&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 27648 and bit width 32 in loop &apos;STORE_WEIGHTS&apos;(systolic_array.cpp:324:5) has been inferred on bundle &apos;gmem_weights8&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:324:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias8&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:340:19)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 29 and bit width 32 has been inferred on bundle &apos;gmem_bias8&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (systolic_array.cpp:282:41)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 1024 and bit width 32 has been inferred on bundle &apos;gmem_weights8&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 32 and bit width 32 has been inferred on bundle &apos;gmem_bias8&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:470:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 10485760 and bit width 32 in loop &apos;INIT_FULL_OUTPUT&apos;(ocnn6_net.cpp:600:23) has been inferred on bundle &apos;gmem_output&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:600:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 32 and bit width 32 has been inferred on bundle &apos;gmem_output&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:626:14)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst writes of length 3 and bit width 32 has been inferred on bundle &apos;gmem_read&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:143:9)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of variable length and bit width 32 in loop &apos;INIT_FIRST_STREAM&apos;(ocnn6_net.cpp:174:21) has been inferred on bundle &apos;gmem_read&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:174:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-115]" key="HLS 214-115" tag="VITIS_INTERFACE" content="Multiple burst reads of length 3 and bit width 32 has been inferred on bundle &apos;gmem_read&apos;. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (ocnn6_net.cpp:234:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-455]" key="HLS 214-455" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_131_1_proc&apos; (ocnn6_net.cpp:131:23) to a process function for dataflow in function &apos;ocnn6_net_8_layer_pipeline&apos; (ocnn6_net.cpp:131:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-455]" key="HLS 214-455" tag="" content="Changing loop &apos;Loop_INIT_FIRST_STREAM_proc&apos; (ocnn6_net.cpp:174:21) to a process function for dataflow in function &apos;ocnn6_net_8_layer_pipeline&apos; (ocnn6_net.cpp:174:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-455]" key="HLS 214-455" tag="" content="Changing loop &apos;Loop_VITIS_LOOP_209_5_proc&apos; (ocnn6_net.cpp:209:23) to a process function for dataflow in function &apos;ocnn6_net_8_layer_pipeline&apos; (ocnn6_net.cpp:209:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-455]" key="HLS 214-455" tag="" content="Changing loop &apos;Loop_INIT_PIPELINE_STREAM_proc&apos; (ocnn6_net.cpp:226:5) to a process function for dataflow in function &apos;ocnn6_net_8_layer_pipeline&apos; (ocnn6_net.cpp:226:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-455]" key="HLS 214-455" tag="" content="Changing loop &apos;ocnn6_streaming_layer_pipeline_Loop_STREAMING_VOXEL_PROCESSING_proc&apos; (ocnn6_net.cpp:445:5) to a process function for dataflow in function &apos;ocnn6_streaming_layer_pipeline&apos; (ocnn6_net.cpp:445:5)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 58.24 seconds. CPU system time: 0.86 seconds. Elapsed time: 60.06 seconds; current allocated memory: 751.246 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 751.246 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 1.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.89 seconds; current allocated memory: 818.324 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYNCHK 200-23]" key="SYNCHK_VAR_INDEX_RANGE_359" tag="" content="./octree_master.h:151: variable-indexed range selection may cause suboptimal QoR." resolution=""/>
	<Message severity="INFO" prefix="[SYNCHK 200-10]" key="SYNCHK_SYNCHK_SUMMARY_377" tag="" content="0 error(s), 1 warning(s)." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 2.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.96 seconds; current allocated memory: 878.031 MB." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-731]" key="XFORM_HLS_STREAM_INVALID_630" tag="" content="Internal stream variable &apos;retained_blocks_stream&apos; is invalid: it has no data consumer." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-731]" key="XFORM_HLS_STREAM_INVALID_630" tag="" content="Internal stream variable &apos;early_trigger_stream&apos; is invalid: it has no data consumer." resolution=""/>
	<Message severity="WARNING" prefix="[XFORM 203-731]" key="XFORM_HLS_STREAM_INVALID_630" tag="" content="Internal stream variable &apos;layer_streams_0.i.i&apos; is invalid: it has no data consumer." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;ocnn6_streaming_layer_pipeline&apos; (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc&apos;
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights1_rd_engine_initialized_fb_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;ocnn6_streaming_layer_pipeline.1&apos; (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.27&apos;
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights2_rd_engine_initialized_fb_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;ocnn6_streaming_layer_pipeline.2&apos; (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.28&apos;
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights3_rd_engine_initialized_fb_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;ocnn6_streaming_layer_pipeline.3&apos; (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.29&apos;
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights4_rd_engine_initialized_fb_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;ocnn6_streaming_layer_pipeline.4&apos; (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.30&apos;
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights5_rd_engine_initialized_fb_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;ocnn6_streaming_layer_pipeline.5&apos; (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.31&apos;
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights6_rd_engine_initialized_fb_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;ocnn6_streaming_layer_pipeline.6&apos; (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.32&apos;
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights7_rd_engine_initialized_fb_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;ocnn6_streaming_layer_pipeline.7&apos; (ocnn6_net.cpp:0:9), detected/extracted 2 process function(s): 
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.33&apos;
	 &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights8_rd_engine_initialized_fb_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-712]" key="XFORM_DATAFLOW_TRANSFORM_230" tag="DATAFLOW" content="Applying dataflow to function &apos;ocnn6_net_8_layer_pipeline&apos; (ocnn6_net.cpp:18:1), detected/extracted 8 process function(s): 
	 &apos;entry_proc&apos;
	 &apos;Block_entry_proc&apos;
	 &apos;pipeline_bitmap_stage&apos;
	 &apos;Loop_VITIS_LOOP_131_1_proc&apos;
	 &apos;Block_entry_proc.24&apos;
	 &apos;Loop_VITIS_LOOP_209_5_proc&apos;
	 &apos;Block_entry_proc.25&apos;
	 &apos;ocnn6_final_layer_output_reconstruction_streaming&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;streaming_bitmap_constructor&apos; (streaming_bitmap_constructor.cpp:98:5)...61 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 8.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 8.63 seconds; current allocated memory: 959.781 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_112_2&apos;(streaming_bitmap_constructor.cpp:112:31) and &apos;VITIS_LOOP_113_3&apos;(streaming_bitmap_constructor.cpp:113:35) in function &apos;streaming_bitmap_constructor&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_111_1&apos;(streaming_bitmap_constructor.cpp:111:27) and &apos;VITIS_LOOP_112_2&apos;(streaming_bitmap_constructor.cpp:112:31) in function &apos;streaming_bitmap_constructor&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_119_5&apos;(streaming_bitmap_constructor.cpp:119:31) and &apos;VITIS_LOOP_120_6&apos;(streaming_bitmap_constructor.cpp:120:35) in function &apos;streaming_bitmap_constructor&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_118_4&apos;(streaming_bitmap_constructor.cpp:118:27) and &apos;VITIS_LOOP_119_5&apos;(streaming_bitmap_constructor.cpp:119:31) in function &apos;streaming_bitmap_constructor&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_125_7&apos;(streaming_bitmap_constructor.cpp:125:27) and &apos;VITIS_LOOP_126_8&apos;(streaming_bitmap_constructor.cpp:126:31) in function &apos;streaming_bitmap_constructor&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2061]" key="HLS 200-2061" tag="" content="Successfully converted nested loops &apos;VITIS_LOOP_258_18&apos;(streaming_bitmap_constructor.cpp:258:24) and &apos;VITIS_LOOP_260_19&apos;(streaming_bitmap_constructor.cpp:260:28) in function &apos;streaming_bitmap_constructor&apos; into perfectly nested loops." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_112_2&apos; (streaming_bitmap_constructor.cpp:112:31) in function &apos;streaming_bitmap_constructor&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_111_1&apos; (streaming_bitmap_constructor.cpp:111:27) in function &apos;streaming_bitmap_constructor&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_119_5&apos; (streaming_bitmap_constructor.cpp:119:31) in function &apos;streaming_bitmap_constructor&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_118_4&apos; (streaming_bitmap_constructor.cpp:118:27) in function &apos;streaming_bitmap_constructor&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_125_7&apos; (streaming_bitmap_constructor.cpp:125:27) in function &apos;streaming_bitmap_constructor&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;VITIS_LOOP_258_18&apos; (streaming_bitmap_constructor.cpp:258:24) in function &apos;streaming_bitmap_constructor&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;STORE_WEIGHTS&apos; (systolic_array.cpp:324:5) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer.8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;STORE_WEIGHTS&apos; (systolic_array.cpp:324:5) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer.18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;STORE_WEIGHTS&apos; (systolic_array.cpp:324:5) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer.16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;STORE_WEIGHTS&apos; (systolic_array.cpp:324:5) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer.14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;STORE_WEIGHTS&apos; (systolic_array.cpp:324:5) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer.12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;STORE_WEIGHTS&apos; (systolic_array.cpp:324:5) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer.10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-541]" key="XFORM_LOOPFLAT_STATUS_218" tag="" content="Flattening a loop nest &apos;STORE_WEIGHTS&apos; (systolic_array.cpp:324:5) in function &apos;ZBufferConvolutionEngine::initialize_z_buffer&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights1_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1614]" key="HLS 200-1614" tag="" content="Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights1_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights2_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1614]" key="HLS 200-1614" tag="" content="Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights2_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights3_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1614]" key="HLS 200-1614" tag="" content="Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights3_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights4_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1614]" key="HLS 200-1614" tag="" content="Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights4_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights5_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1614]" key="HLS 200-1614" tag="" content="Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights5_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights6_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1614]" key="HLS 200-1614" tag="" content="Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights6_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights7_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1614]" key="HLS 200-1614" tag="" content="Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights7_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights8_rd_engine_initialized_f has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1614]" key="HLS 200-1614" tag="" content="Cosimulation may deadlock if process ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights8_rd_engine_initialized_f has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1450]" key="HLS 200-1450" tag="" content="Process Block_entry_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1450.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1450]" key="HLS 200-1450" tag="" content="Process pipeline_bitmap_stage has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1450.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1450]" key="HLS 200-1450" tag="" content="Process Loop_VITIS_LOOP_131_1_proc has both a successor and writes an output to its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this output via a successor process." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1450.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1449]" key="HLS 200-1449" tag="" content="Process Block_entry_proc.25 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 10.31 seconds. CPU system time: 0.17 seconds. Elapsed time: 10.48 seconds; current allocated memory: 1.705 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;ocnn6_net_8_layer_pipeline&apos; ..." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Block_entry_proc.24&apos; to &apos;Block_entry_proc_24&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.27&apos; to &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_27&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;initialize_z_buffer.8&apos; to &apos;initialize_z_buffer_8&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;compute_single_voxel_parallel.9&apos; to &apos;compute_single_voxel_parallel_9&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline.1&apos; to &apos;ocnn6_streaming_layer_pipeline_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.28&apos; to &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_28&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;initialize_z_buffer.10&apos; to &apos;initialize_z_buffer_10&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;compute_single_voxel_parallel.11&apos; to &apos;compute_single_voxel_parallel_11&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline.2&apos; to &apos;ocnn6_streaming_layer_pipeline_2&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.29&apos; to &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_29&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;initialize_z_buffer.12&apos; to &apos;initialize_z_buffer_12&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;compute_single_voxel_parallel.13&apos; to &apos;compute_single_voxel_parallel_13&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline.3&apos; to &apos;ocnn6_streaming_layer_pipeline_3&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.30&apos; to &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_30&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;initialize_z_buffer.14&apos; to &apos;initialize_z_buffer_14&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;compute_single_voxel_parallel.15&apos; to &apos;compute_single_voxel_parallel_15&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline.4&apos; to &apos;ocnn6_streaming_layer_pipeline_4&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.31&apos; to &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_31&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;initialize_z_buffer.16&apos; to &apos;initialize_z_buffer_16&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;compute_single_voxel_parallel.17&apos; to &apos;compute_single_voxel_parallel_17&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline.5&apos; to &apos;ocnn6_streaming_layer_pipeline_5&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.32&apos; to &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_32&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline.6&apos; to &apos;ocnn6_streaming_layer_pipeline_6&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc.33&apos; to &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_33&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;initialize_z_buffer.18&apos; to &apos;initialize_z_buffer_18&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;compute_single_voxel_parallel.19&apos; to &apos;compute_single_voxel_parallel_19&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;ocnn6_streaming_layer_pipeline.7&apos; to &apos;ocnn6_streaming_layer_pipeline_7&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[SYN 201-103]" key="SYN_MODULE_NAME_ILLEGAL_445" tag="" content="Legalizing function name &apos;Block_entry_proc.25&apos; to &apos;Block_entry_proc_25&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 2.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 3.05 seconds; current allocated memory: 1.715 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.715 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Block_entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.715 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.715 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;streaming_bitmap_constructor&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_118_4_VITIS_LOOP_119_5_VITIS_LOOP_120_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_125_7_VITIS_LOOP_126_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VOXEL_PROCESSING&apos;." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;L0_TO_L1_PRUNING&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L0_TO_L1_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;voxel_bit&apos;, streaming_bitmap_constructor.cpp:188-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L0_TO_L1_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;voxel_bit&apos;, streaming_bitmap_constructor.cpp:188-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L0_TO_L1_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;voxel_bit&apos;, streaming_bitmap_constructor.cpp:188-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L0_TO_L1_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;voxel_bit&apos;, streaming_bitmap_constructor.cpp:188-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L0_TO_L1_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;voxel_bit&apos;, streaming_bitmap_constructor.cpp:188-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos; due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L0_TO_L1_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;voxel_bit&apos;, streaming_bitmap_constructor.cpp:188-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos; due to limited memory ports (II = 14). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L0_TO_L1_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;voxel_bit&apos;, streaming_bitmap_constructor.cpp:188-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos; due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;L1_TO_L2_PRUNING&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L1_TO_L2_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;l1_bit&apos;, streaming_bitmap_constructor.cpp:232-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L1_TO_L2_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;l1_bit&apos;, streaming_bitmap_constructor.cpp:232-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L1_TO_L2_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;l1_bit&apos;, streaming_bitmap_constructor.cpp:232-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap&apos; due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L1_TO_L2_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;l1_bit&apos;, streaming_bitmap_constructor.cpp:232-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap&apos; due to limited memory ports (II = 5). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L1_TO_L2_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;l1_bit&apos;, streaming_bitmap_constructor.cpp:232-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap&apos; due to limited memory ports (II = 6). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;streaming_bitmap_constructor&apos; (loop &apos;L1_TO_L2_PRUNING&apos;): Unable to schedule &apos;load&apos; operation 1 bit (&apos;l1_bit&apos;, streaming_bitmap_constructor.cpp:232-&gt;ocnn6_net.cpp:154) on array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap&apos; due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array &apos;streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_258_18_VITIS_LOOP_260_19&apos;." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_275_20&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop &apos;VITIS_LOOP_111_1_VITIS_LOOP_112_2_VITIS_LOOP_113_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_118_4_VITIS_LOOP_119_5_VITIS_LOOP_120_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop &apos;VITIS_LOOP_125_7_VITIS_LOOP_126_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;VOXEL_PROCESSING&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 2, Final II = 16, Depth = 17, loop &apos;L0_TO_L1_PRUNING&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 2, Final II = 8, Depth = 10, loop &apos;L1_TO_L2_PRUNING&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_258_18_VITIS_LOOP_260_19&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_275_20&apos;" resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-871]" key="HLS 200-871" tag="SCHEDULE,VITIS_KERNEL" content="Estimated clock period (7.995 ns) exceeds the target (target clock period: 3.330 ns, clock uncertainty: 0.899 ns, effective delay budget: 2.431 ns)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-871.html"/>
	<Message severity="WARNING" prefix="[HLS 200-1016]" key="HLS 200-1016" tag="SCHEDULE,VITIS_KERNEL" content="The critical path in module &apos;streaming_bitmap_constructor&apos; consists of the following:
	&apos;load&apos; operation 32 bit (&apos;bit_idx&apos;) on static variable &apos;l0_write_pos&apos; [667]  (0.000 ns)
	&apos;sub&apos; operation 9 bit (&apos;sub_ln150_59&apos;, ./octree_master.h:150-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) [671]  (0.715 ns)
	&apos;sub&apos; operation 10 bit (&apos;sub_ln150_60&apos;, ./octree_master.h:150-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) [673]  (0.715 ns)
	&apos;select&apos; operation 10 bit (&apos;bit_offset&apos;, ./octree_master.h:150-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) [674]  (0.303 ns)
	multiplexor before &apos;phi&apos; operation 512 bit (&apos;L0_bitmap_4&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) with incoming values : (&apos;L0_bitmap_0_load&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) (&apos;tmp_41&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) (&apos;tmp_68&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) (&apos;tmp_92&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) (&apos;tmp_117&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) [751]  (0.387 ns)
	&apos;phi&apos; operation 512 bit (&apos;L0_bitmap_4&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) with incoming values : (&apos;L0_bitmap_0_load&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) (&apos;tmp_41&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) (&apos;tmp_68&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) (&apos;tmp_92&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) (&apos;tmp_117&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) [751]  (0.000 ns)
	&apos;store&apos; operation 0 bit (&apos;L0_bitmap_0_write_ln151&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154) of variable &apos;L0_bitmap_4&apos;, ./octree_master.h:151-&gt;streaming_bitmap_constructor.cpp:205-&gt;ocnn6_net.cpp:154 on local variable &apos;L0_bitmap_0&apos; [752]  (0.387 ns)
	blocking operation 5.488 ns on control path)" resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-1016.html"/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;pipeline_bitmap_stage&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Loop_VITIS_LOOP_131_1_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_131_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Loop_VITIS_LOOP_131_1_proc&apos; (loop &apos;VITIS_LOOP_131_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation (&apos;gmem_read_addr_write_ln143&apos;, ocnn6_net.cpp:143) on port &apos;gmem_read&apos; (ocnn6_net.cpp:143) and bus write operation (&apos;gmem_read_addr_write_ln143&apos;, ocnn6_net.cpp:143) on port &apos;gmem_read&apos; (ocnn6_net.cpp:143)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Loop_VITIS_LOOP_131_1_proc&apos; (loop &apos;VITIS_LOOP_131_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation (&apos;gmem_read_addr_write_ln143&apos;, ocnn6_net.cpp:143) on port &apos;gmem_read&apos; (ocnn6_net.cpp:143) and bus write operation (&apos;gmem_read_addr_write_ln143&apos;, ocnn6_net.cpp:143) on port &apos;gmem_read&apos; (ocnn6_net.cpp:143)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 3, Depth = 10, loop &apos;VITIS_LOOP_131_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Block_entry_proc_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Loop_VITIS_LOOP_209_5_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_209_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop &apos;VITIS_LOOP_209_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.726 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;reset&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;RESET_SPATIAL_COVERAGE&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;reset&apos; (loop &apos;RESET_SPATIAL_COVERAGE&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_97_write_ln255&apos;, systolic_array.cpp:255) of constant 0 on array &apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95&apos; due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array &apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;reset&apos; (loop &apos;RESET_SPATIAL_COVERAGE&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_99_write_ln255&apos;, systolic_array.cpp:255) of constant 0 on array &apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95&apos; due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array &apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="WARNING" prefix="[HLS 200-885]" key="HLS 200-885" tag="SCHEDULE,VITIS_KERNEL" content="The II Violation in module &apos;reset&apos; (loop &apos;RESET_SPATIAL_COVERAGE&apos;): Unable to schedule &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_101_write_ln255&apos;, systolic_array.cpp:255) of constant 0 on array &apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95&apos; due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array &apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-885.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 4, Depth = 4, loop &apos;RESET_SPATIAL_COVERAGE&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.734 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.734 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;initialize_z_buffer&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;empty_728&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_697&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;empty_728&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_697&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;empty_728&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_697&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;empty_728&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_697&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation (&apos;empty_728&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_697&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation (&apos;empty_728&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_697&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation (&apos;empty_728&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_697&apos;, systolic_array.cpp:332) on port &apos;gmem_weights1&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.736 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.736 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;compute_single_voxel_parallel&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;compute_single_voxel_parallel&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel&apos; (function &apos;compute_single_voxel_parallel&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_633_write_ln304&apos;, systolic_array.cpp:304) of variable &apos;local_sum&apos;, systolic_array.cpp:301 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos; and &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_633_write_ln282&apos;, systolic_array.cpp:282) of variable &apos;bitcast_ln282_173&apos;, systolic_array.cpp:282 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel&apos; (function &apos;compute_single_voxel_parallel&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights1_addr_read_1023&apos;) on port &apos;gmem_weights1&apos; and bus read operation (&apos;gmem_weights1_addr_read&apos;) on port &apos;gmem_weights1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel&apos; (function &apos;compute_single_voxel_parallel&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights1_addr_read_1023&apos;) on port &apos;gmem_weights1&apos; and bus read operation (&apos;gmem_weights1_addr_read&apos;) on port &apos;gmem_weights1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel&apos; (function &apos;compute_single_voxel_parallel&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights1_addr_read_1023&apos;) on port &apos;gmem_weights1&apos; and bus read operation (&apos;gmem_weights1_addr_read&apos;) on port &apos;gmem_weights1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel&apos; (function &apos;compute_single_voxel_parallel&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights1_addr_read_1023&apos;) on port &apos;gmem_weights1&apos; and bus read operation (&apos;gmem_weights1_addr_read&apos;) on port &apos;gmem_weights1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel&apos; (function &apos;compute_single_voxel_parallel&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights1_addr_read_1023&apos;) on port &apos;gmem_weights1&apos; and bus read operation (&apos;gmem_weights1_addr_read&apos;) on port &apos;gmem_weights1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel&apos; (function &apos;compute_single_voxel_parallel&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights1_addr_read_1023&apos;) on port &apos;gmem_weights1&apos; and bus read operation (&apos;gmem_weights1_addr_read&apos;) on port &apos;gmem_weights1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel&apos; (function &apos;compute_single_voxel_parallel&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights1_addr_read_1023&apos;) on port &apos;gmem_weights1&apos; and bus read operation (&apos;gmem_weights1_addr_read&apos;) on port &apos;gmem_weights1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel&apos; (function &apos;compute_single_voxel_parallel&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights1_addr_read_1023&apos;) on port &apos;gmem_weights1&apos; and bus read operation (&apos;gmem_weights1_addr_read&apos;) on port &apos;gmem_weights1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel&apos; (function &apos;compute_single_voxel_parallel&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights1_addr_read_1023&apos;) on port &apos;gmem_weights1&apos; and bus read operation (&apos;gmem_weights1_addr_read&apos;) on port &apos;gmem_weights1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel&apos; (function &apos;compute_single_voxel_parallel&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights1_addr_read_1023&apos;) on port &apos;gmem_weights1&apos; and bus read operation (&apos;gmem_weights1_addr_read&apos;) on port &apos;gmem_weights1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel&apos; (function &apos;compute_single_voxel_parallel&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights1_addr_read_1023&apos;) on port &apos;gmem_weights1&apos; and bus read operation (&apos;gmem_weights1_addr_read&apos;) on port &apos;gmem_weights1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for function &apos;compute_single_voxel_parallel&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 169.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 169.57 seconds; current allocated memory: 1.821 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 14.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 14.21 seconds; current allocated memory: 1.879 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights1_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[SCHED 204-67]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;STREAMING_VOXEL_PROCESSING&apos;: contains subfunction &apos;compute_single_voxel_parallel&apos; which is not pipelined." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.889 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.895 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.896 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.897 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.897 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.897 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;initialize_z_buffer_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_8&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;empty_338&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_307&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_8&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;empty_338&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_307&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_8&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;empty_338&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_307&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_8&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;empty_338&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_307&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_8&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation (&apos;empty_338&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_307&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_8&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation (&apos;empty_338&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_307&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_8&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation (&apos;empty_338&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_307&apos;, systolic_array.cpp:332) on port &apos;gmem_weights2&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.899 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.899 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;compute_single_voxel_parallel_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;compute_single_voxel_parallel.9&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_9&apos; (function &apos;compute_single_voxel_parallel.9&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_297_write_ln304&apos;, systolic_array.cpp:304) of variable &apos;local_sum&apos;, systolic_array.cpp:301 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos; and &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_297_write_ln282&apos;, systolic_array.cpp:282) of variable &apos;bitcast_ln282_5&apos;, systolic_array.cpp:282 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_9&apos; (function &apos;compute_single_voxel_parallel.9&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights2_addr_read_1023&apos;) on port &apos;gmem_weights2&apos; and bus read operation (&apos;gmem_weights2_addr_read&apos;) on port &apos;gmem_weights2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_9&apos; (function &apos;compute_single_voxel_parallel.9&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights2_addr_read_1023&apos;) on port &apos;gmem_weights2&apos; and bus read operation (&apos;gmem_weights2_addr_read&apos;) on port &apos;gmem_weights2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_9&apos; (function &apos;compute_single_voxel_parallel.9&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights2_addr_read_1023&apos;) on port &apos;gmem_weights2&apos; and bus read operation (&apos;gmem_weights2_addr_read&apos;) on port &apos;gmem_weights2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_9&apos; (function &apos;compute_single_voxel_parallel.9&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights2_addr_read_1023&apos;) on port &apos;gmem_weights2&apos; and bus read operation (&apos;gmem_weights2_addr_read&apos;) on port &apos;gmem_weights2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_9&apos; (function &apos;compute_single_voxel_parallel.9&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights2_addr_read_1023&apos;) on port &apos;gmem_weights2&apos; and bus read operation (&apos;gmem_weights2_addr_read&apos;) on port &apos;gmem_weights2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_9&apos; (function &apos;compute_single_voxel_parallel.9&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights2_addr_read_1023&apos;) on port &apos;gmem_weights2&apos; and bus read operation (&apos;gmem_weights2_addr_read&apos;) on port &apos;gmem_weights2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_9&apos; (function &apos;compute_single_voxel_parallel.9&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights2_addr_read_1023&apos;) on port &apos;gmem_weights2&apos; and bus read operation (&apos;gmem_weights2_addr_read&apos;) on port &apos;gmem_weights2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_9&apos; (function &apos;compute_single_voxel_parallel.9&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights2_addr_read_1023&apos;) on port &apos;gmem_weights2&apos; and bus read operation (&apos;gmem_weights2_addr_read&apos;) on port &apos;gmem_weights2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_9&apos; (function &apos;compute_single_voxel_parallel.9&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights2_addr_read_1023&apos;) on port &apos;gmem_weights2&apos; and bus read operation (&apos;gmem_weights2_addr_read&apos;) on port &apos;gmem_weights2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_9&apos; (function &apos;compute_single_voxel_parallel.9&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights2_addr_read_1023&apos;) on port &apos;gmem_weights2&apos; and bus read operation (&apos;gmem_weights2_addr_read&apos;) on port &apos;gmem_weights2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_9&apos; (function &apos;compute_single_voxel_parallel.9&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights2_addr_read_1023&apos;) on port &apos;gmem_weights2&apos; and bus read operation (&apos;gmem_weights2_addr_read&apos;) on port &apos;gmem_weights2&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for function &apos;compute_single_voxel_parallel.9&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 168.46 seconds. CPU system time: 0.03 seconds. Elapsed time: 168.44 seconds; current allocated memory: 1.987 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 13.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.85 seconds; current allocated memory: 2.045 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights2_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[SCHED 204-67]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;STREAMING_VOXEL_PROCESSING&apos;: contains subfunction &apos;compute_single_voxel_parallel.9&apos; which is not pipelined." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.41 seconds; current allocated memory: 2.055 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.061 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.062 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.063 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.063 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.063 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;initialize_z_buffer_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_10&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;empty_663&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_632&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_10&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;empty_663&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_632&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_10&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;empty_663&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_632&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_10&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;empty_663&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_632&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_10&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation (&apos;empty_663&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_632&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_10&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation (&apos;empty_663&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_632&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_10&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation (&apos;empty_663&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_632&apos;, systolic_array.cpp:332) on port &apos;gmem_weights3&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.065 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.065 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;compute_single_voxel_parallel_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;compute_single_voxel_parallel.11&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_11&apos; (function &apos;compute_single_voxel_parallel.11&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_577_write_ln304&apos;, systolic_array.cpp:304) of variable &apos;local_sum&apos;, systolic_array.cpp:301 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos; and &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_577_write_ln282&apos;, systolic_array.cpp:282) of variable &apos;bitcast_ln282_145&apos;, systolic_array.cpp:282 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_11&apos; (function &apos;compute_single_voxel_parallel.11&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights3_addr_read_1023&apos;) on port &apos;gmem_weights3&apos; and bus read operation (&apos;gmem_weights3_addr_read&apos;) on port &apos;gmem_weights3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_11&apos; (function &apos;compute_single_voxel_parallel.11&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights3_addr_read_1023&apos;) on port &apos;gmem_weights3&apos; and bus read operation (&apos;gmem_weights3_addr_read&apos;) on port &apos;gmem_weights3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_11&apos; (function &apos;compute_single_voxel_parallel.11&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights3_addr_read_1023&apos;) on port &apos;gmem_weights3&apos; and bus read operation (&apos;gmem_weights3_addr_read&apos;) on port &apos;gmem_weights3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_11&apos; (function &apos;compute_single_voxel_parallel.11&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights3_addr_read_1023&apos;) on port &apos;gmem_weights3&apos; and bus read operation (&apos;gmem_weights3_addr_read&apos;) on port &apos;gmem_weights3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_11&apos; (function &apos;compute_single_voxel_parallel.11&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights3_addr_read_1023&apos;) on port &apos;gmem_weights3&apos; and bus read operation (&apos;gmem_weights3_addr_read&apos;) on port &apos;gmem_weights3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_11&apos; (function &apos;compute_single_voxel_parallel.11&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights3_addr_read_1023&apos;) on port &apos;gmem_weights3&apos; and bus read operation (&apos;gmem_weights3_addr_read&apos;) on port &apos;gmem_weights3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_11&apos; (function &apos;compute_single_voxel_parallel.11&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights3_addr_read_1023&apos;) on port &apos;gmem_weights3&apos; and bus read operation (&apos;gmem_weights3_addr_read&apos;) on port &apos;gmem_weights3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_11&apos; (function &apos;compute_single_voxel_parallel.11&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights3_addr_read_1023&apos;) on port &apos;gmem_weights3&apos; and bus read operation (&apos;gmem_weights3_addr_read&apos;) on port &apos;gmem_weights3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_11&apos; (function &apos;compute_single_voxel_parallel.11&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights3_addr_read_1023&apos;) on port &apos;gmem_weights3&apos; and bus read operation (&apos;gmem_weights3_addr_read&apos;) on port &apos;gmem_weights3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_11&apos; (function &apos;compute_single_voxel_parallel.11&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights3_addr_read_1023&apos;) on port &apos;gmem_weights3&apos; and bus read operation (&apos;gmem_weights3_addr_read&apos;) on port &apos;gmem_weights3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_11&apos; (function &apos;compute_single_voxel_parallel.11&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights3_addr_read_1023&apos;) on port &apos;gmem_weights3&apos; and bus read operation (&apos;gmem_weights3_addr_read&apos;) on port &apos;gmem_weights3&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for function &apos;compute_single_voxel_parallel.11&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 167.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 167.59 seconds; current allocated memory: 2.150 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 13.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.79 seconds; current allocated memory: 2.208 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights3_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[SCHED 204-67]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;STREAMING_VOXEL_PROCESSING&apos;: contains subfunction &apos;compute_single_voxel_parallel.11&apos; which is not pipelined." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.32 seconds; current allocated memory: 2.218 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 2.224 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.225 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.226 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_29&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.226 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.227 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;initialize_z_buffer_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_12&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;empty_598&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_567&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_12&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;empty_598&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_567&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_12&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;empty_598&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_567&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_12&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;empty_598&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_567&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_12&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation (&apos;empty_598&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_567&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_12&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation (&apos;empty_598&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_567&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_12&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation (&apos;empty_598&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_567&apos;, systolic_array.cpp:332) on port &apos;gmem_weights7&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 2.228 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.228 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;compute_single_voxel_parallel_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;compute_single_voxel_parallel.13&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_13&apos; (function &apos;compute_single_voxel_parallel.13&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_521_write_ln304&apos;, systolic_array.cpp:304) of variable &apos;local_sum&apos;, systolic_array.cpp:301 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos; and &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_521_write_ln282&apos;, systolic_array.cpp:282) of variable &apos;bitcast_ln282_117&apos;, systolic_array.cpp:282 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_13&apos; (function &apos;compute_single_voxel_parallel.13&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights7_addr_read_1023&apos;) on port &apos;gmem_weights7&apos; and bus read operation (&apos;gmem_weights7_addr_read&apos;) on port &apos;gmem_weights7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_13&apos; (function &apos;compute_single_voxel_parallel.13&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights7_addr_read_1023&apos;) on port &apos;gmem_weights7&apos; and bus read operation (&apos;gmem_weights7_addr_read&apos;) on port &apos;gmem_weights7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_13&apos; (function &apos;compute_single_voxel_parallel.13&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights7_addr_read_1023&apos;) on port &apos;gmem_weights7&apos; and bus read operation (&apos;gmem_weights7_addr_read&apos;) on port &apos;gmem_weights7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_13&apos; (function &apos;compute_single_voxel_parallel.13&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights7_addr_read_1023&apos;) on port &apos;gmem_weights7&apos; and bus read operation (&apos;gmem_weights7_addr_read&apos;) on port &apos;gmem_weights7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_13&apos; (function &apos;compute_single_voxel_parallel.13&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights7_addr_read_1023&apos;) on port &apos;gmem_weights7&apos; and bus read operation (&apos;gmem_weights7_addr_read&apos;) on port &apos;gmem_weights7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_13&apos; (function &apos;compute_single_voxel_parallel.13&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights7_addr_read_1023&apos;) on port &apos;gmem_weights7&apos; and bus read operation (&apos;gmem_weights7_addr_read&apos;) on port &apos;gmem_weights7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_13&apos; (function &apos;compute_single_voxel_parallel.13&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights7_addr_read_1023&apos;) on port &apos;gmem_weights7&apos; and bus read operation (&apos;gmem_weights7_addr_read&apos;) on port &apos;gmem_weights7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_13&apos; (function &apos;compute_single_voxel_parallel.13&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights7_addr_read_1023&apos;) on port &apos;gmem_weights7&apos; and bus read operation (&apos;gmem_weights7_addr_read&apos;) on port &apos;gmem_weights7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_13&apos; (function &apos;compute_single_voxel_parallel.13&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights7_addr_read_1023&apos;) on port &apos;gmem_weights7&apos; and bus read operation (&apos;gmem_weights7_addr_read&apos;) on port &apos;gmem_weights7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_13&apos; (function &apos;compute_single_voxel_parallel.13&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights7_addr_read_1023&apos;) on port &apos;gmem_weights7&apos; and bus read operation (&apos;gmem_weights7_addr_read&apos;) on port &apos;gmem_weights7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_13&apos; (function &apos;compute_single_voxel_parallel.13&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights7_addr_read_1023&apos;) on port &apos;gmem_weights7&apos; and bus read operation (&apos;gmem_weights7_addr_read&apos;) on port &apos;gmem_weights7&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for function &apos;compute_single_voxel_parallel.13&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 167.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 167.92 seconds; current allocated memory: 2.317 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 13.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.92 seconds; current allocated memory: 2.376 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights4_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[SCHED 204-67]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;STREAMING_VOXEL_PROCESSING&apos;: contains subfunction &apos;compute_single_voxel_parallel.13&apos; which is not pipelined." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.386 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.392 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.393 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.394 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_30&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.394 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.395 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;initialize_z_buffer_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_14&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;empty_533&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_502&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_14&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;empty_533&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_502&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_14&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;empty_533&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_502&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_14&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;empty_533&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_502&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_14&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation (&apos;empty_533&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_502&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_14&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation (&apos;empty_533&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_502&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_14&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation (&apos;empty_533&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_502&apos;, systolic_array.cpp:332) on port &apos;gmem_weights5&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.396 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.397 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;compute_single_voxel_parallel_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;compute_single_voxel_parallel.15&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_15&apos; (function &apos;compute_single_voxel_parallel.15&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_465_write_ln304&apos;, systolic_array.cpp:304) of variable &apos;local_sum&apos;, systolic_array.cpp:301 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos; and &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_465_write_ln282&apos;, systolic_array.cpp:282) of variable &apos;bitcast_ln282_89&apos;, systolic_array.cpp:282 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_15&apos; (function &apos;compute_single_voxel_parallel.15&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights5_addr_read_1023&apos;) on port &apos;gmem_weights5&apos; and bus read operation (&apos;gmem_weights5_addr_read&apos;) on port &apos;gmem_weights5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_15&apos; (function &apos;compute_single_voxel_parallel.15&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights5_addr_read_1023&apos;) on port &apos;gmem_weights5&apos; and bus read operation (&apos;gmem_weights5_addr_read&apos;) on port &apos;gmem_weights5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_15&apos; (function &apos;compute_single_voxel_parallel.15&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights5_addr_read_1023&apos;) on port &apos;gmem_weights5&apos; and bus read operation (&apos;gmem_weights5_addr_read&apos;) on port &apos;gmem_weights5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_15&apos; (function &apos;compute_single_voxel_parallel.15&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights5_addr_read_1023&apos;) on port &apos;gmem_weights5&apos; and bus read operation (&apos;gmem_weights5_addr_read&apos;) on port &apos;gmem_weights5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_15&apos; (function &apos;compute_single_voxel_parallel.15&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights5_addr_read_1023&apos;) on port &apos;gmem_weights5&apos; and bus read operation (&apos;gmem_weights5_addr_read&apos;) on port &apos;gmem_weights5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_15&apos; (function &apos;compute_single_voxel_parallel.15&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights5_addr_read_1023&apos;) on port &apos;gmem_weights5&apos; and bus read operation (&apos;gmem_weights5_addr_read&apos;) on port &apos;gmem_weights5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_15&apos; (function &apos;compute_single_voxel_parallel.15&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights5_addr_read_1023&apos;) on port &apos;gmem_weights5&apos; and bus read operation (&apos;gmem_weights5_addr_read&apos;) on port &apos;gmem_weights5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_15&apos; (function &apos;compute_single_voxel_parallel.15&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights5_addr_read_1023&apos;) on port &apos;gmem_weights5&apos; and bus read operation (&apos;gmem_weights5_addr_read&apos;) on port &apos;gmem_weights5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_15&apos; (function &apos;compute_single_voxel_parallel.15&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights5_addr_read_1023&apos;) on port &apos;gmem_weights5&apos; and bus read operation (&apos;gmem_weights5_addr_read&apos;) on port &apos;gmem_weights5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_15&apos; (function &apos;compute_single_voxel_parallel.15&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights5_addr_read_1023&apos;) on port &apos;gmem_weights5&apos; and bus read operation (&apos;gmem_weights5_addr_read&apos;) on port &apos;gmem_weights5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_15&apos; (function &apos;compute_single_voxel_parallel.15&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights5_addr_read_1023&apos;) on port &apos;gmem_weights5&apos; and bus read operation (&apos;gmem_weights5_addr_read&apos;) on port &apos;gmem_weights5&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for function &apos;compute_single_voxel_parallel.15&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 166.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 166.9 seconds; current allocated memory: 2.480 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 13.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.82 seconds; current allocated memory: 2.531 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights5_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[SCHED 204-67]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;STREAMING_VOXEL_PROCESSING&apos;: contains subfunction &apos;compute_single_voxel_parallel.15&apos; which is not pipelined." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.35 seconds; current allocated memory: 2.541 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 2.547 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 2.548 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.549 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.550 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 2.550 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;initialize_z_buffer_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_16&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;empty_468&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_437&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_16&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;empty_468&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_437&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_16&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;empty_468&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_437&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_16&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;empty_468&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_437&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_16&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation (&apos;empty_468&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_437&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_16&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation (&apos;empty_468&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_437&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_16&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation (&apos;empty_468&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_437&apos;, systolic_array.cpp:332) on port &apos;gmem_weights6&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 2.551 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.552 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;compute_single_voxel_parallel_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;compute_single_voxel_parallel.17&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_17&apos; (function &apos;compute_single_voxel_parallel.17&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_409_write_ln304&apos;, systolic_array.cpp:304) of variable &apos;local_sum&apos;, systolic_array.cpp:301 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos; and &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_409_write_ln282&apos;, systolic_array.cpp:282) of variable &apos;bitcast_ln282_61&apos;, systolic_array.cpp:282 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_17&apos; (function &apos;compute_single_voxel_parallel.17&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights6_addr_read_1023&apos;) on port &apos;gmem_weights6&apos; and bus read operation (&apos;gmem_weights6_addr_read&apos;) on port &apos;gmem_weights6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_17&apos; (function &apos;compute_single_voxel_parallel.17&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights6_addr_read_1023&apos;) on port &apos;gmem_weights6&apos; and bus read operation (&apos;gmem_weights6_addr_read&apos;) on port &apos;gmem_weights6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_17&apos; (function &apos;compute_single_voxel_parallel.17&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights6_addr_read_1023&apos;) on port &apos;gmem_weights6&apos; and bus read operation (&apos;gmem_weights6_addr_read&apos;) on port &apos;gmem_weights6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_17&apos; (function &apos;compute_single_voxel_parallel.17&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights6_addr_read_1023&apos;) on port &apos;gmem_weights6&apos; and bus read operation (&apos;gmem_weights6_addr_read&apos;) on port &apos;gmem_weights6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_17&apos; (function &apos;compute_single_voxel_parallel.17&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights6_addr_read_1023&apos;) on port &apos;gmem_weights6&apos; and bus read operation (&apos;gmem_weights6_addr_read&apos;) on port &apos;gmem_weights6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_17&apos; (function &apos;compute_single_voxel_parallel.17&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights6_addr_read_1023&apos;) on port &apos;gmem_weights6&apos; and bus read operation (&apos;gmem_weights6_addr_read&apos;) on port &apos;gmem_weights6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_17&apos; (function &apos;compute_single_voxel_parallel.17&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights6_addr_read_1023&apos;) on port &apos;gmem_weights6&apos; and bus read operation (&apos;gmem_weights6_addr_read&apos;) on port &apos;gmem_weights6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_17&apos; (function &apos;compute_single_voxel_parallel.17&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights6_addr_read_1023&apos;) on port &apos;gmem_weights6&apos; and bus read operation (&apos;gmem_weights6_addr_read&apos;) on port &apos;gmem_weights6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_17&apos; (function &apos;compute_single_voxel_parallel.17&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights6_addr_read_1023&apos;) on port &apos;gmem_weights6&apos; and bus read operation (&apos;gmem_weights6_addr_read&apos;) on port &apos;gmem_weights6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_17&apos; (function &apos;compute_single_voxel_parallel.17&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights6_addr_read_1023&apos;) on port &apos;gmem_weights6&apos; and bus read operation (&apos;gmem_weights6_addr_read&apos;) on port &apos;gmem_weights6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_17&apos; (function &apos;compute_single_voxel_parallel.17&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights6_addr_read_1023&apos;) on port &apos;gmem_weights6&apos; and bus read operation (&apos;gmem_weights6_addr_read&apos;) on port &apos;gmem_weights6&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for function &apos;compute_single_voxel_parallel.17&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 162.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 162.23 seconds; current allocated memory: 2.635 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 13.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.89 seconds; current allocated memory: 2.694 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights6_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[SCHED 204-67]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;STREAMING_VOXEL_PROCESSING&apos;: contains subfunction &apos;compute_single_voxel_parallel.17&apos; which is not pipelined." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 2.704 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 2.711 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.712 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.712 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_32&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.713 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.713 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights7_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[SCHED 204-67]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;STREAMING_VOXEL_PROCESSING&apos;: contains subfunction &apos;compute_single_voxel_parallel.13&apos; which is not pipelined." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 2.734 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.741 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.742 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.743 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 2.743 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 2.743 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;initialize_z_buffer_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_18&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;empty_403&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_372&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_18&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;empty_403&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_372&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_18&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;empty_403&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_372&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_18&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;empty_403&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_372&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_18&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus read operation (&apos;empty_403&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_372&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_18&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus read operation (&apos;empty_403&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_372&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;initialize_z_buffer_18&apos; (loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus read operation (&apos;empty_403&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332) and bus read operation (&apos;empty_372&apos;, systolic_array.cpp:332) on port &apos;gmem_weights8&apos; (systolic_array.cpp:332)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 32, Depth = 33, loop &apos;STORE_WEIGHTS_VITIS_LOOP_326_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 2.745 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.745 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;compute_single_voxel_parallel_19&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_46" tag="" content="Pipelining function &apos;compute_single_voxel_parallel.19&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_19&apos; (function &apos;compute_single_voxel_parallel.19&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_353_write_ln304&apos;, systolic_array.cpp:304) of variable &apos;local_sum&apos;, systolic_array.cpp:301 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos; and &apos;store&apos; operation 0 bit (&apos;ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_353_write_ln282&apos;, systolic_array.cpp:282) of variable &apos;bitcast_ln282_33&apos;, systolic_array.cpp:282 on array &apos;ocnn6_streaming_layer_pipeline_stream_VoxelData_0_stream_VoxelData_0_float_float_ap_uint_512_ap_uint_512_ap_uint_512_ap_uint_512_PrunedBitmapInfo_ap_uint_32_ap_uint_32_layer_conv_engine_full_z_mult_arrays_accumulator_0_1&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_19&apos; (function &apos;compute_single_voxel_parallel.19&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights8_addr_read_1023&apos;) on port &apos;gmem_weights8&apos; and bus read operation (&apos;gmem_weights8_addr_read&apos;) on port &apos;gmem_weights8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_19&apos; (function &apos;compute_single_voxel_parallel.19&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights8_addr_read_1023&apos;) on port &apos;gmem_weights8&apos; and bus read operation (&apos;gmem_weights8_addr_read&apos;) on port &apos;gmem_weights8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_19&apos; (function &apos;compute_single_voxel_parallel.19&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights8_addr_read_1023&apos;) on port &apos;gmem_weights8&apos; and bus read operation (&apos;gmem_weights8_addr_read&apos;) on port &apos;gmem_weights8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_19&apos; (function &apos;compute_single_voxel_parallel.19&apos;): Unable to enforce a carried dependence constraint (II = 130, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights8_addr_read_1023&apos;) on port &apos;gmem_weights8&apos; and bus read operation (&apos;gmem_weights8_addr_read&apos;) on port &apos;gmem_weights8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_19&apos; (function &apos;compute_single_voxel_parallel.19&apos;): Unable to enforce a carried dependence constraint (II = 193, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights8_addr_read_1023&apos;) on port &apos;gmem_weights8&apos; and bus read operation (&apos;gmem_weights8_addr_read&apos;) on port &apos;gmem_weights8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_19&apos; (function &apos;compute_single_voxel_parallel.19&apos;): Unable to enforce a carried dependence constraint (II = 225, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights8_addr_read_1023&apos;) on port &apos;gmem_weights8&apos; and bus read operation (&apos;gmem_weights8_addr_read&apos;) on port &apos;gmem_weights8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_19&apos; (function &apos;compute_single_voxel_parallel.19&apos;): Unable to enforce a carried dependence constraint (II = 241, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights8_addr_read_1023&apos;) on port &apos;gmem_weights8&apos; and bus read operation (&apos;gmem_weights8_addr_read&apos;) on port &apos;gmem_weights8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_19&apos; (function &apos;compute_single_voxel_parallel.19&apos;): Unable to enforce a carried dependence constraint (II = 249, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights8_addr_read_1023&apos;) on port &apos;gmem_weights8&apos; and bus read operation (&apos;gmem_weights8_addr_read&apos;) on port &apos;gmem_weights8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_19&apos; (function &apos;compute_single_voxel_parallel.19&apos;): Unable to enforce a carried dependence constraint (II = 253, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights8_addr_read_1023&apos;) on port &apos;gmem_weights8&apos; and bus read operation (&apos;gmem_weights8_addr_read&apos;) on port &apos;gmem_weights8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_19&apos; (function &apos;compute_single_voxel_parallel.19&apos;): Unable to enforce a carried dependence constraint (II = 255, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights8_addr_read_1023&apos;) on port &apos;gmem_weights8&apos; and bus read operation (&apos;gmem_weights8_addr_read&apos;) on port &apos;gmem_weights8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;compute_single_voxel_parallel_19&apos; (function &apos;compute_single_voxel_parallel.19&apos;): Unable to enforce a carried dependence constraint (II = 256, distance = 1, offset = 1) between bus read operation (&apos;gmem_weights8_addr_read_1023&apos;) on port &apos;gmem_weights8&apos; and bus read operation (&apos;gmem_weights8_addr_read&apos;) on port &apos;gmem_weights8&apos;." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for function &apos;compute_single_voxel_parallel.19&apos;: unable to pipeline." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 167.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 167.71 seconds; current allocated memory: 2.828 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 14.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 14.18 seconds; current allocated memory: 2.887 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights8_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="WARNING" prefix="[SCHED 204-67]" key="SCHED_PIPELINE_REPORT_FAILURE_1080" tag="SCHEDULE" content="Unable to satisfy pipeline directive for loop &apos;STREAMING_VOXEL_PROCESSING&apos;: contains subfunction &apos;compute_single_voxel_parallel.19&apos; which is not pipelined." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.37 seconds; current allocated memory: 2.897 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.904 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_streaming_layer_pipeline_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 2.905 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.906 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_assembly_line_8_layers&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 2.906 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.908 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;Block_entry_proc_25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;INIT_FIRST_STREAM&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Block_entry_proc_25&apos; (loop &apos;INIT_FIRST_STREAM&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;gmem_read_addr_read_2&apos;, ocnn6_net.cpp:182-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:170-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222) on port &apos;gmem_read&apos; (ocnn6_net.cpp:182-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:170-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222) and bus read operation (&apos;initial_voxel.features&apos;, ocnn6_net.cpp:182-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:170-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222) on port &apos;gmem_read&apos; (ocnn6_net.cpp:182-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:170-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Block_entry_proc_25&apos; (loop &apos;INIT_FIRST_STREAM&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;gmem_read_addr_read_2&apos;, ocnn6_net.cpp:182-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:170-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222) on port &apos;gmem_read&apos; (ocnn6_net.cpp:182-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:170-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222) and bus read operation (&apos;initial_voxel.features&apos;, ocnn6_net.cpp:182-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:170-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222) on port &apos;gmem_read&apos; (ocnn6_net.cpp:182-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:170-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;INIT_PIPELINE_STREAM&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Block_entry_proc_25&apos; (loop &apos;INIT_PIPELINE_STREAM&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation (&apos;gmem_read_addr_1_read_2&apos;, ocnn6_net.cpp:234-&gt;ocnn6_net.cpp:226-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222) on port &apos;gmem_read&apos; (ocnn6_net.cpp:234-&gt;ocnn6_net.cpp:226-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222) and bus read operation (&apos;initial_voxel.features&apos;, ocnn6_net.cpp:234-&gt;ocnn6_net.cpp:226-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222) on port &apos;gmem_read&apos; (ocnn6_net.cpp:234-&gt;ocnn6_net.cpp:226-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;Block_entry_proc_25&apos; (loop &apos;INIT_PIPELINE_STREAM&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation (&apos;gmem_read_addr_1_read_2&apos;, ocnn6_net.cpp:234-&gt;ocnn6_net.cpp:226-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222) on port &apos;gmem_read&apos; (ocnn6_net.cpp:234-&gt;ocnn6_net.cpp:226-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222) and bus read operation (&apos;initial_voxel.features&apos;, ocnn6_net.cpp:234-&gt;ocnn6_net.cpp:226-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222) on port &apos;gmem_read&apos; (ocnn6_net.cpp:234-&gt;ocnn6_net.cpp:226-&gt;ocnn6_net.cpp:174-&gt;ocnn6_net.cpp:222)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 3, Depth = 5, loop &apos;INIT_FIRST_STREAM&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 3, Depth = 13, loop &apos;INIT_PIPELINE_STREAM&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 2.909 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 2.910 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_final_layer_output_reconstruction_streaming&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;INIT_FULL_OUTPUT&apos;." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;RECONSTRUCT_FROM_STREAM&apos;." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ocnn6_final_layer_output_reconstruction_streaming&apos; (loop &apos;RECONSTRUCT_FROM_STREAM&apos;): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626) and bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ocnn6_final_layer_output_reconstruction_streaming&apos; (loop &apos;RECONSTRUCT_FROM_STREAM&apos;): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626) and bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ocnn6_final_layer_output_reconstruction_streaming&apos; (loop &apos;RECONSTRUCT_FROM_STREAM&apos;): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626) and bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ocnn6_final_layer_output_reconstruction_streaming&apos; (loop &apos;RECONSTRUCT_FROM_STREAM&apos;): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626) and bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ocnn6_final_layer_output_reconstruction_streaming&apos; (loop &apos;RECONSTRUCT_FROM_STREAM&apos;): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626) and bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ocnn6_final_layer_output_reconstruction_streaming&apos; (loop &apos;RECONSTRUCT_FROM_STREAM&apos;): Unable to enforce a carried dependence constraint (II = 27, distance = 1, offset = 1) between bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626) and bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="WARNING" prefix="[HLS 200-880]" key="HLS 200-880" tag="LOOP,SCHEDULE,VITIS_THROUGHPUT" content="The II Violation in module &apos;ocnn6_final_layer_output_reconstruction_streaming&apos; (loop &apos;RECONSTRUCT_FROM_STREAM&apos;): Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 1) between bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626) and bus write operation (&apos;gmem_output_addr_1_write_ln626&apos;, ocnn6_net.cpp:626) on port &apos;gmem_output&apos; (ocnn6_net.cpp:626)." resolution="http://docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=200-880.html"/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop &apos;INIT_FULL_OUTPUT&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 32, Depth = 41, loop &apos;RECONSTRUCT_FROM_STREAM&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 2.911 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 2.911 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;ocnn6_net_8_layer_pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="WARNING" prefix="[HLS 200-1020]" key="HLS 200-1020" tag="" content="Increasing the depth of FIFO start_for_ocnn6_final_layer_output_reconstruction_streaming_U0 (from entry_proc_U0 to ocnn6_final_layer_output_reconstruction_streaming_U0) to 6 to improve performance and/or avoid deadlocks." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 2.912 GB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 2.913 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;entry_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 2.913 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Block_entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Block_entry_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 2.913 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;streaming_bitmap_constructor&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;initialized&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;l2_write_pos&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;voxel_count&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;retained_block_count&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;l0_write_pos&apos; is power-on initialization." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;l1_write_pos&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_2_RAM_1P_BRAM_1R1W&apos; to &apos;streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_streabkb&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_1_RAM_1P_BRAM_1R1W&apos; to &apos;streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_streacud&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_stream_stream_stream_ap_uint_ap_RAM_1P_BRAM_1R1W&apos; to &apos;streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_streadEe&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;bitset_512ns_512ns_32s_1ns_512_1_1&apos;: 41 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;bitset_64ns_64ns_32ns_1ns_64_1_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;streaming_bitmap_constructor&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;ocnn6_net_8_layer_pipeline_streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_streabkb&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;ocnn6_net_8_layer_pipeline_streaming_bitmap_constructor_streaming_bitmap_constructor_stream_stream_streadEe&apos; using block RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;ocnn6_net_8_layer_pipeline_streaming_bitmap_constructor_l2_temp_buffer_RAM_AUTO_1R1W&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 2.920 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;pipeline_bitmap_stage&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;pipeline_bitmap_stage&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 2.935 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Loop_VITIS_LOOP_131_1_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Loop_VITIS_LOOP_131_1_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 2.936 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Block_entry_proc_24&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Block_entry_proc_24&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.937 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Loop_VITIS_LOOP_209_5_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Loop_VITIS_LOOP_209_5_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 2.938 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 2.939 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;reset&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;reset&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 2.949 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;initialize_z_buffer&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;initialize_z_buffer&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 2.975 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;compute_single_voxel_parallel&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 28 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;compute_single_voxel_parallel&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 14.25 seconds. CPU system time: 0.09 seconds. Elapsed time: 14.34 seconds; current allocated memory: 3.266 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights1_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights1_rd_engine_initialized_f&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.99 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.09 seconds; current allocated memory: 3.391 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_weights1_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline/m_axi_gmem_bias1_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.95 seconds; current allocated memory: 3.442 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_27&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_27&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 3.475 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;initialize_z_buffer_8&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;initialize_z_buffer_8&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 3.478 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;compute_single_voxel_parallel_9&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 28 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;compute_single_voxel_parallel_9&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 13.67 seconds. CPU system time: 0.08 seconds. Elapsed time: 13.76 seconds; current allocated memory: 3.739 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights2_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights2_rd_engine_initialized_f&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 2.97 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.07 seconds; current allocated memory: 3.871 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;fifo_w64_d1024_A&apos; is changed to &apos;fifo_w64_d1024_A_x&apos; due to conflict." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_weights2_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_1/m_axi_gmem_bias2_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.02 seconds; current allocated memory: 3.921 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_28&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_28&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.983 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;initialize_z_buffer_10&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;initialize_z_buffer_10&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.983 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;compute_single_voxel_parallel_11&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 28 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;compute_single_voxel_parallel_11&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 13.69 seconds. CPU system time: 0.1 seconds. Elapsed time: 13.78 seconds; current allocated memory: 4.213 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights3_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights3_rd_engine_initialized_f&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0.1 seconds. Elapsed time: 3.13 seconds; current allocated memory: 4.344 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_2&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;fifo_w64_d1024_A&apos; is changed to &apos;fifo_w64_d1024_A_x0&apos; due to conflict." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_weights3_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_2/m_axi_gmem_bias3_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_2&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.11 seconds; current allocated memory: 4.400 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_29&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_29&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.34 seconds; current allocated memory: 4.518 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;initialize_z_buffer_12&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;initialize_z_buffer_12&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 4.520 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;compute_single_voxel_parallel_13&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 28 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;compute_single_voxel_parallel_13&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 14.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 14.48 seconds; current allocated memory: 4.701 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights4_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights4_rd_engine_initialized_f&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.09 seconds. CPU system time: 0.13 seconds. Elapsed time: 3.23 seconds; current allocated memory: 4.833 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_3&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;fifo_w64_d1024_A&apos; is changed to &apos;fifo_w64_d1024_A_x1&apos; due to conflict." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_weights4_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_3/m_axi_gmem_bias4_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_3&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x1)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.09 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.18 seconds; current allocated memory: 4.877 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_30&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_30&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 0.4 seconds; current allocated memory: 4.936 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;initialize_z_buffer_14&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;initialize_z_buffer_14&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.27 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.32 seconds; current allocated memory: 4.936 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;compute_single_voxel_parallel_15&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 28 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;compute_single_voxel_parallel_15&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 13.98 seconds. CPU system time: 0.13 seconds. Elapsed time: 14.11 seconds; current allocated memory: 5.174 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights5_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights5_rd_engine_initialized_f&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.08 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.26 seconds; current allocated memory: 5.331 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_4&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;fifo_w64_d1024_A&apos; is changed to &apos;fifo_w64_d1024_A_x2&apos; due to conflict." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_weights5_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_4/m_axi_gmem_bias5_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_4&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x2)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.14 seconds. CPU system time: 0.11 seconds. Elapsed time: 1.26 seconds; current allocated memory: 5.379 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_31&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_31&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.44 seconds; current allocated memory: 5.393 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;initialize_z_buffer_16&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;initialize_z_buffer_16&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.08 seconds. Elapsed time: 0.38 seconds; current allocated memory: 5.401 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;compute_single_voxel_parallel_17&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 28 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;compute_single_voxel_parallel_17&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 13.84 seconds. CPU system time: 0.15 seconds. Elapsed time: 13.99 seconds; current allocated memory: 5.680 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights6_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights6_rd_engine_initialized_f&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.12 seconds. CPU system time: 0.18 seconds. Elapsed time: 3.31 seconds; current allocated memory: 5.814 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_5&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;fifo_w64_d1024_A&apos; is changed to &apos;fifo_w64_d1024_A_x3&apos; due to conflict." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_weights6_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_5/m_axi_gmem_bias6_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_5&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x3)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.25 seconds. CPU system time: 0.12 seconds. Elapsed time: 1.37 seconds; current allocated memory: 5.859 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_32&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_32&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.09 seconds. Elapsed time: 0.53 seconds; current allocated memory: 6.092 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights7_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights7_rd_engine_initialized_f&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 6.096 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_6&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;fifo_w64_d1024_A&apos; is changed to &apos;fifo_w64_d1024_A_x4&apos; due to conflict." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_weights7_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_6/m_axi_gmem_bias7_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_6&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x4)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.26 seconds; current allocated memory: 6.119 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_33&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_proc_33&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 6.172 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;initialize_z_buffer_18&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;initialize_z_buffer_18&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 6.175 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;compute_single_voxel_parallel_19&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 3 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fcmp_32ns_32ns_1_2_no_dsp_1&apos;: 28 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fmul_32ns_32ns_32_4_max_dsp_1&apos;: 2 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;compute_single_voxel_parallel_19&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 13.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 13.88 seconds; current allocated memory: 6.230 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights8_rd_engine_initialized_f&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;fadd_32ns_32ns_32_7_full_dsp_1&apos;: 32 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_Block_entry_gmem_weights8_rd_engine_initialized_f&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 3.23 seconds. CPU system time: 0.15 seconds. Elapsed time: 3.4 seconds; current allocated memory: 6.364 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_streaming_layer_pipeline_7&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;fifo_w64_d1024_A&apos; is changed to &apos;fifo_w64_d1024_A_x5&apos; due to conflict." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_weights8_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_streaming_layer_pipeline_7/m_axi_gmem_bias8_0_BREADY&apos; to 0." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_streaming_layer_pipeline_7&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc30_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc31_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc32_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc33_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc34_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc35_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc36_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc37_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc38_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc39_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc40_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc41_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc42_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc43_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc44_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc45_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc46_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc47_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc48_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc49_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc50_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc51_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc52_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc53_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc54_i_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x5)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.42 seconds; current allocated memory: 6.409 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_assembly_line_8_layers&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_861" tag="" content="Register &apos;engine_initialized&apos; is power-on initialization." resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_95_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floeOg&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_94_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flofYi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_93_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flog8j&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_91_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flohbi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_90_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floibs&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_89_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flojbC&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_87_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flokbM&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_86_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flolbW&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_85_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flomb6&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_83_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floncg&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_82_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floocq&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_81_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flopcA&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_79_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floqcK&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_78_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_florcU&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_77_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flosc4&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_75_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flotde&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_74_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floudo&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_73_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flovdy&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_71_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flowdI&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_70_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floxdS&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_69_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floyd2&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_67_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flozec&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_66_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floAem&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_65_RAM_AUTO_1R1W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floBew&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_92_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floCeG&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_88_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floDeQ&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_84_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floEe0&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_80_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floFfa&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_76_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floGfk&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_72_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floHfu&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_68_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floIfE&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_64_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floJfO&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_63_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floKfY&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_62_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floLf8&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_61_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floMgi&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_60_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floNgs&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_59_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floOgC&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_58_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floPgM&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_57_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floQgW&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_56_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floRg6&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_55_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floShg&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_54_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floThq&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_53_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floUhA&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_52_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floVhK&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_51_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floWhU&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_50_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floXh4&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_49_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floYie&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_48_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floZio&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_47_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo0iy&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_46_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo1iI&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_45_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo2iS&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_44_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo3i2&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_43_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo4jc&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_42_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo5jm&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_41_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo6jw&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_40_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo7jG&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_39_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo8jQ&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_38_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flo9j0&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_37_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobak&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_36_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobbk&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_35_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobck&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_34_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobdk&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_33_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobek&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_32_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobfk&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_31_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobgk&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_30_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobhl&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_29_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobil&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_28_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobjl&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_27_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobkl&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_26_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobll&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_25_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobml&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_24_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobnm&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_23_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobom&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_22_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobpm&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_21_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobqm&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_20_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobrm&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_19_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobsm&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_18_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobtn&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_17_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobun&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_16_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobvn&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_15_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobwn&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_14_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobxn&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_13_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobyn&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_12_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobzo&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_11_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobAo&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_10_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobBo&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_9_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobCo&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_8_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobDo&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_7_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobEo&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_6_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobFp&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_5_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobGp&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_4_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobHp&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_3_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobIp&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_2_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobJp&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_1_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobKp&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[SYN 201-210]" key="SYN_210_889" tag="" content="Renamed object name &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_float_float_ap_uint_ap_uint_a_RAM_AUTO_0R0W&apos; to &apos;ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_flobLp&apos; due to the length limit 80" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_assembly_line_8_layers&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;ocnn6_net_8_layer_pipeline_ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floeOg&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;ocnn6_net_8_layer_pipeline_ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floCeG&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-278]" key="RTMG_278_1790" tag="" content="Implementing memory &apos;ocnn6_net_8_layer_pipeline_ocnn6_assembly_line_8_layers_ocnn6_streaming_layer_pipeline_stream_stream_floKfY&apos; using auto RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;layer_streams_1_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;layer_streams_2_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;layer_streams_3_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;layer_streams_4_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;layer_streams_5_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;layer_streams_6_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;layer_streams_7_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.81 seconds; current allocated memory: 6.467 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;Block_entry_proc_25&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;fifo_w1085_d1024_A&apos; is changed to &apos;fifo_w1085_d1024_A_x&apos; due to conflict." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;Block_entry_proc_25&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;initial_stream_i_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A_x)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.63 seconds; current allocated memory: 6.467 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_final_layer_output_reconstruction_streaming&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_final_layer_output_reconstruction_streaming&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.41 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.48 seconds; current allocated memory: 6.467 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;ocnn6_net_8_layer_pipeline&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_output&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_weights1&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_weights2&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_weights3&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_weights4&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_weights5&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_weights6&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_weights7&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_weights8&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_bias1&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_bias2&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_bias3&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_bias4&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_bias5&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_bias6&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_bias7&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_bias8&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_read&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/gmem_write&apos; to &apos;m_axi&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/input_voxel_stream&apos; to &apos;ap_fifo&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/final_output_full_cubic&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/conv1_weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/conv2_weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/conv3_weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/conv4_weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/conv5_weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/conv6_weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/fc1_weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/fc2_weights&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/conv1_bias&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/conv2_bias&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/conv3_bias&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/conv4_bias&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/conv5_bias&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/conv6_bias&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/fc1_bias&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/fc2_bias&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/pruned_feature_dram_read&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/pruned_feature_dram_write&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/L3_bitmap&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/L2_bitmap&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/L1_bitmap&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/L0_bitmap&apos; to &apos;ap_ovld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/bitmap_info&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;ocnn6_net_8_layer_pipeline/total_processed_voxels&apos; to &apos;s_axilite &amp; ap_vld&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;ocnn6_net_8_layer_pipeline&apos; to &apos;s_axilite &amp; ap_ctrl_hs&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;final_output_full_cubic&apos;, &apos;conv1_weights&apos;, &apos;conv2_weights&apos;, &apos;conv3_weights&apos;, &apos;conv4_weights&apos;, &apos;conv5_weights&apos;, &apos;conv6_weights&apos;, &apos;fc1_weights&apos;, &apos;fc2_weights&apos;, &apos;conv1_bias&apos;, &apos;conv2_bias&apos;, &apos;conv3_bias&apos;, &apos;conv4_bias&apos;, &apos;conv5_bias&apos;, &apos;conv6_bias&apos;, &apos;fc1_bias&apos;, &apos;fc2_bias&apos;, &apos;pruned_feature_dram_read&apos;, &apos;pruned_feature_dram_write&apos;, &apos;bitmap_info&apos;, &apos;total_processed_voxels&apos; and &apos;return&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;fifo_w64_d1024_A&apos; is changed to &apos;fifo_w64_d1024_A_x6&apos; due to conflict." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_751" tag="" content="RTL name &apos;fifo_w1085_d1024_A&apos; is changed to &apos;fifo_w1085_d1024_A_x0&apos; due to conflict." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWVALID&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWREADY&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWADDR&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWID&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWLEN&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWSIZE&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWBURST&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWLOCK&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWCACHE&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWPROT&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWQOS&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWREGION&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWUSER&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_AWUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WVALID&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WREADY&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WDATA&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WDATA&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WSTRB&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WSTRB&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WLAST&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WLAST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WID&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WUSER&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_WUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARVALID&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARVALID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARREADY&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARADDR&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARADDR&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARID&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARID&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARLEN&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARLEN&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARSIZE&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARSIZE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARBURST&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARBURST&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARLOCK&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARLOCK&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARCACHE&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARCACHE&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARPROT&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARPROT&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARQOS&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARQOS&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARREGION&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARREGION&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARUSER&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_ARUSER&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RVALID&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RREADY&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RREADY&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RDATA&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RLAST&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RID&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RUSER&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_RRESP&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_BVALID&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_BREADY&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_739" tag="" content="Setting dangling out port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_BREADY&apos; to 0." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_BRESP&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_BID&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_738" tag="" content="Port &apos;ocnn6_net_8_layer_pipeline/m_axi_gmem_write_BUSER&apos; has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;ocnn6_net_8_layer_pipeline&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;final_output_full_cubic_c_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x6)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;pruned_feature_dram_read_c_U(ocnn6_net_8_layer_pipeline_fifo_w64_d1024_A_x6)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;feature_data_stream_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;write_addr_stream_U(ocnn6_net_8_layer_pipeline_fifo_w60_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;pruned_voxel_count_0_loc_U(ocnn6_net_8_layer_pipeline_fifo_w32_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;wide_trip_count_loc_U(ocnn6_net_8_layer_pipeline_fifo_w32_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;p_loc_U(ocnn6_net_8_layer_pipeline_fifo_w34_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;pruned_voxel_count_0_reload_loc_c1_U(ocnn6_net_8_layer_pipeline_fifo_w32_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;current_morton_list_U(ocnn6_net_8_layer_pipeline_fifo_w9_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;pruned_voxel_count_0_reload_loc_c_U(ocnn6_net_8_layer_pipeline_fifo_w32_d1024_A)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;layer_pipeline_streams_8_U(ocnn6_net_8_layer_pipeline_fifo_w1085_d1024_A_x0)&apos; using Vivado Default RAMs." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_Loop_VITIS_LOOP_131_1_proc_U0_U(ocnn6_net_8_layer_pipeline_start_for_Loop_VITIS_LOOP_131_1_proc_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_ocnn6_final_layer_output_reconstruction_streaming_U0_U(ocnn6_net_8_layer_pipeline_start_for_ocnn6_final_layer_output_reconstruction_streaming_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_Block_entry_proc_24_U0_U(ocnn6_net_8_layer_pipeline_start_for_Block_entry_proc_24_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-285]" key="RTMG_285_1799" tag="" content="Implementing FIFO &apos;start_for_Loop_VITIS_LOOP_209_5_proc_U0_U(ocnn6_net_8_layer_pipeline_start_for_Loop_VITIS_LOOP_209_5_proc_U0)&apos; using Shift Registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 1.42 seconds. CPU system time: 0.14 seconds. Elapsed time: 1.56 seconds; current allocated memory: 6.476 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 2.16 seconds. CPU system time: 0.15 seconds. Elapsed time: 2.31 seconds; current allocated memory: 6.755 GB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1603]" key="HLS 200-1603" tag="VITIS_INTERFACE" content="Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Updating report files: CPU user time: 21.78 seconds. CPU system time: 0.14 seconds. Elapsed time: 21.91 seconds; current allocated memory: 7.247 GB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for ocnn6_net_8_layer_pipeline." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for ocnn6_net_8_layer_pipeline." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were NOT satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 125.08 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-2161]" key="HLS 200-2161" tag="" content="Finished Command csynth_design Elapsed time: 00:25:56; Allocated memory: 6.621 GB." resolution=""/>
</Messages>
