
*** Running vivado
    with args -log WrapperBook.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source WrapperBook.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source WrapperBook.tcl -notrace
Command: synth_design -top WrapperBook -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1400
WARNING: [Synth 8-992] y0 is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/alu.v:38]
WARNING: [Synth 8-992] c32 is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/alu.v:58]
WARNING: [Synth 8-992] aNE is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/div.v:42]
WARNING: [Synth 8-992] aLT is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/div.v:42]
WARNING: [Synth 8-992] aOVF is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/div.v:42]
WARNING: [Synth 8-992] addctrl is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/div.v:53]
WARNING: [Synth 8-992] subctrl is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/div.v:53]
WARNING: [Synth 8-992] trialsub is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/div.v:60]
WARNING: [Synth 8-992] fin is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/div.v:72]
WARNING: [Synth 8-6901] identifier 'aluAxm' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:42]
WARNING: [Synth 8-6901] identifier 'aluAxm2' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:42]
WARNING: [Synth 8-6901] identifier 'aluAxm3' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:42]
WARNING: [Synth 8-6901] identifier 'aluAmw' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:42]
WARNING: [Synth 8-6901] identifier 'aluAmw2' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:42]
WARNING: [Synth 8-6901] identifier 'aluAmw3' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:42]
WARNING: [Synth 8-6901] identifier 'aluBxm' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:44]
WARNING: [Synth 8-6901] identifier 'aluBxm2' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:44]
WARNING: [Synth 8-6901] identifier 'aluBxm3' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:44]
WARNING: [Synth 8-6901] identifier 'aluBmw' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:44]
WARNING: [Synth 8-6901] identifier 'aluBmw2' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:44]
WARNING: [Synth 8-6901] identifier 'aluBmw3' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:44]
WARNING: [Synth 8-992] postopbooth is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/mult.v:72]
WARNING: [Synth 8-992] fin is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/mult.v:76]
WARNING: [Synth 8-6901] identifier 'boothselect' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/mult.v:57]
WARNING: [Synth 8-6901] identifier 'boothselect' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/mult.v:57]
WARNING: [Synth 8-992] xmEX is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:274]
WARNING: [Synth 8-992] mwEX is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:274]
WARNING: [Synth 8-992] EXzero is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:274]
WARNING: [Synth 8-992] exceping is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:299]
WARNING: [Synth 8-992] inmultA is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:333]
WARNING: [Synth 8-992] inmultB is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:333]
WARNING: [Synth 8-992] multdivresult is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:342]
WARNING: [Synth 8-992] twodiv is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:376]
WARNING: [Synth 8-992] twomult is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:376]
WARNING: [Synth 8-992] stallping is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:472]
WARNING: [Synth 8-6901] identifier 'pcreg_en' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
WARNING: [Synth 8-6901] identifier 'multdivexception' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
WARNING: [Synth 8-6901] identifier 'exping2' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
WARNING: [Synth 8-6901] identifier 'alu_ctrl' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
WARNING: [Synth 8-6901] identifier 'alu_ctrl' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
WARNING: [Synth 8-6901] identifier 'stage3opcode' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
WARNING: [Synth 8-6901] identifier 'divactive' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:81]
WARNING: [Synth 8-6901] identifier 'multactive' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:81]
WARNING: [Synth 8-6901] identifier 'data_resultRDY' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:81]
WARNING: [Synth 8-6901] identifier 'branchsel' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:96]
WARNING: [Synth 8-6901] identifier 'branchsel' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:97]
WARNING: [Synth 8-6901] identifier 'D_bex' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:135]
WARNING: [Synth 8-6901] identifier 'rtype5' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:136]
WARNING: [Synth 8-6901] identifier 'iand05' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:136]
WARNING: [Synth 8-6901] identifier 'iand25' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:136]
WARNING: [Synth 8-6901] identifier 'jiand15' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:136]
WARNING: [Synth 8-6901] identifier 'setx' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:136]
WARNING: [Synth 8-6901] identifier 'branchsel' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:147]
WARNING: [Synth 8-6901] identifier 'branchsel' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:195]
WARNING: [Synth 8-6901] identifier 'bypassA' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:202]
WARNING: [Synth 8-6901] identifier 'bypassB' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:203]
WARNING: [Synth 8-6901] identifier 'bypassA' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:204]
WARNING: [Synth 8-6901] identifier 'bypassB' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:205]
WARNING: [Synth 8-6901] identifier 'XM_irout' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:212]
WARNING: [Synth 8-6901] identifier 'XM_o_out' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:212]
WARNING: [Synth 8-6901] identifier 'MW_irout' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:212]
WARNING: [Synth 8-6901] identifier 'datawriteReg1' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:212]
WARNING: [Synth 8-6901] identifier 'bex' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:214]
WARNING: [Synth 8-6901] identifier 'bexB' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:214]
WARNING: [Synth 8-6901] identifier 'bexExtend' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:214]
WARNING: [Synth 8-6901] identifier 'XM_irout' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:215]
WARNING: [Synth 8-6901] identifier 'XM_o_out' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:215]
WARNING: [Synth 8-6901] identifier 'MW_irout' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:215]
WARNING: [Synth 8-6901] identifier 'datawriteReg2' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:215]
WARNING: [Synth 8-6901] identifier 'bexB' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:218]
WARNING: [Synth 8-6901] identifier 'XM_irout' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:218]
WARNING: [Synth 8-6901] identifier 'bexB' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:218]
WARNING: [Synth 8-6901] identifier 'MW_irout' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:218]
WARNING: [Synth 8-6901] identifier 'bex' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:230]
WARNING: [Synth 8-6901] identifier 'bex' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:231]
WARNING: [Synth 8-6901] identifier 'branchAextend' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:231]
WARNING: [Synth 8-6901] identifier 'setx' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:239]
WARNING: [Synth 8-6901] identifier 'MWtargextend' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:239]
WARNING: [Synth 8-6901] identifier 'exceptiondat' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:239]
WARNING: [Synth 8-6901] identifier 'jiand15' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:239]
WARNING: [Synth 8-6901] identifier 'MW_pcout' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:239]
WARNING: [Synth 8-6901] identifier 'regDatSel' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:239]
WARNING: [Synth 8-6901] identifier 'MW_d_out' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:239]
WARNING: [Synth 8-6901] identifier 'MW_o_out' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:239]
WARNING: [Synth 8-6901] identifier 'setx' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:240]
WARNING: [Synth 8-6901] identifier 'MWtargextend' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:240]
WARNING: [Synth 8-6901] identifier 'exceptiondat' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:240]
WARNING: [Synth 8-6901] identifier 'jiand15' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:240]
WARNING: [Synth 8-6901] identifier 'MW_pcout' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:240]
WARNING: [Synth 8-6901] identifier 'regDatSel' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:240]
WARNING: [Synth 8-6901] identifier 'MW_d_out' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:240]
WARNING: [Synth 8-6901] identifier 'MW_o_out' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:240]
WARNING: [Synth 8-6901] identifier 'BneA' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:251]
WARNING: [Synth 8-6901] identifier 'BltA' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:251]
WARNING: [Synth 8-6901] identifier 'bex' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:251]
WARNING: [Synth 8-6901] identifier 'exping2' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:261]
WARNING: [Synth 8-6901] identifier 'multactive' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:261]
WARNING: [Synth 8-6901] identifier 'divactive' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:261]
WARNING: [Synth 8-6901] identifier 'multdivresult' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:261]
WARNING: [Synth 8-6901] identifier 'divexp' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:279]
WARNING: [Synth 8-6901] identifier 'multexp' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:279]
WARNING: [Synth 8-6901] identifier 'multactive' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:282]
WARNING: [Synth 8-6901] identifier 'divactive' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:282]
WARNING: [Synth 8-6901] identifier 'multdivexception' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:282]
WARNING: [Synth 8-6901] identifier 'data_resultRDY' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:282]
WARNING: [Synth 8-6901] identifier 'stage5opcode' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:289]
WARNING: [Synth 8-6901] identifier 'multactive' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:293]
WARNING: [Synth 8-6901] identifier 'data_resultRDY' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:293]
WARNING: [Synth 8-6901] identifier 'divactive' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:294]
WARNING: [Synth 8-6901] identifier 'data_resultRDY' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:294]
WARNING: [Synth 8-6901] identifier 'dmembypass' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:390]
WARNING: [Synth 8-6901] identifier 'rtype5' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:390]
WARNING: [Synth 8-6901] identifier 'itype5' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:390]
WARNING: [Synth 8-6901] identifier 'stage5opcode' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:436]
WARNING: [Synth 8-6901] identifier 'stage5opcode' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:436]
WARNING: [Synth 8-6901] identifier 'stage5opcode' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:436]
WARNING: [Synth 8-6901] identifier 'stage5opcode' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:436]
WARNING: [Synth 8-6901] identifier 'stage5opcode' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:436]
WARNING: [Synth 8-6901] identifier 'MWtargextend' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:437]
WARNING: [Synth 8-6901] identifier 'jiand15' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:437]
WARNING: [Synth 8-6901] identifier 'jiand15' is used before its declaration [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:438]
INFO: [Common 17-14] Message 'Synth 8-6901' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-992] one is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/regfile.v:131]
WARNING: [Synth 8-992] regAReal is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:182]
WARNING: [Synth 8-992] regBReal is already implicitly declared earlier [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:182]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1329.355 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'WrapperBook' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
INFO: [Synth 8-6157] synthesizing module 'processor' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:21]
INFO: [Synth 8-6157] synthesizing module 'reg32' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/reg32.v:1]
INFO: [Synth 8-6157] synthesizing module 'dffe_ref' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dffe_ref' (1#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/dffe_ref.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg32' (2#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/reg32.v:1]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'and_32' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/and_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'and_32' (3#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/and_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'or_32' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/or_32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'or_32' (4#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/or_32.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_2' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/mux_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_2' (5#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/mux_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sll.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll16' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sll16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll16' (6#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sll16.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll8' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sll8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll8' (7#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sll8.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll4' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sll4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll4' (8#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sll4.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll2' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sll2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll2' (9#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sll2.v:1]
INFO: [Synth 8-6157] synthesizing module 'sll1' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sll1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll1' (10#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sll1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sll' (11#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sll.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sra.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra16' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sra16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra16' (12#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sra16.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra8' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sra8.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra8' (13#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sra8.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra4' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sra4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra4' (14#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sra4.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra2' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sra2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra2' (15#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sra2.v:1]
INFO: [Synth 8-6157] synthesizing module 'sra1' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sra1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra1' (16#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sra1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sra' (17#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/sra.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla32' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/cla32.v:1]
INFO: [Synth 8-6157] synthesizing module 'cla' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/cla.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla' (18#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/cla.v:1]
INFO: [Synth 8-6155] done synthesizing module 'cla32' (19#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/cla32.v:1]
INFO: [Synth 8-6157] synthesizing module 'no' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/no.v:1]
INFO: [Synth 8-6155] done synthesizing module 'no' (20#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/no.v:1]
INFO: [Synth 8-6157] synthesizing module 'overflowcalc' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/overflowcalc.v:1]
INFO: [Synth 8-6155] done synthesizing module 'overflowcalc' (21#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/overflowcalc.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_8' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/mux_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux_4' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/mux_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_4' (22#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/mux_4.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux_8' (23#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/mux_8.v:1]
INFO: [Synth 8-6157] synthesizing module 'ovfsub' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/ovfsub.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ovfsub' (24#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/ovfsub.v:1]
INFO: [Synth 8-6157] synthesizing module 'ovfadd' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/ovfadd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ovfadd' (25#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/ovfadd.v:1]
INFO: [Synth 8-6155] done synthesizing module 'alu' (26#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/alu.v:1]
INFO: [Synth 8-6157] synthesizing module 'doublereg32' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/doublereg32.v:1]
INFO: [Synth 8-6155] done synthesizing module 'doublereg32' (27#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/doublereg32.v:1]
INFO: [Synth 8-6157] synthesizing module 'multdiv' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'mult' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/mult.v:1]
INFO: [Synth 8-6157] synthesizing module 'clockcount' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/clockcount.v:1]
INFO: [Synth 8-6157] synthesizing module 'tffe' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/tffe.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tffe' (28#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/tffe.v:1]
INFO: [Synth 8-6155] done synthesizing module 'clockcount' (29#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/clockcount.v:1]
INFO: [Synth 8-6157] synthesizing module 'mux65_2' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/mux65_2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mux65_2' (30#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/mux65_2.v:1]
INFO: [Synth 8-6157] synthesizing module 'reg65' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/reg65.v:1]
INFO: [Synth 8-6155] done synthesizing module 'reg65' (31#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/reg65.v:1]
INFO: [Synth 8-6157] synthesizing module 'rightshift2' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/rightshift2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'rightshift2' (32#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/rightshift2.v:1]
INFO: [Synth 8-6155] done synthesizing module 'mult' (33#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/mult.v:1]
INFO: [Synth 8-6157] synthesizing module 'div' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/div.v:1]
INFO: [Synth 8-6157] synthesizing module 'leftshift' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/leftshift.v:1]
INFO: [Synth 8-6155] done synthesizing module 'leftshift' (34#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/leftshift.v:1]
INFO: [Synth 8-6155] done synthesizing module 'div' (35#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/div.v:1]
INFO: [Synth 8-6155] done synthesizing module 'multdiv' (36#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/multdiv.v:1]
INFO: [Synth 8-6157] synthesizing module 'hazard' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hazard' (37#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/hazard.v:1]
INFO: [Synth 8-6155] done synthesizing module 'processor' (38#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:21]
INFO: [Synth 8-6157] synthesizing module 'ROM' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/ROM.v:2]
	Parameter MEMFILE bound to: 96'b011001010111100001100011011010000110000101101110011001110110010100101110011011010110010101101101 
INFO: [Synth 8-3876] $readmem data file 'exchange.mem' is read successfully [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/ROM.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ROM' (39#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/ROM.v:2]
INFO: [Synth 8-6157] synthesizing module 'receiver' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/receiver.v:1]
INFO: [Synth 8-6155] done synthesizing module 'receiver' (40#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/receiver.v:1]
INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'tristate' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/tristate.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tristate' (41#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/tristate.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (42#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/decoder.v:1]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (43#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/cp2-regfile/regfile.v:1]
INFO: [Synth 8-6157] synthesizing module 'RAM' [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/RAM.v:2]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (44#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/RAM.v:2]
INFO: [Synth 8-251] Wrote x into address x [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:223]
INFO: [Synth 8-251] Wrote x into register x [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:226]
INFO: [Synth 8-6155] done synthesizing module 'WrapperBook' (45#1) [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1329.355 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.355 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1329.355 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.320 . Memory (MB): peak = 1329.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/constrs_1/imports/lab-3-master/master.xdc]
WARNING: [Vivado 12-507] No nets matched 'CPU/DXlatch/ir/dff27/q_i_11__30_n_0'. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/constrs_1/imports/lab-3-master/master.xdc:215]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/constrs_1/imports/lab-3-master/master.xdc:215]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CPU/DXlatch/ir/dff27/q_reg_24'. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/constrs_1/imports/lab-3-master/master.xdc:216]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/constrs_1/imports/lab-3-master/master.xdc:216]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'CPU/DXlatch/ir/dff2/q_reg_9'. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/constrs_1/imports/lab-3-master/master.xdc:217]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/constrs_1/imports/lab-3-master/master.xdc:217]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/constrs_1/imports/lab-3-master/master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/constrs_1/imports/lab-3-master/master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/WrapperBook_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/WrapperBook_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1441.207 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1441.207 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1441.207 ; gain = 111.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1441.207 ; gain = 111.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1441.207 ; gain = 111.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1441.207 ; gain = 111.852
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'CPU/EXpt1' (dffe_ref) to 'CPU/except'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 331   
	   2 Input      1 Bit         XORs := 1158  
+---Registers : 
	               32 Bit    Registers := 3     
	               29 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1777  
+---RAMs : 
	             128K Bit	(4096 X 32 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 1     
+---Muxes : 
	   2 Input   65 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 242   
	   2 Input   27 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 7     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 59    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1441.207 ; gain = 111.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+---------------------+---------------+----------------+
|Module Name | RTL Object          | Depth x Width | Implemented As | 
+------------+---------------------+---------------+----------------+
|WrapperBook | InstMem/dataOut_reg | 4096x29       | Block RAM      | 
+------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|WrapperBook | ProcMem/MemoryArray_reg | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:49 . Memory (MB): peak = 1441.207 ; gain = 111.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
      : CPU/i_0/multdiv_ex
      : CPU/mult/data_exception
      : CPU/mult/i_0/data_exception
      : CPU/mult/i_0/data_operandA[31]
      : CPU/mult/data_operandA[31]
      : CPU/i_0/inmultA[31]
      : CPU/i_0/multdiv_ex
      : CPU/mult/data_exception
      : CPU/mult/i_0/data_exception
      : CPU/mult/i_0/divexcep
      : CPU/mult/divide/exception
      : CPU/mult/divide/i_2/exception
      : CPU/mult/divide/i_2/out[12]
      : CPU/mult/divide/Apick/out[12]
      : CPU/mult/divide/Apick/out_inferred/out[12]
      : CPU/mult/divide/Apick/out_inferred/in1[12]
      : CPU/mult/divide/Apick/in1[12]
      : CPU/mult/divide/Asub/data_result[12]
      : CPU/mult/divide/Asub/i_0/data_result[12]
      : CPU/mult/divide/Asub/i_0/data_operandB[2]
      : CPU/mult/divide/Asub/data_operandB[2]
      : CPU/mult/divide/signA[2]
      : CPU/mult/data_operandB[2]
      : CPU/i_0/inmultB[2]
      : CPU/i_0/ovf
      : CPU/mainalu/overflow
      : CPU/mainalu/i_0/overflow
      : CPU/mainalu/i_0/data_operandA[1]
      : CPU/mainalu/data_operandA[1]
      : CPU/i_0/aluA[1]
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:00:57 . Memory (MB): peak = 1441.207 ; gain = 111.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object              | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|WrapperBook | ProcMem/MemoryArray_reg | 4 K x 32(NO_CHANGE)    | W | R |                        |   |   | Port A           | 0      | 4      | 
+------------+-------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_3388/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3388/I2 (LUT3)
     2: i_3389/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     3: i_3389/I3 (LUT6)
     4: i_2097/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/alu.v:70]
     5: i_2097/I5 (LUT6)
     6: i_3600/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     7: i_3600/I3 (LUT5)
     8: i_4314/O (LUT4)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
     9: i_4314/I2 (LUT4)
    10: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    11: i_3914/I1 (LUT2)
    12: i_3341/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    13: i_3341/I5 (LUT6)
    14: i_3388/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Inferred a: "set_disable_timing -from I2 -to O i_3388"
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/I1 (LUT2)
     2: i_3341/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     3: i_3341/I5 (LUT6)
     4: i_3388/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     5: i_3388/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Inferred a: "set_disable_timing -from I1 -to O i_3914"
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3600/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3600/I3 (LUT5)
     2: i_4314/O (LUT4)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
     3: i_4314/I2 (LUT4)
     4: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     5: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Inferred a: "set_disable_timing -from I3 -to O i_3600"
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3917/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3917/I1 (LUT2)
     2: i_3433/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     3: i_3433/I5 (LUT6)
     4: i_2602/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/alu.v:74]
     5: i_2602/I4 (LUT6)
     6: i_2603/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/alu.v:74]
     7: i_2603/I5 (LUT6)
     8: i_2618/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/alu.v:74]
     9: i_2618/I3 (LUT6)
    10: i_2666/O (LUT4)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/alu.v:74]
    11: i_2666/I3 (LUT4)
    12: i_3916/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    13: i_3916/I0 (LUT2)
    14: i_3455/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    15: i_3455/I0 (LUT6)
    16: i_3915/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    17: i_3915/I1 (LUT3)
    18: i_3386/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    19: i_3386/I2 (LUT3)
    20: i_3387/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    21: i_3387/I1 (LUT3)
    22: i_3390/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    23: i_3390/I4 (LUT6)
    24: i_3600/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    25: i_3600/O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Inferred a: "set_disable_timing -from I1 -to O i_3917"
Found timing loop:
     0: i_2097/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/alu.v:70]
     1: i_2097/I5 (LUT6)
     2: i_3600/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     3: i_3600/O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Inferred a: "set_disable_timing -from I5 -to O i_2097"
Found timing loop:
     0: i_4314/O (LUT4)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
     1: i_4314/I2 (LUT4)
     2: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     3: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Inferred a: "set_disable_timing -from I2 -to O i_4314"
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3911/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3911/I1 (LUT2)
     2: i_2942/O (LUT4)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/and_32.v:5]
     3: i_2942/I1 (LUT4)
     4: i_2930/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/div.v:88]
     5: i_2930/I5 (LUT6)
     6: i_2936/O (LUT4)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/multdiv/div.v:88]
     7: i_2936/I3 (LUT4)
     8: \CPU/mult/divide/Apick/i_2684 /O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/mux_2.v:5]
     9: \CPU/mult/divide/Apick/i_2684 /I0 (LUT6)
    10: i_4287/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
    11: i_4287/I0 (LUT6)
    12: i_2724/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/cla.v:18]
    13: i_2724/I5 (LUT6)
    14: i_3460/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    15: i_3460/I2 (LUT5)
    16: i_3730/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    17: i_3730/I5 (LUT6)
    18: i_3911/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Inferred a: "set_disable_timing -from I1 -to O i_3911"
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3916/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3916/I0 (LUT2)
     2: i_3455/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     3: i_3455/I0 (LUT6)
     4: i_3915/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     5: i_3915/I1 (LUT3)
     6: i_3386/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     7: i_3386/I2 (LUT3)
     8: i_3387/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     9: i_3387/I1 (LUT3)
    10: i_3390/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    11: i_3390/I4 (LUT6)
    12: i_3600/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
    13: i_3600/O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Inferred a: "set_disable_timing -from I0 -to O i_3916"
Found timing loop:
     0: i_3912/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3912/I1 (LUT3)
     2: i_3396/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     3: i_3396/I3 (LUT5)
     4: i_3911/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     5: i_3911/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Inferred a: "set_disable_timing -from I1 -to O i_3912"
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3916/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3916/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3916/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3916/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3600/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3600/O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3915/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3915/I1 (LUT3)
     2: i_3386/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     3: i_3386/I2 (LUT3)
     4: i_3387/O (LUT3)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     5: i_3387/I1 (LUT3)
     6: i_3390/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     7: i_3390/I4 (LUT6)
     8: i_3600/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     9: i_3600/O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Inferred a: "set_disable_timing -from I1 -to O i_3915"
Found timing loop:
     0: i_3916/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3916/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3916/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3916/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3916/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3916/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_4314/O (LUT4)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
     1: i_4314/O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_2097/O (LUT6)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/integratedparts/alu-main/alu.v:70]
     1: i_2097/O (LUT6)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3914/O (LUT2)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3914/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3600/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3600/O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3600/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3600/O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3600/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3600/O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
Found timing loop:
     0: i_3600/O (LUT5)
      [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/processor.v:73]
     1: i_3600/O (LUT5)
CRITICAL WARNING: [Synth 8-295] found timing loop. [C:/Users/eal63/Desktop/FPGAexchange/final_proj.srcs/sources_1/imports/Downloads/processor/WrapperBook.v:27]
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance ProcMem/MemoryArray_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance InstMem/dataOut_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1501.023 ; gain = 171.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1514.633 ; gain = 185.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 1514.633 ; gain = 185.277
---------------------------------------------------------------------------------
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through q_i_2__181/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through q_i_2__181/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through q_i_1__136/O'
WARNING: [Synth 8-326] inferred exception to break timing loop: 'set_false_path -through q_i_1__199/O'
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1514.633 ; gain = 185.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1514.633 ; gain = 185.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1516.016 ; gain = 186.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1516.016 ; gain = 186.660
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     3|
|2     |LUT1     |     7|
|3     |LUT2     |   403|
|4     |LUT3     |   373|
|5     |LUT4     |   453|
|6     |LUT5     |   567|
|7     |LUT6     |  1847|
|8     |MUXF7    |     1|
|9     |RAMB36E1 |     8|
|14    |FDCE     |  1508|
|15    |FDPE     |     2|
|16    |FDRE     |   236|
|17    |IBUF     |     5|
|18    |OBUF     |    16|
|19    |OBUFT    |    14|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1516.016 ; gain = 186.660
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 52 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:01 . Memory (MB): peak = 1516.016 ; gain = 74.809
Synthesis Optimization Complete : Time (s): cpu = 00:01:03 ; elapsed = 00:01:04 . Memory (MB): peak = 1516.016 ; gain = 186.660
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1528.090 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1532.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f0f4096c
INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 131 Warnings, 55 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 1532.258 ; gain = 202.902
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/eal63/Desktop/FPGAexchange/final_proj.runs/synth_1/WrapperBook.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file WrapperBook_utilization_synth.rpt -pb WrapperBook_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 18:48:39 2024...
