

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Sat Aug 10 20:25:54 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       d2_fp2_u10
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.654|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  871|  871|  871|  871|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  870|  870|        29|          -|          -|    30|    no    |
        | + FLAT_LOOP  |   25|   25|         6|          5|          1|     5|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     10|       -|      -|    -|
|Expression       |        -|      -|       0|    389|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        1|      -|       9|      5|    -|
|Multiplexer      |        -|      -|       -|    224|    -|
|Register         |        -|      -|     114|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|     10|     123|    618|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      4|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_9sncg_U28  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sncg_U29  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sncg_U30  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sncg_U31  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sncg_U32  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sncg_U33  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sncg_U34  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sncg_U35  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sncg_U36  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    |cnn_mac_muladd_9sncg_U37  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |dense_2_bias_V_U     |dense_2_dense_2_bmb6  |        0|  9|   5|    0|    30|    9|     1|          270|
    |dense_2_weights_V_U  |dense_2_dense_2_wlbW  |        1|  0|   0|    0|  1500|    9|     1|        13500|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                      |        1|  9|   5|    0|  1530|   18|     2|        13770|
    +---------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln1117_1_fu_441_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_2_fu_533_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_3_fu_593_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_4_fu_684_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_5_fu_744_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_6_fu_835_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_7_fu_895_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_8_fu_986_p2   |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_9_fu_1046_p2  |     +    |      0|  0|   8|          12|          12|
    |add_ln1117_fu_390_p2     |     +    |      0|  0|   8|          12|          12|
    |add_ln13_1_fu_552_p2     |     +    |      0|  0|  15|           6|           2|
    |add_ln13_2_fu_643_p2     |     +    |      0|  0|  15|           6|           3|
    |add_ln13_3_fu_703_p2     |     +    |      0|  0|  15|           6|           3|
    |add_ln13_4_fu_794_p2     |     +    |      0|  0|  15|           6|           3|
    |add_ln13_5_fu_854_p2     |     +    |      0|  0|  15|           6|           3|
    |add_ln13_6_fu_945_p2     |     +    |      0|  0|  15|           6|           4|
    |add_ln13_7_fu_1005_p2    |     +    |      0|  0|  15|           6|           4|
    |add_ln13_8_fu_1056_p2    |     +    |      0|  0|  15|           6|           4|
    |add_ln13_fu_492_p2       |     +    |      0|  0|  15|           6|           2|
    |add_ln203_fu_1129_p2     |     +    |      0|  0|  17|          13|          13|
    |add_ln703_fu_1123_p2     |     +    |      0|  0|  19|          14|          14|
    |i_fu_335_p2              |     +    |      0|  0|  15|           5|           1|
    |sub_ln1117_1_fu_435_p2   |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_2_fu_527_p2   |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_3_fu_587_p2   |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_4_fu_678_p2   |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_5_fu_738_p2   |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_6_fu_829_p2   |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_7_fu_889_p2   |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_8_fu_980_p2   |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_9_fu_1040_p2  |     -    |      0|  0|   8|          12|          12|
    |sub_ln1117_fu_384_p2     |     -    |      0|  0|   8|          12|          12|
    |icmp_ln13_fu_349_p2      |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln9_fu_329_p2       |   icmp   |      0|  0|  11|           5|           3|
    |or_ln13_fu_400_p2        |    or    |      0|  0|   6|           6|           1|
    |dense_2_out_V_d0         |  select  |      0|  0|  13|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 389|         345|         308|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  47|         10|    1|         10|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_phi_mux_j_0_0_phi_fu_321_p4  |   9|          2|    6|         12|
    |dense_1_out_V_address0          |  33|          6|    6|         36|
    |dense_1_out_V_address1          |  33|          6|    6|         36|
    |dense_2_weights_V_address0      |  33|          6|   11|         66|
    |dense_2_weights_V_address1      |  33|          6|   11|         66|
    |i_0_reg_294                     |   9|          2|    5|         10|
    |j_0_0_reg_317                   |   9|          2|    6|         12|
    |p_Val2_0_reg_305                |   9|          2|   14|         28|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 224|         44|   67|        278|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln13_8_reg_1395      |   6|   0|    6|          0|
    |ap_CS_fsm                |   9|   0|    9|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_294              |   5|   0|    5|          0|
    |i_reg_1246               |   5|   0|    5|          0|
    |icmp_ln13_reg_1271       |   1|   0|    1|          0|
    |j_0_0_reg_317            |   6|   0|    6|          0|
    |p_Val2_0_reg_305         |  14|   0|   14|          0|
    |tmp_10_reg_1305          |  14|   0|   14|          0|
    |tmp_16_reg_1330          |  14|   0|   14|          0|
    |tmp_22_reg_1355          |  14|   0|   14|          0|
    |tmp_28_reg_1380          |  14|   0|   14|          0|
    |zext_ln13_reg_1257       |   5|   0|   12|          7|
    |zext_ln14_reg_1251       |   5|   0|   64|         59|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 114|   0|  180|         66|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    dense_2    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    dense_2    | return value |
|dense_1_out_V_address0  | out |    6|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_ce0       | out |    1|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_q0        |  in |   13|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_address1  | out |    6|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_ce1       | out |    1|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_q1        |  in |   13|  ap_memory | dense_1_out_V |     array    |
|dense_2_out_V_address0  | out |    5|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_ce0       | out |    1|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_we0       | out |    1|  ap_memory | dense_2_out_V |     array    |
|dense_2_out_V_d0        | out |   13|  ap_memory | dense_2_out_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

