Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Jan 31 15:20:01 2020
| Host         : phirasit-macbook running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    37 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              30 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              45 |           15 |
| Yes          | No                    | No                     |             160 |           38 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+---------------------------------------------------------------+-----------------------------------+------------------+----------------+
| Clock Signal |                         Enable Signal                         |          Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------+---------------------------------------------------------------+-----------------------------------+------------------+----------------+
|  ap_clk      | bd_0_i/hls_inst/inst/tcp_in_V_keep_V_0_load_B                 |                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/tcp_in_V_keep_V_0_payload_A[3]_i_1_n_0   |                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/tcp_in_V_strb_V_0_load_B                 |                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/tcp_in_V_strb_V_0_payload_A[3]_i_1_n_0   |                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/tcp_out_V_keep_V_1_load_B                |                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/tcp_out_V_keep_V_1_payload_A[3]_i_1_n_0  |                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/tcp_out_V_strb_V_1_load_B                |                                   |                1 |              4 |
|  ap_clk      | bd_0_i/hls_inst/inst/tcp_out_V_strb_V_1_payload_A[3]_i_1_n_0  |                                   |                1 |              4 |
|  ap_clk      |                                                               |                                   |               10 |             30 |
|  ap_clk      | bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_load_B                 |                                   |                7 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/tcp_in_V_data_V_0_payload_A[31]_i_1_n_0  |                                   |                6 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/tcp_out_V_data_V_1_load_B                |                                   |                8 |             32 |
|  ap_clk      | bd_0_i/hls_inst/inst/tcp_out_V_data_V_1_payload_A[31]_i_1_n_0 |                                   |                9 |             32 |
|  ap_clk      |                                                               | bd_0_i/hls_inst/inst/ap_rst_n_inv |               15 |             45 |
+--------------+---------------------------------------------------------------+-----------------------------------+------------------+----------------+


