Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Jan  8 21:32:08 2023
| Host         : DESKTOP-OJV6UJT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     136         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (202)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (277)
5. checking no_input_delay (10)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (202)
--------------------------
 There are 136 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: reassemble (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: reset (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_COUNTER/coin_sum.cuenta_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_COUNTER/coin_sum.cuenta_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_COUNTER/coin_sum.cuenta_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_COUNTER/coin_sum.cuenta_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: inst_COUNTER/coin_sum.cuenta_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_FSM_PRICE/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_FSM_PRICE/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_FSM_PRICE/FSM_sequential_present_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_FSM_PRICE/FSM_sequential_present_state_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: inst_FSM_PRICE/FSM_sequential_present_state_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_FSM_SELECTION/FSM_sequential_present_state_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_FSM_SELECTION/FSM_sequential_present_state_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: inst_FSM_SELECTION/FSM_sequential_present_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (277)
--------------------------------------------------
 There are 277 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  297          inf        0.000                      0                  297           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           297 Endpoints
Min Delay           297 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.250ns  (logic 5.310ns (43.350%)  route 6.940ns (56.650%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.380     4.887    inst_FSM_DISPLAY/reset_IBUF
    SLICE_X2Y93          LUT6 (Prop_lut6_I0_O)        0.124     5.011 r  inst_FSM_DISPLAY/segments_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.282     5.293    inst_FSM_DISPLAY/segments_OBUF[5]_inst_i_4_n_0
    SLICE_X2Y93          LUT6 (Prop_lut6_I4_O)        0.124     5.417 r  inst_FSM_DISPLAY/segments_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.278     8.695    segments_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    12.250 r  segments_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.250    segments[5]
    R10                                                               r  segments[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.434ns  (logic 5.208ns (45.550%)  route 6.226ns (54.450%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.095     4.602    inst_FSM_DISPLAY/reset_IBUF
    SLICE_X1Y94          LUT6 (Prop_lut6_I4_O)        0.124     4.726 r  inst_FSM_DISPLAY/segments_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.131     7.857    segments_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    11.434 r  segments_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.434    segments[6]
    T10                                                               r  segments[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inst_FSM_PRICE/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.398ns  (logic 2.357ns (20.679%)  route 9.041ns (79.321%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=27, routed)          4.301     5.808    inst_COIN_INPUT/inst_EDGEDTCTR/reset_IBUF
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.150     5.958 r  inst_COIN_INPUT/inst_EDGEDTCTR/coin_sum.cuenta[3]_i_3/O
                         net (fo=14, routed)          1.543     7.500    inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg[1][1]_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I5_O)        0.328     7.828 f  inst_COIN_INPUT/inst_EDGEDTCTR/coin_sum.cuenta[4]_i_4/O
                         net (fo=3, routed)           0.810     8.639    inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg[3][1]_2
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.763 r  inst_COIN_INPUT/inst_EDGEDTCTR/coin_sum.cuenta[4]_i_1/O
                         net (fo=9, routed)           0.810     9.572    inst_FSM_PRICE/FSM_sequential_next_state_reg[3]_i_1_0
    SLICE_X7Y94          LUT6 (Prop_lut6_I4_O)        0.124     9.696 r  inst_FSM_PRICE/FSM_sequential_next_state_reg[1]_i_6/O
                         net (fo=1, routed)           1.027    10.723    inst_FSM_PRICE/FSM_sequential_next_state_reg[1]_i_6_n_0
    SLICE_X8Y95          LUT6 (Prop_lut6_I5_O)        0.124    10.847 r  inst_FSM_PRICE/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.551    11.398    inst_FSM_PRICE/FSM_sequential_next_state_reg[1]_i_1_n_0
    SLICE_X7Y95          LDCE                                         r  inst_FSM_PRICE/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.291ns  (logic 5.520ns (48.893%)  route 5.770ns (51.107%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.204     4.711    inst_FSM_DISPLAY/reset_IBUF
    SLICE_X3Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.835 r  inst_FSM_DISPLAY/segments_OBUF[0]_inst_i_3/O
                         net (fo=1, routed)           0.729     5.564    inst_FSM_DISPLAY/segments_OBUF[0]_inst_i_3_n_0
    SLICE_X2Y94          LUT5 (Prop_lut5_I3_O)        0.148     5.712 r  inst_FSM_DISPLAY/segments_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.837     7.549    segments_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.741    11.291 r  segments_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.291    segments[0]
    L18                                                               r  segments[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.212ns  (logic 5.289ns (47.168%)  route 5.924ns (52.832%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          2.762     4.269    inst_FSM_DISPLAY/reset_IBUF
    SLICE_X0Y94          LUT6 (Prop_lut6_I5_O)        0.124     4.393 r  inst_FSM_DISPLAY/segments_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.846     5.239    inst_FSM_DISPLAY/segments_OBUF[2]_inst_i_4_n_0
    SLICE_X0Y94          LUT5 (Prop_lut5_I4_O)        0.124     5.363 r  inst_FSM_DISPLAY/segments_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.316     7.679    segments_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    11.212 r  segments_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.212    segments[2]
    P15                                                               r  segments[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.080ns  (logic 5.192ns (46.857%)  route 5.888ns (53.143%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.110     4.617    inst_FSM_DISPLAY/reset_IBUF
    SLICE_X1Y95          LUT5 (Prop_lut5_I1_O)        0.124     4.741 r  inst_FSM_DISPLAY/segments_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.778     7.519    segments_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    11.080 r  segments_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.080    segments[1]
    T11                                                               r  segments[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inst_FSM_PRICE/FSM_sequential_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.993ns  (logic 2.357ns (21.441%)  route 8.636ns (78.559%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  reset_IBUF_inst/O
                         net (fo=27, routed)          4.301     5.808    inst_COIN_INPUT/inst_EDGEDTCTR/reset_IBUF
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.150     5.958 r  inst_COIN_INPUT/inst_EDGEDTCTR/coin_sum.cuenta[3]_i_3/O
                         net (fo=14, routed)          1.543     7.500    inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg[1][1]_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I5_O)        0.328     7.828 f  inst_COIN_INPUT/inst_EDGEDTCTR/coin_sum.cuenta[4]_i_4/O
                         net (fo=3, routed)           0.810     8.639    inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg[3][1]_2
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.763 r  inst_COIN_INPUT/inst_EDGEDTCTR/coin_sum.cuenta[4]_i_1/O
                         net (fo=9, routed)           0.755     9.518    inst_FSM_PRICE/FSM_sequential_next_state_reg[3]_i_1_0
    SLICE_X7Y95          LUT6 (Prop_lut6_I0_O)        0.124     9.642 f  inst_FSM_PRICE/FSM_sequential_next_state_reg[4]_i_4/O
                         net (fo=1, routed)           0.651    10.292    inst_FSM_PRICE/FSM_sequential_next_state_reg[4]_i_4_n_0
    SLICE_X8Y96          LUT6 (Prop_lut6_I1_O)        0.124    10.416 r  inst_FSM_PRICE/FSM_sequential_next_state_reg[4]_i_1/O
                         net (fo=1, routed)           0.577    10.993    inst_FSM_PRICE/FSM_sequential_next_state_reg[4]_i_1_n_0
    SLICE_X7Y96          LDCE                                         r  inst_FSM_PRICE/FSM_sequential_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            segments[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.966ns  (logic 5.294ns (48.275%)  route 5.672ns (51.725%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          3.254     4.761    inst_FSM_DISPLAY/reset_IBUF
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124     4.885 r  inst_FSM_DISPLAY/segments_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.282     5.167    inst_FSM_DISPLAY/segments_OBUF[7]_inst_i_3_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I5_O)        0.124     5.291 r  inst_FSM_DISPLAY/segments_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.136     7.427    segments_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.539    10.966 r  segments_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.966    segments[7]
    H15                                                               r  segments[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            inst_FSM_PRICE/FSM_sequential_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.663ns  (logic 2.357ns (22.105%)  route 8.306ns (77.895%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=27, routed)          4.301     5.808    inst_COIN_INPUT/inst_EDGEDTCTR/reset_IBUF
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.150     5.958 f  inst_COIN_INPUT/inst_EDGEDTCTR/coin_sum.cuenta[3]_i_3/O
                         net (fo=14, routed)          1.543     7.500    inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg[1][1]_0
    SLICE_X4Y96          LUT6 (Prop_lut6_I5_O)        0.328     7.828 r  inst_COIN_INPUT/inst_EDGEDTCTR/coin_sum.cuenta[4]_i_4/O
                         net (fo=3, routed)           0.810     8.639    inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg[3][1]_2
    SLICE_X5Y94          LUT5 (Prop_lut5_I4_O)        0.124     8.763 f  inst_COIN_INPUT/inst_EDGEDTCTR/coin_sum.cuenta[4]_i_1/O
                         net (fo=9, routed)           0.991     9.754    inst_FSM_PRICE/FSM_sequential_next_state_reg[3]_i_1_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I0_O)        0.124     9.878 r  inst_FSM_PRICE/FSM_sequential_next_state_reg[3]_i_3/O
                         net (fo=1, routed)           0.282    10.160    inst_FSM_PRICE/FSM_sequential_next_state_reg[3]_i_3_n_0
    SLICE_X6Y96          LUT6 (Prop_lut6_I2_O)        0.124    10.284 r  inst_FSM_PRICE/FSM_sequential_next_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.379    10.663    inst_FSM_PRICE/FSM_sequential_next_state_reg[3]_i_1_n_0
    SLICE_X6Y96          LDCE                                         r  inst_FSM_PRICE/FSM_sequential_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM_DISPLAY/digit_ctrl_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            digsel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.648ns  (logic 4.472ns (41.993%)  route 6.177ns (58.007%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE                         0.000     0.000 r  inst_FSM_DISPLAY/digit_ctrl_reg[2]/C
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  inst_FSM_DISPLAY/digit_ctrl_reg[2]/Q
                         net (fo=35, routed)          1.736     2.155    inst_FSM_DISPLAY/digit_ctrl[2]
    SLICE_X2Y98          LUT3 (Prop_lut3_I0_O)        0.328     2.483 r  inst_FSM_DISPLAY/digsel_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.441     6.924    digsel_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.725    10.648 r  digsel_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.648    digsel[6]
    K2                                                                r  digsel[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg[0][2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_COUNTER/coin_sum.cuenta_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE                         0.000     0.000 r  inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg[0][2]/C
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg[0][2]/Q
                         net (fo=3, routed)           0.062     0.203    inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg_n_0_[0][2]
    SLICE_X5Y94          LUT6 (Prop_lut6_I4_O)        0.045     0.248 r  inst_COIN_INPUT/inst_EDGEDTCTR/coin_sum.cuenta[0]_i_1/O
                         net (fo=1, routed)           0.000     0.248    inst_COUNTER/coin_sum.cuenta_reg[0]_2[0]
    SLICE_X5Y94          FDCE                                         r  inst_COUNTER/coin_sum.cuenta_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_COIN_INPUT/inst_SYNCHRNZR/sreg_reg[3][0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_COIN_INPUT/inst_SYNCHRNZR/sreg_reg[3][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE                         0.000     0.000 r  inst_COIN_INPUT/inst_SYNCHRNZR/sreg_reg[3][0]/C
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_COIN_INPUT/inst_SYNCHRNZR/sreg_reg[3][0]/Q
                         net (fo=1, routed)           0.116     0.257    inst_COIN_INPUT/inst_SYNCHRNZR/p_3_out[1]
    SLICE_X1Y95          FDCE                                         r  inst_COIN_INPUT/inst_SYNCHRNZR/sreg_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_COIN_INPUT/inst_SYNCHRNZR/sync_out_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_COIN_INPUT/inst_DEBOUNCER/btn_prev_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.002%)  route 0.125ns (46.998%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y85          FDCE                         0.000     0.000 r  inst_COIN_INPUT/inst_SYNCHRNZR/sync_out_reg[1]/C
    SLICE_X0Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_COIN_INPUT/inst_SYNCHRNZR/sync_out_reg[1]/Q
                         net (fo=5, routed)           0.125     0.266    inst_COIN_INPUT/inst_DEBOUNCER/Q[1]
    SLICE_X2Y85          FDRE                                         r  inst_COIN_INPUT/inst_DEBOUNCER/btn_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_COIN_INPUT/inst_DEBOUNCER/btn_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg[3][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.759%)  route 0.137ns (49.241%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE                         0.000     0.000 r  inst_COIN_INPUT/inst_DEBOUNCER/btn_out_reg[3]/C
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_COIN_INPUT/inst_DEBOUNCER/btn_out_reg[3]/Q
                         net (fo=2, routed)           0.137     0.278    inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg[3][0]_1[0]
    SLICE_X4Y96          FDCE                                         r  inst_COIN_INPUT/inst_EDGEDTCTR/sreg_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_FSM_SELECTION/FSM_sequential_present_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_FSM_SELECTION/LED_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.300ns  (logic 0.128ns (42.608%)  route 0.172ns (57.392%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE                         0.000     0.000 r  inst_FSM_SELECTION/FSM_sequential_present_state_reg[2]/C
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  inst_FSM_SELECTION/FSM_sequential_present_state_reg[2]/Q
                         net (fo=33, routed)          0.172     0.300    inst_FSM_SELECTION/present_state[2]
    SLICE_X3Y94          LDCE                                         r  inst_FSM_SELECTION/LED_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_COIN_INPUT/inst_DEBOUNCER/btn_prev_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_COIN_INPUT/inst_DEBOUNCER/btn_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE                         0.000     0.000 r  inst_COIN_INPUT/inst_DEBOUNCER/btn_prev_reg[0]/C
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst_COIN_INPUT/inst_DEBOUNCER/btn_prev_reg[0]/Q
                         net (fo=2, routed)           0.076     0.204    inst_COIN_INPUT/inst_DEBOUNCER/btn_prev_reg_n_0_[0]
    SLICE_X4Y85          LUT4 (Prop_lut4_I2_O)        0.099     0.303 r  inst_COIN_INPUT/inst_DEBOUNCER/btn_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.303    inst_COIN_INPUT/inst_DEBOUNCER/btn_out[0]_i_1_n_0
    SLICE_X4Y85          FDRE                                         r  inst_COIN_INPUT/inst_DEBOUNCER/btn_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_COIN_INPUT/inst_DEBOUNCER/btn_prev_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_COIN_INPUT/inst_DEBOUNCER/btn_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.227ns (74.868%)  route 0.076ns (25.132%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y98          FDRE                         0.000     0.000 r  inst_COIN_INPUT/inst_DEBOUNCER/btn_prev_reg[3]/C
    SLICE_X4Y98          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst_COIN_INPUT/inst_DEBOUNCER/btn_prev_reg[3]/Q
                         net (fo=2, routed)           0.076     0.204    inst_COIN_INPUT/inst_DEBOUNCER/p_1_in3_in
    SLICE_X4Y98          LUT4 (Prop_lut4_I2_O)        0.099     0.303 r  inst_COIN_INPUT/inst_DEBOUNCER/btn_out[3]_i_1/O
                         net (fo=1, routed)           0.000     0.303    inst_COIN_INPUT/inst_DEBOUNCER/btn_out[3]_i_1_n_0
    SLICE_X4Y98          FDRE                                         r  inst_COIN_INPUT/inst_DEBOUNCER/btn_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_COIN_INPUT/inst_SYNCHRNZR/sreg_reg[3][1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            inst_COIN_INPUT/inst_SYNCHRNZR/sync_out_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.493%)  route 0.162ns (53.507%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDCE                         0.000     0.000 r  inst_COIN_INPUT/inst_SYNCHRNZR/sreg_reg[3][1]/C
    SLICE_X1Y95          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  inst_COIN_INPUT/inst_SYNCHRNZR/sreg_reg[3][1]/Q
                         net (fo=1, routed)           0.162     0.303    inst_COIN_INPUT/inst_SYNCHRNZR/p_4_out[3]
    SLICE_X3Y95          FDCE                                         r  inst_COIN_INPUT/inst_SYNCHRNZR/sync_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_COIN_INPUT/inst_DEBOUNCER/counter_reg[0][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_COIN_INPUT/inst_DEBOUNCER/counter_reg[0][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.308%)  route 0.122ns (39.692%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE                         0.000     0.000 r  inst_COIN_INPUT/inst_DEBOUNCER/counter_reg[0][5]/C
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  inst_COIN_INPUT/inst_DEBOUNCER/counter_reg[0][5]/Q
                         net (fo=5, routed)           0.122     0.263    inst_COIN_INPUT/inst_DEBOUNCER/counter_reg_n_0_[0][5]
    SLICE_X6Y80          LUT6 (Prop_lut6_I4_O)        0.045     0.308 r  inst_COIN_INPUT/inst_DEBOUNCER/counter[0][8]_i_1/O
                         net (fo=1, routed)           0.000     0.308    inst_COIN_INPUT/inst_DEBOUNCER/counter[0][8]_i_1_n_0
    SLICE_X6Y80          FDRE                                         r  inst_COIN_INPUT/inst_DEBOUNCER/counter_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_COIN_INPUT/inst_DEBOUNCER/btn_prev_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            inst_COIN_INPUT/inst_DEBOUNCER/btn_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.227ns (73.235%)  route 0.083ns (26.765%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDRE                         0.000     0.000 r  inst_COIN_INPUT/inst_DEBOUNCER/btn_prev_reg[2]/C
    SLICE_X3Y83          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  inst_COIN_INPUT/inst_DEBOUNCER/btn_prev_reg[2]/Q
                         net (fo=4, routed)           0.083     0.211    inst_COIN_INPUT/inst_DEBOUNCER/p_1_in1_in
    SLICE_X3Y83          LUT4 (Prop_lut4_I2_O)        0.099     0.310 r  inst_COIN_INPUT/inst_DEBOUNCER/btn_out[2]_i_1/O
                         net (fo=1, routed)           0.000     0.310    inst_COIN_INPUT/inst_DEBOUNCER/btn_out[2]_i_1_n_0
    SLICE_X3Y83          FDRE                                         r  inst_COIN_INPUT/inst_DEBOUNCER/btn_out_reg[2]/D
  -------------------------------------------------------------------    -------------------





