$date
	Mon Nov 12 22:36:54 2018
$end
$version
	Icarus Verilog
$end
$timescale
	100ms
$end
$scope module DFF_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clk $end
$var reg 1 % clr $end
$scope module myDFF $end
$var wire 1 # D $end
$var wire 1 $ clk $end
$var wire 1 % clr $end
$var reg 1 " Q $end
$var reg 1 ! Qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
1#
x"
x!
$end
#10
0#
#20
0!
1"
1#
1$
#30
0#
#40
1#
0$
#50
0#
#60
1!
0"
1$
#70
1#
#80
0$
#90
0#
#100
0!
1"
1#
1$
#110
0#
#120
1#
0$
#130
0#
#140
1!
0"
1#
1$
0%
#150
0#
#160
