{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586124063797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586124063800 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 17:01:03 2020 " "Processing started: Sun Apr 05 17:01:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586124063800 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1586124063800 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BCD_7SEGx4 -c BCD_7SEGx4 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BCD_7SEGx4 -c BCD_7SEGx4 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1586124063801 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1586124066170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1586124066170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/bulla/onedrive/documents/github/lab04-grupo-2/hdl/src/bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/bulla/onedrive/documents/github/lab04-grupo-2/hdl/src/bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "../../Documents/GitHub/lab04-grupo-2/hdl/src/BCDtoSSeg.v" "" { Text "C:/Users/bulla/OneDrive/Documents/GitHub/lab04-grupo-2/hdl/src/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586124094859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1586124094859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_7segx4.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_7segx4.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_7SEGx4 " "Found entity 1: BCD_7SEGx4" {  } { { "BCD_7SEGx4.v" "" { Text "C:/Users/bulla/OneDrive/Escritorio/4 Display/BCD_7SEGx4.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586124094869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1586124094869 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BCD_7SEGx4 " "Elaborating entity \"BCD_7SEGx4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1586124095014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 BCD_7SEGx4.v(29) " "Verilog HDL assignment warning at BCD_7SEGx4.v(29): truncated value with size 32 to match size of target (27)" {  } { { "BCD_7SEGx4.v" "" { Text "C:/Users/bulla/OneDrive/Escritorio/4 Display/BCD_7SEGx4.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586124095019 "|BCD_7SEGx4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 BCD_7SEGx4.v(39) " "Verilog HDL assignment warning at BCD_7SEGx4.v(39): truncated value with size 32 to match size of target (2)" {  } { { "BCD_7SEGx4.v" "" { Text "C:/Users/bulla/OneDrive/Escritorio/4 Display/BCD_7SEGx4.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1586124095019 "|BCD_7SEGx4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg BCDtoSSeg:bcdtosseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"BCDtoSSeg:bcdtosseg\"" {  } { { "BCD_7SEGx4.v" "bcdtosseg" { Text "C:/Users/bulla/OneDrive/Escritorio/4 Display/BCD_7SEGx4.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1586124095026 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1586124095187 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586124095274 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 17:01:35 2020 " "Processing ended: Sun Apr 05 17:01:35 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586124095274 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586124095274 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:05 " "Total CPU time (on all processors): 00:01:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586124095274 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1586124095274 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 4 s " "Quartus Prime Flow was successful. 0 errors, 4 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1586124096174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586124099267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586124099299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 05 17:01:37 2020 " "Processing started: Sun Apr 05 17:01:37 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586124099299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1586124099299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim BCD_7SEGx4 BCD_7SEGx4 " "Command: quartus_sh -t c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim BCD_7SEGx4 BCD_7SEGx4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1586124099300 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim BCD_7SEGx4 BCD_7SEGx4 " "Quartus(args): --rtl_sim BCD_7SEGx4 BCD_7SEGx4" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1586124099300 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1586124100803 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1586124101209 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1586124101215 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/bulla/OneDrive/Escritorio/4 Display/simulation/modelsim/BCD_7SEGx4_run_msim_rtl_verilog.do" {  } { { "C:/Users/bulla/OneDrive/Escritorio/4 Display/simulation/modelsim/BCD_7SEGx4_run_msim_rtl_verilog.do" "0" { Text "C:/Users/bulla/OneDrive/Escritorio/4 Display/simulation/modelsim/BCD_7SEGx4_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/bulla/OneDrive/Escritorio/4 Display/simulation/modelsim/BCD_7SEGx4_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1586124101645 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1586124101646 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1586124101677 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1586124101679 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/bulla/OneDrive/Escritorio/4 Display/BCD_7SEGx4_nativelink_simulation.rpt" {  } { { "C:/Users/bulla/OneDrive/Escritorio/4 Display/BCD_7SEGx4_nativelink_simulation.rpt" "0" { Text "C:/Users/bulla/OneDrive/Escritorio/4 Display/BCD_7SEGx4_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/bulla/OneDrive/Escritorio/4 Display/BCD_7SEGx4_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1586124101679 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1586124101681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4761 " "Peak virtual memory: 4761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586124101686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 05 17:01:41 2020 " "Processing ended: Sun Apr 05 17:01:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586124101686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586124101686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586124101686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1586124101686 ""}
