// Seed: 3661961514
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  always @(negedge (1'b0)) begin
    #id_4 id_4 = id_2;
  end
endmodule
module module_1 (
    input  tri0  id_0,
    output tri   id_1,
    input  uwire id_2,
    output wor   id_3,
    output uwire id_4,
    output wire  id_5
);
  assign id_1 = id_2;
  wire id_7;
  wire id_8;
  wor id_9, id_10, id_11, id_12;
  assign id_10 = 1'd0 == id_9;
  module_0(
      id_10, id_10, id_8
  );
endmodule
