#Build: Synplify Pro F-2012.03M-SP1 , Build 084R, Jun 15 2012
#install: C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1
#OS: Windows 7 6.2
#Hostname: WIN-NC2O5989FQA

#Implementation: synthesis

$ Start of Compile
#Fri Aug 02 18:03:17 2013

Synopsys Verilog Compiler, version comp201203rcp1, Build 084R, built Jun 15 2012
@N|Running in 64-bit mode
Copyright (C) 1994-2012 Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.

@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v"
@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vlog\umr_capim.v"
@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vlog\scemi_objects.v"
@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vlog\scemi_pipes.svh"
@I::"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\vlog\hypermods.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\coreahbtoapb3.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\MUX2\MUX2.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\imaging\imaging.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CORE2.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\psram_cr.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_defaultslavesm.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavestage.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v"
@I::"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v"
Verilog syntax check successful!
Selecting top level module TOPLEVEL
@W: CG775 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":13:0:13:10|Found Component CoreAHBLite in library COREAHBLITE_LIB
@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":13:0:13:6|Synthesizing module CAHBLTO

	MODE_CFG=1'b1
	CAHBLTI=17'b00000000000000000
	CAHBLTl=16'b0000000000000000
	CAHBLTO0=16'b0000000000000001
	CAHBLTI0=16'b0000000000000010
	CAHBLTl0=16'b0000000000000100
	CAHBLTO1=16'b0000000000001000
	CAHBLTI1=16'b0000000000010000
	CAHBLTl1=16'b0000000000100000
	CAHBLTOOI=16'b0000000001000000
	CAHBLTIOI=16'b0000000010000000
	CAHBLTlOI=16'b0000000100000000
	CAHBLTOII=16'b0000001000000000
	CAHBLTIII=16'b0000010000000000
	CAHBLTlII=16'b0000100000000000
	CAHBLTOlI=16'b0001000000000000
	CAHBLTIlI=16'b0010000000000000
	CAHBLTllI=16'b0100000000000000
	CAHBLTO0I=16'b1000000000000000
	CAHBLTI0I=16'b0000000000000001
	CAHBLTl0I=16'b0000000000000010
	CAHBLTO1I=16'b0000000000000100
	CAHBLTI1I=16'b0000000000001000
	CAHBLTl1I=16'b0000000000010000
	CAHBLTOOl=16'b0000000000100000
	CAHBLTIOl=16'b0000000001000000
	CAHBLTlOl=16'b0000000010000000
	CAHBLTOIl=16'b0000000100000000
	CAHBLTIIl=16'b0000001000000000
	CAHBLTlIl=16'b0000010000000000
	CAHBLTOll=16'b0000100000000000
	CAHBLTIll=16'b0001000000000000
	CAHBLTlll=16'b0010000000000000
	CAHBLTO0l=16'b0100000000000000
	CAHBLTI0l=16'b1000000000000000
	CAHBLTl0l=16'b0000000000000000
   Generated name = CAHBLTO_Z1

@W: CG133 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":327:0:327:8|No assignment to CAHBLTI1l
@W: CG133 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":329:0:329:8|No assignment to CAHBLTl1l
@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_defaultslavesm.v":13:0:13:8|Synthesizing module CAHBLTO10

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":13:0:13:9|Synthesizing module CAHBLTO0OI

	MODE_CFG=1'b1
	CAHBLTI=17'b00000000000000000
	CAHBLTl=16'b0000000000000000
	CAHBLTIO1=1'b0
	CAHBLTOllI=1'b1
	CAHBLTIllI=17'b00000000000000000
	CAHBLTlllI=16'b0000000000000000
   Generated name = CAHBLTO0OI_1_0_0_0_1_0_0

@N: CL177 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":4185:0:4185:5|Sharing sequential element CAHBLTI0lI.
@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":13:0:13:6|Synthesizing module CAHBLTO

	MODE_CFG=1'b1
	CAHBLTI=17'b00000000001100000
	CAHBLTl=16'b0000000000000000
	CAHBLTO0=16'b0000000000000001
	CAHBLTI0=16'b0000000000000010
	CAHBLTl0=16'b0000000000000100
	CAHBLTO1=16'b0000000000001000
	CAHBLTI1=16'b0000000000010000
	CAHBLTl1=16'b0000000000100000
	CAHBLTOOI=16'b0000000001000000
	CAHBLTIOI=16'b0000000010000000
	CAHBLTlOI=16'b0000000100000000
	CAHBLTOII=16'b0000001000000000
	CAHBLTIII=16'b0000010000000000
	CAHBLTlII=16'b0000100000000000
	CAHBLTOlI=16'b0001000000000000
	CAHBLTIlI=16'b0010000000000000
	CAHBLTllI=16'b0100000000000000
	CAHBLTO0I=16'b1000000000000000
	CAHBLTI0I=16'b0000000000000001
	CAHBLTl0I=16'b0000000000000010
	CAHBLTO1I=16'b0000000000000100
	CAHBLTI1I=16'b0000000000001000
	CAHBLTl1I=16'b0000000000010000
	CAHBLTOOl=16'b0000000000100000
	CAHBLTIOl=16'b0000000001000000
	CAHBLTlOl=16'b0000000010000000
	CAHBLTOIl=16'b0000000100000000
	CAHBLTIIl=16'b0000001000000000
	CAHBLTlIl=16'b0000010000000000
	CAHBLTOll=16'b0000100000000000
	CAHBLTIll=16'b0001000000000000
	CAHBLTlll=16'b0010000000000000
	CAHBLTO0l=16'b0100000000000000
	CAHBLTI0l=16'b1000000000000000
	CAHBLTl0l=16'b0000000000000000
   Generated name = CAHBLTO_Z2

@W: CG133 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":327:0:327:8|No assignment to CAHBLTI1l
@W: CG133 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_addrdec.v":329:0:329:8|No assignment to CAHBLTl1l
@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":13:0:13:9|Synthesizing module CAHBLTO0OI

	MODE_CFG=1'b1
	CAHBLTI=17'b00000000001100000
	CAHBLTl=16'b0000000000000000
	CAHBLTIO1=1'b0
	CAHBLTOllI=1'b1
	CAHBLTIllI=17'b00000000000000000
	CAHBLTlllI=16'b0000000000000000
   Generated name = CAHBLTO0OI_1_96_0_0_1_0_0

@N: CL177 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":4185:0:4185:5|Sharing sequential element CAHBLTI0lI.
@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":13:0:13:8|Synthesizing module CAHBLTlI1

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavestage.v":13:0:13:9|Synthesizing module CAHBLTl0Il

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":13:0:13:9|Synthesizing module CAHBLTOl0l

	MODE_CFG=1'b1
	CAHBLTl1ll=2'b00
	CAHBLTO10l=2'b01
	CAHBLTI10l=2'b10
	CAHBLTl10l=2'b11
	CAHBLTOO1l=1'b0
	CAHBLTIO1l=1'b1
	CAHBLTlO1l=3'b000
	CAHBLTOI1l=3'b001
	CAHBLTII1l=3'b010
   Generated name = CAHBLTOl0l_1_0_1_2_3_0_1_0_1_2

@W: CL169 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":349:0:349:5|Pruning register CAHBLTIl1l 

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":13:0:13:9|Synthesizing module CAHBLTllO0

	MODE_CFG=1'b1
	CAHBLTO0O0=16'b0000000000000000
	CAHBLTI0O0=16'b0000000000000000
	CAHBLTI1O0=5'b10000
	CAHBLTl1ll=1'b0
	CAHBLTOlOI=2'b00
   Generated name = CAHBLTllO0_1_0_0_4294967280s_0_0

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":13:0:13:9|Synthesizing module CAHBLTlOl0

	MODE_CFG=1'b1
	CAHBLTOIl0=17'b00000000000000000
	CAHBLTIIl0=17'b00000000001100000
	CAHBLTO0O0=16'b0000000000000000
	CAHBLTI0O0=16'b0000000000000000
   Generated name = CAHBLTlOl0_1_0_96_0_0

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":13:0:13:10|Synthesizing module CoreAHBLite

	FAMILY=6'b001111
	MODE_CFG=1'b1
	M0_AHBSLOT0ENABLE=1'b0
	M0_AHBSLOT1ENABLE=1'b0
	M0_AHBSLOT2ENABLE=1'b0
	M0_AHBSLOT3ENABLE=1'b0
	M0_AHBSLOT4ENABLE=1'b0
	M0_AHBSLOT5ENABLE=1'b0
	M0_AHBSLOT6ENABLE=1'b0
	M0_AHBSLOT7ENABLE=1'b0
	M0_AHBSLOT8ENABLE=1'b0
	M0_AHBSLOT9ENABLE=1'b0
	M0_AHBSLOT10ENABLE=1'b0
	M0_AHBSLOT11ENABLE=1'b0
	M0_AHBSLOT12ENABLE=1'b0
	M0_AHBSLOT13ENABLE=1'b0
	M0_AHBSLOT14ENABLE=1'b0
	M0_AHBSLOT15ENABLE=1'b0
	M1_AHBSLOT0ENABLE=1'b0
	M1_AHBSLOT1ENABLE=1'b0
	M1_AHBSLOT2ENABLE=1'b0
	M1_AHBSLOT3ENABLE=1'b0
	M1_AHBSLOT4ENABLE=1'b0
	M1_AHBSLOT5ENABLE=1'b1
	M1_AHBSLOT6ENABLE=1'b1
	M1_AHBSLOT7ENABLE=1'b0
	M1_AHBSLOT8ENABLE=1'b0
	M1_AHBSLOT9ENABLE=1'b0
	M1_AHBSLOT10ENABLE=1'b0
	M1_AHBSLOT11ENABLE=1'b0
	M1_AHBSLOT12ENABLE=1'b0
	M1_AHBSLOT13ENABLE=1'b0
	M1_AHBSLOT14ENABLE=1'b0
	M1_AHBSLOT15ENABLE=1'b0
	M0_HUGESLOTENABLE=1'b0
	M1_HUGESLOTENABLE=1'b0
	HADDR_SHG_CFG=1'b1
	M0_INITCFG0ENABLE=1'b0
	M0_INITCFG1ENABLE=1'b0
	M0_INITCFG2ENABLE=1'b0
	M0_INITCFG3ENABLE=1'b0
	M0_INITCFG4ENABLE=1'b0
	M0_INITCFG5ENABLE=1'b0
	M0_INITCFG6ENABLE=1'b0
	M0_INITCFG7ENABLE=1'b0
	M0_INITCFG8ENABLE=1'b0
	M0_INITCFG9ENABLE=1'b0
	M0_INITCFG10ENABLE=1'b0
	M0_INITCFG11ENABLE=1'b0
	M0_INITCFG12ENABLE=1'b0
	M0_INITCFG13ENABLE=1'b0
	M0_INITCFG14ENABLE=1'b0
	M0_INITCFG15ENABLE=1'b0
	M1_INITCFG0ENABLE=1'b0
	M1_INITCFG1ENABLE=1'b0
	M1_INITCFG2ENABLE=1'b0
	M1_INITCFG3ENABLE=1'b0
	M1_INITCFG4ENABLE=1'b0
	M1_INITCFG5ENABLE=1'b0
	M1_INITCFG6ENABLE=1'b0
	M1_INITCFG7ENABLE=1'b0
	M1_INITCFG8ENABLE=1'b0
	M1_INITCFG9ENABLE=1'b0
	M1_INITCFG10ENABLE=1'b0
	M1_INITCFG11ENABLE=1'b0
	M1_INITCFG12ENABLE=1'b0
	M1_INITCFG13ENABLE=1'b0
	M1_INITCFG14ENABLE=1'b0
	M1_INITCFG15ENABLE=1'b0
	CAHBLTOIl0=17'b00000000000000000
	CAHBLTIIl0=17'b00000000001100000
	CAHBLTO0O0=16'b0000000000000000
	CAHBLTI0O0=16'b0000000000000000
   Generated name = CoreAHBLite_Z3

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":8:0:8:10|Synthesizing module CAHBtoAPB3O

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":8:0:8:12|Synthesizing module CAHBtoAPB3IOl

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":8:0:8:12|Synthesizing module CAHBtoAPB3O1I

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\coreahbtoapb3.v":8:0:8:12|Synthesizing module COREAHBTOAPB3

	FAMILY=32'b00000000000000000000000000001111
   Generated name = COREAHBTOAPB3_15s

@W: CG775 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Found Component CoreAPB3 in library COREAPB3_LIB
@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3_muxptob3.v":13:0:13:5|Synthesizing module CAPB3O

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":13:0:13:7|Synthesizing module CoreAPB3

	APB_DWIDTH=6'b100000
	RANGESIZE=21'b000000000000100000000
	IADDR_ENABLE=1'b0
	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b0
	APBSLOT2ENABLE=1'b0
	APBSLOT3ENABLE=1'b0
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b0
	APBSLOT6ENABLE=1'b0
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b0
	APBSLOT9ENABLE=1'b0
	APBSLOT10ENABLE=1'b0
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	CAPB3O1I=32'b00000000000000000000000000001000
	CAPB3I1I=32'b00000000000000000000000000001000
	CAPB3l1I=8'b00001100
	CAPB3OOl=8'b00001000
	CAPB3IOl=8'b00000100
	CAPB3lOl=8'b00000000
	CAPB3OIl=8'b00000100
	CAPB3IIl=8'b00000000
	CAPB3lIl=8'b00000000
	CAPB3Oll=16'b0000000000000001
	CAPB3Ill=16'b0000000000000000
	CAPB3lll=16'b0000000000000000
	CAPB3O0l=16'b0000000000000000
	CAPB3I0l=16'b0000000000000000
	CAPB3l0l=16'b0000000000000000
	CAPB3O1l=16'b0000000000000000
	CAPB3I1l=16'b0000000000000000
	CAPB3l1l=16'b0000000000000000
	CAPB3OO0=16'b0000000000000000
	CAPB3IO0=16'b0000000000000000
	CAPB3lO0=16'b0000000000000000
	CAPB3OI0=16'b0000000000000000
	CAPB3II0=16'b0000000000000000
	CAPB3lI0=16'b0000000000000000
	CAPB3Ol0=16'b0000000000000000
   Generated name = CoreAPB3_Z4

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":25:7:25:16|Synthesizing module adc081s101

@A: CL282 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Feedback mux created for signal dataout[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Feedback mux created for signal cntrWaitTrailing[2:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Feedback mux created for signal cntrWaitLeading[2:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":957:7:957:14|Synthesizing module DFN1E1C0

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1289:7:1289:9|Synthesizing module INV

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":79:7:79:9|Synthesizing module AO1

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":2:7:2:10|Synthesizing module AND2

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":17:7:17:10|Synthesizing module AND3

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1931:7:1931:10|Synthesizing module XOR2

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1908:7:1908:11|Synthesizing module XNOR2

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":909:7:909:12|Synthesizing module DFN1C0

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":97:7:97:10|Synthesizing module AO1C

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1462:7:1462:10|Synthesizing module OR2A

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1411:7:1411:11|Synthesizing module NOR3A

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1456:7:1456:9|Synthesizing module OR2

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":2092:8:2092:13|Synthesizing module RAM4K9

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1373:7:1373:12|Synthesizing module NAND3A

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1473:7:1473:9|Synthesizing module OR3

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1353:7:1353:11|Synthesizing module NAND2

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":7:7:7:11|Synthesizing module AND2A

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":114:7:114:10|Synthesizing module AOI1

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":981:7:981:12|Synthesizing module DFN1P0

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1394:7:1394:11|Synthesizing module NOR2A

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":103:7:103:10|Synthesizing module AO1D

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1141:7:1141:9|Synthesizing module GND

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1868:7:1868:9|Synthesizing module VCC

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":5:7:5:13|Synthesizing module fifo_px

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":1022:9:1022:15|Pruning instance AND2_28 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":1020:9:1020:15|Pruning instance XOR2_71 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":1011:9:1011:15|Pruning instance XOR2_74 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":1010:9:1010:15|Pruning instance XOR2_36 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":1008:8:1008:13|Pruning instance AO1_21 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":998:9:998:15|Pruning instance AND2_93 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":966:9:966:15|Pruning instance XOR2_70 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":962:11:962:25|Pruning instance DFN1C0_WGRY[4] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":956:11:956:25|Pruning instance DFN1C0_RGRY[0] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":927:9:927:15|Pruning instance AND2_53 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":924:9:924:15|Pruning instance XOR2_17 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":918:9:918:15|Pruning instance AND2_56 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":916:9:916:15|Pruning instance AND2_82 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":905:9:905:15|Pruning instance XOR2_39 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":902:11:902:25|Pruning instance DFN1C0_RGRY[3] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":899:9:899:15|Pruning instance AND2_67 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":894:11:894:25|Pruning instance DFN1C0_WGRY[8] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":889:9:889:15|Pruning instance AND2_42 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":885:9:885:15|Pruning instance AND2_85 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":882:9:882:15|Pruning instance AND2_40 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":880:8:880:13|Pruning instance AO1_39 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":873:11:873:26|Pruning instance DFN1C0_RGRY[10] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":866:9:866:15|Pruning instance AND2_45 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":856:8:856:13|Pruning instance AO1_33 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":853:9:853:15|Pruning instance AND2_81 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":811:9:811:15|Pruning instance AND2_54 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":809:11:809:26|Pruning instance DFN1C0_WGRY[12] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":797:9:797:14|Pruning instance AND2_0 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":784:11:784:25|Pruning instance DFN1C0_WGRY[1] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":759:11:759:25|Pruning instance DFN1C0_RGRY[7] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":755:11:755:26|Pruning instance DFN1C0_WGRY[10] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":751:9:751:15|Pruning instance AND2_36 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":745:11:745:25|Pruning instance DFN1C0_RGRY[5] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":719:9:719:14|Pruning instance XOR2_2 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":709:9:709:15|Pruning instance XOR2_29 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":682:11:682:25|Pruning instance DFN1C0_WGRY[2] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":645:9:645:15|Pruning instance AND2_27 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":642:11:642:25|Pruning instance DFN1C0_RGRY[6] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":638:9:638:15|Pruning instance AND2_39 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":613:11:613:22|Pruning instance DFN1C0_DVLDX -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":606:9:606:15|Pruning instance XOR2_43 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":604:9:604:15|Pruning instance XOR2_58 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":598:9:598:15|Pruning instance XOR2_65 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":595:9:595:14|Pruning instance AND2_9 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":580:9:580:15|Pruning instance XOR2_67 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":574:8:574:13|Pruning instance AO1_41 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":560:9:560:15|Pruning instance AND2_52 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":546:9:546:15|Pruning instance AND2_50 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":545:9:545:15|Pruning instance AND2_91 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":543:9:543:15|Pruning instance XOR2_14 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":541:9:541:15|Pruning instance XOR2_56 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":529:9:529:15|Pruning instance XOR2_88 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":527:11:527:25|Pruning instance DFN1C0_RGRY[4] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":525:9:525:15|Pruning instance AND2_55 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":521:9:521:15|Pruning instance XOR2_10 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":520:9:520:15|Pruning instance AND2_73 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":513:11:513:25|Pruning instance DFN1C0_WGRY[9] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":509:9:509:15|Pruning instance AND2_76 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":496:9:496:15|Pruning instance AND2_47 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":492:9:492:15|Pruning instance AND2_51 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":444:11:444:25|Pruning instance DFN1C0_RGRY[8] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":439:9:439:15|Pruning instance AND2_23 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":437:9:437:15|Pruning instance XOR2_59 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":428:11:428:25|Pruning instance DFN1C0_WGRY[0] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":423:9:423:15|Pruning instance XOR2_46 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":405:9:405:15|Pruning instance AND2_30 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":400:9:400:14|Pruning instance AND2_3 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":397:9:397:15|Pruning instance XOR2_31 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":387:11:387:26|Pruning instance DFN1C0_WGRY[11] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":383:9:383:15|Pruning instance AND2_35 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":369:11:369:25|Pruning instance DFN1C0_WGRY[3] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":367:11:367:25|Pruning instance DFN1C0_RGRY[1] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":326:9:326:15|Pruning instance AND2_31 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":318:9:318:15|Pruning instance XOR2_72 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":315:9:315:15|Pruning instance XOR2_55 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":300:9:300:15|Pruning instance XOR2_49 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":293:9:293:15|Pruning instance XOR2_33 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":290:11:290:25|Pruning instance DFN1C0_RGRY[2] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":285:9:285:15|Pruning instance AND2_60 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":270:9:270:15|Pruning instance AND2_43 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":246:9:246:15|Pruning instance AND2_57 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":244:9:244:15|Pruning instance XOR2_24 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":242:9:242:15|Pruning instance XOR2_85 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":237:11:237:25|Pruning instance DFN1C0_WGRY[7] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":235:9:235:15|Pruning instance AND2_61 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":224:9:224:15|Pruning instance XOR2_52 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":220:11:220:25|Pruning instance DFN1C0_WGRY[5] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":219:9:219:15|Pruning instance AND2_12 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":214:9:214:15|Pruning instance XOR2_20 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":195:9:195:15|Pruning instance AND2_75 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":194:9:194:15|Pruning instance AND2_78 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":186:11:186:25|Pruning instance DFN1C0_WGRY[6] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":179:9:179:15|Pruning instance XOR2_38 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":167:8:167:13|Pruning instance AO1_31 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":164:9:164:15|Pruning instance XOR2_19 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":155:11:155:25|Pruning instance DFN1C0_RGRY[9] -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":154:9:154:15|Pruning instance AND2_22 -- not in use ...

@W: CL168 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":145:9:145:15|Pruning instance XOR2_82 -- not in use ...

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":1329:7:1329:9|Synthesizing module MX2

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\MUX2\MUX2.v":5:7:5:10|Synthesizing module MUX2

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":132:7:132:14|Synthesizing module stonyman

@W: CL132 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":465:51:465:77|Read Address width 3 does not cover RAM depth

@A: CL133 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":465:51:465:77|Write Address width 3 does not cover RAM depth

@N: CL134 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Found RAM cachedValue, depth=8, width=8
@A: CL282 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Feedback mux created for signal px3_out[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Feedback mux created for signal px2_out[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Feedback mux created for signal px1_out[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Feedback mux created for signal px0_out[7:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@A: CL282 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Feedback mux created for signal counterPixelsCaptured[15:0] -- possible set/reset assignment for signal missing. Specifying a reset value will improve timing and area.
@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":197:7:197:20|Synthesizing module stonyman_ioreg

@W: CL169 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":284:0:284:5|Pruning register ii[2:0] 

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":84:7:84:19|Synthesizing module stonyman_apb3

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\imaging\imaging.v":9:7:9:13|Synthesizing module imaging

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell.v":1:7:1:13|Synthesizing module MSS_AHB

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":151:7:151:13|Synthesizing module MSS_CCC

@N: CG364 :"C:\Microsemi\Libero_v10.1\Synopsys\synplify_F201203MSP1\lib\proasic\smartfusion.v":260:7:260:12|Synthesizing module PLLINT

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":1:7:1:16|Synthesizing module MSS_XTLOSC

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":5:7:5:37|Synthesizing module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":23:7:23:15|Synthesizing module INBUF_MSS

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":37:7:37:16|Synthesizing module OUTBUF_MSS

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":67:7:67:15|Synthesizing module BIBUF_MSS

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\SmartFusionMSS\MSS\2.5.106\mss_comps.v":145:7:145:12|Synthesizing module MSSINT

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CORE2.v":9:7:9:15|Synthesizing module MSS_CORE2

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v":12:7:12:9|Synthesizing module AHB

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":12:7:12:12|Synthesizing module cr_int

@N: CG179 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":217:43:217:50|Removing redundant assignment
@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\psram_cr.v":12:7:12:14|Synthesizing module psram_cr

@N: CG364 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v":9:7:9:14|Synthesizing module TOPLEVEL

@W: CG360 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v":205:14:205:32|No assignment to wire TP_PADDR_BIT2_net_0

@W: CG360 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v":246:14:246:28|No assignment to wire PADDRS0_slice_0

@W: CG360 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v":247:14:247:28|No assignment to wire PADDRS0_slice_1

@W: CL157 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\TOPLEVEL\TOPLEVEL.v":88:14:88:26|*Output TP_PADDR_BIT2 has undriven bits -- simulation mismatch possible.
@W: CL260 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":170:0:170:5|Pruning register bit 1 of nbyte_en[1:0] 

@W: CL246 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":24:13:24:20|Input port bits 31 to 25 of max_addr[31:0] are unused

@W: CL246 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":25:13:25:20|Input port bits 31 to 16 of reg_addr[31:0] are unused

@W: CL246 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v":17:15:17:19|Input port bits 31 to 10 of HADDR[31:0] are unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v":20:14:20:19|Input port bit 0 of HTRANS[1:0] is unused

@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v":16:23:16:31|Input HMASTLOCK is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v":18:21:18:26|Input HBURST is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\ahb.v":19:14:19:18|Input HPROT is unused
@W: CL157 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":62:7:62:18|*Output RCOSC_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":63:7:63:20|*Output MAINXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL157 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":64:7:64:18|*Output LPXIN_CLKOUT has undriven bits -- simulation mismatch possible.
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":36:7:36:10|Input CLKA is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":37:7:37:14|Input CLKA_PAD is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":38:7:38:15|Input CLKA_PADP is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":39:7:39:15|Input CLKA_PADN is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":40:7:40:10|Input CLKB is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":41:7:41:14|Input CLKB_PAD is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":42:7:42:15|Input CLKB_PADP is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":43:7:43:15|Input CLKB_PADN is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":45:7:45:14|Input CLKC_PAD is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":46:7:46:15|Input CLKC_PADP is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":47:7:47:15|Input CLKC_PADN is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":49:7:49:11|Input LPXIN is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\MSS_CCC_0\MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC.v":50:7:50:13|Input MAC_CLK is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":106:33:106:46|Input CAM1_FIFO_FULL is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":107:33:107:46|Input CAM2_FIFO_FULL is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":108:33:108:46|Input CAM3_FIFO_FULL is unused
@N: CL201 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":284:0:284:5|Trying to extract state machine for register fifoRdenState_3_
Extracted state machine for register fifoRdenState_3_
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":284:0:284:5|Trying to extract state machine for register fifoRdenState_2_
Extracted state machine for register fifoRdenState_2_
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":284:0:284:5|Trying to extract state machine for register fifoRdenState_1_
Extracted state machine for register fifoRdenState_1_
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@N: CL201 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":284:0:284:5|Trying to extract state machine for register fifoRdenState_0_
Extracted state machine for register fifoRdenState_0_
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL246 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":203:18:203:21|Input port bits 31 to 8 of addr[31:0] are unused

@W: CL246 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":209:26:209:31|Input port bits 31 to 1 of datain[31:0] are unused

@N: CL201 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Trying to extract state machine for register substate
Extracted state machine for register substate
State machine has 16 reachable states with original encodings of:
   00000
   00001
   00010
   00011
   00101
   00110
   00111
   01000
   01010
   01011
   01100
   01101
   01110
   01111
   10000
   10001
@N: CL201 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Trying to extract state machine for register state
Extracted state machine for register state
State machine has 13 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
@W: CL190 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Optimizing register bit inphi to a constant 0
@W: CL169 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Pruning register inphi 

@W: CL189 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit cntrWaitLeading[2] is always 0, optimizing ...
@W: CL260 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Pruning register bit 2 of cntrWaitLeading[2:0] 

@W: CL246 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":217:0:217:4|Input port bits 23 to 12 of PADDR[23:0] are unused

@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":208:0:208:6|Input PRESETN is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":210:0:210:3|Input PCLK is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":356:0:356:7|Input PRDATAS1 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":363:0:363:7|Input PRDATAS2 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":370:0:370:7|Input PRDATAS3 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":377:0:377:7|Input PRDATAS4 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":384:0:384:7|Input PRDATAS5 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":391:0:391:7|Input PRDATAS6 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":398:0:398:7|Input PRDATAS7 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":405:0:405:7|Input PRDATAS8 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":412:0:412:7|Input PRDATAS9 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":419:0:419:8|Input PRDATAS10 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":426:0:426:8|Input PRDATAS11 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":433:0:433:8|Input PRDATAS12 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":440:0:440:8|Input PRDATAS13 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":447:0:447:8|Input PRDATAS14 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":454:0:454:8|Input PRDATAS15 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":458:0:458:7|Input PREADYS1 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":460:0:460:7|Input PREADYS2 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":462:0:462:7|Input PREADYS3 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":464:0:464:7|Input PREADYS4 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":466:0:466:7|Input PREADYS5 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":468:0:468:7|Input PREADYS6 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":470:0:470:7|Input PREADYS7 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":472:0:472:7|Input PREADYS8 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":474:0:474:7|Input PREADYS9 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":476:0:476:8|Input PREADYS10 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":478:0:478:8|Input PREADYS11 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":480:0:480:8|Input PREADYS12 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":482:0:482:8|Input PREADYS13 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":484:0:484:8|Input PREADYS14 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":486:0:486:8|Input PREADYS15 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":490:0:490:8|Input PSLVERRS1 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":492:0:492:8|Input PSLVERRS2 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":494:0:494:8|Input PSLVERRS3 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":496:0:496:8|Input PSLVERRS4 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":498:0:498:8|Input PSLVERRS5 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":500:0:500:8|Input PSLVERRS6 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":502:0:502:8|Input PSLVERRS7 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":504:0:504:8|Input PSLVERRS8 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":506:0:506:8|Input PSLVERRS9 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":508:0:508:9|Input PSLVERRS10 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":510:0:510:9|Input PSLVERRS11 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":512:0:512:9|Input PSLVERRS12 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":514:0:514:9|Input PSLVERRS13 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":516:0:516:9|Input PSLVERRS14 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vlog\core_obfuscated\coreapb3.v":518:0:518:9|Input PSLVERRS15 is unused
@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\coreahbtoapb3.v":40:0:40:5|Input port bit 0 of HTRANS[1:0] is unused

@N: CL201 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":152:0:152:5|Trying to extract state machine for register CAHBtoAPB3OIl
Extracted state machine for register CAHBtoAPB3OIl
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL201 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":646:0:646:5|Trying to extract state machine for register CAHBtoAPB3IOI
Extracted state machine for register CAHBtoAPB3IOI
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":735:0:735:8|Input port bit 0 of HTRANS_M0[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":800:0:800:8|Input port bit 0 of HTRANS_M1[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":858:0:858:7|Input port bit 1 of HRESP_S0[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":934:0:934:7|Input port bit 1 of HRESP_S1[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1010:0:1010:7|Input port bit 1 of HRESP_S2[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1086:0:1086:7|Input port bit 1 of HRESP_S3[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1162:0:1162:7|Input port bit 1 of HRESP_S4[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1238:0:1238:7|Input port bit 1 of HRESP_S5[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1314:0:1314:7|Input port bit 1 of HRESP_S6[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1390:0:1390:7|Input port bit 1 of HRESP_S7[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1466:0:1466:7|Input port bit 1 of HRESP_S8[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1542:0:1542:7|Input port bit 1 of HRESP_S9[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1618:0:1618:8|Input port bit 1 of HRESP_S10[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1694:0:1694:8|Input port bit 1 of HRESP_S11[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1770:0:1770:8|Input port bit 1 of HRESP_S12[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1846:0:1846:8|Input port bit 1 of HRESP_S13[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1922:0:1922:8|Input port bit 1 of HRESP_S14[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":1998:0:1998:8|Input port bit 1 of HRESP_S15[1:0] is unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":2074:0:2074:8|Input port bit 1 of HRESP_SHG[1:0] is unused

@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":751:0:751:8|Input HBURST_M0 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":758:0:758:7|Input HPROT_M0 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":816:0:816:8|Input HBURST_M1 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite.v":823:0:823:7|Input HPROT_M1 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":111:0:111:8|Input HWDATA_M0 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":173:0:173:8|Input HRDATA_S0 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":175:0:175:11|Input HREADYOUT_S0 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":177:0:177:7|Input HRESP_S0 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":223:0:223:8|Input HRDATA_S1 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":225:0:225:11|Input HREADYOUT_S1 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":227:0:227:7|Input HRESP_S1 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":273:0:273:8|Input HRDATA_S2 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":275:0:275:11|Input HREADYOUT_S2 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":277:0:277:7|Input HRESP_S2 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":323:0:323:8|Input HRDATA_S3 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":325:0:325:11|Input HREADYOUT_S3 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":327:0:327:7|Input HRESP_S3 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":373:0:373:8|Input HRDATA_S4 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":375:0:375:11|Input HREADYOUT_S4 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":377:0:377:7|Input HRESP_S4 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":523:0:523:8|Input HRDATA_S7 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":525:0:525:11|Input HREADYOUT_S7 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":527:0:527:7|Input HRESP_S7 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":573:0:573:8|Input HRDATA_S8 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":575:0:575:11|Input HREADYOUT_S8 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":577:0:577:7|Input HRESP_S8 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":623:0:623:8|Input HRDATA_S9 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":625:0:625:11|Input HREADYOUT_S9 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":627:0:627:7|Input HRESP_S9 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":673:0:673:9|Input HRDATA_S10 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":675:0:675:12|Input HREADYOUT_S10 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":677:0:677:8|Input HRESP_S10 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":723:0:723:9|Input HRDATA_S11 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":725:0:725:12|Input HREADYOUT_S11 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":727:0:727:8|Input HRESP_S11 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":773:0:773:9|Input HRDATA_S12 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":775:0:775:12|Input HREADYOUT_S12 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":777:0:777:8|Input HRESP_S12 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":823:0:823:9|Input HRDATA_S13 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":825:0:825:12|Input HREADYOUT_S13 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":827:0:827:8|Input HRESP_S13 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":873:0:873:9|Input HRDATA_S14 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":875:0:875:12|Input HREADYOUT_S14 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":877:0:877:8|Input HRESP_S14 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":923:0:923:9|Input HRDATA_S15 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":925:0:925:12|Input HREADYOUT_S15 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":927:0:927:8|Input HRESP_S15 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":973:0:973:9|Input HRDATA_SHG is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":975:0:975:12|Input HREADYOUT_SHG is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":977:0:977:8|Input HRESP_SHG is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":60:0:60:9|Input CAHBLTl0O0 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":67:0:67:9|Input CAHBLTO1O0 is unused
@W: CL246 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":37:0:37:9|Input port bits 31 to 12 of CAHBLTI0OI[31:0] are unused

@W: CL247 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":60:0:60:9|Input port bit 0 of CAHBLTI1OI[1:0] is unused

@N: CL201 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":494:0:494:5|Trying to extract state machine for register CAHBLTllOI
Extracted state machine for register CAHBLTllOI
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL246 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":106:0:106:9|Input port bits 16 to 7 of CAHBLTIIII[16:0] are unused

@W: CL246 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":106:0:106:9|Input port bits 4 to 0 of CAHBLTIIII[16:0] are unused

@W: CL246 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":113:0:113:9|Input port bits 16 to 7 of CAHBLTlIII[16:0] are unused

@W: CL246 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":113:0:113:9|Input port bits 4 to 0 of CAHBLTlIII[16:0] are unused

@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":117:0:117:9|Input CAHBLTIlII is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":119:0:119:9|Input CAHBLTllII is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":184:0:184:8|Input HRDATA_S0 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":186:0:186:11|Input HREADYOUT_S0 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":193:0:193:8|Input HRDATA_S1 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":195:0:195:11|Input HREADYOUT_S1 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":202:0:202:8|Input HRDATA_S2 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":204:0:204:11|Input HREADYOUT_S2 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":211:0:211:8|Input HRDATA_S3 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":213:0:213:11|Input HREADYOUT_S3 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":220:0:220:8|Input HRDATA_S4 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":222:0:222:11|Input HREADYOUT_S4 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":247:0:247:8|Input HRDATA_S7 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":249:0:249:11|Input HREADYOUT_S7 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":256:0:256:8|Input HRDATA_S8 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":258:0:258:11|Input HREADYOUT_S8 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":265:0:265:8|Input HRDATA_S9 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":267:0:267:11|Input HREADYOUT_S9 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":274:0:274:9|Input HRDATA_S10 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":276:0:276:12|Input HREADYOUT_S10 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":283:0:283:9|Input HRDATA_S11 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":285:0:285:12|Input HREADYOUT_S11 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":292:0:292:9|Input HRDATA_S12 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":294:0:294:12|Input HREADYOUT_S12 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":301:0:301:9|Input HRDATA_S13 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":303:0:303:12|Input HREADYOUT_S13 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":310:0:310:9|Input HRDATA_S14 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":312:0:312:12|Input HREADYOUT_S14 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":319:0:319:9|Input HRDATA_S15 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":321:0:321:12|Input HREADYOUT_S15 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":328:0:328:9|Input HRDATA_SHG is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":330:0:330:12|Input HREADYOUT_SHG is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":332:0:332:9|Input CAHBLTlIlI is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":106:0:106:9|Input CAHBLTIIII is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":113:0:113:9|Input CAHBLTlIII is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":117:0:117:9|Input CAHBLTIlII is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":119:0:119:9|Input CAHBLTllII is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":184:0:184:8|Input HRDATA_S0 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":186:0:186:11|Input HREADYOUT_S0 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":193:0:193:8|Input HRDATA_S1 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":195:0:195:11|Input HREADYOUT_S1 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":202:0:202:8|Input HRDATA_S2 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":204:0:204:11|Input HREADYOUT_S2 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":211:0:211:8|Input HRDATA_S3 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":213:0:213:11|Input HREADYOUT_S3 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":220:0:220:8|Input HRDATA_S4 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":222:0:222:11|Input HREADYOUT_S4 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":229:0:229:8|Input HRDATA_S5 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":231:0:231:11|Input HREADYOUT_S5 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":238:0:238:8|Input HRDATA_S6 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":240:0:240:11|Input HREADYOUT_S6 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":247:0:247:8|Input HRDATA_S7 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":249:0:249:11|Input HREADYOUT_S7 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":256:0:256:8|Input HRDATA_S8 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":258:0:258:11|Input HREADYOUT_S8 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":265:0:265:8|Input HRDATA_S9 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":267:0:267:11|Input HREADYOUT_S9 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":274:0:274:9|Input HRDATA_S10 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":276:0:276:12|Input HREADYOUT_S10 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":283:0:283:9|Input HRDATA_S11 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":285:0:285:12|Input HREADYOUT_S11 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":292:0:292:9|Input HRDATA_S12 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":294:0:294:12|Input HREADYOUT_S12 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":301:0:301:9|Input HRDATA_S13 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":303:0:303:12|Input HREADYOUT_S13 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":310:0:310:9|Input HRDATA_S14 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":312:0:312:12|Input HREADYOUT_S14 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":319:0:319:9|Input HRDATA_S15 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":321:0:321:12|Input HREADYOUT_S15 is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":328:0:328:9|Input HRDATA_SHG is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":330:0:330:12|Input HREADYOUT_SHG is unused
@W: CL159 :"Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\Actel\DirectCore\CoreAHBLite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":332:0:332:9|Input CAHBLTlIlI is unused
@END
Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Fri Aug 02 18:03:21 2013

###########################################################]
Premap Report

Synopsys Actel Technology Pre-mapping, Version mapact, Build 729R, Built Jun 20 2012 09:47:40
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

Reading constraint file: Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell_syn.sdc
@L: Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL_scck.rpt 
Printing clock  summary report in "Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)

@N: MF237 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":1270:35:1270:73|Generating a type rem remainder 
@W: BN132 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":170:0:170:5|Removing sequential instance ncs0,  because it is equivalent to instance nbyte_en_1[0]


Clock Summary
**************

Start       Requested     Requested     Clock        Clock          
Clock       Frequency     Period        Type         Group          
--------------------------------------------------------------------
System      1.0 MHz       1000.000      system       system_clkgroup
FAB_CLK     40.0 MHz      25.000        declared     clk_group_0    
FCLK        40.0 MHz      25.000        declared     clk_group_0    
====================================================================

@W: MT532 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found signal identified as System clock which controls 215 sequential elements including imaging_0/adc081s101_0/cntrWaitTrailing[2:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. 


Finished Pre Mapping Phase. (Time elapsed 0h:00m:01s; Memory used current: 111MB peak: 113MB)

@W: MO111 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\toplevel\toplevel.v":205:14:205:32|Tristate driver TP_PADDR_BIT2 on net TP_PADDR_BIT2 has its enable tied to GND (module TOPLEVEL) 
@N: BN225 |Writing default property annotation file Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL.sap.
Pre-mapping successful!

At Mapper Exit (Time elapsed 0h:00m:01s; Memory used current: 49MB peak: 113MB)

Process took 0h:00m:01s realtime, 0h:00m:02s cputime
# Fri Aug 02 18:03:25 2013

###########################################################]
Map & Optimize Report

Synopsys Actel Technology Mapper, Version mapact, Build 729R, Built Jun 20 2012 09:47:40
Copyright (C) 1994-2012, Synopsys, Inc. This software the associated documentation are confidential and proprietary to Synopsys, Inc. Your use or disclosure of this software subject to the terms and conditions of a written license agreement between you, or your company, and Synopsys, Inc.
Product Version F-2012.03M-SP1 

Mapper Startup Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)

@N: MF248 |Running in 64-bit mode.
@N: MF258 |Gated clock conversion disabled 
@N: MF547 |Generated clock conversion disabled 

Design Input Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)


Mapper Initialization Complete (Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 92MB)



Starting Optimization and Mapping (Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 110MB)

@W: MO111 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":64:7:64:18|Tristate driver LPXIN_CLKOUT on net LPXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":63:7:63:20|Tristate driver MAINXIN_CLKOUT on net MAINXIN_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":62:7:62:18|Tristate driver RCOSC_CLKOUT on net RCOSC_CLKOUT has its enable tied to GND (module MSS_CORE2_tmp_MSS_CCC_0_MSS_CCC) 
@W: MO111 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\toplevel\toplevel.v":205:14:205:32|Tristate driver TP_PADDR_BIT2 on net TP_PADDR_BIT2 has its enable tied to GND (module TOPLEVEL) 
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":4185:0:4185:5|Register bit CAHBLTOI0I is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Removing sequential instance CAHBLTIO0I of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTO0OI_1_0_0_0_1_0_0(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":691:0:691:5|Removing sequential instance CAHBLTIO0l[1:0] of view:PrimLib.dffre(prim) in hierarchy view:COREAHBLITE_LIB.CAHBLTllO0_1_0_0_4294967280s_0_0(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg.v":335:0:335:9|Removing instance CAHBLTO1I0 of view:COREAHBLITE_LIB.CAHBLTlI1_CAHBLTO1I0(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":717:11:717:26|Removing sequential instance fifo_px_1.DFN1C0_UNDERFLOW of view:smartfusion.DFN1C0(prim) in hierarchy view:work.imaging(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\smartgen\fifo_px\fifo_px.v":717:11:717:26|Removing sequential instance fifo_px_0.DFN1C0_UNDERFLOW of view:smartfusion.DFN1C0(prim) in hierarchy view:work.imaging(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_initcfg_awrap.v":349:0:349:5|Removing sequential instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0I0l.CAHBLTIOl0.CAHBLTl11l[15:0] of view:PrimLib.dffre(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN115 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_matrix2x16.v":16397:0:16397:10|Removing instance CoreAHBLite_0.CAHBLTO1I0l.CAHBLTI0O0l of view:COREAHBLITE_LIB.CAHBLTl0Il_CAHBLTI0O0l(verilog) because there are no references to its outputs 

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 113MB)

@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOO0I[2] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[31] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[30] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[29] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[28] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[27] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[26] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[25] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[24] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[23] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[22] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[21] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1319:0:1319:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTI1lI[20] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[4] is always 0, optimizing ...
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":178:0:178:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.CAHBtoAPB3l1I[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[23] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[22] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[21] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[20] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[19] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[18] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[17] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[16] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[15] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[14] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[13] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@A: BN291 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":105:0:105:5|Boundary register COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[12] packed into a complex cell. To disable register packing, set syn_keep=1 on net between register and complex cell. 
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBLTllOI[7:0] (netlist:statemachine)
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_slavearbiter.v":314:0:314:8|Register bit CAHBLTllOI[1] is always 0, optimizing ...
Encoding state machine CAHBtoAPB3IOI[4:0] (netlist:statemachine)
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine CAHBtoAPB3OIl[2:0] (netlist:statemachine)
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101_adc081s101_0(verilog) inst cntrWaitTrailing[2:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101_adc081s101_0(verilog) inst bitsRead[3:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst cntrWaitTrailing[2:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101(verilog) inst bitsRead[3:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101_adc081s101_3(verilog) inst cntrWaitTrailing[2:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Found counter in view:work.adc081s101_adc081s101_3(verilog) inst bitsRead[3:0]
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[0] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[1] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[2] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[3] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[4] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[5] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[6] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Register bit dataout[7] is always 1, optimizing ...
@N: MF135 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Found RAM 'cachedValue[7:0]', 8 words by 8 bits 
Encoding state machine substate[15:0] (netlist:statemachine)
original code -> new code
   00000 -> 0000000000000001
   00001 -> 0000000000000010
   00010 -> 0000000000000100
   00011 -> 0000000000001000
   00101 -> 0000000000010000
   00110 -> 0000000000100000
   00111 -> 0000000001000000
   01000 -> 0000000010000000
   01010 -> 0000000100000000
   01011 -> 0000001000000000
   01100 -> 0000010000000000
   01101 -> 0000100000000000
   01110 -> 0001000000000000
   01111 -> 0010000000000000
   10000 -> 0100000000000000
   10001 -> 1000000000000000
Encoding state machine state[12:0] (netlist:statemachine)
original code -> new code
   0000 -> 0000000000001
   0001 -> 0000000000010
   0010 -> 0000000000100
   0011 -> 0000000001000
   0100 -> 0000000010000
   0101 -> 0000000100000
   0110 -> 0000001000000
   0111 -> 0000010000000
   1000 -> 0000100000000
   1001 -> 0001000000000
   1010 -> 0010000000000
   1011 -> 0100000000000
   1100 -> 1000000000000
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF176 |Default generator successful 
@N: MF238 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":465:51:465:79|Found 8-bit incrementor, 'un2_cachedValue_1[7:0]'
@N: MF239 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":232:30:232:43|Found 32-bit decrementor, 'un3_counterWait_1[31:0]'
Encoding state machine fifoRdenState_0_[4:0] (netlist:statemachine)
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
Encoding state machine fifoRdenState_1_[4:0] (netlist:statemachine)
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
Encoding state machine fifoRdenState_2_[4:0] (netlist:statemachine)
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
Encoding state machine fifoRdenState_3_[4:0] (netlist:statemachine)
original code -> new code
   000 -> 00000
   001 -> 00011
   010 -> 00101
   011 -> 01001
   100 -> 10001
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":116:0:116:5|Found counter in view:work.cr_int(verilog) inst ac_counter[3:0]
@N:"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\cr_int.v":91:0:91:5|Found counter in view:work.cr_int(verilog) inst op_counter[3:0]
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Register bit px3_out[0] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Register bit px3_out[1] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Register bit px3_out[2] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Register bit px3_out[3] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Register bit px3_out[4] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Register bit px3_out[5] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Register bit px3_out[6] is always 1, optimizing ...
@W: MO161 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Register bit px3_out[7] is always 1, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1581:0:1581:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[16] is always 0, optimizing ...
@W: MO160 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahblite\3.1.102\rtl\vlog\core_obfuscated\coreahblite_masterstage.v":1610:0:1610:5|Register bit CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTIlIl is always 0, optimizing ...
@W: BN132 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\ahbtoapbsm.v":646:0:646:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.PWRITE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Oll.CAHBtoAPB3IOI[2]
@W: BN132 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\penablescheduler.v":152:0:152:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.PENABLE,  because it is equivalent to instance COREAHBTOAPB3_0.CAHBtoAPB3Ill.CAHBtoAPB3OIl[1]
@N: BN115 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\imaging\imaging.v":277:11:277:22|Removing instance adc081s101_3 of view:work.adc081s101_adc081s101_3(verilog) because there are no references to its outputs 

Finished factoring (Time elapsed 0h:00m:09s; Memory used current: 133MB peak: 167MB)

@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[31] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[30] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[29] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[28] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[27] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[26] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[25] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[24] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[23] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[22] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[21] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[20] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[19] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[18] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[17] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[16] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[15] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[14] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[13] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[12] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[11] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[10] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[9] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[8] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[7] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[6] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[5] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[4] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[3] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[2] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\actel\directcore\coreahbtoapb3\2.0.116\rtl\vlog\core_obfuscated\apbaddrdata.v":220:0:220:5|Removing sequential instance COREAHBTOAPB3_0.CAHBtoAPB3lll.PWDATA[1] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":284:0:284:5|Removing sequential instance imaging_0.stonyman_apb3_0.stonyman_ioreg_0.fifoRden_3_ of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman_apb3.v":284:0:284:5|Removing sequential instance imaging_0.stonyman_apb3_0.stonyman_ioreg_0.fifoRden_2_ of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Removing sequential instance imaging_0.stonyman_0.px2_out[0] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Removing sequential instance imaging_0.stonyman_0.px2_out[1] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Removing sequential instance imaging_0.stonyman_0.px2_out[2] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Removing sequential instance imaging_0.stonyman_0.px2_out[3] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Removing sequential instance imaging_0.stonyman_0.px2_out[4] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Removing sequential instance imaging_0.stonyman_0.px2_out[5] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Removing sequential instance imaging_0.stonyman_0.px2_out[6] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\stonyman.v":204:0:204:5|Removing sequential instance imaging_0.stonyman_0.px2_out[7] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.cntrWaitLeading[1] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.cntrWaitLeading[0] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.cntrWaitQuiet[2] of view:PrimLib.dffs(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.cntrWaitQuiet[1] of view:PrimLib.dffs(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.cntrWaitQuiet[0] of view:PrimLib.dffs(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.dataout[7] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.dataout[6] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.dataout[5] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.dataout[4] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.dataout[3] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.dataout[2] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.dataout[1] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.dataout[0] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.cs of view:PrimLib.dffs(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.conversionComplete of view:PrimLib.dffs(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.cntrWaitTrailing[2] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.cntrWaitTrailing[1] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.cntrWaitTrailing[0] of view:PrimLib.dff(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.bitsRead[3] of view:PrimLib.dffs(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.bitsRead[2] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.bitsRead[1] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_2.bitsRead[0] of view:PrimLib.dffr(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 
@N: BN362 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\hdl\adc081s101.v":41:0:41:5|Removing sequential instance imaging_0.adc081s101_1.conversionComplete of view:PrimLib.dffs(prim) in hierarchy view:work.TOPLEVEL(verilog) because there are no references to its outputs 

Finished gated-clock and generated-clock conversion (Time elapsed 0h:00m:09s; Memory used current: 130MB peak: 167MB)


Finished generic timing optimizations - Pass 1 (Time elapsed 0h:00m:10s; Memory used current: 128MB peak: 167MB)


Starting Early Timing Optimization (Time elapsed 0h:00m:10s; Memory used current: 129MB peak: 167MB)


Finished Early Timing Optimization (Time elapsed 0h:00m:15s; Memory used current: 158MB peak: 167MB)


Finished generic timing optimizations - Pass 2 (Time elapsed 0h:00m:15s; Memory used current: 157MB peak: 167MB)


Finished preparing to map (Time elapsed 0h:00m:16s; Memory used current: 156MB peak: 167MB)

@N: FP130 |Promoting Net MSS_CORE2_0_M2F_RESET_N on CLKINT  I_1068 
@N: FP130 |Promoting Net imaging_0.stonyman_0_clkAdc on CLKINT  imaging_0.stonyman_0.clkAdc_inferred_clock 
@N: FP130 |Promoting Net psram_cr_0.ahb0.haddr_reg[2] on CLKINT  I_1069 

Finished technology mapping (Time elapsed 0h:00m:16s; Memory used current: 177MB peak: 179MB)


Finished technology timing optimizations and critical path resynthesis (Time elapsed 0h:00m:16s; Memory used current: 177MB peak: 179MB)


Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished restoring hierarchy (Time elapsed 0h:00m:16s; Memory used current: 178MB peak: 179MB)

Writing Analyst data base Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\synthesis\TOPLEVEL.srm

Finished Writing Netlist Databases (Time elapsed 0h:00m:17s; Memory used current: 173MB peak: 179MB)

Writing EDIF Netlist and constraint files
F-2012.03M-SP1 

Finished Writing EDIF Netlist and constraint files (Time elapsed 0h:00m:17s; Memory used current: 177MB peak: 179MB)

@W: MT246 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_core2.v":636:7:636:18|Blackbox MSSINT is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\mss_core2\mss_ccc_0\mss_core2_tmp_mss_ccc_0_mss_ccc.v":96:15:96:22|Blackbox MSS_XTLOSC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
Found clock FAB_CLK with period 25.00ns 
Found clock FCLK with period 25.00ns 
@W: MT420 |Found inferred clock stonyman|clkAdc_inferred_clock with period 12.50ns. Please declare a user-defined clock on object "n:imaging_0.stonyman_0.clkAdc"



##### START OF TIMING REPORT #####[
# Timing Report written on Fri Aug 02 18:03:44 2013
#


Top view:               TOPLEVEL
Library name:           smartfusion
Operating conditions:   COMWCSTD ( T = 70.0, V = 1.42, P = 1.74, tree_type = balanced_tree )
Requested Frequency:    40.0 MHz
Wire load mode:         top
Wire load model:        smartfusion
Paths requested:        5
Constraint File(s):    Z:\russ\private\research\senseye\git\sw\smartfusion\impl\libero\insight\component\work\MSS_CORE2\mss_tshell_syn.sdc
                       
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -22.736

                                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type         Group              
---------------------------------------------------------------------------------------------------------------------------------------
FAB_CLK                            40.0 MHz      39.8 MHz      25.000        25.119        -0.119      declared     clk_group_0        
FCLK                               40.0 MHz      NA            25.000        NA            NA          declared     clk_group_0        
stonyman|clkAdc_inferred_clock     80.0 MHz      28.4 MHz      12.500        35.236        -22.736     inferred     Inferred_clkgroup_0
System                             80.0 MHz      171.5 MHz     12.500        5.831         6.669       system       system_clkgroup    
=======================================================================================================================================





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  12.500      6.669    |  No paths    -      |  No paths    -      |  No paths    -    
System                          FAB_CLK                         |  25.000      2.791    |  No paths    -      |  No paths    -      |  No paths    -    
System                          stonyman|clkAdc_inferred_clock  |  12.500      -3.790   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                         System                          |  25.000      12.023   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                         FAB_CLK                         |  25.000      -0.119   |  No paths    -      |  No paths    -      |  No paths    -    
FAB_CLK                         stonyman|clkAdc_inferred_clock  |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
stonyman|clkAdc_inferred_clock  System                          |  12.500      10.484   |  No paths    -      |  No paths    -      |  No paths    -    
stonyman|clkAdc_inferred_clock  FAB_CLK                         |  Diff grp    -        |  No paths    -      |  No paths    -      |  No paths    -    
stonyman|clkAdc_inferred_clock  stonyman|clkAdc_inferred_clock  |  12.500      -22.736  |  No paths    -      |  No paths    -      |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: FAB_CLK
====================================



Starting Points with Worst Slack
********************************

                                                        Starting                                              Arrival           
Instance                                                Reference     Type         Pin     Net                Time        Slack 
                                                        Clock                                                                   
--------------------------------------------------------------------------------------------------------------------------------
imaging_0.fifo_px_0.DFN1C0_FULL                         FAB_CLK       DFN1C0       Q       TP_FULL_c          0.580       -0.119
imaging_0.stonyman_0.writeEnable                        FAB_CLK       DFN1P0       Q       TP_WREN_c          0.580       -0.076
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTOI0I        FAB_CLK       DFN1C0       Q       CAHBLTOI0I         0.737       0.073 
imaging_0.fifo_px_1.DFN1C0_FULL                         FAB_CLK       DFN1C0       Q       fifo_px_1_FULL     0.580       0.354 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[1]     FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[1]      0.737       1.156 
CoreAHBLite_0.CAHBLTO1I0l.CAHBLTIlO0l.CAHBLTl00I[0]     FAB_CLK       DFN1E0C0     Q       CAHBLTl00I[0]      0.737       1.295 
imaging_0.fifo_px_0.DFN1C0_MEM_WADDR\[1\]               FAB_CLK       DFN1C0       Q       MEM_WADDR\[1\]     0.737       1.500 
imaging_0.fifo_px_1.DFN1C0_MEM_WADDR\[1\]               FAB_CLK       DFN1C0       Q       MEM_WADDR\[1\]     0.737       1.500 
imaging_0.fifo_px_0.DFN1C0_MEM_WADDR\[0\]               FAB_CLK       DFN1C0       Q       MEM_WADDR\[0\]     0.737       1.539 
imaging_0.fifo_px_1.DFN1C0_MEM_WADDR\[0\]               FAB_CLK       DFN1C0       Q       MEM_WADDR\[0\]     0.737       1.539 
================================================================================================================================


Ending Points with Worst Slack
******************************

                                           Starting                                                      Required           
Instance                                   Reference     Type         Pin     Net                        Time         Slack 
                                           Clock                                                                            
----------------------------------------------------------------------------------------------------------------------------
imaging_0.fifo_px_0.DFN1C0_AFULL           FAB_CLK       DFN1C0       D       OR2_0_Y                    24.461       -0.119
imaging_0.fifo_px_1.DFN1C0_AFULL           FAB_CLK       DFN1C0       D       OR2_0_Y                    24.461       -0.076
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[0]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073 
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[1]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073 
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[2]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073 
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[3]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073 
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[4]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073 
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[5]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073 
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[6]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073 
COREAHBTOAPB3_0.CAHBtoAPB3lll.PADDR[7]     FAB_CLK       DFN1E0C0     E       CAHBtoAPB3I1I_1_sqmuxa     24.392       0.073 
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      24.581
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.119

    Number of logic level(s):                20
    Starting point:                          imaging_0.fifo_px_0.DFN1C0_FULL / Q
    Ending point:                            imaging_0.fifo_px_0.DFN1C0_AFULL / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
imaging_0.fifo_px_0.DFN1C0_FULL                DFN1C0     Q        Out     0.580     0.580       -         
TP_FULL_c                                      Net        -        -       1.279     -           5         
imaging_0.fifo_px_0.NAND2_0                    NAND2      A        In      -         1.860       -         
imaging_0.fifo_px_0.NAND2_0                    NAND2      Y        Out     0.488     2.348       -         
NAND2_0_Y                                      Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.AND2_MEMORYWE              AND2       A        In      -         2.669       -         
imaging_0.fifo_px_0.AND2_MEMORYWE              AND2       Y        Out     0.514     3.184       -         
MEMORYWE                                       Net        -        -       0.806     -           3         
imaging_0.fifo_px_0.AND2_37                    AND2       B        In      -         3.990       -         
imaging_0.fifo_px_0.AND2_37                    AND2       Y        Out     0.627     4.618       -         
AND2_37_Y                                      Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.AO1_1                      AO1        B        In      -         5.003       -         
imaging_0.fifo_px_0.AO1_1                      AO1        Y        Out     0.598     5.601       -         
AO1_1_Y                                        Net        -        -       0.806     -           3         
imaging_0.fifo_px_0.AO1_37                     AO1        B        In      -         6.408       -         
imaging_0.fifo_px_0.AO1_37                     AO1        Y        Out     0.598     7.005       -         
AO1_37_Y                                       Net        -        -       1.184     -           4         
imaging_0.fifo_px_0.AO1_15                     AO1        B        In      -         8.189       -         
imaging_0.fifo_px_0.AO1_15                     AO1        Y        Out     0.598     8.787       -         
AO1_15_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.AO1_19                     AO1        B        In      -         9.173       -         
imaging_0.fifo_px_0.AO1_19                     AO1        Y        Out     0.598     9.770       -         
AO1_19_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.XOR2_WBINNXTSHIFT\[7\]     XOR2       B        In      -         10.092      -         
imaging_0.fifo_px_0.XOR2_WBINNXTSHIFT\[7\]     XOR2       Y        Out     0.937     11.029      -         
WBINNXTSHIFT\[7\]                              Net        -        -       1.279     -           5         
imaging_0.fifo_px_0.AND2_18                    AND2       A        In      -         12.308      -         
imaging_0.fifo_px_0.AND2_18                    AND2       Y        Out     0.488     12.796      -         
AND2_18_Y                                      Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.AO1_17                     AO1        B        In      -         13.182      -         
imaging_0.fifo_px_0.AO1_17                     AO1        Y        Out     0.567     13.748      -         
AO1_17_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.AO1_2                      AO1        C        In      -         14.070      -         
imaging_0.fifo_px_0.AO1_2                      AO1        Y        Out     0.655     14.725      -         
AO1_2_Y                                        Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.AO1_16                     AO1        C        In      -         15.047      -         
imaging_0.fifo_px_0.AO1_16                     AO1        Y        Out     0.655     15.702      -         
AO1_16_Y                                       Net        -        -       0.806     -           3         
imaging_0.fifo_px_0.AO1_45                     AO1        B        In      -         16.508      -         
imaging_0.fifo_px_0.AO1_45                     AO1        Y        Out     0.567     17.075      -         
AO1_45_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.AO1_12                     AO1        B        In      -         17.461      -         
imaging_0.fifo_px_0.AO1_12                     AO1        Y        Out     0.567     18.027      -         
AO1_12_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.XOR2_WDIFF\[12\]           XOR2       B        In      -         18.349      -         
imaging_0.fifo_px_0.XOR2_WDIFF\[12\]           XOR2       Y        Out     0.937     19.285      -         
WDIFF\[12\]                                    Net        -        -       0.806     -           3         
imaging_0.fifo_px_0.OR2A_1                     OR2A       A        In      -         20.092      -         
imaging_0.fifo_px_0.OR2A_1                     OR2A       Y        Out     0.537     20.629      -         
OR2A_1_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.NOR3A_1                    NOR3A      A        In      -         21.014      -         
imaging_0.fifo_px_0.NOR3A_1                    NOR3A      Y        Out     0.641     21.656      -         
NOR3A_1_Y                                      Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.NAND3A_4                   NAND3A     A        In      -         21.977      -         
imaging_0.fifo_px_0.NAND3A_4                   NAND3A     Y        Out     0.751     22.728      -         
NAND3A_4_Y                                     Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.AOI1_0                     AOI1       C        In      -         23.049      -         
imaging_0.fifo_px_0.AOI1_0                     AOI1       Y        Out     0.525     23.574      -         
AOI1_0_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.OR2_0                      OR2        A        In      -         23.896      -         
imaging_0.fifo_px_0.OR2_0                      OR2        Y        Out     0.363     24.259      -         
OR2_0_Y                                        Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.DFN1C0_AFULL               DFN1C0     D        In      -         24.581      -         
===========================================================================================================
Total path delay (propagation time + setup) of 25.119 is 13.329(53.1%) logic and 11.790(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      24.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.076

    Number of logic level(s):                20
    Starting point:                          imaging_0.stonyman_0.writeEnable / Q
    Ending point:                            imaging_0.fifo_px_1.DFN1C0_AFULL / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.writeEnable               DFN1P0     Q        Out     0.580     0.580       -         
TP_WREN_c                                      Net        -        -       1.184     -           4         
imaging_0.fifo_px_1.WEBUBBLE                   INV        A        In      -         1.764       -         
imaging_0.fifo_px_1.WEBUBBLE                   INV        Y        Out     0.363     2.127       -         
WEP                                            Net        -        -       0.386     -           2         
imaging_0.fifo_px_1.AND2_MEMORYWE              AND2       B        In      -         2.513       -         
imaging_0.fifo_px_1.AND2_MEMORYWE              AND2       Y        Out     0.627     3.140       -         
MEMORYWE                                       Net        -        -       0.806     -           3         
imaging_0.fifo_px_1.AND2_37                    AND2       B        In      -         3.947       -         
imaging_0.fifo_px_1.AND2_37                    AND2       Y        Out     0.627     4.574       -         
AND2_37_Y                                      Net        -        -       0.386     -           2         
imaging_0.fifo_px_1.AO1_1                      AO1        B        In      -         4.960       -         
imaging_0.fifo_px_1.AO1_1                      AO1        Y        Out     0.598     5.558       -         
AO1_1_Y                                        Net        -        -       0.806     -           3         
imaging_0.fifo_px_1.AO1_37                     AO1        B        In      -         6.364       -         
imaging_0.fifo_px_1.AO1_37                     AO1        Y        Out     0.598     6.962       -         
AO1_37_Y                                       Net        -        -       1.184     -           4         
imaging_0.fifo_px_1.AO1_15                     AO1        B        In      -         8.146       -         
imaging_0.fifo_px_1.AO1_15                     AO1        Y        Out     0.598     8.743       -         
AO1_15_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_1.AO1_19                     AO1        B        In      -         9.129       -         
imaging_0.fifo_px_1.AO1_19                     AO1        Y        Out     0.598     9.727       -         
AO1_19_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.XOR2_WBINNXTSHIFT\[7\]     XOR2       B        In      -         10.049      -         
imaging_0.fifo_px_1.XOR2_WBINNXTSHIFT\[7\]     XOR2       Y        Out     0.937     10.985      -         
WBINNXTSHIFT\[7\]                              Net        -        -       1.279     -           5         
imaging_0.fifo_px_1.AND2_18                    AND2       A        In      -         12.264      -         
imaging_0.fifo_px_1.AND2_18                    AND2       Y        Out     0.488     12.753      -         
AND2_18_Y                                      Net        -        -       0.386     -           2         
imaging_0.fifo_px_1.AO1_17                     AO1        B        In      -         13.139      -         
imaging_0.fifo_px_1.AO1_17                     AO1        Y        Out     0.567     13.705      -         
AO1_17_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.AO1_2                      AO1        C        In      -         14.027      -         
imaging_0.fifo_px_1.AO1_2                      AO1        Y        Out     0.655     14.682      -         
AO1_2_Y                                        Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.AO1_16                     AO1        C        In      -         15.003      -         
imaging_0.fifo_px_1.AO1_16                     AO1        Y        Out     0.655     15.658      -         
AO1_16_Y                                       Net        -        -       0.806     -           3         
imaging_0.fifo_px_1.AO1_45                     AO1        B        In      -         16.465      -         
imaging_0.fifo_px_1.AO1_45                     AO1        Y        Out     0.567     17.031      -         
AO1_45_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_1.AO1_12                     AO1        B        In      -         17.417      -         
imaging_0.fifo_px_1.AO1_12                     AO1        Y        Out     0.567     17.984      -         
AO1_12_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.XOR2_WDIFF\[12\]           XOR2       B        In      -         18.305      -         
imaging_0.fifo_px_1.XOR2_WDIFF\[12\]           XOR2       Y        Out     0.937     19.242      -         
WDIFF\[12\]                                    Net        -        -       0.806     -           3         
imaging_0.fifo_px_1.OR2A_1                     OR2A       A        In      -         20.048      -         
imaging_0.fifo_px_1.OR2A_1                     OR2A       Y        Out     0.537     20.585      -         
OR2A_1_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_1.NOR3A_1                    NOR3A      A        In      -         20.971      -         
imaging_0.fifo_px_1.NOR3A_1                    NOR3A      Y        Out     0.641     21.612      -         
NOR3A_1_Y                                      Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.NAND3A_4                   NAND3A     A        In      -         21.934      -         
imaging_0.fifo_px_1.NAND3A_4                   NAND3A     Y        Out     0.751     22.685      -         
NAND3A_4_Y                                     Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.AOI1_0                     AOI1       C        In      -         23.006      -         
imaging_0.fifo_px_1.AOI1_0                     AOI1       Y        Out     0.525     23.531      -         
AOI1_0_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.OR2_0                      OR2        A        In      -         23.852      -         
imaging_0.fifo_px_1.OR2_0                      OR2        Y        Out     0.363     24.216      -         
OR2_0_Y                                        Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.DFN1C0_AFULL               DFN1C0     D        In      -         24.537      -         
===========================================================================================================
Total path delay (propagation time + setup) of 25.076 is 13.317(53.1%) logic and 11.759(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      24.537
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.076

    Number of logic level(s):                20
    Starting point:                          imaging_0.stonyman_0.writeEnable / Q
    Ending point:                            imaging_0.fifo_px_0.DFN1C0_AFULL / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.writeEnable               DFN1P0     Q        Out     0.580     0.580       -         
TP_WREN_c                                      Net        -        -       1.184     -           4         
imaging_0.fifo_px_0.WEBUBBLE                   INV        A        In      -         1.764       -         
imaging_0.fifo_px_0.WEBUBBLE                   INV        Y        Out     0.363     2.127       -         
WEP                                            Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.AND2_MEMORYWE              AND2       B        In      -         2.513       -         
imaging_0.fifo_px_0.AND2_MEMORYWE              AND2       Y        Out     0.627     3.140       -         
MEMORYWE                                       Net        -        -       0.806     -           3         
imaging_0.fifo_px_0.AND2_37                    AND2       B        In      -         3.947       -         
imaging_0.fifo_px_0.AND2_37                    AND2       Y        Out     0.627     4.574       -         
AND2_37_Y                                      Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.AO1_1                      AO1        B        In      -         4.960       -         
imaging_0.fifo_px_0.AO1_1                      AO1        Y        Out     0.598     5.558       -         
AO1_1_Y                                        Net        -        -       0.806     -           3         
imaging_0.fifo_px_0.AO1_37                     AO1        B        In      -         6.364       -         
imaging_0.fifo_px_0.AO1_37                     AO1        Y        Out     0.598     6.962       -         
AO1_37_Y                                       Net        -        -       1.184     -           4         
imaging_0.fifo_px_0.AO1_15                     AO1        B        In      -         8.146       -         
imaging_0.fifo_px_0.AO1_15                     AO1        Y        Out     0.598     8.743       -         
AO1_15_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.AO1_19                     AO1        B        In      -         9.129       -         
imaging_0.fifo_px_0.AO1_19                     AO1        Y        Out     0.598     9.727       -         
AO1_19_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.XOR2_WBINNXTSHIFT\[7\]     XOR2       B        In      -         10.049      -         
imaging_0.fifo_px_0.XOR2_WBINNXTSHIFT\[7\]     XOR2       Y        Out     0.937     10.985      -         
WBINNXTSHIFT\[7\]                              Net        -        -       1.279     -           5         
imaging_0.fifo_px_0.AND2_18                    AND2       A        In      -         12.264      -         
imaging_0.fifo_px_0.AND2_18                    AND2       Y        Out     0.488     12.753      -         
AND2_18_Y                                      Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.AO1_17                     AO1        B        In      -         13.139      -         
imaging_0.fifo_px_0.AO1_17                     AO1        Y        Out     0.567     13.705      -         
AO1_17_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.AO1_2                      AO1        C        In      -         14.027      -         
imaging_0.fifo_px_0.AO1_2                      AO1        Y        Out     0.655     14.682      -         
AO1_2_Y                                        Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.AO1_16                     AO1        C        In      -         15.003      -         
imaging_0.fifo_px_0.AO1_16                     AO1        Y        Out     0.655     15.658      -         
AO1_16_Y                                       Net        -        -       0.806     -           3         
imaging_0.fifo_px_0.AO1_45                     AO1        B        In      -         16.465      -         
imaging_0.fifo_px_0.AO1_45                     AO1        Y        Out     0.567     17.031      -         
AO1_45_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.AO1_12                     AO1        B        In      -         17.417      -         
imaging_0.fifo_px_0.AO1_12                     AO1        Y        Out     0.567     17.984      -         
AO1_12_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.XOR2_WDIFF\[12\]           XOR2       B        In      -         18.305      -         
imaging_0.fifo_px_0.XOR2_WDIFF\[12\]           XOR2       Y        Out     0.937     19.242      -         
WDIFF\[12\]                                    Net        -        -       0.806     -           3         
imaging_0.fifo_px_0.OR2A_1                     OR2A       A        In      -         20.048      -         
imaging_0.fifo_px_0.OR2A_1                     OR2A       Y        Out     0.537     20.585      -         
OR2A_1_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.NOR3A_1                    NOR3A      A        In      -         20.971      -         
imaging_0.fifo_px_0.NOR3A_1                    NOR3A      Y        Out     0.641     21.612      -         
NOR3A_1_Y                                      Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.NAND3A_4                   NAND3A     A        In      -         21.934      -         
imaging_0.fifo_px_0.NAND3A_4                   NAND3A     Y        Out     0.751     22.685      -         
NAND3A_4_Y                                     Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.AOI1_0                     AOI1       C        In      -         23.006      -         
imaging_0.fifo_px_0.AOI1_0                     AOI1       Y        Out     0.525     23.531      -         
AOI1_0_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.OR2_0                      OR2        A        In      -         23.852      -         
imaging_0.fifo_px_0.OR2_0                      OR2        Y        Out     0.363     24.216      -         
OR2_0_Y                                        Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.DFN1C0_AFULL               DFN1C0     D        In      -         24.537      -         
===========================================================================================================
Total path delay (propagation time + setup) of 25.076 is 13.317(53.1%) logic and 11.759(46.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      24.483
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.022

    Number of logic level(s):                19
    Starting point:                          imaging_0.fifo_px_0.DFN1C0_FULL / Q
    Ending point:                            imaging_0.fifo_px_0.DFN1C0_AFULL / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
imaging_0.fifo_px_0.DFN1C0_FULL                DFN1C0     Q        Out     0.580     0.580       -         
TP_FULL_c                                      Net        -        -       1.279     -           5         
imaging_0.fifo_px_0.NAND2_0                    NAND2      A        In      -         1.860       -         
imaging_0.fifo_px_0.NAND2_0                    NAND2      Y        Out     0.488     2.348       -         
NAND2_0_Y                                      Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.AND2_MEMORYWE              AND2       A        In      -         2.669       -         
imaging_0.fifo_px_0.AND2_MEMORYWE              AND2       Y        Out     0.514     3.184       -         
MEMORYWE                                       Net        -        -       0.806     -           3         
imaging_0.fifo_px_0.AND2_37                    AND2       B        In      -         3.990       -         
imaging_0.fifo_px_0.AND2_37                    AND2       Y        Out     0.627     4.618       -         
AND2_37_Y                                      Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.AO1_1                      AO1        B        In      -         5.003       -         
imaging_0.fifo_px_0.AO1_1                      AO1        Y        Out     0.598     5.601       -         
AO1_1_Y                                        Net        -        -       0.806     -           3         
imaging_0.fifo_px_0.AO1_37                     AO1        B        In      -         6.408       -         
imaging_0.fifo_px_0.AO1_37                     AO1        Y        Out     0.598     7.005       -         
AO1_37_Y                                       Net        -        -       1.184     -           4         
imaging_0.fifo_px_0.AO1_10                     AO1        B        In      -         8.189       -         
imaging_0.fifo_px_0.AO1_10                     AO1        Y        Out     0.598     8.787       -         
AO1_10_Y                                       Net        -        -       1.184     -           4         
imaging_0.fifo_px_0.XOR2_WBINNXTSHIFT\[8\]     XOR2       B        In      -         9.970       -         
imaging_0.fifo_px_0.XOR2_WBINNXTSHIFT\[8\]     XOR2       Y        Out     0.937     10.907      -         
WBINNXTSHIFT\[8\]                              Net        -        -       1.279     -           5         
imaging_0.fifo_px_0.AND2_88                    AND2       A        In      -         12.186      -         
imaging_0.fifo_px_0.AND2_88                    AND2       Y        Out     0.488     12.675      -         
AND2_88_Y                                      Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.AO1_17                     AO1        C        In      -         12.996      -         
imaging_0.fifo_px_0.AO1_17                     AO1        Y        Out     0.655     13.651      -         
AO1_17_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.AO1_2                      AO1        C        In      -         13.973      -         
imaging_0.fifo_px_0.AO1_2                      AO1        Y        Out     0.655     14.628      -         
AO1_2_Y                                        Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.AO1_16                     AO1        C        In      -         14.950      -         
imaging_0.fifo_px_0.AO1_16                     AO1        Y        Out     0.655     15.605      -         
AO1_16_Y                                       Net        -        -       0.806     -           3         
imaging_0.fifo_px_0.AO1_45                     AO1        B        In      -         16.411      -         
imaging_0.fifo_px_0.AO1_45                     AO1        Y        Out     0.567     16.978      -         
AO1_45_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.AO1_12                     AO1        B        In      -         17.363      -         
imaging_0.fifo_px_0.AO1_12                     AO1        Y        Out     0.567     17.930      -         
AO1_12_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.XOR2_WDIFF\[12\]           XOR2       B        In      -         18.251      -         
imaging_0.fifo_px_0.XOR2_WDIFF\[12\]           XOR2       Y        Out     0.937     19.188      -         
WDIFF\[12\]                                    Net        -        -       0.806     -           3         
imaging_0.fifo_px_0.OR2A_1                     OR2A       A        In      -         19.994      -         
imaging_0.fifo_px_0.OR2A_1                     OR2A       Y        Out     0.537     20.532      -         
OR2A_1_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_0.NOR3A_1                    NOR3A      A        In      -         20.917      -         
imaging_0.fifo_px_0.NOR3A_1                    NOR3A      Y        Out     0.641     21.559      -         
NOR3A_1_Y                                      Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.NAND3A_4                   NAND3A     A        In      -         21.880      -         
imaging_0.fifo_px_0.NAND3A_4                   NAND3A     Y        Out     0.751     22.631      -         
NAND3A_4_Y                                     Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.AOI1_0                     AOI1       C        In      -         22.952      -         
imaging_0.fifo_px_0.AOI1_0                     AOI1       Y        Out     0.525     23.477      -         
AOI1_0_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.OR2_0                      OR2        A        In      -         23.799      -         
imaging_0.fifo_px_0.OR2_0                      OR2        Y        Out     0.363     24.162      -         
OR2_0_Y                                        Net        -        -       0.322     -           1         
imaging_0.fifo_px_0.DFN1C0_AFULL               DFN1C0     D        In      -         24.483      -         
===========================================================================================================
Total path delay (propagation time + setup) of 25.022 is 12.820(51.2%) logic and 12.202(48.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      25.000
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         24.461

    - Propagation time:                      24.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.021

    Number of logic level(s):                19
    Starting point:                          imaging_0.stonyman_0.writeEnable / Q
    Ending point:                            imaging_0.fifo_px_1.DFN1C0_AFULL / D
    The start point is clocked by            FAB_CLK [rising] on pin CLK
    The end   point is clocked by            FAB_CLK [rising] on pin CLK

Instance / Net                                            Pin      Pin               Arrival     No. of    
Name                                           Type       Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.writeEnable               DFN1P0     Q        Out     0.580     0.580       -         
TP_WREN_c                                      Net        -        -       1.184     -           4         
imaging_0.fifo_px_1.WEBUBBLE                   INV        A        In      -         1.764       -         
imaging_0.fifo_px_1.WEBUBBLE                   INV        Y        Out     0.363     2.127       -         
WEP                                            Net        -        -       0.386     -           2         
imaging_0.fifo_px_1.AND2_MEMORYWE              AND2       B        In      -         2.513       -         
imaging_0.fifo_px_1.AND2_MEMORYWE              AND2       Y        Out     0.627     3.140       -         
MEMORYWE                                       Net        -        -       0.806     -           3         
imaging_0.fifo_px_1.AND2_37                    AND2       B        In      -         3.947       -         
imaging_0.fifo_px_1.AND2_37                    AND2       Y        Out     0.627     4.574       -         
AND2_37_Y                                      Net        -        -       0.386     -           2         
imaging_0.fifo_px_1.AO1_1                      AO1        B        In      -         4.960       -         
imaging_0.fifo_px_1.AO1_1                      AO1        Y        Out     0.598     5.558       -         
AO1_1_Y                                        Net        -        -       0.806     -           3         
imaging_0.fifo_px_1.AO1_37                     AO1        B        In      -         6.364       -         
imaging_0.fifo_px_1.AO1_37                     AO1        Y        Out     0.598     6.962       -         
AO1_37_Y                                       Net        -        -       1.184     -           4         
imaging_0.fifo_px_1.AO1_10                     AO1        B        In      -         8.146       -         
imaging_0.fifo_px_1.AO1_10                     AO1        Y        Out     0.598     8.743       -         
AO1_10_Y                                       Net        -        -       1.184     -           4         
imaging_0.fifo_px_1.XOR2_WBINNXTSHIFT\[8\]     XOR2       B        In      -         9.927       -         
imaging_0.fifo_px_1.XOR2_WBINNXTSHIFT\[8\]     XOR2       Y        Out     0.937     10.864      -         
WBINNXTSHIFT\[8\]                              Net        -        -       1.279     -           5         
imaging_0.fifo_px_1.AND2_88                    AND2       A        In      -         12.143      -         
imaging_0.fifo_px_1.AND2_88                    AND2       Y        Out     0.488     12.631      -         
AND2_88_Y                                      Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.AO1_17                     AO1        C        In      -         12.953      -         
imaging_0.fifo_px_1.AO1_17                     AO1        Y        Out     0.655     13.608      -         
AO1_17_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.AO1_2                      AO1        C        In      -         13.929      -         
imaging_0.fifo_px_1.AO1_2                      AO1        Y        Out     0.655     14.585      -         
AO1_2_Y                                        Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.AO1_16                     AO1        C        In      -         14.906      -         
imaging_0.fifo_px_1.AO1_16                     AO1        Y        Out     0.655     15.561      -         
AO1_16_Y                                       Net        -        -       0.806     -           3         
imaging_0.fifo_px_1.AO1_45                     AO1        B        In      -         16.368      -         
imaging_0.fifo_px_1.AO1_45                     AO1        Y        Out     0.567     16.934      -         
AO1_45_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_1.AO1_12                     AO1        B        In      -         17.320      -         
imaging_0.fifo_px_1.AO1_12                     AO1        Y        Out     0.567     17.887      -         
AO1_12_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.XOR2_WDIFF\[12\]           XOR2       B        In      -         18.208      -         
imaging_0.fifo_px_1.XOR2_WDIFF\[12\]           XOR2       Y        Out     0.937     19.145      -         
WDIFF\[12\]                                    Net        -        -       0.806     -           3         
imaging_0.fifo_px_1.OR2A_1                     OR2A       A        In      -         19.951      -         
imaging_0.fifo_px_1.OR2A_1                     OR2A       Y        Out     0.537     20.488      -         
OR2A_1_Y                                       Net        -        -       0.386     -           2         
imaging_0.fifo_px_1.NOR3A_1                    NOR3A      A        In      -         20.874      -         
imaging_0.fifo_px_1.NOR3A_1                    NOR3A      Y        Out     0.641     21.515      -         
NOR3A_1_Y                                      Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.NAND3A_4                   NAND3A     A        In      -         21.837      -         
imaging_0.fifo_px_1.NAND3A_4                   NAND3A     Y        Out     0.751     22.587      -         
NAND3A_4_Y                                     Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.AOI1_0                     AOI1       C        In      -         22.909      -         
imaging_0.fifo_px_1.AOI1_0                     AOI1       Y        Out     0.525     23.434      -         
AOI1_0_Y                                       Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.OR2_0                      OR2        A        In      -         23.755      -         
imaging_0.fifo_px_1.OR2_0                      OR2        Y        Out     0.363     24.119      -         
OR2_0_Y                                        Net        -        -       0.322     -           1         
imaging_0.fifo_px_1.DFN1C0_AFULL               DFN1C0     D        In      -         24.440      -         
===========================================================================================================
Total path delay (propagation time + setup) of 24.979 is 12.808(51.3%) logic and 12.171(48.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: stonyman|clkAdc_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                   Starting                                                                            Arrival            
Instance                                           Reference                          Type       Pin     Net                           Time        Slack  
                                                   Clock                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[11]     stonyman|clkAdc_inferred_clock     DFN1       Q       counterPixelsCaptured[11]     0.737       -22.736
imaging_0.stonyman_0.counterPixelsCaptured[13]     stonyman|clkAdc_inferred_clock     DFN1       Q       counterPixelsCaptured[13]     0.737       -22.279
imaging_0.stonyman_0.counterPixelsCaptured[14]     stonyman|clkAdc_inferred_clock     DFN1       Q       counterPixelsCaptured[14]     0.737       -22.140
imaging_0.stonyman_0.counterPixelsCaptured[12]     stonyman|clkAdc_inferred_clock     DFN1       Q       counterPixelsCaptured[12]     0.737       -22.110
imaging_0.stonyman_0.counterPixelsCaptured[15]     stonyman|clkAdc_inferred_clock     DFN1       Q       counterPixelsCaptured[15]     0.737       -21.808
imaging_0.stonyman_0.counterPixelsCaptured[10]     stonyman|clkAdc_inferred_clock     DFN1       Q       counterPixelsCaptured[10]     0.580       -19.151
imaging_0.stonyman_0.counterPixelsCaptured[9]      stonyman|clkAdc_inferred_clock     DFN1       Q       counterPixelsCaptured[9]      0.737       -16.450
imaging_0.stonyman_0.counterPixelsCaptured[8]      stonyman|clkAdc_inferred_clock     DFN1       Q       counterPixelsCaptured[8]      0.737       -15.972
imaging_0.stonyman_0.counterPixelsCaptured[7]      stonyman|clkAdc_inferred_clock     DFN1       Q       counterPixelsCaptured[7]      0.737       -10.734
imaging_0.stonyman_0.cachedPOINTER[0]              stonyman|clkAdc_inferred_clock     DFN1C0     Q       un40lto0                      0.737       -7.347 
==========================================================================================================================================================


Ending Points with Worst Slack
******************************

                                        Starting                                                                               Required            
Instance                                Reference                          Type         Pin     Net                            Time         Slack  
                                        Clock                                                                                                      
---------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.substate[0]        stonyman|clkAdc_inferred_clock     DFN1P0       D       substate_ns[0]                 11.961       -22.736
imaging_0.stonyman_0.state[12]          stonyman|clkAdc_inferred_clock     DFN1C0       D       state_ns[12]                   11.927       -22.703
imaging_0.stonyman_0.substate[1]        stonyman|clkAdc_inferred_clock     DFN1C0       D       substate_ns[1]                 11.927       -22.691
imaging_0.stonyman_0.state[11]          stonyman|clkAdc_inferred_clock     DFN1C0       D       state_RNO[11]                  11.927       -20.891
imaging_0.stonyman_0.counterWait[0]     stonyman|clkAdc_inferred_clock     DFN1E0C0     E       un1_counterWait_3_sqmuxa_7     11.892       -7.347 
imaging_0.stonyman_0.counterWait[1]     stonyman|clkAdc_inferred_clock     DFN1E0C0     E       un1_counterWait_3_sqmuxa_7     11.892       -7.347 
imaging_0.stonyman_0.counterWait[2]     stonyman|clkAdc_inferred_clock     DFN1E0C0     E       un1_counterWait_3_sqmuxa_7     11.892       -7.347 
imaging_0.stonyman_0.counterWait[3]     stonyman|clkAdc_inferred_clock     DFN1E0C0     E       un1_counterWait_3_sqmuxa_7     11.892       -7.347 
imaging_0.stonyman_0.counterWait[4]     stonyman|clkAdc_inferred_clock     DFN1E0C0     E       un1_counterWait_3_sqmuxa_7     11.892       -7.347 
imaging_0.stonyman_0.counterWait[5]     stonyman|clkAdc_inferred_clock     DFN1E0C0     E       un1_counterWait_3_sqmuxa_7     11.892       -7.347 
===================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      34.698
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -22.736

    Number of logic level(s):                24
    Starting point:                          imaging_0.stonyman_0.counterPixelsCaptured[11] / Q
    Ending point:                            imaging_0.stonyman_0.substate[0] / D
    The start point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK
    The end   point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[11]                                                                     DFN1       Q        Out     0.737     0.737       -         
counterPixelsCaptured[11]                                                                                          Net        -        -       2.607     -           29        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_a1_1         NOR2B      B        In      -         3.344       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_a1_1         NOR2B      Y        Out     0.627     3.971       -         
ADD_9x9_fast_I17_Y_a2_1                                                                                            Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3_0          AOI1       A        In      -         5.250       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3_0          AOI1       Y        Out     0.911     6.161       -         
ADD_9x9_fast_I17_Y_3_0                                                                                             Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3            NOR3B      B        In      -         6.483       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3            NOR3B      Y        Out     0.624     7.107       -         
mult1_un68_sum[7]                                                                                                  Net        -        -       2.218     -           17        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_o2     OR2B       A        In      -         9.324       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_o2     OR2B       Y        Out     0.488     9.813       -         
ADD_9x9_fast_I12_Y_m16_i_o2                                                                                        Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_x2     XOR2       A        In      -         10.134      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_x2     XOR2       Y        Out     0.408     10.543      -         
ADD_9x9_fast_I12_Y_N_19_i                                                                                          Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_a6     AOI1B      C        In      -         10.864      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_a6     AOI1B      Y        Out     0.405     11.269      -         
ADD_9x9_fast_I12_Y_N_22                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_1      OR3        C        In      -         11.590      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_1      OR3        Y        Out     0.751     12.341      -         
ADD_9x9_fast_I12_Y_m16_i_1                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i        OR3        C        In      -         12.663      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i        OR3        Y        Out     0.751     13.414      -         
ADD_9x9_fast_I12_Y_m16_i                                                                                           Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XNOR2      B        In      -         13.735      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XNOR2      Y        Out     0.937     14.672      -         
mult1_un82_sum[7]                                                                                                  Net        -        -       1.708     -           10        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_a1           NOR2A      B        In      -         16.380      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_a1           NOR2A      Y        Out     0.386     16.766      -         
ADD_9x9_fast_I12_Y_a1                                                                                              Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1_3          OR3        C        In      -         17.087      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1_3          OR3        Y        Out     0.751     17.838      -         
ADD_9x9_fast_I12_Y_1_3                                                                                             Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1            OR3        C        In      -         18.160      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1            OR3        Y        Out     0.751     18.911      -         
N148_0                                                                                                             Net        -        -       1.423     -           6         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m8          XA1        A        In      -         20.334      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m8          XA1        Y        Out     0.481     20.815      -         
ADD_9x9_fast_I17_Y_N_19                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m9          MX2        B        In      -         21.137      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m9          MX2        Y        Out     0.586     21.723      -         
ADD_9x9_fast_I17_Y_N_10                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m10         XNOR2      B        In      -         22.044      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m10         XNOR2      Y        Out     0.937     22.981      -         
ADD_9x9_fast_I17_Y_N_11                                                                                            Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1           NOR2       A        In      -         24.260      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1           NOR2       Y        Out     0.363     24.623      -         
ADD_9x9_fast_I12_Y_0                                                                                               Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y             AO1        C        In      -         24.945      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y             AO1        Y        Out     0.633     25.577      -         
N148                                                                                                               Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XOR2       B        In      -         25.899      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XOR2       Y        Out     0.937     26.836      -         
mult1_un110_sum[7]                                                                                                 Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y_1           XNOR2      B        In      -         28.115      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y_1           XNOR2      Y        Out     0.937     29.051      -         
mult1_un117_sum_1[5]                                                                                               Net        -        -       1.279     -           5         
imaging_0.stonyman_0.counterPixelsCaptured_RNI9904401[4]                                                           XOR2       A        In      -         30.331      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI9904401[4]                                                           XOR2       Y        Out     0.488     30.819      -         
state_1_sqmuxa_4_0_a2_N_10                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNI632R4O2[4]                                                           NOR3B      C        In      -         31.140      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI632R4O2[4]                                                           NOR3B      Y        Out     0.360     31.500      -         
state_1_sqmuxa_4_0_a2_m5_1                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNI5GLRF01[4]                                                           XA1        C        In      -         31.822      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI5GLRF01[4]                                                           XA1        Y        Out     0.713     32.534      -         
state_1_sqmuxa_4                                                                                                   Net        -        -       0.386     -           2         
imaging_0.stonyman_0.substate_RNO_2[0]                                                                             AO1A       A        In      -         32.920      -         
imaging_0.stonyman_0.substate_RNO_2[0]                                                                             AO1A       Y        Out     0.480     33.400      -         
substate_ns_0_4[0]                                                                                                 Net        -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO[0]                                                                               AO1D       C        In      -         33.721      -         
imaging_0.stonyman_0.substate_RNO[0]                                                                               AO1D       Y        Out     0.655     34.376      -         
substate_ns[0]                                                                                                     Net        -        -       0.322     -           1         
imaging_0.stonyman_0.substate[0]                                                                                   DFN1P0     D        In      -         34.698      -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 35.236 is 16.633(47.2%) logic and 18.603(52.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      34.680
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -22.719

    Number of logic level(s):                24
    Starting point:                          imaging_0.stonyman_0.counterPixelsCaptured[11] / Q
    Ending point:                            imaging_0.stonyman_0.substate[0] / D
    The start point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK
    The end   point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[11]                                                                     DFN1       Q        Out     0.737     0.737       -         
counterPixelsCaptured[11]                                                                                          Net        -        -       2.607     -           29        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_a1_1         NOR2B      B        In      -         3.344       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_a1_1         NOR2B      Y        Out     0.627     3.971       -         
ADD_9x9_fast_I17_Y_a2_1                                                                                            Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3_0          AOI1       A        In      -         5.250       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3_0          AOI1       Y        Out     0.911     6.161       -         
ADD_9x9_fast_I17_Y_3_0                                                                                             Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3            NOR3B      B        In      -         6.483       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3            NOR3B      Y        Out     0.624     7.107       -         
mult1_un68_sum[7]                                                                                                  Net        -        -       2.218     -           17        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_o2     OR2B       A        In      -         9.324       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_o2     OR2B       Y        Out     0.488     9.813       -         
ADD_9x9_fast_I12_Y_m16_i_o2                                                                                        Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_x2     XOR2       A        In      -         10.134      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_x2     XOR2       Y        Out     0.408     10.543      -         
ADD_9x9_fast_I12_Y_N_19_i                                                                                          Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_a6     AOI1B      C        In      -         10.864      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_a6     AOI1B      Y        Out     0.405     11.269      -         
ADD_9x9_fast_I12_Y_N_22                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_1      OR3        C        In      -         11.590      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_1      OR3        Y        Out     0.751     12.341      -         
ADD_9x9_fast_I12_Y_m16_i_1                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i        OR3        C        In      -         12.663      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i        OR3        Y        Out     0.751     13.414      -         
ADD_9x9_fast_I12_Y_m16_i                                                                                           Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XNOR2      B        In      -         13.735      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XNOR2      Y        Out     0.937     14.672      -         
mult1_un82_sum[7]                                                                                                  Net        -        -       1.708     -           10        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_a1           NOR2A      B        In      -         16.380      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_a1           NOR2A      Y        Out     0.386     16.766      -         
ADD_9x9_fast_I12_Y_a1                                                                                              Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1_3          OR3        C        In      -         17.087      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1_3          OR3        Y        Out     0.751     17.838      -         
ADD_9x9_fast_I12_Y_1_3                                                                                             Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1            OR3        C        In      -         18.160      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1            OR3        Y        Out     0.751     18.911      -         
N148_0                                                                                                             Net        -        -       1.423     -           6         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m4          XA1A       A        In      -         20.334      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m4          XA1A       Y        Out     0.481     20.815      -         
ADD_9x9_fast_I17_Y_N_18                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m9          MX2        A        In      -         21.137      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m9          MX2        Y        Out     0.568     21.705      -         
ADD_9x9_fast_I17_Y_N_10                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m10         XNOR2      B        In      -         22.027      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m10         XNOR2      Y        Out     0.937     22.963      -         
ADD_9x9_fast_I17_Y_N_11                                                                                            Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1           NOR2       A        In      -         24.243      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1           NOR2       Y        Out     0.363     24.606      -         
ADD_9x9_fast_I12_Y_0                                                                                               Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y             AO1        C        In      -         24.927      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y             AO1        Y        Out     0.633     25.560      -         
N148                                                                                                               Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XOR2       B        In      -         25.881      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XOR2       Y        Out     0.937     26.818      -         
mult1_un110_sum[7]                                                                                                 Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y_1           XNOR2      B        In      -         28.097      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y_1           XNOR2      Y        Out     0.937     29.034      -         
mult1_un117_sum_1[5]                                                                                               Net        -        -       1.279     -           5         
imaging_0.stonyman_0.counterPixelsCaptured_RNI9904401[4]                                                           XOR2       A        In      -         30.313      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI9904401[4]                                                           XOR2       Y        Out     0.488     30.802      -         
state_1_sqmuxa_4_0_a2_N_10                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNI632R4O2[4]                                                           NOR3B      C        In      -         31.123      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI632R4O2[4]                                                           NOR3B      Y        Out     0.360     31.483      -         
state_1_sqmuxa_4_0_a2_m5_1                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNI5GLRF01[4]                                                           XA1        C        In      -         31.804      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI5GLRF01[4]                                                           XA1        Y        Out     0.713     32.517      -         
state_1_sqmuxa_4                                                                                                   Net        -        -       0.386     -           2         
imaging_0.stonyman_0.substate_RNO_2[0]                                                                             AO1A       A        In      -         32.903      -         
imaging_0.stonyman_0.substate_RNO_2[0]                                                                             AO1A       Y        Out     0.480     33.382      -         
substate_ns_0_4[0]                                                                                                 Net        -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO[0]                                                                               AO1D       C        In      -         33.704      -         
imaging_0.stonyman_0.substate_RNO[0]                                                                               AO1D       Y        Out     0.655     34.359      -         
substate_ns[0]                                                                                                     Net        -        -       0.322     -           1         
imaging_0.stonyman_0.substate[0]                                                                                   DFN1P0     D        In      -         34.680      -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 35.219 is 16.616(47.2%) logic and 18.603(52.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      34.679
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -22.717

    Number of logic level(s):                23
    Starting point:                          imaging_0.stonyman_0.counterPixelsCaptured[11] / Q
    Ending point:                            imaging_0.stonyman_0.substate[0] / D
    The start point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK
    The end   point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[11]                                                                     DFN1       Q        Out     0.737     0.737       -         
counterPixelsCaptured[11]                                                                                          Net        -        -       2.607     -           29        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_a1_1         NOR2B      B        In      -         3.344       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_a1_1         NOR2B      Y        Out     0.627     3.971       -         
ADD_9x9_fast_I17_Y_a2_1                                                                                            Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3_0          AOI1       A        In      -         5.250       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3_0          AOI1       Y        Out     0.911     6.161       -         
ADD_9x9_fast_I17_Y_3_0                                                                                             Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3            NOR3B      B        In      -         6.483       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3            NOR3B      Y        Out     0.624     7.107       -         
mult1_un68_sum[7]                                                                                                  Net        -        -       2.218     -           17        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_o2     OR2B       A        In      -         9.324       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_o2     OR2B       Y        Out     0.488     9.813       -         
ADD_9x9_fast_I12_Y_m16_i_o2                                                                                        Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_x2     XOR2       A        In      -         10.134      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_x2     XOR2       Y        Out     0.408     10.543      -         
ADD_9x9_fast_I12_Y_N_19_i                                                                                          Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_a6     AOI1B      C        In      -         10.864      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_a6     AOI1B      Y        Out     0.405     11.269      -         
ADD_9x9_fast_I12_Y_N_22                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_1      OR3        C        In      -         11.590      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_1      OR3        Y        Out     0.751     12.341      -         
ADD_9x9_fast_I12_Y_m16_i_1                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i        OR3        C        In      -         12.663      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i        OR3        Y        Out     0.751     13.414      -         
ADD_9x9_fast_I12_Y_m16_i                                                                                           Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XNOR2      B        In      -         13.735      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XNOR2      Y        Out     0.937     14.672      -         
mult1_un82_sum[7]                                                                                                  Net        -        -       1.708     -           10        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I17_Y_1            XOR2       B        In      -         16.380      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I17_Y_1            XOR2       Y        Out     0.937     17.317      -         
ADD_9x9_fast_I17_Y_1                                                                                               Net        -        -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m2_0        XNOR2      B        In      -         18.500      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m2_0        XNOR2      Y        Out     0.937     19.437      -         
ADD_9x9_fast_I17_Y_m2_0                                                                                            Net        -        -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m8          XA1        B        In      -         19.823      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m8          XA1        Y        Out     0.987     20.810      -         
ADD_9x9_fast_I17_Y_N_19                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m9          MX2        B        In      -         21.132      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m9          MX2        Y        Out     0.572     21.703      -         
ADD_9x9_fast_I17_Y_N_10                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m10         XNOR2      B        In      -         22.025      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m10         XNOR2      Y        Out     0.937     22.962      -         
ADD_9x9_fast_I17_Y_N_11                                                                                            Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1           NOR2       A        In      -         24.241      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1           NOR2       Y        Out     0.363     24.604      -         
ADD_9x9_fast_I12_Y_0                                                                                               Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y             AO1        C        In      -         24.926      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y             AO1        Y        Out     0.633     25.558      -         
N148                                                                                                               Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XOR2       B        In      -         25.880      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XOR2       Y        Out     0.937     26.816      -         
mult1_un110_sum[7]                                                                                                 Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y_1           XNOR2      B        In      -         28.096      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y_1           XNOR2      Y        Out     0.937     29.032      -         
mult1_un117_sum_1[5]                                                                                               Net        -        -       1.279     -           5         
imaging_0.stonyman_0.counterPixelsCaptured_RNI9904401[4]                                                           XOR2       A        In      -         30.311      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI9904401[4]                                                           XOR2       Y        Out     0.488     30.800      -         
state_1_sqmuxa_4_0_a2_N_10                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNI632R4O2[4]                                                           NOR3B      C        In      -         31.121      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI632R4O2[4]                                                           NOR3B      Y        Out     0.360     31.481      -         
state_1_sqmuxa_4_0_a2_m5_1                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNI5GLRF01[4]                                                           XA1        C        In      -         31.802      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI5GLRF01[4]                                                           XA1        Y        Out     0.713     32.515      -         
state_1_sqmuxa_4                                                                                                   Net        -        -       0.386     -           2         
imaging_0.stonyman_0.substate_RNO_2[0]                                                                             AO1A       A        In      -         32.901      -         
imaging_0.stonyman_0.substate_RNO_2[0]                                                                             AO1A       Y        Out     0.480     33.380      -         
substate_ns_0_4[0]                                                                                                 Net        -        -       0.322     -           1         
imaging_0.stonyman_0.substate_RNO[0]                                                                               AO1D       C        In      -         33.702      -         
imaging_0.stonyman_0.substate_RNO[0]                                                                               AO1D       Y        Out     0.655     34.357      -         
substate_ns[0]                                                                                                     Net        -        -       0.322     -           1         
imaging_0.stonyman_0.substate[0]                                                                                   DFN1P0     D        In      -         34.679      -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 35.217 is 17.111(48.6%) logic and 18.106(51.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      34.630
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -22.703

    Number of logic level(s):                24
    Starting point:                          imaging_0.stonyman_0.counterPixelsCaptured[11] / Q
    Ending point:                            imaging_0.stonyman_0.state[12] / D
    The start point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK
    The end   point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[11]                                                                     DFN1       Q        Out     0.737     0.737       -         
counterPixelsCaptured[11]                                                                                          Net        -        -       2.607     -           29        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_a1_1         NOR2B      B        In      -         3.344       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_a1_1         NOR2B      Y        Out     0.627     3.971       -         
ADD_9x9_fast_I17_Y_a2_1                                                                                            Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3_0          AOI1       A        In      -         5.250       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3_0          AOI1       Y        Out     0.911     6.161       -         
ADD_9x9_fast_I17_Y_3_0                                                                                             Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3            NOR3B      B        In      -         6.483       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3            NOR3B      Y        Out     0.624     7.107       -         
mult1_un68_sum[7]                                                                                                  Net        -        -       2.218     -           17        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_o2     OR2B       A        In      -         9.324       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_o2     OR2B       Y        Out     0.488     9.813       -         
ADD_9x9_fast_I12_Y_m16_i_o2                                                                                        Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_x2     XOR2       A        In      -         10.134      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_x2     XOR2       Y        Out     0.408     10.543      -         
ADD_9x9_fast_I12_Y_N_19_i                                                                                          Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_a6     AOI1B      C        In      -         10.864      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_a6     AOI1B      Y        Out     0.405     11.269      -         
ADD_9x9_fast_I12_Y_N_22                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_1      OR3        C        In      -         11.590      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_1      OR3        Y        Out     0.751     12.341      -         
ADD_9x9_fast_I12_Y_m16_i_1                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i        OR3        C        In      -         12.663      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i        OR3        Y        Out     0.751     13.414      -         
ADD_9x9_fast_I12_Y_m16_i                                                                                           Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XNOR2      B        In      -         13.735      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XNOR2      Y        Out     0.937     14.672      -         
mult1_un82_sum[7]                                                                                                  Net        -        -       1.708     -           10        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_a1           NOR2A      B        In      -         16.380      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_a1           NOR2A      Y        Out     0.386     16.766      -         
ADD_9x9_fast_I12_Y_a1                                                                                              Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1_3          OR3        C        In      -         17.087      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1_3          OR3        Y        Out     0.751     17.838      -         
ADD_9x9_fast_I12_Y_1_3                                                                                             Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1            OR3        C        In      -         18.160      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1            OR3        Y        Out     0.751     18.911      -         
N148_0                                                                                                             Net        -        -       1.423     -           6         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m8          XA1        A        In      -         20.334      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m8          XA1        Y        Out     0.481     20.815      -         
ADD_9x9_fast_I17_Y_N_19                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m9          MX2        B        In      -         21.137      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m9          MX2        Y        Out     0.586     21.723      -         
ADD_9x9_fast_I17_Y_N_10                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m10         XNOR2      B        In      -         22.044      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m10         XNOR2      Y        Out     0.937     22.981      -         
ADD_9x9_fast_I17_Y_N_11                                                                                            Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1           NOR2       A        In      -         24.260      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1           NOR2       Y        Out     0.363     24.623      -         
ADD_9x9_fast_I12_Y_0                                                                                               Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y             AO1        C        In      -         24.945      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y             AO1        Y        Out     0.633     25.577      -         
N148                                                                                                               Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XOR2       B        In      -         25.899      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XOR2       Y        Out     0.937     26.836      -         
mult1_un110_sum[7]                                                                                                 Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y_1           XNOR2      B        In      -         28.115      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y_1           XNOR2      Y        Out     0.937     29.051      -         
mult1_un117_sum_1[5]                                                                                               Net        -        -       1.279     -           5         
imaging_0.stonyman_0.counterPixelsCaptured_RNI9904401[4]                                                           XOR2       A        In      -         30.331      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI9904401[4]                                                           XOR2       Y        Out     0.488     30.819      -         
state_1_sqmuxa_4_0_a2_N_10                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNI632R4O2[4]                                                           NOR3B      C        In      -         31.140      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI632R4O2[4]                                                           NOR3B      Y        Out     0.360     31.500      -         
state_1_sqmuxa_4_0_a2_m5_1                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNI5GLRF01[4]                                                           XA1        C        In      -         31.822      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI5GLRF01[4]                                                           XA1        Y        Out     0.713     32.534      -         
state_1_sqmuxa_4                                                                                                   Net        -        -       0.386     -           2         
imaging_0.stonyman_0.substate_RNI6TVDG01[15]                                                                       OR2A       A        In      -         32.920      -         
imaging_0.stonyman_0.substate_RNI6TVDG01[15]                                                                       OR2A       Y        Out     0.466     33.386      -         
N_1439                                                                                                             Net        -        -       0.386     -           2         
imaging_0.stonyman_0.state_RNO[12]                                                                                 OR2A       A        In      -         33.771      -         
imaging_0.stonyman_0.state_RNO[12]                                                                                 OR2A       Y        Out     0.537     34.308      -         
state_ns[12]                                                                                                       Net        -        -       0.322     -           1         
imaging_0.stonyman_0.state[12]                                                                                     DFN1C0     D        In      -         34.630      -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 35.203 is 16.536(47.0%) logic and 18.668(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.573
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.927

    - Propagation time:                      34.618
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -22.691

    Number of logic level(s):                24
    Starting point:                          imaging_0.stonyman_0.counterPixelsCaptured[11] / Q
    Ending point:                            imaging_0.stonyman_0.substate[1] / D
    The start point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK
    The end   point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                                Pin      Pin               Arrival     No. of    
Name                                                                                                               Type       Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[11]                                                                     DFN1       Q        Out     0.737     0.737       -         
counterPixelsCaptured[11]                                                                                          Net        -        -       2.607     -           29        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_a1_1         NOR2B      B        In      -         3.344       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_a1_1         NOR2B      Y        Out     0.627     3.971       -         
ADD_9x9_fast_I17_Y_a2_1                                                                                            Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3_0          AOI1       A        In      -         5.250       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3_0          AOI1       Y        Out     0.911     6.161       -         
ADD_9x9_fast_I17_Y_3_0                                                                                             Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3            NOR3B      B        In      -         6.483       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un68_sum.ADD_9x9_fast_I17_Y_3            NOR3B      Y        Out     0.624     7.107       -         
mult1_un68_sum[7]                                                                                                  Net        -        -       2.218     -           17        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_o2     OR2B       A        In      -         9.324       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_o2     OR2B       Y        Out     0.488     9.813       -         
ADD_9x9_fast_I12_Y_m16_i_o2                                                                                        Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_x2     XOR2       A        In      -         10.134      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_x2     XOR2       Y        Out     0.408     10.543      -         
ADD_9x9_fast_I12_Y_N_19_i                                                                                          Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_a6     AOI1B      C        In      -         10.864      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_a6     AOI1B      Y        Out     0.405     11.269      -         
ADD_9x9_fast_I12_Y_N_22                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_1      OR3        C        In      -         11.590      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i_1      OR3        Y        Out     0.751     12.341      -         
ADD_9x9_fast_I12_Y_m16_i_1                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i        OR3        C        In      -         12.663      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I12_Y_m16_i        OR3        Y        Out     0.751     13.414      -         
ADD_9x9_fast_I12_Y_m16_i                                                                                           Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XNOR2      B        In      -         13.735      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un82_sum.ADD_9x9_fast_I17_Y              XNOR2      Y        Out     0.937     14.672      -         
mult1_un82_sum[7]                                                                                                  Net        -        -       1.708     -           10        
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_a1           NOR2A      B        In      -         16.380      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_a1           NOR2A      Y        Out     0.386     16.766      -         
ADD_9x9_fast_I12_Y_a1                                                                                              Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1_3          OR3        C        In      -         17.087      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1_3          OR3        Y        Out     0.751     17.838      -         
ADD_9x9_fast_I12_Y_1_3                                                                                             Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1            OR3        C        In      -         18.160      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un96_sum.ADD_9x9_fast_I12_Y_1            OR3        Y        Out     0.751     18.911      -         
N148_0                                                                                                             Net        -        -       1.423     -           6         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m8          XA1        A        In      -         20.334      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m8          XA1        Y        Out     0.481     20.815      -         
ADD_9x9_fast_I17_Y_N_19                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m9          MX2        B        In      -         21.137      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m9          MX2        Y        Out     0.586     21.723      -         
ADD_9x9_fast_I17_Y_N_10                                                                                            Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m10         XNOR2      B        In      -         22.044      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un103_sum.ADD_9x9_fast_I17_Y_m10         XNOR2      Y        Out     0.937     22.981      -         
ADD_9x9_fast_I17_Y_N_11                                                                                            Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1           NOR2       A        In      -         24.260      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y_1           NOR2       Y        Out     0.363     24.623      -         
ADD_9x9_fast_I12_Y_0                                                                                               Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y             AO1        C        In      -         24.945      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I12_Y             AO1        Y        Out     0.633     25.577      -         
N148                                                                                                               Net        -        -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XOR2       B        In      -         25.899      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un110_sum.ADD_9x9_fast_I17_Y             XOR2       Y        Out     0.937     26.836      -         
mult1_un110_sum[7]                                                                                                 Net        -        -       1.279     -           5         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y_1           XNOR2      B        In      -         28.115      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_13.if_generate_plus\.mult1_un117_sum.ADD_9x9_fast_I15_Y_1           XNOR2      Y        Out     0.937     29.051      -         
mult1_un117_sum_1[5]                                                                                               Net        -        -       1.279     -           5         
imaging_0.stonyman_0.counterPixelsCaptured_RNI9904401[4]                                                           XOR2       A        In      -         30.331      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI9904401[4]                                                           XOR2       Y        Out     0.488     30.819      -         
state_1_sqmuxa_4_0_a2_N_10                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNI632R4O2[4]                                                           NOR3B      C        In      -         31.140      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI632R4O2[4]                                                           NOR3B      Y        Out     0.360     31.500      -         
state_1_sqmuxa_4_0_a2_m5_1                                                                                         Net        -        -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNI5GLRF01[4]                                                           XA1        C        In      -         31.822      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNI5GLRF01[4]                                                           XA1        Y        Out     0.713     32.534      -         
state_1_sqmuxa_4                                                                                                   Net        -        -       0.386     -           2         
imaging_0.stonyman_0.substate_RNI6TVDG01[15]                                                                       OR2A       A        In      -         32.920      -         
imaging_0.stonyman_0.substate_RNI6TVDG01[15]                                                                       OR2A       Y        Out     0.466     33.386      -         
N_1439                                                                                                             Net        -        -       0.386     -           2         
imaging_0.stonyman_0.substate_RNO[1]                                                                               OR3A       A        In      -         33.771      -         
imaging_0.stonyman_0.substate_RNO[1]                                                                               OR3A       Y        Out     0.525     34.296      -         
substate_ns[1]                                                                                                     Net        -        -       0.322     -           1         
imaging_0.stonyman_0.substate[1]                                                                                   DFN1C0     D        In      -         34.618      -         
===============================================================================================================================================================================
Total path delay (propagation time + setup) of 35.191 is 16.524(47.0%) logic and 18.668(53.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                                                    Arrival           
Instance                           Reference     Type           Pin              Net                                           Time        Slack 
                                   Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        M2FRESETn        MSS_ADLIB_INST_M2FRESETn                      0.000       -3.790
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[18]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[18]     0.000       2.791 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[19]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[19]     0.000       3.043 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHTRANS[1]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HTRANS[1]     0.000       3.462 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[17]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[17]     0.000       4.112 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHADDR[16]     MSS_CORE2_0_MSS_MASTER_AHB_LITE_HADDR[16]     0.000       4.364 
MSS_CORE2_0.MSS_CCC_0.I_XTLOSC     System        MSS_XTLOSC     CLKOUT           N_CLKA_XTLOSC                                 0.000       6.669 
MSS_CORE2_0.MSS_ADLIB_INST         System        MSS_AHB        MSSHLOCK         MSS_CORE2_0_MSS_MASTER_AHB_LITE_HLOCK         0.000       7.078 
MSS_CORE2_0.MSSINT_GPI_0           System        MSSINT         Y                MSSINT_GPI_0_Y                                0.000       12.179
MSS_CORE2_0.MSSINT_GPI_1           System        MSSINT         Y                MSSINT_GPI_1_Y                                0.000       12.179
=================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                         Required           
Instance                                           Reference     Type     Pin     Net                               Time         Slack 
                                                   Clock                                                                               
---------------------------------------------------------------------------------------------------------------------------------------
imaging_0.stonyman_0.counterPixelsCaptured[15]     System        DFN1     D       counterPixelsCaptured_RNO[15]     11.961       -3.790
imaging_0.stonyman_0.counterPixelsCaptured[14]     System        DFN1     D       counterPixelsCaptured_RNO[14]     11.961       -2.954
imaging_0.stonyman_0.counterPixelsCaptured[13]     System        DFN1     D       counterPixelsCaptured_RNO[13]     11.961       -2.889
imaging_0.stonyman_0.counterPixelsCaptured[11]     System        DFN1     D       counterPixelsCaptured_RNO[11]     11.961       -2.469
imaging_0.stonyman_0.counterPixelsCaptured[12]     System        DFN1     D       counterPixelsCaptured_RNO[12]     11.961       -2.054
imaging_0.stonyman_0.counterPixelsCaptured[10]     System        DFN1     D       counterPixelsCaptured_RNO[10]     11.961       -1.633
imaging_0.stonyman_0.counterPixelsCaptured[9]      System        DFN1     D       counterPixelsCaptured_RNO[9]      11.961       -1.569
imaging_0.stonyman_0.counterPixelsCaptured[7]      System        DFN1     D       counterPixelsCaptured_RNO[7]      11.961       -0.771
imaging_0.stonyman_0.counterPixelsCaptured[8]      System        DFN1     D       N_35                              11.961       -0.733
imaging_0.stonyman_0.counterPixelsCaptured[6]      System        DFN1     D       counterPixelsCaptured_RNO[6]      11.961       0.065 
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      15.751
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -3.790

    Number of logic level(s):                11
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imaging_0.stonyman_0.counterPixelsCaptured[15] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin           Pin               Arrival     No. of    
Name                                                       Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                                 MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                                   Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                                    Net         -             -       1.601     -           644       
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR2A       A             In      -         2.096       -         
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR2A       Y             Out     0.627     2.723       -         
px0_out_0_sqmuxa                                           Net         -             -       2.263     -           18        
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         4.986       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.614       -         
DWACT_ADD_CI_0_TMP_0[0]                                    Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.000       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.514       -         
DWACT_ADD_CI_0_g_array_1[0]                                Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.320       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     7.835       -         
DWACT_ADD_CI_0_g_array_2[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.018       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.533       -         
DWACT_ADD_CI_0_g_array_3[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         10.716      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.231      -         
DWACT_ADD_CI_0_g_array_10[0]                               Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         12.037      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     12.552      -         
DWACT_ADD_CI_0_g_array_11_2[0]                             Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       A             In      -         12.937      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_88     NOR2B       Y             Out     0.514     13.452      -         
DWACT_ADD_CI_0_g_array_12_6[0]                             Net         -             -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        B             In      -         13.773      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_66     XOR2        Y             Out     0.937     14.710      -         
I_66                                                       Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[15]         OA1A        C             In      -         15.031      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[15]         OA1A        Y             Out     0.398     15.429      -         
counterPixelsCaptured_RNO[15]                              Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured[15]             DFN1        D             In      -         15.751      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 16.290 is 6.388(39.2%) logic and 9.901(60.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      14.915
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.954

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imaging_0.stonyman_0.counterPixelsCaptured[14] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin           Pin               Arrival     No. of    
Name                                                       Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                                 MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                                   Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                                    Net         -             -       1.601     -           644       
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR2A       A             In      -         2.096       -         
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR2A       Y             Out     0.627     2.723       -         
px0_out_0_sqmuxa                                           Net         -             -       2.263     -           18        
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         4.986       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.614       -         
DWACT_ADD_CI_0_TMP_0[0]                                    Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.000       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.514       -         
DWACT_ADD_CI_0_g_array_1[0]                                Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.320       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     7.835       -         
DWACT_ADD_CI_0_g_array_2[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.018       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.533       -         
DWACT_ADD_CI_0_g_array_3[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         10.716      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.231      -         
DWACT_ADD_CI_0_g_array_10[0]                               Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       A             In      -         12.037      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_90     NOR2B       Y             Out     0.514     12.552      -         
DWACT_ADD_CI_0_g_array_11_2[0]                             Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        B             In      -         12.937      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_65     XOR2        Y             Out     0.937     13.874      -         
I_65_0                                                     Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[14]         OA1A        C             In      -         14.195      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[14]         OA1A        Y             Out     0.398     14.594      -         
counterPixelsCaptured_RNO[14]                              Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured[14]             DFN1        D             In      -         14.915      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 15.454 is 5.874(38.0%) logic and 9.580(62.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      14.851
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.889

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imaging_0.stonyman_0.counterPixelsCaptured[13] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin           Pin               Arrival     No. of    
Name                                                       Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                                 MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                                   Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                                    Net         -             -       1.601     -           644       
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR2A       A             In      -         2.096       -         
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR2A       Y             Out     0.627     2.723       -         
px0_out_0_sqmuxa                                           Net         -             -       2.263     -           18        
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         4.986       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.614       -         
DWACT_ADD_CI_0_TMP_0[0]                                    Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.000       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.514       -         
DWACT_ADD_CI_0_g_array_1[0]                                Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.320       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     7.835       -         
DWACT_ADD_CI_0_g_array_2[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.018       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.533       -         
DWACT_ADD_CI_0_g_array_3[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         10.716      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.231      -         
DWACT_ADD_CI_0_g_array_10[0]                               Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       A             In      -         12.037      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_73     NOR2B       Y             Out     0.514     12.552      -         
DWACT_ADD_CI_0_g_array_12_5[0]                             Net         -             -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        B             In      -         12.873      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_60     XOR2        Y             Out     0.937     13.810      -         
I_60                                                       Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[13]         OA1A        C             In      -         14.131      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[13]         OA1A        Y             Out     0.398     14.529      -         
counterPixelsCaptured_RNO[13]                              Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured[13]             DFN1        D             In      -         14.851      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 15.389 is 5.874(38.2%) logic and 9.515(61.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      14.430
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.469

    Number of logic level(s):                10
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imaging_0.stonyman_0.counterPixelsCaptured[11] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin           Pin               Arrival     No. of    
Name                                                       Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                                 MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                                   Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                                    Net         -             -       1.601     -           644       
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR2A       A             In      -         2.096       -         
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR2A       Y             Out     0.627     2.723       -         
px0_out_0_sqmuxa                                           Net         -             -       2.263     -           18        
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         4.986       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.614       -         
DWACT_ADD_CI_0_TMP_0[0]                                    Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.000       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.514       -         
DWACT_ADD_CI_0_g_array_1[0]                                Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.320       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     7.835       -         
DWACT_ADD_CI_0_g_array_2[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.018       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.533       -         
DWACT_ADD_CI_0_g_array_3[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_70     NOR2B       A             In      -         10.716      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_70     NOR2B       Y             Out     0.514     11.231      -         
DWACT_ADD_CI_0_g_array_11_1[0]                             Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_82     NOR2B       A             In      -         11.617      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_82     NOR2B       Y             Out     0.514     12.131      -         
DWACT_ADD_CI_0_g_array_12_4[0]                             Net         -             -       0.322     -           1         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_56     XOR2        B             In      -         12.452      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_56     XOR2        Y             Out     0.937     13.389      -         
I_56_0                                                     Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[11]         OA1A        C             In      -         13.711      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[11]         OA1A        Y             Out     0.398     14.109      -         
counterPixelsCaptured_RNO[11]                              Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured[11]             DFN1        D             In      -         14.430      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 14.969 is 5.874(39.2%) logic and 9.095(60.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      12.500
    - Setup time:                            0.539
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.961

    - Propagation time:                      14.015
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -2.053

    Number of logic level(s):                9
    Starting point:                          MSS_CORE2_0.MSS_ADLIB_INST / M2FRESETn
    Ending point:                            imaging_0.stonyman_0.counterPixelsCaptured[12] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            stonyman|clkAdc_inferred_clock [rising] on pin CLK

Instance / Net                                                         Pin           Pin               Arrival     No. of    
Name                                                       Type        Name          Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
MSS_CORE2_0.MSS_ADLIB_INST                                 MSS_AHB     M2FRESETn     Out     0.000     0.000       -         
MSS_ADLIB_INST_M2FRESETn                                   Net         -             -       0.322     -           1         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      A             In      -         0.322       -         
MSS_CORE2_0.MSS_ADLIB_INST_RNI7863                         CLKINT      Y             Out     0.174     0.495       -         
MSS_CORE2_0_M2F_RESET_N                                    Net         -             -       1.601     -           644       
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR2A       A             In      -         2.096       -         
imaging_0.stonyman_0.state_RNI6OGU[10]                     NOR2A       Y             Out     0.627     2.723       -         
px0_out_0_sqmuxa                                           Net         -             -       2.263     -           18        
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        B             In      -         4.986       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_1      AND2        Y             Out     0.627     5.614       -         
DWACT_ADD_CI_0_TMP_0[0]                                    Net         -             -       0.386     -           2         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       A             In      -         6.000       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_83     NOR2B       Y             Out     0.514     6.514       -         
DWACT_ADD_CI_0_g_array_1[0]                                Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       A             In      -         7.320       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_86     NOR2B       Y             Out     0.514     7.835       -         
DWACT_ADD_CI_0_g_array_2[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       A             In      -         9.018       -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_71     NOR2B       Y             Out     0.514     9.533       -         
DWACT_ADD_CI_0_g_array_3[0]                                Net         -             -       1.184     -           4         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       A             In      -         10.716      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_75     NOR2B       Y             Out     0.514     11.231      -         
DWACT_ADD_CI_0_g_array_10[0]                               Net         -             -       0.806     -           3         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_58     XOR2        B             In      -         12.037      -         
imaging_0.stonyman_0.un1_counterPixelsCaptured_16.I_58     XOR2        Y             Out     0.937     12.974      -         
I_58                                                       Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[12]         OA1A        C             In      -         13.295      -         
imaging_0.stonyman_0.counterPixelsCaptured_RNO[12]         OA1A        Y             Out     0.398     13.693      -         
counterPixelsCaptured_RNO[12]                              Net         -             -       0.322     -           1         
imaging_0.stonyman_0.counterPixelsCaptured[12]             DFN1        D             In      -         14.015      -         
=============================================================================================================================
Total path delay (propagation time + setup) of 14.554 is 5.360(36.8%) logic and 9.194(63.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

--------------------------------------------------------------------------------
Target Part: A2F500M3G_FBGA484_Std
Report for cell TOPLEVEL.verilog
  Core Cell usage:
              cell count     area count*area
              AND2   143      1.0      143.0
             AND2A     2      1.0        2.0
              AND3    28      1.0       28.0
               AO1   187      1.0      187.0
              AO13     1      1.0        1.0
              AO16     2      1.0        2.0
              AO18     3      1.0        3.0
              AO1A    36      1.0       36.0
              AO1B    14      1.0       14.0
              AO1C    20      1.0       20.0
              AO1D     6      1.0        6.0
              AOI1    10      1.0       10.0
             AOI1B    12      1.0       12.0
              AOI5     1      1.0        1.0
              AX1A     1      1.0        1.0
              AX1B     2      1.0        2.0
              AX1D     1      1.0        1.0
              AX1E     3      1.0        3.0
             AXOI2     1      1.0        1.0
             AXOI5     2      1.0        2.0
             AXOI7     1      1.0        1.0
            CLKINT     3      0.0        0.0
               GND    30      0.0        0.0
               INV    38      1.0       38.0
            MSSINT     3      0.0        0.0
           MSS_AHB     1      0.0        0.0
           MSS_CCC     1      0.0        0.0
               MX2   337      1.0      337.0
              MX2A     6      1.0        6.0
              MX2B    37      1.0       37.0
              MX2C     9      1.0        9.0
             NAND2     4      1.0        4.0
            NAND3A    12      1.0       12.0
              NOR2    89      1.0       89.0
             NOR2A   166      1.0      166.0
             NOR2B   479      1.0      479.0
              NOR3    22      1.0       22.0
             NOR3A    65      1.0       65.0
             NOR3B   170      1.0      170.0
             NOR3C    77      1.0       77.0
               OA1    25      1.0       25.0
              OA1A    26      1.0       26.0
              OA1B     6      1.0        6.0
              OA1C    21      1.0       21.0
              OAI1     5      1.0        5.0
               OR2   120      1.0      120.0
              OR2A    64      1.0       64.0
              OR2B    21      1.0       21.0
               OR3   143      1.0      143.0
              OR3A    44      1.0       44.0
              OR3B     7      1.0        7.0
              OR3C     2      1.0        2.0
            PLLINT     1      0.0        0.0
               VCC    30      0.0        0.0
               XA1     4      1.0        4.0
              XA1A     3      1.0        3.0
              XA1B     6      1.0        6.0
              XA1C     5      1.0        5.0
             XAI1A     1      1.0        1.0
             XNOR2   112      1.0      112.0
             XNOR3     2      1.0        2.0
               XO1     1      1.0        1.0
              XOR2   266      1.0      266.0
              XOR3     6      1.0        6.0


              DFN1   260      1.0      260.0
            DFN1C0   110      1.0      110.0
            DFN1E0     6      1.0        6.0
          DFN1E0C0    73      1.0       73.0
          DFN1E0P0     8      1.0        8.0
            DFN1E1   134      1.0      134.0
          DFN1E1C0   144      1.0      144.0
          DFN1E1P0     7      1.0        7.0
            DFN1P0    16      1.0       16.0
            RAM4K9    16      0.0        0.0
                   -----          ----------
             TOTAL  3720              3635.0


  IO Cell usage:
              cell count
             BIBUF    16
         BIBUF_MSS     1
             INBUF     3
         INBUF_MSS     6
        MSS_XTLOSC     1
            OUTBUF    62
        OUTBUF_MSS     5
           TRIBUFF     1
                   -----
             TOTAL    95


Core Cells         : 3635 of 11520 (32%)
IO Cells           : 95

  RAM/ROM Usage Summary
Block Rams : 16 of 24 (66%)

Mapper successful!

At Mapper Exit (Time elapsed 0h:00m:17s; Memory used current: 47MB peak: 179MB)

Process took 0h:00m:18s realtime, 0h:00m:17s cputime
# Fri Aug 02 18:03:44 2013

###########################################################]
