Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Jan 22 20:25:36 2025
| Host         : HPCR7Z3080Ti running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.286        0.000                      0                   36        0.252        0.000                      0                   36        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.286        0.000                      0                   36        0.252        0.000                      0                   36        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 ssc/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.704ns (21.665%)  route 2.545ns (78.335%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  ssc/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.596    ssc/refresh_counter_reg[8]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  ssc/refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.798     7.518    ssc/refresh_counter[0]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  ssc/refresh_counter[0]_i_1/O
                         net (fo=19, routed)          0.749     8.392    ssc/refresh_counter[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[10]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    14.678    ssc/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 ssc/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.704ns (21.665%)  route 2.545ns (78.335%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  ssc/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.596    ssc/refresh_counter_reg[8]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  ssc/refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.798     7.518    ssc/refresh_counter[0]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  ssc/refresh_counter[0]_i_1/O
                         net (fo=19, routed)          0.749     8.392    ssc/refresh_counter[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[11]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    14.678    ssc/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 ssc/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.704ns (21.665%)  route 2.545ns (78.335%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  ssc/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.596    ssc/refresh_counter_reg[8]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  ssc/refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.798     7.518    ssc/refresh_counter[0]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  ssc/refresh_counter[0]_i_1/O
                         net (fo=19, routed)          0.749     8.392    ssc/refresh_counter[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    14.678    ssc/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.286ns  (required time - arrival time)
  Source:                 ssc/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 0.704ns (21.665%)  route 2.545ns (78.335%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  ssc/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.596    ssc/refresh_counter_reg[8]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  ssc/refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.798     7.518    ssc/refresh_counter[0]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  ssc/refresh_counter[0]_i_1/O
                         net (fo=19, routed)          0.749     8.392    ssc/refresh_counter[0]_i_1_n_0
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.505    14.846    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[9]/C
                         clock pessimism              0.296    15.142    
                         clock uncertainty           -0.035    15.107    
    SLICE_X63Y27         FDRE (Setup_fdre_C_R)       -0.429    14.678    ssc/refresh_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.678    
                         arrival time                          -8.392    
  -------------------------------------------------------------------
                         slack                                  6.286    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 ssc/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.704ns (22.264%)  route 2.458ns (77.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  ssc/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.596    ssc/refresh_counter_reg[8]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  ssc/refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.798     7.518    ssc/refresh_counter[0]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  ssc/refresh_counter[0]_i_1/O
                         net (fo=19, routed)          0.662     8.304    ssc/refresh_counter[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    ssc/clk
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[0]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.653    ssc/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 ssc/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.704ns (22.264%)  route 2.458ns (77.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  ssc/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.596    ssc/refresh_counter_reg[8]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  ssc/refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.798     7.518    ssc/refresh_counter[0]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  ssc/refresh_counter[0]_i_1/O
                         net (fo=19, routed)          0.662     8.304    ssc/refresh_counter[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    ssc/clk
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[1]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.653    ssc/refresh_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 ssc/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.704ns (22.264%)  route 2.458ns (77.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  ssc/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.596    ssc/refresh_counter_reg[8]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  ssc/refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.798     7.518    ssc/refresh_counter[0]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  ssc/refresh_counter[0]_i_1/O
                         net (fo=19, routed)          0.662     8.304    ssc/refresh_counter[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    ssc/clk
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[2]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.653    ssc/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 ssc/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.162ns  (logic 0.704ns (22.264%)  route 2.458ns (77.736%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  ssc/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.596    ssc/refresh_counter_reg[8]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  ssc/refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.798     7.518    ssc/refresh_counter[0]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  ssc/refresh_counter[0]_i_1/O
                         net (fo=19, routed)          0.662     8.304    ssc/refresh_counter[0]_i_1_n_0
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.502    14.843    ssc/clk
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[3]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y25         FDRE (Setup_fdre_C_R)       -0.429    14.653    ssc/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -8.304    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 ssc/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.321%)  route 2.450ns (77.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  ssc/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.596    ssc/refresh_counter_reg[8]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  ssc/refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.798     7.518    ssc/refresh_counter[0]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  ssc/refresh_counter[0]_i_1/O
                         net (fo=19, routed)          0.654     8.296    ssc/refresh_counter[0]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.848    ssc/clk
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[12]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    ssc/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  6.362    

Slack (MET) :             6.362ns  (required time - arrival time)
  Source:                 ssc/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.154ns  (logic 0.704ns (22.321%)  route 2.450ns (77.679%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.598 r  ssc/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.998     6.596    ssc/refresh_counter_reg[8]
    SLICE_X62Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.720 r  ssc/refresh_counter[0]_i_3/O
                         net (fo=1, routed)           0.798     7.518    ssc/refresh_counter[0]_i_3_n_0
    SLICE_X62Y28         LUT6 (Prop_lut6_I3_O)        0.124     7.642 r  ssc/refresh_counter[0]_i_1/O
                         net (fo=19, routed)          0.654     8.296    ssc/refresh_counter[0]_i_1_n_0
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.507    14.848    ssc/clk
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[13]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X63Y28         FDRE (Setup_fdre_C_R)       -0.429    14.658    ssc/refresh_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.658    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  6.362    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 ssc/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    ssc/clk
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ssc/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.714    ssc/refresh_counter_reg_n_0_[3]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  ssc/refresh_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.822    ssc/refresh_counter_reg[0]_i_2_n_4
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    ssc/clk
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[3]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    ssc/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssc/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    ssc/clk
    SLICE_X63Y26         FDRE                                         r  ssc/refresh_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ssc/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.712    ssc/refresh_counter_reg_n_0_[4]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  ssc/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    ssc/refresh_counter_reg[4]_i_1_n_7
    SLICE_X63Y26         FDRE                                         r  ssc/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    ssc/clk
    SLICE_X63Y26         FDRE                                         r  ssc/refresh_counter_reg[4]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    ssc/refresh_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 ssc/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.582     1.465    ssc/clk
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  ssc/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.716    ssc/refresh_counter_reg_n_0_[2]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  ssc/refresh_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.827    ssc/refresh_counter_reg[0]_i_2_n_5
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.850     1.977    ssc/clk
    SLICE_X63Y25         FDRE                                         r  ssc/refresh_counter_reg[2]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y25         FDRE (Hold_fdre_C_D)         0.105     1.570    ssc/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ssc/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/refresh_counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.728    ssc/refresh_counter_reg[15]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  ssc/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    ssc/refresh_counter_reg[12]_i_1_n_4
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    ssc/clk
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    ssc/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssc/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/refresh_counter_reg[11]/Q
                         net (fo=2, routed)           0.120     1.729    ssc/refresh_counter_reg[11]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  ssc/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    ssc/refresh_counter_reg[8]_i_1_n_4
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    ssc/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 ssc/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.583     1.466    ssc/clk
    SLICE_X63Y26         FDRE                                         r  ssc/refresh_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  ssc/refresh_counter_reg[7]/Q
                         net (fo=2, routed)           0.120     1.727    ssc/refresh_counter_reg[7]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  ssc/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    ssc/refresh_counter_reg[4]_i_1_n_4
    SLICE_X63Y26         FDRE                                         r  ssc/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.851     1.978    ssc/clk
    SLICE_X63Y26         FDRE                                         r  ssc/refresh_counter_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X63Y26         FDRE (Hold_fdre_C_D)         0.105     1.571    ssc/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ssc/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/refresh_counter_reg[8]/Q
                         net (fo=2, routed)           0.114     1.723    ssc/refresh_counter_reg[8]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.838 r  ssc/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.838    ssc/refresh_counter_reg[8]_i_1_n_7
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.853     1.980    ssc/clk
    SLICE_X63Y27         FDRE                                         r  ssc/refresh_counter_reg[8]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     1.573    ssc/refresh_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ssc/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/refresh_counter_reg[12]/Q
                         net (fo=2, routed)           0.116     1.725    ssc/refresh_counter_reg[12]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.840 r  ssc/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.840    ssc/refresh_counter_reg[12]_i_1_n_7
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    ssc/clk
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[12]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    ssc/refresh_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/refresh_counter_reg[14]/Q
                         net (fo=2, routed)           0.121     1.730    ssc/refresh_counter_reg[14]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  ssc/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    ssc/refresh_counter_reg[12]_i_1_n_5
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.854     1.981    ssc/clk
    SLICE_X63Y28         FDRE                                         r  ssc/refresh_counter_reg[14]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.573    ssc/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssc/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssc/refresh_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.586     1.469    ssc/clk
    SLICE_X63Y29         FDRE                                         r  ssc/refresh_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  ssc/refresh_counter_reg[16]/Q
                         net (fo=2, routed)           0.117     1.727    ssc/refresh_counter_reg[16]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  ssc/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.842    ssc/refresh_counter_reg[16]_i_1_n_7
    SLICE_X63Y29         FDRE                                         r  ssc/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.855     1.982    ssc/clk
    SLICE_X63Y29         FDRE                                         r  ssc/refresh_counter_reg[16]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.574    ssc/refresh_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   ssc/digit_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y27   ssc/digit_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y25   ssc/refresh_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   ssc/refresh_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y27   ssc/refresh_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   ssc/refresh_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   ssc/refresh_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   ssc/refresh_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y28   ssc/refresh_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   ssc/digit_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   ssc/digit_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   ssc/digit_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   ssc/digit_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   ssc/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   ssc/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssc/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssc/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssc/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssc/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   ssc/digit_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   ssc/digit_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   ssc/digit_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y27   ssc/digit_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   ssc/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   ssc/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssc/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssc/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssc/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y27   ssc/refresh_counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.050ns  (logic 6.542ns (38.372%)  route 10.507ns (61.628%))
  Logic Levels:           9  (IBUF=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  switches_IBUF[10]_inst/O
                         net (fo=13, routed)          3.100     4.558    ssc/leds_OBUF[10]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.152     4.710 r  ssc/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.973     5.683    ssc/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.348     6.031 r  ssc/seg_OBUF[6]_inst_i_54/O
                         net (fo=9, routed)           1.060     7.090    ssc/seg_OBUF[6]_inst_i_54_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.214 r  ssc/seg_OBUF[6]_inst_i_48/O
                         net (fo=4, routed)           0.809     8.023    ssc/seg_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.152     8.175 r  ssc/seg_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.828     9.003    ssc/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.329 r  ssc/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.010    10.339    ssc/bcd[7]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.463 r  ssc/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.902    11.365    ssc/sel0[0]
    SLICE_X64Y19         LUT5 (Prop_lut5_I1_O)        0.150    11.515 r  ssc/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.826    13.341    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    17.050 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.050    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.019ns  (logic 6.569ns (38.596%)  route 10.450ns (61.404%))
  Logic Levels:           9  (IBUF=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  switches_IBUF[10]_inst/O
                         net (fo=13, routed)          3.100     4.558    ssc/leds_OBUF[10]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.152     4.710 r  ssc/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.973     5.683    ssc/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.348     6.031 r  ssc/seg_OBUF[6]_inst_i_54/O
                         net (fo=9, routed)           1.060     7.090    ssc/seg_OBUF[6]_inst_i_54_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.214 r  ssc/seg_OBUF[6]_inst_i_48/O
                         net (fo=4, routed)           0.809     8.023    ssc/seg_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.152     8.175 r  ssc/seg_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.828     9.003    ssc/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.329 r  ssc/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.010    10.339    ssc/bcd[7]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.463 r  ssc/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.747    11.210    ssc/sel0[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.150    11.360 r  ssc/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.924    13.284    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    17.019 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.019    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.889ns  (logic 6.339ns (37.535%)  route 10.550ns (62.465%))
  Logic Levels:           9  (IBUF=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  switches_IBUF[10]_inst/O
                         net (fo=13, routed)          3.100     4.558    ssc/leds_OBUF[10]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.152     4.710 r  ssc/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.973     5.683    ssc/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.348     6.031 r  ssc/seg_OBUF[6]_inst_i_54/O
                         net (fo=9, routed)           1.060     7.090    ssc/seg_OBUF[6]_inst_i_54_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.214 r  ssc/seg_OBUF[6]_inst_i_48/O
                         net (fo=4, routed)           0.809     8.023    ssc/seg_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.152     8.175 r  ssc/seg_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.828     9.003    ssc/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.329 r  ssc/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.010    10.339    ssc/bcd[7]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.463 r  ssc/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.899    11.362    ssc/sel0[0]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.124    11.486 r  ssc/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.871    13.358    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.889 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.889    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.776ns  (logic 6.573ns (39.182%)  route 10.203ns (60.818%))
  Logic Levels:           9  (IBUF=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  switches_IBUF[10]_inst/O
                         net (fo=13, routed)          3.100     4.558    ssc/leds_OBUF[10]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.152     4.710 r  ssc/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.973     5.683    ssc/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.348     6.031 r  ssc/seg_OBUF[6]_inst_i_54/O
                         net (fo=9, routed)           1.060     7.090    ssc/seg_OBUF[6]_inst_i_54_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.214 r  ssc/seg_OBUF[6]_inst_i_48/O
                         net (fo=4, routed)           0.809     8.023    ssc/seg_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.152     8.175 r  ssc/seg_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.828     9.003    ssc/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.329 f  ssc/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.010    10.339    ssc/bcd[7]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.463 f  ssc/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.750    11.213    ssc/sel0[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.150    11.363 r  ssc/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674    13.037    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    16.776 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.776    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.687ns  (logic 6.328ns (37.922%)  route 10.359ns (62.078%))
  Logic Levels:           9  (IBUF=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  switches_IBUF[10]_inst/O
                         net (fo=13, routed)          3.100     4.558    ssc/leds_OBUF[10]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.152     4.710 r  ssc/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.973     5.683    ssc/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.348     6.031 r  ssc/seg_OBUF[6]_inst_i_54/O
                         net (fo=9, routed)           1.060     7.090    ssc/seg_OBUF[6]_inst_i_54_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.214 r  ssc/seg_OBUF[6]_inst_i_48/O
                         net (fo=4, routed)           0.809     8.023    ssc/seg_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.152     8.175 r  ssc/seg_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.828     9.003    ssc/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.329 r  ssc/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.010    10.339    ssc/bcd[7]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.463 r  ssc/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.902    11.365    ssc/sel0[0]
    SLICE_X64Y19         LUT5 (Prop_lut5_I0_O)        0.124    11.489 r  ssc/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.677    13.167    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.687 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.687    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.674ns  (logic 6.337ns (38.006%)  route 10.337ns (61.994%))
  Logic Levels:           9  (IBUF=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  switches_IBUF[10]_inst/O
                         net (fo=13, routed)          3.100     4.558    ssc/leds_OBUF[10]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.152     4.710 r  ssc/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.973     5.683    ssc/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.348     6.031 r  ssc/seg_OBUF[6]_inst_i_54/O
                         net (fo=9, routed)           1.060     7.090    ssc/seg_OBUF[6]_inst_i_54_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.214 r  ssc/seg_OBUF[6]_inst_i_48/O
                         net (fo=4, routed)           0.809     8.023    ssc/seg_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.152     8.175 r  ssc/seg_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.828     9.003    ssc/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.329 r  ssc/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.010    10.339    ssc/bcd[7]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.463 r  ssc/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.750    11.213    ssc/sel0[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124    11.337 r  ssc/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808    13.145    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.674 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.674    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.395ns  (logic 6.343ns (38.692%)  route 10.051ns (61.308%))
  Logic Levels:           9  (IBUF=1 LUT5=5 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  switches_IBUF[10]_inst/O
                         net (fo=13, routed)          3.100     4.558    ssc/leds_OBUF[10]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.152     4.710 r  ssc/seg_OBUF[6]_inst_i_71/O
                         net (fo=5, routed)           0.973     5.683    ssc/seg_OBUF[6]_inst_i_71_n_0
    SLICE_X63Y23         LUT5 (Prop_lut5_I0_O)        0.348     6.031 r  ssc/seg_OBUF[6]_inst_i_54/O
                         net (fo=9, routed)           1.060     7.090    ssc/seg_OBUF[6]_inst_i_54_n_0
    SLICE_X63Y24         LUT5 (Prop_lut5_I0_O)        0.124     7.214 r  ssc/seg_OBUF[6]_inst_i_48/O
                         net (fo=4, routed)           0.809     8.023    ssc/seg_OBUF[6]_inst_i_48_n_0
    SLICE_X62Y23         LUT5 (Prop_lut5_I0_O)        0.152     8.175 r  ssc/seg_OBUF[6]_inst_i_42/O
                         net (fo=1, routed)           0.828     9.003    ssc/seg_OBUF[6]_inst_i_42_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I3_O)        0.326     9.329 r  ssc/seg_OBUF[6]_inst_i_19/O
                         net (fo=1, routed)           1.010    10.339    ssc/bcd[7]
    SLICE_X63Y23         LUT6 (Prop_lut6_I5_O)        0.124    10.463 r  ssc/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.747    11.210    ssc/sel0[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.124    11.334 r  ssc/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525    12.859    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.395 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.395    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[8]
                            (input port)
  Destination:            leds[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.488ns  (logic 4.959ns (47.280%)  route 5.529ns (52.720%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  switches[8] (IN)
                         net (fo=0)                   0.000     0.000    switches[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  switches_IBUF[8]_inst/O
                         net (fo=15, routed)          5.529     6.984    leds_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.488 r  leds_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.488    leds[8]
    V13                                                               r  leds[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[12]
                            (input port)
  Destination:            leds[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.095ns  (logic 4.987ns (61.602%)  route 3.108ns (38.398%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W2                                                0.000     0.000 r  switches[12] (IN)
                         net (fo=0)                   0.000     0.000    switches[12]
    W2                   IBUF (Prop_ibuf_I_O)         1.469     1.469 r  switches_IBUF[12]_inst/O
                         net (fo=13, routed)          3.108     4.577    leds_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518     8.095 r  leds_OBUF[12]_inst/O
                         net (fo=0)                   0.000     8.095    leds[12]
    P3                                                                r  leds[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.946ns  (logic 4.991ns (62.813%)  route 2.955ns (37.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  switches_IBUF[1]_inst/O
                         net (fo=5, routed)           2.955     4.416    leds_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     7.946 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.946    leds[1]
    E19                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[9]
                            (input port)
  Destination:            leds[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.430ns (75.729%)  route 0.458ns (24.271%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  switches[9] (IN)
                         net (fo=0)                   0.000     0.000    switches[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  switches_IBUF[9]_inst/O
                         net (fo=13, routed)          0.458     0.678    leds_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.888 r  leds_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.888    leds[9]
    V3                                                                r  leds[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.889ns  (logic 1.450ns (76.719%)  route 0.440ns (23.281%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  switches_IBUF[5]_inst/O
                         net (fo=11, routed)          0.440     0.674    leds_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.889 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.889    leds[5]
    U15                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[6]
                            (input port)
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.425ns (75.388%)  route 0.465ns (24.612%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  switches[6] (IN)
                         net (fo=0)                   0.000     0.000    switches[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  switches_IBUF[6]_inst/O
                         net (fo=13, routed)          0.465     0.683    leds_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.890 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.890    leds[6]
    U14                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  switches_IBUF[0]_inst/O
                         net (fo=2, routed)           0.465     0.686    leds_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    leds[0]
    U16                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.429ns (75.474%)  route 0.464ns (24.526%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  switches_IBUF[7]_inst/O
                         net (fo=12, routed)          0.464     0.691    leds_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.893 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.893    leds[7]
    V14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.427ns (74.601%)  route 0.486ns (25.399%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switches_IBUF[3]_inst/O
                         net (fo=11, routed)          0.486     0.702    leds_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.913 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.913    leds[3]
    V19                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.920ns  (logic 1.434ns (74.696%)  route 0.486ns (25.304%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_IBUF[2]_inst/O
                         net (fo=9, routed)           0.486     0.718    leds_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.920 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.920    leds[2]
    U19                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[4]
                            (input port)
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.429ns (74.313%)  route 0.494ns (25.687%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  switches[4] (IN)
                         net (fo=0)                   0.000     0.000    switches[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  switches_IBUF[4]_inst/O
                         net (fo=11, routed)          0.494     0.713    leds_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.922    leds[4]
    W18                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[10]
                            (input port)
  Destination:            leds[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.452ns (74.706%)  route 0.492ns (25.294%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T2                                                0.000     0.000 r  switches[10] (IN)
                         net (fo=0)                   0.000     0.000    switches[10]
    T2                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  switches_IBUF[10]_inst/O
                         net (fo=13, routed)          0.492     0.718    leds_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.226     1.944 r  leds_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.944    leds[10]
    W3                                                                r  leds[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 switches[11]
                            (input port)
  Destination:            leds[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.437ns (72.106%)  route 0.556ns (27.894%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R3                                                0.000     0.000 r  switches[11] (IN)
                         net (fo=0)                   0.000     0.000    switches[11]
    R3                   IBUF (Prop_ibuf_I_O)         0.232     0.232 r  switches_IBUF[11]_inst/O
                         net (fo=13, routed)          0.556     0.788    leds_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     1.992 r  leds_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.992    leds[11]
    U3                                                                r  leds[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssc/digit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.799ns  (logic 5.174ns (43.853%)  route 6.625ns (56.147%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  ssc/digit_count_reg[1]/Q
                         net (fo=14, routed)          1.482     7.044    ssc/digit_count[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.325     7.369 r  ssc/seg_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.609     7.978    ssc/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.304 r  ssc/seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.781     9.084    ssc/seg_OBUF[6]_inst_i_32_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.208 r  ssc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.956    10.164    ssc/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.288 r  ssc/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.971    11.259    ssc/sel0[2]
    SLICE_X64Y19         LUT5 (Prop_lut5_I4_O)        0.148    11.407 r  ssc/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.826    13.233    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.708    16.942 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.942    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.772ns  (logic 5.203ns (44.196%)  route 6.569ns (55.804%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  ssc/digit_count_reg[1]/Q
                         net (fo=14, routed)          1.482     7.044    ssc/digit_count[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.325     7.369 r  ssc/seg_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.609     7.978    ssc/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.304 r  ssc/seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.781     9.084    ssc/seg_OBUF[6]_inst_i_32_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.208 r  ssc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.956    10.164    ssc/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.288 r  ssc/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.816    11.105    ssc/sel0[2]
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.150    11.255 r  ssc/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.924    13.179    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.735    16.914 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.914    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.642ns  (logic 4.973ns (42.721%)  route 6.668ns (57.279%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  ssc/digit_count_reg[1]/Q
                         net (fo=14, routed)          1.482     7.044    ssc/digit_count[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.325     7.369 r  ssc/seg_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.609     7.978    ssc/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.304 r  ssc/seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.781     9.084    ssc/seg_OBUF[6]_inst_i_32_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.208 r  ssc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.956    10.164    ssc/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.288 r  ssc/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.969    11.257    ssc/sel0[2]
    SLICE_X64Y19         LUT5 (Prop_lut5_I2_O)        0.124    11.381 r  ssc/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.871    13.253    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.784 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.784    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.525ns  (logic 5.205ns (45.162%)  route 6.320ns (54.838%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  ssc/digit_count_reg[1]/Q
                         net (fo=14, routed)          1.482     7.044    ssc/digit_count[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.325     7.369 r  ssc/seg_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.609     7.978    ssc/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.304 r  ssc/seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.781     9.084    ssc/seg_OBUF[6]_inst_i_32_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.208 r  ssc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.956    10.164    ssc/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.288 r  ssc/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.818    11.107    ssc/sel0[2]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.148    11.255 r  ssc/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.674    12.929    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.739    16.668 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.668    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.438ns  (logic 4.962ns (43.380%)  route 6.476ns (56.620%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  ssc/digit_count_reg[1]/Q
                         net (fo=14, routed)          1.482     7.044    ssc/digit_count[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.325     7.369 r  ssc/seg_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.609     7.978    ssc/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.304 r  ssc/seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.781     9.084    ssc/seg_OBUF[6]_inst_i_32_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.208 r  ssc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.956    10.164    ssc/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.288 r  ssc/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.971    11.259    ssc/sel0[2]
    SLICE_X64Y19         LUT5 (Prop_lut5_I2_O)        0.124    11.383 r  ssc/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.677    13.061    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.581 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.581    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.425ns  (logic 4.971ns (43.509%)  route 6.454ns (56.491%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  ssc/digit_count_reg[1]/Q
                         net (fo=14, routed)          1.482     7.044    ssc/digit_count[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.325     7.369 r  ssc/seg_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.609     7.978    ssc/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.304 r  ssc/seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.781     9.084    ssc/seg_OBUF[6]_inst_i_32_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.208 r  ssc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.956    10.164    ssc/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.288 r  ssc/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.818    11.107    ssc/sel0[2]
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.124    11.231 r  ssc/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.808    13.039    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.568 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.568    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.148ns  (logic 4.978ns (44.652%)  route 6.170ns (55.348%))
  Logic Levels:           6  (LUT2=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  ssc/digit_count_reg[1]/Q
                         net (fo=14, routed)          1.482     7.044    ssc/digit_count[1]
    SLICE_X61Y21         LUT2 (Prop_lut2_I1_O)        0.325     7.369 r  ssc/seg_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.609     7.978    ssc/seg_OBUF[6]_inst_i_60_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.326     8.304 r  ssc/seg_OBUF[6]_inst_i_32/O
                         net (fo=1, routed)           0.781     9.084    ssc/seg_OBUF[6]_inst_i_32_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124     9.208 r  ssc/seg_OBUF[6]_inst_i_11/O
                         net (fo=1, routed)           0.956    10.164    ssc/seg_OBUF[6]_inst_i_11_n_0
    SLICE_X63Y23         LUT6 (Prop_lut6_I0_O)        0.124    10.288 r  ssc/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.816    11.105    ssc/sel0[2]
    SLICE_X64Y21         LUT5 (Prop_lut5_I3_O)        0.124    11.229 r  ssc/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525    12.754    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.290 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.290    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.837ns  (logic 4.469ns (57.022%)  route 3.368ns (42.978%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  ssc/digit_count_reg[1]/Q
                         net (fo=14, routed)          1.482     7.044    ssc/digit_count[1]
    SLICE_X61Y23         LUT2 (Prop_lut2_I1_O)        0.325     7.369 r  ssc/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.886     9.255    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725    12.980 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.980    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.457ns  (logic 4.228ns (56.706%)  route 3.228ns (43.294%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 f  ssc/digit_count_reg[1]/Q
                         net (fo=14, routed)          1.339     6.900    ssc/digit_count[1]
    SLICE_X64Y22         LUT2 (Prop_lut2_I0_O)        0.299     7.199 r  ssc/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.889     9.089    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510    12.599 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.599    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.993ns  (logic 4.447ns (63.586%)  route 2.547ns (36.414%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.621     5.142    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.419     5.561 r  ssc/digit_count_reg[1]/Q
                         net (fo=14, routed)          0.830     6.392    ssc/digit_count[1]
    SLICE_X64Y27         LUT2 (Prop_lut2_I0_O)        0.321     6.713 r  ssc/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.716     8.429    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.707    12.136 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.136    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ssc/digit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.386ns (72.332%)  route 0.530ns (27.668%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  ssc/digit_count_reg[0]/Q
                         net (fo=15, routed)          0.202     1.811    ssc/digit_count[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.045     1.856 r  ssc/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.184    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.385 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.385    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.017ns  (logic 1.457ns (72.230%)  route 0.560ns (27.770%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/digit_count_reg[0]/Q
                         net (fo=15, routed)          0.202     1.811    ssc/digit_count[0]
    SLICE_X64Y27         LUT2 (Prop_lut2_I1_O)        0.046     1.857 r  ssc/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.215    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.485 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.485    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.296ns  (logic 1.397ns (60.853%)  route 0.899ns (39.147%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  ssc/digit_count_reg[0]/Q
                         net (fo=15, routed)          0.455     2.064    ssc/digit_count[0]
    SLICE_X64Y22         LUT2 (Prop_lut2_I1_O)        0.045     2.109 r  ssc/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.553    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.764 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.764    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.416ns  (logic 1.467ns (60.725%)  route 0.949ns (39.275%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/digit_count_reg[0]/Q
                         net (fo=15, routed)          0.369     1.978    ssc/digit_count[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.045     2.023 r  ssc/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.300     2.323    ssc/sel0[1]
    SLICE_X64Y21         LUT5 (Prop_lut5_I4_O)        0.045     2.368 r  ssc/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.280     2.648    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.885 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.885    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.463ns (60.240%)  route 0.966ns (39.760%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/digit_count_reg[0]/Q
                         net (fo=15, routed)          0.307     1.916    ssc/digit_count[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.961 r  ssc/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.239     2.200    ssc/sel0[3]
    SLICE_X64Y19         LUT5 (Prop_lut5_I1_O)        0.045     2.245 r  ssc/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.665    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.897 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.897    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.467ns  (logic 1.471ns (59.622%)  route 0.996ns (40.378%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/digit_count_reg[0]/Q
                         net (fo=15, routed)          0.552     2.161    ssc/digit_count[0]
    SLICE_X61Y23         LUT2 (Prop_lut2_I0_O)        0.044     2.205 r  ssc/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.444     2.649    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.286     3.935 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.935    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.521ns  (logic 1.452ns (57.584%)  route 1.069ns (42.416%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/digit_count_reg[0]/Q
                         net (fo=15, routed)          0.369     1.978    ssc/digit_count[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.045     2.023 r  ssc/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.372     2.395    ssc/sel0[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I3_O)        0.045     2.440 r  ssc/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.769    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.989 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.989    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.525ns  (logic 1.461ns (57.874%)  route 1.063ns (42.126%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/digit_count_reg[0]/Q
                         net (fo=15, routed)          0.307     1.916    ssc/digit_count[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.961 r  ssc/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.364     2.325    ssc/sel0[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I1_O)        0.045     2.370 r  ssc/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.393     2.763    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.993 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.993    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.530ns  (logic 1.532ns (60.542%)  route 0.998ns (39.458%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/digit_count_reg[0]/Q
                         net (fo=15, routed)          0.307     1.916    ssc/digit_count[0]
    SLICE_X64Y23         LUT6 (Prop_lut6_I4_O)        0.045     1.961 r  ssc/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.364     2.325    ssc/sel0[3]
    SLICE_X64Y21         LUT5 (Prop_lut5_I2_O)        0.044     2.369 r  ssc/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.697    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.302     3.999 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.999    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssc/digit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.616ns  (logic 1.502ns (57.408%)  route 1.114ns (42.592%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.585     1.468    ssc/clk
    SLICE_X62Y27         FDRE                                         r  ssc/digit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  ssc/digit_count_reg[0]/Q
                         net (fo=15, routed)          0.369     1.978    ssc/digit_count[0]
    SLICE_X64Y22         LUT6 (Prop_lut6_I4_O)        0.045     2.023 r  ssc/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.372     2.395    ssc/sel0[1]
    SLICE_X64Y19         LUT5 (Prop_lut5_I3_O)        0.044     2.439 r  ssc/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.812    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.272     4.084 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.084    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





