<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>6.372</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>6.372</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>6.372</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>3.628</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>3.628</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>3.628</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>3.628</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>0</BRAM>
      <CLB>0</CLB>
      <DSP>7</DSP>
      <FF>470</FF>
      <LATCH>0</LATCH>
      <LUT>352</LUT>
      <SRL>0</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>280</BRAM>
      <CLB>0</CLB>
      <DSP>220</DSP>
      <FF>106400</FF>
      <LUT>53200</LUT>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="rgb2gray_top" DISPNAME="inst" RTLNAME="rgb2gray_top">
      <SubModules count="6">CTRL_s_axi_U grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76 mul_32ns_32ns_64_1_1_U19 regslice_both_dst_V_data_V_U regslice_both_dst_V_last_V_U regslice_both_src_V_data_V_U</SubModules>
      <Resources DSP="7" FF="470" LUT="352"/>
      <LocalResources DSP="2" FF="168" LUT="64"/>
    </RtlModule>
    <RtlModule CELL="inst/CTRL_s_axi_U" BINDMODULE="rgb2gray_top_CTRL_s_axi" DEPTH="1" TYPE="rtl" MODULENAME="CTRL_s_axi" DISPNAME="CTRL_s_axi_U" RTLNAME="rgb2gray_top_CTRL_s_axi">
      <Resources FF="118" LUT="94"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76" DEPTH="1" TYPE="function" MODULENAME="rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2" DISPNAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76" RTLNAME="rgb2gray_top_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2">
      <SubModules count="3">flow_control_loop_pipe_sequential_init_U mac_muladd_8ns_5ns_16ns_16_4_1_U3 mac_muladd_8ns_7ns_16ns_16_4_1_U2</SubModules>
      <Resources DSP="3" FF="138" LUT="108"/>
      <LocalResources FF="136" LUT="91"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U" BINDMODULE="rgb2gray_top_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="rgb2gray_top_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="13"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_5ns_16ns_16_4_1_U3" BINDMODULE="rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_8ns_5ns_16ns_16_4_1" DISPNAME="mac_muladd_8ns_5ns_16ns_16_4_1_U3" RTLNAME="rgb2gray_top_mac_muladd_8ns_5ns_16ns_16_4_1">
      <Resources DSP="1" LUT="1"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_16ns_16_4_1_U3" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_5ns_16ns_16_4_1_U3" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V_4"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/mac_muladd_8ns_7ns_16ns_16_4_1_U2" BINDMODULE="rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1" DEPTH="2" TYPE="resource" MODULENAME="mac_muladd_8ns_7ns_16ns_16_4_1" DISPNAME="mac_muladd_8ns_7ns_16ns_16_4_1_U2" RTLNAME="rgb2gray_top_mac_muladd_8ns_7ns_16ns_16_4_1">
      <Resources DSP="2" LUT="3"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_19_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_16ns_16_4_1_U2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_5"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_17_1_VITIS_LOOP_19_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_16ns_16_4_1_U2" SOURCE="/tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_int_base.h:1495" URAM="0" VARIABLE="ret_V"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32ns_32ns_64_1_1_U19" BINDMODULE="rgb2gray_top_mul_32ns_32ns_64_1_1" DEPTH="1" TYPE="resource" MODULENAME="mul_32ns_32ns_64_1_1" DISPNAME="mul_32ns_32ns_64_1_1_U19" RTLNAME="rgb2gray_top_mul_32ns_32ns_64_1_1">
      <Resources DSP="2" LUT="59"/>
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32ns_32ns_64_1_1_U19" SOURCE="../src/top.cpp:4" URAM="0" VARIABLE="mul_ln4"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_dst_V_data_V_U" BINDMODULE="rgb2gray_top_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_dst_V_data_V_U" RTLNAME="rgb2gray_top_regslice_both">
      <Resources FF="20" LUT="9"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_dst_V_last_V_U" BINDMODULE="rgb2gray_top_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_dst_V_last_V_U" RTLNAME="rgb2gray_top_regslice_both">
      <Resources FF="6" LUT="5"/>
    </RtlModule>
    <RtlModule CELL="inst/regslice_both_src_V_data_V_U" BINDMODULE="rgb2gray_top_regslice_both" DEPTH="1" TYPE="rtl" MODULENAME="regslice_both" DISPNAME="regslice_both_src_V_data_V_U" RTLNAME="rgb2gray_top_regslice_both">
      <Resources FF="20" LUT="13"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="5.874" DATAPATH_LOGIC_DELAY="3.406" DATAPATH_NET_DELAY="2.468" ENDPOINT_PIN="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]/R" LOGIC_LEVELS="16" MAX_FANOUT="32" SLACK="3.628" STARTPOINT_PIN="mul_ln4_reg_137_reg[16]__0/C">
      <CELL NAME="mul_ln4_reg_137_reg[16]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="183"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="10"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[10]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="301"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.874" DATAPATH_LOGIC_DELAY="3.406" DATAPATH_NET_DELAY="2.468" ENDPOINT_PIN="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[11]/R" LOGIC_LEVELS="16" MAX_FANOUT="32" SLACK="3.628" STARTPOINT_PIN="mul_ln4_reg_137_reg[16]__0/C">
      <CELL NAME="mul_ln4_reg_137_reg[16]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="183"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="10"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[11]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="301"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.874" DATAPATH_LOGIC_DELAY="3.406" DATAPATH_NET_DELAY="2.468" ENDPOINT_PIN="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[12]/R" LOGIC_LEVELS="16" MAX_FANOUT="32" SLACK="3.628" STARTPOINT_PIN="mul_ln4_reg_137_reg[16]__0/C">
      <CELL NAME="mul_ln4_reg_137_reg[16]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="183"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="10"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[12]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="301"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.874" DATAPATH_LOGIC_DELAY="3.406" DATAPATH_NET_DELAY="2.468" ENDPOINT_PIN="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[13]/R" LOGIC_LEVELS="16" MAX_FANOUT="32" SLACK="3.628" STARTPOINT_PIN="mul_ln4_reg_137_reg[16]__0/C">
      <CELL NAME="mul_ln4_reg_137_reg[16]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="183"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="10"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[13]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="301"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="5.874" DATAPATH_LOGIC_DELAY="3.406" DATAPATH_NET_DELAY="2.468" ENDPOINT_PIN="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[14]/R" LOGIC_LEVELS="16" MAX_FANOUT="32" SLACK="3.628" STARTPOINT_PIN="mul_ln4_reg_137_reg[16]__0/C">
      <CELL NAME="mul_ln4_reg_137_reg[16]__0" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="183"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__0" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__1" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__2" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__3" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__5" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__6" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__7" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__8" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__9" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/dout_carry__10" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="mul_32ns_32ns_64_1_1_U19/icmp_ln17_fu_196_p2_carry__4_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="10"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/icmp_ln17_fu_196_p2_carry__4" PRIMITIVE_TYPE="CARRY.others.CARRY4" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/i_fu_88[0]_i_1" PRIMITIVE_TYPE="LUT.others.LUT6" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/flow_control_loop_pipe_sequential_init_U/j_fu_84[30]_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" LINE_NUMBER="126"/>
      <CELL NAME="grp_rgb2gray_top_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2_fu_76/j_fu_84_reg[14]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" LINE_NUMBER="301"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/rgb2gray_top_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/rgb2gray_top_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/rgb2gray_top_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/rgb2gray_top_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/rgb2gray_top_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/rgb2gray_top_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Tue Jul 18 13:36:30 CST 2023"/>
    <item NAME="Version" VALUE="2022.2 (Build 3670227 on Oct 13 2022)"/>
    <item NAME="Project" VALUE="rgb2grey"/>
    <item NAME="Solution" VALUE="solution1 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynq"/>
    <item NAME="Target device" VALUE="xc7z020-clg400-2"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

